#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x13d117d70 .scope module, "TB_Pipeline" "TB_Pipeline" 2 15;
 .timescale -9 -9;
v0x12c695570_0 .var "clk", 0 0;
v0x12c695600_0 .var "debug", 0 0;
v0x12c695690_0 .var "rst", 0 0;
S_0x13d117ee0 .scope module, "riscv_top" "RISCVTop" 2 52, 3 6 0, S_0x13d117d70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
P_0x13d114090 .param/l "LINE_ADDR_LEN" 0 3 9, +C4<00000000000000000000000000000011>;
v0x12c694f40_0 .net "clk", 0 0, v0x12c695570_0;  1 drivers
v0x12c694fd0_0 .net "debug", 0 0, v0x12c695600_0;  1 drivers
v0x12c695060_0 .net "instr", 31 0, L_0x12c69de50;  1 drivers
v0x12c6950f0_0 .net "instr_addr", 31 0, L_0x13c77fa30;  1 drivers
v0x12c695180_0 .net "mem_addr", 31 0, L_0x12c69be80;  1 drivers
v0x12c695210_0 .net "mem_read_data", 255 0, L_0x12c69e760;  1 drivers
v0x12c6952a0_0 .net "mem_read_request", 0 0, L_0x12c69c160;  1 drivers
v0x12c695330_0 .net "mem_request_finish", 0 0, v0x12c604930_0;  1 drivers
v0x12c6953c0_0 .net "mem_write_data", 255 0, L_0x12c699430;  1 drivers
v0x12c695450_0 .net "mem_write_request", 0 0, L_0x12c69c020;  1 drivers
v0x12c6954e0_0 .net "rst", 0 0, v0x12c695690_0;  1 drivers
S_0x13d118170 .scope module, "instr_rom" "ROM" 3 32, 4 3 0, S_0x13d117ee0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "data_out";
P_0x13d1130a0 .param/l "LEN" 0 4 8, +C4<00000000000000010000000000000000>;
L_0x12c69de50 .functor BUFZ 32, L_0x12c69dbf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13d118380_0 .net *"_ivl_0", 31 0, L_0x12c69dbf0;  1 drivers
v0x13c7be210_0 .net *"_ivl_2", 31 0, L_0x12c69ddb0;  1 drivers
v0x13c755b90_0 .net *"_ivl_4", 29 0, L_0x12c69dc90;  1 drivers
L_0x110009b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13c782cc0_0 .net *"_ivl_6", 1 0, L_0x110009b10;  1 drivers
v0x13c73ec10_0 .net "addr", 31 0, L_0x13c77fa30;  alias, 1 drivers
v0x12c669180_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c669640_0 .net "data_out", 31 0, L_0x12c69de50;  alias, 1 drivers
v0x13c7fe670_0 .var/i "i", 31 0;
v0x13c7539e0 .array "mem_core", 65535 0, 31 0;
L_0x12c69dbf0 .array/port v0x13c7539e0, L_0x12c69ddb0;
L_0x12c69dc90 .part L_0x13c77fa30, 2, 30;
L_0x12c69ddb0 .concat [ 30 2 0 0], L_0x12c69dc90, L_0x110009b10;
S_0x13c7fd320 .scope module, "main_memory" "MainMemoryWrapper" 3 38, 5 3 0, S_0x13d117ee0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
    .port_info 3 /INPUT 1 "read_request";
    .port_info 4 /INPUT 1 "write_request";
    .port_info 5 /INPUT 256 "write_data";
    .port_info 6 /INPUT 32 "addr";
    .port_info 7 /OUTPUT 1 "request_finish";
    .port_info 8 /OUTPUT 256 "read_data";
P_0x12c6423b0 .param/l "ADDR_LEN" 0 5 5, +C4<00000000000000000000000000001101>;
P_0x12c6423f0 .param/l "LINE_ADDR_LEN" 0 5 4, +C4<00000000000000000000000000000011>;
P_0x12c642430 .param/l "LINE_SIZE" 1 5 22, +C4<00000000000000000000000000000001000>;
P_0x12c642470 .param/l "RD_CYCLE" 1 5 20, +C4<00000000000000000000000000010001>;
P_0x12c6424b0 .param/l "READ" 0 5 26, C4<10>;
P_0x12c6424f0 .param/l "READY" 0 5 24, C4<00>;
P_0x12c642530 .param/l "WORD_ADDR_LEN" 1 5 14, +C4<00000000000000000000000000000010>;
P_0x12c642570 .param/l "WRITE" 0 5 25, C4<01>;
P_0x12c6425b0 .param/l "WR_CYCLE" 1 5 21, +C4<00000000000000000000000000010001>;
L_0x110009ba0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13c7a46c0_0 .net/2u *"_ivl_27", 31 0, L_0x110009ba0;  1 drivers
L_0x110009be8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13c7a4de0_0 .net/2u *"_ivl_31", 31 0, L_0x110009be8;  1 drivers
v0x13c72c9f0_0 .net "addr", 31 0, L_0x12c69be80;  alias, 1 drivers
v0x13c731960_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c65c070_0 .net "debug", 0 0, v0x12c695600_0;  alias, 1 drivers
v0x12c658d70_0 .var/i "i", 31 0;
v0x12c65af70_0 .var "mem_state", 1 0;
v0x12c659e70_0 .var "ram_addr", 31 0;
v0x12c606b30_0 .net "ram_read_data", 31 0, L_0x12c69eb90;  1 drivers
v0x12c605a30_0 .var "ram_write", 0 0;
v0x12c60f050_0 .var "ram_write_data", 31 0;
v0x12c60cf30_0 .net "read_data", 255 0, L_0x12c69e760;  alias, 1 drivers
v0x12c60dfc0_0 .var "read_delay", 31 0;
v0x12c613290_0 .net "read_index", 31 0, L_0x12c69e870;  1 drivers
v0x12c6100e0 .array "read_line", 7 0, 31 0;
v0x12c60bea0_0 .net "read_request", 0 0, L_0x12c69c160;  alias, 1 drivers
v0x12c604930_0 .var "request_finish", 0 0;
v0x12c612200_0 .net "rst", 0 0, v0x12c695690_0;  alias, 1 drivers
v0x12c60ae10_0 .var "tmp_addr", 31 0;
v0x12c614320 .array "tmp_read_data", 7 0, 31 0;
v0x12c611170 .array "tmp_write_data", 7 0, 31 0;
v0x12c61fd90_0 .net "write_data", 255 0, L_0x12c699430;  alias, 1 drivers
v0x12c621f20_0 .var "write_delay", 31 0;
v0x12c626170_0 .net "write_index", 31 0, L_0x12c69e910;  1 drivers
v0x12c61db90 .array "write_line", 7 0;
v0x12c61db90_0 .net v0x12c61db90 0, 31 0, L_0x12c69dec0; 1 drivers
v0x12c61db90_1 .net v0x12c61db90 1, 31 0, L_0x12c69dfd0; 1 drivers
v0x12c61db90_2 .net v0x12c61db90 2, 31 0, L_0x12c69e0e0; 1 drivers
v0x12c61db90_3 .net v0x12c61db90 3, 31 0, L_0x12c69e1f0; 1 drivers
v0x12c61db90_4 .net v0x12c61db90 4, 31 0, L_0x12c69e400; 1 drivers
v0x12c61db90_5 .net v0x12c61db90 5, 31 0, L_0x12c69e4a0; 1 drivers
v0x12c61db90_6 .net v0x12c61db90 6, 31 0, L_0x12c69e5b0; 1 drivers
v0x12c61db90_7 .net v0x12c61db90 7, 31 0, L_0x12c69e6c0; 1 drivers
v0x12c620e90_0 .net "write_request", 0 0, L_0x12c69c020;  alias, 1 drivers
L_0x110009b58 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c622fb0_0 .net "zeros", 31 0, L_0x110009b58;  1 drivers
L_0x12c69dec0 .part L_0x12c699430, 224, 32;
L_0x12c69dfd0 .part L_0x12c699430, 192, 32;
L_0x12c69e0e0 .part L_0x12c699430, 160, 32;
L_0x12c69e1f0 .part L_0x12c699430, 128, 32;
L_0x12c69e400 .part L_0x12c699430, 96, 32;
L_0x12c69e4a0 .part L_0x12c699430, 64, 32;
L_0x12c69e5b0 .part L_0x12c699430, 32, 32;
L_0x12c69e6c0 .part L_0x12c699430, 0, 32;
v0x12c6100e0_7 .array/port v0x12c6100e0, 7;
v0x12c6100e0_6 .array/port v0x12c6100e0, 6;
v0x12c6100e0_5 .array/port v0x12c6100e0, 5;
v0x12c6100e0_4 .array/port v0x12c6100e0, 4;
LS_0x12c69e760_0_0 .concat8 [ 32 32 32 32], v0x12c6100e0_7, v0x12c6100e0_6, v0x12c6100e0_5, v0x12c6100e0_4;
v0x12c6100e0_3 .array/port v0x12c6100e0, 3;
v0x12c6100e0_2 .array/port v0x12c6100e0, 2;
v0x12c6100e0_1 .array/port v0x12c6100e0, 1;
v0x12c6100e0_0 .array/port v0x12c6100e0, 0;
LS_0x12c69e760_0_4 .concat8 [ 32 32 32 32], v0x12c6100e0_3, v0x12c6100e0_2, v0x12c6100e0_1, v0x12c6100e0_0;
L_0x12c69e760 .concat8 [ 128 128 0 0], LS_0x12c69e760_0_0, LS_0x12c69e760_0_4;
L_0x12c69e870 .arith/sub 32, v0x12c60dfc0_0, L_0x110009ba0;
L_0x12c69e910 .arith/sub 32, v0x12c621f20_0, L_0x110009be8;
S_0x13c7fd050 .scope generate, "memory_interface[0]" "memory_interface[0]" 5 50, 5 50 0, S_0x13c7fd320;
 .timescale -9 -9;
P_0x12c618790 .param/l "line" 0 5 50, +C4<00>;
v0x13c7df010_0 .net *"_ivl_4", 31 0, v0x12c6100e0_0;  1 drivers
S_0x13c7fcd80 .scope generate, "memory_interface[1]" "memory_interface[1]" 5 50, 5 50 0, S_0x13c7fd320;
 .timescale -9 -9;
P_0x13c7ed470 .param/l "line" 0 5 50, +C4<01>;
v0x13c70abc0_0 .net *"_ivl_4", 31 0, v0x12c6100e0_1;  1 drivers
S_0x13c7fcab0 .scope generate, "memory_interface[2]" "memory_interface[2]" 5 50, 5 50 0, S_0x13c7fd320;
 .timescale -9 -9;
P_0x13c753010 .param/l "line" 0 5 50, +C4<010>;
v0x13c7081c0_0 .net *"_ivl_4", 31 0, v0x12c6100e0_2;  1 drivers
S_0x13c7fc7e0 .scope generate, "memory_interface[3]" "memory_interface[3]" 5 50, 5 50 0, S_0x13c7fd320;
 .timescale -9 -9;
P_0x13c753340 .param/l "line" 0 5 50, +C4<011>;
v0x13c778840_0 .net *"_ivl_4", 31 0, v0x12c6100e0_3;  1 drivers
S_0x13c7e6ea0 .scope generate, "memory_interface[4]" "memory_interface[4]" 5 50, 5 50 0, S_0x13c7fd320;
 .timescale -9 -9;
P_0x13c70a390 .param/l "line" 0 5 50, +C4<0100>;
v0x13c77fe30_0 .net *"_ivl_4", 31 0, v0x12c6100e0_4;  1 drivers
S_0x13c7e7550 .scope generate, "memory_interface[5]" "memory_interface[5]" 5 50, 5 50 0, S_0x13c7fd320;
 .timescale -9 -9;
P_0x13c70a6a0 .param/l "line" 0 5 50, +C4<0101>;
v0x13c722b30_0 .net *"_ivl_4", 31 0, v0x12c6100e0_5;  1 drivers
S_0x13c7fece0 .scope generate, "memory_interface[6]" "memory_interface[6]" 5 50, 5 50 0, S_0x13c7fd320;
 .timescale -9 -9;
P_0x13c709b00 .param/l "line" 0 5 50, +C4<0110>;
v0x12c657cf0_0 .net *"_ivl_4", 31 0, v0x12c6100e0_6;  1 drivers
S_0x13c7fdb90 .scope generate, "memory_interface[7]" "memory_interface[7]" 5 50, 5 50 0, S_0x13c7fd320;
 .timescale -9 -9;
P_0x13c7ba3d0 .param/l "line" 0 5 50, +C4<0111>;
v0x12c65d190_0 .net *"_ivl_4", 31 0, v0x12c6100e0_7;  1 drivers
S_0x13c7ffe00 .scope module, "ram" "RAM" 5 190, 6 3 0, S_0x13c7fd320;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "debug";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x13c7bac10 .param/l "ADDR_LEN" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x13c7bac50 .param/l "LEN" 0 6 14, +C4<000000000000000000000000000000010000000000000000>;
L_0x12c69eb90 .functor BUFZ 32, L_0x12c69e9b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c608cf0_0 .net *"_ivl_0", 31 0, L_0x12c69e9b0;  1 drivers
v0x12c607c50_0 .net *"_ivl_3", 15 0, L_0x12c69ea50;  1 drivers
v0x12c6250f0_0 .net *"_ivl_4", 17 0, L_0x12c69eaf0;  1 drivers
L_0x110009c30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c61cb20_0 .net *"_ivl_7", 1 0, L_0x110009c30;  1 drivers
v0x12c653b70_0 .net "addr", 31 0, v0x12c659e70_0;  1 drivers
v0x12c656e10_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c6792e0_0 .net "data_in", 31 0, v0x12c60f050_0;  1 drivers
v0x12c6717c0_0 .net "data_out", 31 0, L_0x12c69eb90;  alias, 1 drivers
v0x13c7c9e00_0 .net "debug", 0 0, v0x12c695600_0;  alias, 1 drivers
v0x13c758c90_0 .var/i "i", 31 0;
v0x13c775cc0 .array "mem_core", 65535 0, 31 0;
v0x12c65e220_0 .var/i "out_file", 31 0;
v0x12c6153c0_0 .var/i "ram_index", 31 0;
v0x13c7ff7b0_0 .net "write_enable", 0 0, v0x12c605a30_0;  1 drivers
E_0x13c7fc290 .event posedge, v0x12c669180_0;
L_0x12c69e9b0 .array/port v0x13c775cc0, L_0x12c69eaf0;
L_0x12c69ea50 .part v0x12c659e70_0, 2, 16;
L_0x12c69eaf0 .concat [ 16 2 0 0], L_0x12c69ea50, L_0x110009c30;
S_0x12c65d750 .scope module, "riscv" "RISCVPipeline" 3 19, 7 19 0, S_0x13d117ee0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 32 "instr_addr";
    .port_info 5 /OUTPUT 1 "mem_read_request";
    .port_info 6 /OUTPUT 1 "mem_write_request";
    .port_info 7 /OUTPUT 256 "mem_write_data";
    .port_info 8 /OUTPUT 32 "mem_addr";
    .port_info 9 /INPUT 1 "mem_request_finish";
    .port_info 10 /INPUT 256 "mem_read_data";
P_0x13c7dca30 .param/l "LINE_ADDR_LEN" 0 7 20, +C4<00000000000000000000000000000011>;
L_0x13c77fa30 .functor BUFZ 32, v0x12c68c2f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13c77a500 .functor BUFZ 32, L_0x12c697e50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12c697ad0 .functor BUFZ 32, L_0x12c697bb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12c698590 .functor BUFZ 3, L_0x12c6982d0, C4<000>, C4<000>, C4<000>;
L_0x12c698680 .functor BUFZ 3, L_0x12c6982d0, C4<000>, C4<000>, C4<000>;
L_0x12c69ec00 .functor BUFT 32, L_0x12c69de50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x110008dd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c691400_0 .net/2u *"_ivl_14", 1 0, L_0x110008dd8;  1 drivers
v0x12c691490_0 .net *"_ivl_16", 0 0, L_0x12c6986f0;  1 drivers
L_0x110008e20 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x12c691520_0 .net/2u *"_ivl_18", 1 0, L_0x110008e20;  1 drivers
v0x12c6915b0_0 .net *"_ivl_20", 0 0, L_0x12c698790;  1 drivers
L_0x110008e68 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x12c691640_0 .net/2u *"_ivl_22", 1 0, L_0x110008e68;  1 drivers
v0x12c6916d0_0 .net *"_ivl_24", 0 0, L_0x12c698830;  1 drivers
v0x12c691760_0 .net *"_ivl_26", 31 0, L_0x12c6989d0;  1 drivers
v0x12c6917f0_0 .net *"_ivl_28", 31 0, L_0x12c698a70;  1 drivers
v0x12c691880_0 .net "alu_result_ex", 31 0, v0x12c63d810_0;  1 drivers
v0x12c691910_0 .net "alu_result_mem", 31 0, L_0x12c697bb0;  1 drivers
v0x12c6919a0_0 .net "alu_result_wb", 31 0, L_0x12c69c6a0;  1 drivers
v0x12c691a30_0 .net "alu_src1_ex", 0 0, L_0x12c6970d0;  1 drivers
v0x12c691ac0_0 .net "alu_src1_id", 0 0, v0x12c683c20_0;  1 drivers
v0x12c691b50_0 .net "alu_src2_ex", 0 0, L_0x12c697490;  1 drivers
v0x12c691be0_0 .net "alu_src2_id", 0 0, v0x12c683cb0_0;  1 drivers
v0x12c691c70_0 .net "alu_type_ex", 3 0, L_0x12c696b90;  1 drivers
v0x12c691d00_0 .net "alu_type_id", 3 0, v0x12c683d40_0;  1 drivers
v0x12c691e90_0 .net "branch_id", 0 0, L_0x12c60a740;  1 drivers
v0x12c691f20_0 .net "bubble_ex", 0 0, L_0x12c69d8a0;  1 drivers
v0x12c691fb0_0 .net "bubble_id", 0 0, L_0x12c69da80;  1 drivers
L_0x110009a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c692040_0 .net "bubble_if", 0 0, L_0x110009a38;  1 drivers
L_0x110009a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c6920d0_0 .net "bubble_mem", 0 0, L_0x110009a80;  1 drivers
L_0x110009ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c692160_0 .net "bubble_wb", 0 0, L_0x110009ac8;  1 drivers
v0x12c6921f0_0 .net "cache_addr", 31 0, L_0x12c697ad0;  1 drivers
v0x12c692280_0 .net "cache_read_data", 31 0, v0x12c60e230_0;  1 drivers
v0x12c692310_0 .net "cache_read_mem", 0 0, L_0x12c6981f0;  1 drivers
v0x12c6923a0_0 .net "cache_write_data", 31 0, L_0x13c77a500;  1 drivers
v0x12c692430_0 .net "cache_write_mem", 0 0, L_0x12c697fb0;  1 drivers
v0x12c6924c0_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c692550_0 .net "debug", 0 0, v0x12c695600_0;  alias, 1 drivers
v0x12c6925e0_0 .net "imm_ex", 31 0, L_0x12c63d5c0;  1 drivers
v0x12c692670_0 .net "imm_id", 31 0, v0x12c686090_0;  1 drivers
v0x12c692700_0 .net "imm_mem", 31 0, L_0x12c697d70;  1 drivers
v0x12c691d90_0 .net "imm_wb", 31 0, L_0x12c69c800;  1 drivers
v0x12c692990_0 .net "instr", 31 0, L_0x12c69de50;  alias, 1 drivers
v0x12c692a20_0 .net "instr_addr", 31 0, L_0x13c77fa30;  alias, 1 drivers
v0x12c692ab0_0 .net "instr_funct3_ex", 2 0, L_0x12c696c70;  1 drivers
v0x12c692b40_0 .net "instr_funct3_id", 2 0, L_0x12c65b9b0;  1 drivers
v0x12c692bd0_0 .net "instr_funct3_mem", 2 0, L_0x12c6982d0;  1 drivers
v0x12c692c60_0 .net "instr_id", 31 0, L_0x13c70d0e0;  1 drivers
v0x12c692cf0_0 .net "instr_if", 31 0, L_0x12c69ec00;  1 drivers
v0x12c692d80_0 .net "jal_id", 0 0, L_0x12c608600;  1 drivers
v0x12c692e10_0 .net "jalr_id", 0 0, L_0x12c6096a0;  1 drivers
v0x12c692ea0_0 .net "load_type_mem", 2 0, L_0x12c698680;  1 drivers
v0x12c692f30_0 .net "mem2reg_data", 31 0, v0x12c68cd60_0;  1 drivers
v0x12c692fc0_0 .net "mem2reg_data_wb", 31 0, L_0x12c69c540;  1 drivers
v0x12c693050_0 .net "mem_addr", 31 0, L_0x12c69be80;  alias, 1 drivers
v0x12c6930e0_0 .net "mem_read_data", 255 0, L_0x12c69e760;  alias, 1 drivers
v0x12c693170_0 .net "mem_read_ex", 0 0, L_0x12c6973b0;  1 drivers
v0x12c693200_0 .net "mem_read_id", 0 0, v0x12c684800_0;  1 drivers
v0x12c693290_0 .net "mem_read_request", 0 0, L_0x12c69c160;  alias, 1 drivers
v0x12c693320_0 .net "mem_request_finish", 0 0, v0x12c604930_0;  alias, 1 drivers
v0x12c6933b0_0 .net "mem_write_data", 255 0, L_0x12c699430;  alias, 1 drivers
v0x12c693440_0 .net "mem_write_ex", 0 0, L_0x12c696e30;  1 drivers
v0x12c6934d0_0 .net "mem_write_id", 0 0, v0x12c684890_0;  1 drivers
v0x12c693560_0 .net "mem_write_request", 0 0, L_0x12c69c020;  alias, 1 drivers
v0x12c6935f0_0 .net "miss", 0 0, L_0x12c69bce0;  1 drivers
v0x12c693680_0 .net "new_pc", 31 0, v0x12c6869e0_0;  1 drivers
o0x120014340 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12c693710_0 .net "nxpc_wb", 31 0, o0x120014340;  0 drivers
v0x12c6937a0_0 .net "pc_ex", 31 0, L_0x12c668ae0;  1 drivers
v0x12c693830_0 .net "pc_id", 31 0, L_0x13c709920;  1 drivers
v0x12c6938c0_0 .net "pc_if", 31 0, v0x12c68c2f0_0;  1 drivers
v0x12c693950_0 .net "pc_plus4_ex", 31 0, L_0x12c637cb0;  1 drivers
v0x12c6939e0_0 .net "pc_plus4_id", 31 0, L_0x12c6889c0;  1 drivers
v0x12c693a70_0 .net "pc_plus4_if", 31 0, L_0x13c73dbd0;  1 drivers
v0x12c692790_0 .net "pc_plus4_mem", 31 0, L_0x12c697c90;  1 drivers
v0x12c692820_0 .net "pc_plus4_wb", 31 0, L_0x12c69c960;  1 drivers
v0x12c6928b0_0 .net "pc_src", 0 0, v0x12c686c20_0;  1 drivers
v0x12c693b00_0 .net "rd_ex", 4 0, L_0x12c62d1d0;  1 drivers
v0x12c693b90_0 .net "rd_id", 4 0, L_0x12c6823e0;  1 drivers
v0x12c693c20_0 .net "rd_mem", 4 0, L_0x12c6983b0;  1 drivers
v0x12c693cb0_0 .net "rd_wb", 4 0, L_0x12c69cac0;  1 drivers
v0x12c693d40_0 .net "reg_src_ex", 1 0, L_0x12c696d50;  1 drivers
v0x12c693dd0_0 .net "reg_src_id", 1 0, v0x12c6849b0_0;  1 drivers
v0x12c693e60_0 .net "reg_src_mem", 1 0, L_0x12c698520;  1 drivers
v0x12c693ef0_0 .net "reg_src_wb", 1 0, L_0x12c69bdf0;  1 drivers
v0x12c693f80_0 .net "reg_write_data_mem_tp", 31 0, L_0x12c698b10;  1 drivers
v0x12c694010_0 .net "reg_write_data_wb_tp", 31 0, v0x12c691370_0;  1 drivers
v0x12c6940a0_0 .net "reg_write_ex", 0 0, L_0x12c696f10;  1 drivers
v0x12c694130_0 .net "reg_write_id", 0 0, v0x12c684ad0_0;  1 drivers
v0x12c6941c0_0 .net "reg_write_mem", 0 0, L_0x12c698110;  1 drivers
v0x12c694250_0 .net "reg_write_wb", 0 0, L_0x12c69cba0;  1 drivers
v0x12c6942e0_0 .net "request_finish", 0 0, v0x12c60aff0_0;  1 drivers
v0x12c694370_0 .net "rs1_data_ex", 31 0, L_0x12c642c80;  1 drivers
v0x12c694400_0 .net "rs1_data_id", 31 0, L_0x12c663140;  1 drivers
v0x12c694490_0 .net "rs1_ex", 4 0, L_0x12c66d4e0;  1 drivers
v0x12c694520_0 .net "rs1_fwd_ex", 1 0, v0x13c757620_0;  1 drivers
v0x12c6945b0_0 .net "rs1_fwd_id", 1 0, v0x13c72f9d0_0;  1 drivers
v0x12c694640_0 .net "rs1_id", 4 0, L_0x12c67cb20;  1 drivers
v0x12c6946d0_0 .net "rs2_data_ex", 31 0, L_0x12c63d6e0;  1 drivers
v0x12c694760_0 .net "rs2_data_ex_new", 31 0, L_0x13c7561a0;  1 drivers
v0x12c6947f0_0 .net "rs2_data_id", 31 0, L_0x12c663760;  1 drivers
v0x12c694880_0 .net "rs2_data_mem", 31 0, L_0x12c697e50;  1 drivers
v0x12c694910_0 .net "rs2_ex", 4 0, L_0x12c696a30;  1 drivers
v0x12c6949a0_0 .net "rs2_fwd_ex", 1 0, v0x13c757740_0;  1 drivers
v0x12c694a30_0 .net "rs2_fwd_id", 1 0, v0x13c77a270_0;  1 drivers
v0x12c694ac0_0 .net "rs2_id", 4 0, L_0x12c66ccc0;  1 drivers
v0x12c694b50_0 .net "rst", 0 0, v0x12c695690_0;  alias, 1 drivers
v0x12c694be0_0 .net "stall_ex", 0 0, L_0x12c69d7c0;  1 drivers
v0x12c694c70_0 .net "stall_id", 0 0, L_0x12c69d750;  1 drivers
v0x12c694d00_0 .net "stall_if", 0 0, L_0x13c738ec0;  1 drivers
v0x12c694d90_0 .net "stall_mem", 0 0, L_0x12c69d830;  1 drivers
v0x12c694e20_0 .net "stall_wb", 0 0, L_0x12c69d910;  1 drivers
v0x12c694eb0_0 .net "write_type", 2 0, L_0x12c698590;  1 drivers
L_0x12c6986f0 .cmp/eq 2, L_0x12c698520, L_0x110008dd8;
L_0x12c698790 .cmp/eq 2, L_0x12c698520, L_0x110008e20;
L_0x12c698830 .cmp/eq 2, L_0x12c698520, L_0x110008e68;
L_0x12c6989d0 .functor MUXZ 32, L_0x12c697c90, L_0x12c697d70, L_0x12c698830, C4<>;
L_0x12c698a70 .functor MUXZ 32, L_0x12c6989d0, v0x12c68cd60_0, L_0x12c698790, C4<>;
L_0x12c698b10 .functor MUXZ 32, L_0x12c698a70, L_0x12c697bb0, L_0x12c6986f0, C4<>;
S_0x12c657520 .scope module, "data_cache" "DataCache" 7 213, 8 6 0, S_0x12c65d750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
    .port_info 3 /INPUT 1 "read_request";
    .port_info 4 /INPUT 1 "write_request";
    .port_info 5 /INPUT 3 "write_type";
    .port_info 6 /INPUT 32 "addr";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 1 "miss";
    .port_info 9 /OUTPUT 1 "request_finish";
    .port_info 10 /OUTPUT 32 "read_data";
    .port_info 11 /OUTPUT 1 "mem_read_request";
    .port_info 12 /OUTPUT 1 "mem_write_request";
    .port_info 13 /OUTPUT 256 "mem_write_data";
    .port_info 14 /OUTPUT 32 "mem_addr";
    .port_info 15 /INPUT 1 "mem_request_finish";
    .port_info 16 /INPUT 256 "mem_read_data";
P_0x13c752060 .param/l "LINE_ADDR_LEN" 0 8 7, +C4<00000000000000000000000000000011>;
P_0x13c7520a0 .param/l "LINE_SIZE" 1 8 32, +C4<00000000000000000000000000000001000>;
P_0x13c7520e0 .param/l "MEM_ADDR_LEN" 1 8 30, +C4<000000000000000000000000000001101>;
P_0x13c752120 .param/l "READY" 0 8 35, C4<00>;
P_0x13c752160 .param/l "REPLACE_IN" 0 8 37, C4<10>;
P_0x13c7521a0 .param/l "REPLACE_OUT" 0 8 36, C4<01>;
P_0x13c7521e0 .param/l "SET_ADDR_LEN" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x13c752220 .param/l "SET_SIZE" 1 8 33, +C4<00000000000000000000000000000001000>;
P_0x13c752260 .param/l "TAG_ADDR_LEN" 0 8 9, +C4<00000000000000000000000000001010>;
P_0x13c7522a0 .param/l "UNUSED_ADDR_LEN" 1 8 31, +C4<000000000000000000000000000000001110>;
P_0x13c7522e0 .param/l "WAY_CNT" 0 8 10, +C4<00000000000000000000000000000100>;
P_0x13c752320 .param/l "WORD_ADDR_LEN" 1 8 29, +C4<00000000000000000000000000000010>;
L_0x12c69ba10 .functor OR 1, L_0x12c6981f0, L_0x12c697fb0, C4<0>, C4<0>;
L_0x12c69bce0 .functor AND 1, L_0x12c69ba10, L_0x12c69bc40, C4<1>, C4<1>;
v0x12c6106e0_0 .net *"_ivl_45", 0 0, L_0x12c69ba10;  1 drivers
v0x12c610770_0 .net *"_ivl_47", 0 0, L_0x12c69bc40;  1 drivers
L_0x110009720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c626360_0 .net/2u *"_ivl_50", 31 0, L_0x110009720;  1 drivers
v0x12c6263f0_0 .net *"_ivl_52", 31 0, L_0x12c69bd50;  1 drivers
L_0x110009768 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x12c621490_0 .net/2u *"_ivl_56", 1 0, L_0x110009768;  1 drivers
L_0x1100097b0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x12c621520_0 .net/2u *"_ivl_60", 1 0, L_0x1100097b0;  1 drivers
v0x12c624640_0 .net *"_ivl_65", 26 0, L_0x12c69c200;  1 drivers
L_0x1100097f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x12c6246d0_0 .net/2u *"_ivl_66", 4 0, L_0x1100097f8;  1 drivers
v0x12c61d140_0 .net "addr", 31 0, L_0x12c697ad0;  alias, 1 drivers
v0x12c61d1d0 .array "cache_data", 255 0, 31 0;
v0x12c622520_0 .var "cache_state", 1 0;
v0x12c6225b0_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c6235b0_0 .net "debug", 0 0, v0x12c695600_0;  alias, 1 drivers
v0x12c623640 .array "dirty", 31 0, 0 0;
v0x12c643ca0_0 .var "dirty_ready", 0 0;
v0x12c643d30_0 .net "hit", 0 0, L_0x12c69bb20;  1 drivers
v0x12c66e310_0 .net "hit_i", 3 0, L_0x12c69ad10;  1 drivers
v0x12c66e3a0_0 .var/i "hit_way", 31 0;
v0x13c77d470_0 .var/i "i", 31 0;
v0x13c77d500_0 .var/i "j", 31 0;
v0x12c65d360_0 .var/i "k", 31 0;
v0x12c65d3f0_0 .net "line_addr", 2 0, L_0x12c69b8d0;  1 drivers
v0x12c614500_0 .var/i "line_index", 31 0;
v0x12c614590_0 .net "mem_addr", 31 0, L_0x12c69be80;  alias, 1 drivers
v0x12c613470_0 .net "mem_read_addr", 31 0, L_0x12c69c0c0;  1 drivers
v0x12c613500_0 .net "mem_read_data", 255 0, L_0x12c69e760;  alias, 1 drivers
v0x12c6123e0 .array "mem_read_line", 7 0;
v0x12c6123e0_0 .net v0x12c6123e0 0, 31 0, L_0x12c698c20; 1 drivers
v0x12c6123e0_1 .net v0x12c6123e0 1, 31 0, L_0x12c698db0; 1 drivers
v0x12c6123e0_2 .net v0x12c6123e0 2, 31 0, L_0x12c698ec0; 1 drivers
v0x12c6123e0_3 .net v0x12c6123e0 3, 31 0, L_0x12c698fd0; 1 drivers
v0x12c6123e0_4 .net v0x12c6123e0 4, 31 0, L_0x12c6990e0; 1 drivers
v0x12c6123e0_5 .net v0x12c6123e0 5, 31 0, L_0x12c699280; 1 drivers
v0x12c6123e0_6 .net v0x12c6123e0 6, 31 0, L_0x12c699390; 1 drivers
v0x12c6123e0_7 .net v0x12c6123e0 7, 31 0, L_0x12c6995c0; 1 drivers
v0x12c612470_0 .net "mem_read_request", 0 0, L_0x12c69c160;  alias, 1 drivers
v0x12c611350_0 .net "mem_request_finish", 0 0, v0x12c604930_0;  alias, 1 drivers
v0x12c6113e0_0 .var "mem_write_addr", 31 0;
v0x12c6102c0_0 .net "mem_write_data", 255 0, L_0x12c699430;  alias, 1 drivers
v0x12c610350 .array "mem_write_line", 7 0, 31 0;
v0x12c60f230_0 .net "mem_write_request", 0 0, L_0x12c69c020;  alias, 1 drivers
v0x12c60f2c0_0 .net "miss", 0 0, L_0x12c69bce0;  alias, 1 drivers
v0x12c668a50_0 .var "now_valid", 0 0;
v0x12c60e1a0_0 .var/i "out_file", 31 0;
v0x12c60e230_0 .var "read_data", 31 0;
v0x12c60d110_0 .net "read_request", 0 0, L_0x12c6981f0;  alias, 1 drivers
v0x12c60d1a0_0 .var "replace_ready", 31 0;
v0x12c60c080_0 .var "replace_set_ready", 2 0;
v0x12c60c110 .array "replace_way", 7 0, 31 0;
v0x12c60aff0_0 .var "request_finish", 0 0;
v0x12c60b080_0 .net "rst", 0 0, v0x12c695690_0;  alias, 1 drivers
v0x12c609f60_0 .net "set_addr", 2 0, L_0x12c69b970;  1 drivers
v0x12c609ff0_0 .var/i "set_index", 31 0;
v0x12c608ec0 .array "tag", 31 0, 9 0;
v0x12c608f50_0 .net "tag_addr", 9 0, L_0x12c69ba80;  1 drivers
v0x12c607e20 .array "valid", 31 0, 0 0;
v0x12c607eb0_0 .var "valid_ready", 0 0;
v0x12c663eb0_0 .var/i "way_i", 31 0;
v0x12c663f40_0 .var/i "way_index", 31 0;
v0x12c663ba0_0 .net "word_addr", 1 0, L_0x12c69b7b0;  1 drivers
v0x12c663c30_0 .net "write_data", 31 0, L_0x13c77a500;  alias, 1 drivers
v0x12c663270_0 .var "write_data_temp", 31 0;
v0x12c663300_0 .net "write_request", 0 0, L_0x12c697fb0;  alias, 1 drivers
v0x12c621070_0 .net "write_type", 2 0, L_0x12c698590;  alias, 1 drivers
E_0x13c7a4750 .event edge, v0x12c66e310_0;
L_0x12c698c20 .part L_0x12c69e760, 224, 32;
L_0x12c698db0 .part L_0x12c69e760, 192, 32;
L_0x12c698ec0 .part L_0x12c69e760, 160, 32;
L_0x12c698fd0 .part L_0x12c69e760, 128, 32;
L_0x12c6990e0 .part L_0x12c69e760, 96, 32;
L_0x12c699280 .part L_0x12c69e760, 64, 32;
L_0x12c699390 .part L_0x12c69e760, 32, 32;
v0x12c610350_7 .array/port v0x12c610350, 7;
v0x12c610350_6 .array/port v0x12c610350, 6;
v0x12c610350_5 .array/port v0x12c610350, 5;
v0x12c610350_4 .array/port v0x12c610350, 4;
LS_0x12c699430_0_0 .concat8 [ 32 32 32 32], v0x12c610350_7, v0x12c610350_6, v0x12c610350_5, v0x12c610350_4;
v0x12c610350_3 .array/port v0x12c610350, 3;
v0x12c610350_2 .array/port v0x12c610350, 2;
v0x12c610350_1 .array/port v0x12c610350, 1;
v0x12c610350_0 .array/port v0x12c610350, 0;
LS_0x12c699430_0_4 .concat8 [ 32 32 32 32], v0x12c610350_3, v0x12c610350_2, v0x12c610350_1, v0x12c610350_0;
L_0x12c699430 .concat8 [ 128 128 0 0], LS_0x12c699430_0_0, LS_0x12c699430_0_4;
L_0x12c6995c0 .part L_0x12c69e760, 0, 32;
L_0x12c69ad10 .concat8 [ 1 1 1 1], L_0x12c699c00, L_0x12c69a3a0, L_0x12c69aca0, L_0x12c69b740;
L_0x12c69b7b0 .part L_0x12c697ad0, 0, 2;
L_0x12c69b8d0 .part L_0x12c697ad0, 2, 3;
L_0x12c69b970 .part L_0x12c697ad0, 5, 3;
L_0x12c69ba80 .part L_0x12c697ad0, 8, 10;
L_0x12c69bb20 .reduce/or L_0x12c69ad10;
L_0x12c69bc40 .reduce/nor v0x12c60aff0_0;
L_0x12c69bd50 .functor MUXZ 32, L_0x110009720, v0x12c6113e0_0, L_0x12c69c020, C4<>;
L_0x12c69be80 .functor MUXZ 32, L_0x12c69bd50, L_0x12c69c0c0, L_0x12c69c160, C4<>;
L_0x12c69c020 .cmp/eq 2, v0x12c622520_0, L_0x110009768;
L_0x12c69c160 .cmp/eq 2, v0x12c622520_0, L_0x1100097b0;
L_0x12c69c200 .part L_0x12c697ad0, 5, 27;
L_0x12c69c0c0 .concat [ 5 27 0 0], L_0x1100097f8, L_0x12c69c200;
S_0x12c65c6c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 301, 8 301 0, S_0x12c657520;
 .timescale -9 -9;
v0x12c61ec90_0 .var/i "line", 31 0;
S_0x12c65b5c0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 8 345, 8 345 0, S_0x12c657520;
 .timescale -9 -9;
v0x12c62bf60_0 .var/i "i", 31 0;
S_0x12c65a4c0 .scope generate, "hitloop[0]" "hitloop[0]" 8 116, 8 116 0, S_0x12c657520;
 .timescale -9 -9;
P_0x13c7ad440 .param/l "way" 0 8 116, +C4<00>;
L_0x12c699c00 .functor AND 1, L_0x12c699660, L_0x12c699b60, C4<1>, C4<1>;
v0x13c748100_0 .net *"_ivl_0", 0 0, L_0x12c699660;  1 drivers
L_0x110008f40 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x13c74c070_0 .net/2u *"_ivl_10", 9 0, L_0x110008f40;  1 drivers
v0x13c771c70_0 .net *"_ivl_13", 9 0, L_0x12c699840;  1 drivers
v0x12c640730_0 .net *"_ivl_14", 9 0, L_0x12c6998e0;  1 drivers
v0x12c63d650_0 .net *"_ivl_16", 7 0, L_0x12c699980;  1 drivers
L_0x110008f88 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x12c63b070_0 .net *"_ivl_19", 4 0, L_0x110008f88;  1 drivers
v0x12c642bf0_0 .net *"_ivl_2", 7 0, L_0x12c699700;  1 drivers
v0x12c640610_0 .net *"_ivl_20", 9 0, L_0x12c699a20;  1 drivers
L_0x110008fd0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c63d530_0 .net *"_ivl_23", 1 0, L_0x110008fd0;  1 drivers
L_0x110009018 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x12c63af50_0 .net/2u *"_ivl_24", 9 0, L_0x110009018;  1 drivers
v0x12c637c20_0 .net *"_ivl_27", 9 0, L_0x12c699ac0;  1 drivers
v0x12c635630_0 .net *"_ivl_28", 0 0, L_0x12c699b60;  1 drivers
v0x13c7fbfc0_0 .net *"_ivl_31", 0 0, L_0x12c699c00;  1 drivers
L_0x110008eb0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x13c7ed9c0_0 .net *"_ivl_5", 4 0, L_0x110008eb0;  1 drivers
v0x13c7ed320_0 .net *"_ivl_6", 9 0, L_0x12c6997a0;  1 drivers
L_0x110008ef8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13c7ffaa0_0 .net *"_ivl_9", 1 0, L_0x110008ef8;  1 drivers
L_0x12c699660 .array/port v0x12c607e20, L_0x12c699840;
L_0x12c699700 .concat [ 3 5 0 0], L_0x12c69b970, L_0x110008eb0;
L_0x12c6997a0 .concat [ 8 2 0 0], L_0x12c699700, L_0x110008ef8;
L_0x12c699840 .arith/mult 10, L_0x12c6997a0, L_0x110008f40;
L_0x12c6998e0 .array/port v0x12c608ec0, L_0x12c699ac0;
L_0x12c699980 .concat [ 3 5 0 0], L_0x12c69b970, L_0x110008f88;
L_0x12c699a20 .concat [ 8 2 0 0], L_0x12c699980, L_0x110008fd0;
L_0x12c699ac0 .arith/mult 10, L_0x12c699a20, L_0x110009018;
L_0x12c699b60 .cmp/eq 10, L_0x12c6998e0, L_0x12c69ba80;
S_0x12c6593c0 .scope generate, "hitloop[1]" "hitloop[1]" 8 116, 8 116 0, S_0x12c657520;
 .timescale -9 -9;
P_0x13c74c100 .param/l "way" 0 8 116, +C4<01>;
L_0x12c69a3a0 .functor AND 1, L_0x12c699c70, L_0x12c69a290, C4<1>, C4<1>;
v0x13c7fe970_0 .net *"_ivl_0", 0 0, L_0x12c699c70;  1 drivers
L_0x1100090f0 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x12c626cb0_0 .net/2u *"_ivl_10", 9 0, L_0x1100090f0;  1 drivers
v0x12c65c360_0 .net *"_ivl_13", 9 0, L_0x12c699e50;  1 drivers
L_0x110009138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c65b260_0 .net *"_ivl_18", 0 0, L_0x110009138;  1 drivers
v0x12c65a160_0 .net *"_ivl_19", 10 0, L_0x12c699ef0;  1 drivers
v0x12c659060_0 .net *"_ivl_2", 7 0, L_0x12c699d10;  1 drivers
L_0x110009c78 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v0x12c657ef0_0 .net/2u *"_ivl_23", 10 0, L_0x110009c78;  1 drivers
v0x12c606e20_0 .net *"_ivl_24", 10 0, L_0x12c699f90;  1 drivers
v0x12c605d20_0 .net *"_ivl_26", 9 0, L_0x12c69a030;  1 drivers
v0x12c604c20_0 .net *"_ivl_28", 7 0, L_0x12c69a0d0;  1 drivers
L_0x110009180 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x12c61b5a0_0 .net *"_ivl_31", 4 0, L_0x110009180;  1 drivers
v0x12c616f80_0 .net *"_ivl_32", 9 0, L_0x12c69a1f0;  1 drivers
L_0x1100091c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c620080_0 .net *"_ivl_35", 1 0, L_0x1100091c8;  1 drivers
L_0x110009210 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x12c61ef80_0 .net/2u *"_ivl_36", 9 0, L_0x110009210;  1 drivers
v0x12c61de80_0 .net *"_ivl_39", 9 0, L_0x12c697140;  1 drivers
L_0x110009258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c61cda0_0 .net *"_ivl_44", 0 0, L_0x110009258;  1 drivers
v0x12c644830_0 .net *"_ivl_45", 10 0, L_0x12c6971e0;  1 drivers
L_0x110009cc0 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v0x12c62f8c0_0 .net/2u *"_ivl_49", 10 0, L_0x110009cc0;  1 drivers
L_0x110009060 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x12c62ec70_0 .net *"_ivl_5", 4 0, L_0x110009060;  1 drivers
v0x12c62f200_0 .net *"_ivl_50", 10 0, L_0x12c697280;  1 drivers
v0x12c62e510_0 .net *"_ivl_52", 0 0, L_0x12c69a290;  1 drivers
v0x12c62e1a0_0 .net *"_ivl_55", 0 0, L_0x12c69a3a0;  1 drivers
v0x12c62d9f0_0 .net *"_ivl_6", 9 0, L_0x12c699db0;  1 drivers
L_0x1100090a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c62d670_0 .net *"_ivl_9", 1 0, L_0x1100090a8;  1 drivers
L_0x12c699c70 .array/port v0x12c607e20, L_0x12c699f90;
L_0x12c699d10 .concat [ 3 5 0 0], L_0x12c69b970, L_0x110009060;
L_0x12c699db0 .concat [ 8 2 0 0], L_0x12c699d10, L_0x1100090a8;
L_0x12c699e50 .arith/mult 10, L_0x12c699db0, L_0x1100090f0;
L_0x12c699ef0 .concat [ 10 1 0 0], L_0x12c699e50, L_0x110009138;
L_0x12c699f90 .arith/sum 11, L_0x12c699ef0, L_0x110009c78;
L_0x12c69a030 .array/port v0x12c608ec0, L_0x12c697280;
L_0x12c69a0d0 .concat [ 3 5 0 0], L_0x12c69b970, L_0x110009180;
L_0x12c69a1f0 .concat [ 8 2 0 0], L_0x12c69a0d0, L_0x1100091c8;
L_0x12c697140 .arith/mult 10, L_0x12c69a1f0, L_0x110009210;
L_0x12c6971e0 .concat [ 10 1 0 0], L_0x12c697140, L_0x110009258;
L_0x12c697280 .arith/sum 11, L_0x12c6971e0, L_0x110009cc0;
L_0x12c69a290 .cmp/eq 10, L_0x12c69a030, L_0x12c69ba80;
S_0x12c606080 .scope generate, "hitloop[2]" "hitloop[2]" 8 116, 8 116 0, S_0x12c657520;
 .timescale -9 -9;
P_0x13c7a8190 .param/l "way" 0 8 116, +C4<010>;
L_0x12c69aca0 .functor AND 1, L_0x12c69a410, L_0x12c69ab90, C4<1>, C4<1>;
v0x12c62c100_0 .net *"_ivl_0", 0 0, L_0x12c69a410;  1 drivers
L_0x110009330 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x12c62be10_0 .net/2u *"_ivl_10", 9 0, L_0x110009330;  1 drivers
v0x12c62b3f0_0 .net *"_ivl_13", 9 0, L_0x12c69a5f0;  1 drivers
L_0x110009378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c62ac10_0 .net *"_ivl_18", 0 0, L_0x110009378;  1 drivers
v0x12c637d50_0 .net *"_ivl_19", 10 0, L_0x12c69a690;  1 drivers
v0x12c635760_0 .net *"_ivl_2", 7 0, L_0x12c69a4b0;  1 drivers
L_0x110009d08 .functor BUFT 1, C4<00000000010>, C4<0>, C4<0>, C4<0>;
v0x12c66dab0_0 .net/2u *"_ivl_23", 10 0, L_0x110009d08;  1 drivers
v0x12c66d710_0 .net *"_ivl_24", 10 0, L_0x12c69a730;  1 drivers
v0x12c66c340_0 .net *"_ivl_26", 9 0, L_0x12c69a7d0;  1 drivers
v0x12c66c8d0_0 .net *"_ivl_28", 7 0, L_0x12c69a870;  1 drivers
L_0x1100093c0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x12c66bbe0_0 .net *"_ivl_31", 4 0, L_0x1100093c0;  1 drivers
v0x12c66b870_0 .net *"_ivl_32", 9 0, L_0x12c69a910;  1 drivers
L_0x110009408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c66b0c0_0 .net *"_ivl_35", 1 0, L_0x110009408;  1 drivers
L_0x110009450 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x12c66ad40_0 .net/2u *"_ivl_36", 9 0, L_0x110009450;  1 drivers
v0x12c669f60_0 .net *"_ivl_39", 9 0, L_0x12c69a9b0;  1 drivers
L_0x110009498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c6697d0_0 .net *"_ivl_44", 0 0, L_0x110009498;  1 drivers
v0x12c6694f0_0 .net *"_ivl_45", 10 0, L_0x12c69aa50;  1 drivers
L_0x110009d50 .functor BUFT 1, C4<00000000010>, C4<0>, C4<0>, C4<0>;
v0x12c667a50_0 .net/2u *"_ivl_49", 10 0, L_0x110009d50;  1 drivers
L_0x1100092a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x13c7ed680_0 .net *"_ivl_5", 4 0, L_0x1100092a0;  1 drivers
v0x13c7ed710_0 .net *"_ivl_50", 10 0, L_0x12c69aaf0;  1 drivers
v0x12c62c860_0 .net *"_ivl_52", 0 0, L_0x12c69ab90;  1 drivers
v0x12c62c8f0_0 .net *"_ivl_55", 0 0, L_0x12c69aca0;  1 drivers
v0x12c66ce20_0 .net *"_ivl_6", 9 0, L_0x12c69a550;  1 drivers
L_0x1100092e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c66ceb0_0 .net *"_ivl_9", 1 0, L_0x1100092e8;  1 drivers
L_0x12c69a410 .array/port v0x12c607e20, L_0x12c69a730;
L_0x12c69a4b0 .concat [ 3 5 0 0], L_0x12c69b970, L_0x1100092a0;
L_0x12c69a550 .concat [ 8 2 0 0], L_0x12c69a4b0, L_0x1100092e8;
L_0x12c69a5f0 .arith/mult 10, L_0x12c69a550, L_0x110009330;
L_0x12c69a690 .concat [ 10 1 0 0], L_0x12c69a5f0, L_0x110009378;
L_0x12c69a730 .arith/sum 11, L_0x12c69a690, L_0x110009d08;
L_0x12c69a7d0 .array/port v0x12c608ec0, L_0x12c69aaf0;
L_0x12c69a870 .concat [ 3 5 0 0], L_0x12c69b970, L_0x1100093c0;
L_0x12c69a910 .concat [ 8 2 0 0], L_0x12c69a870, L_0x110009408;
L_0x12c69a9b0 .arith/mult 10, L_0x12c69a910, L_0x110009450;
L_0x12c69aa50 .concat [ 10 1 0 0], L_0x12c69a9b0, L_0x110009498;
L_0x12c69aaf0 .arith/sum 11, L_0x12c69aa50, L_0x110009d50;
L_0x12c69ab90 .cmp/eq 10, L_0x12c69a7d0, L_0x12c69ba80;
S_0x12c6092b0 .scope generate, "hitloop[3]" "hitloop[3]" 8 116, 8 116 0, S_0x12c657520;
 .timescale -9 -9;
P_0x13c7a8f10 .param/l "way" 0 8 116, +C4<011>;
L_0x12c69b740 .functor AND 1, L_0x12c69adb0, L_0x12c69b630, C4<1>, C4<1>;
v0x13c7f81f0_0 .net *"_ivl_0", 0 0, L_0x12c69adb0;  1 drivers
L_0x110009570 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x13c7f8280_0 .net/2u *"_ivl_10", 9 0, L_0x110009570;  1 drivers
v0x13c76b150_0 .net *"_ivl_13", 9 0, L_0x12c69af90;  1 drivers
L_0x1100095b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13c76b1e0_0 .net *"_ivl_18", 0 0, L_0x1100095b8;  1 drivers
v0x12c61bca0_0 .net *"_ivl_19", 10 0, L_0x12c69b030;  1 drivers
v0x12c61bd30_0 .net *"_ivl_2", 7 0, L_0x12c69ae50;  1 drivers
L_0x110009d98 .functor BUFT 1, C4<00000000011>, C4<0>, C4<0>, C4<0>;
v0x12c626a50_0 .net/2u *"_ivl_23", 10 0, L_0x110009d98;  1 drivers
v0x12c626ae0_0 .net *"_ivl_24", 10 0, L_0x12c69b0d0;  1 drivers
v0x12c65e400_0 .net *"_ivl_26", 9 0, L_0x12c69b170;  1 drivers
v0x12c65e490_0 .net *"_ivl_28", 7 0, L_0x12c69b210;  1 drivers
L_0x110009600 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x12c657280_0 .net *"_ivl_31", 4 0, L_0x110009600;  1 drivers
v0x12c657310_0 .net *"_ivl_32", 9 0, L_0x12c69b3b0;  1 drivers
L_0x110009648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c6582d0_0 .net *"_ivl_35", 1 0, L_0x110009648;  1 drivers
L_0x110009690 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x12c658360_0 .net/2u *"_ivl_36", 9 0, L_0x110009690;  1 drivers
v0x12c6155a0_0 .net *"_ivl_39", 9 0, L_0x12c69b450;  1 drivers
L_0x1100096d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c615630_0 .net *"_ivl_44", 0 0, L_0x1100096d8;  1 drivers
v0x12c60e5c0_0 .net *"_ivl_45", 10 0, L_0x12c69b4f0;  1 drivers
L_0x110009de0 .functor BUFT 1, C4<00000000011>, C4<0>, C4<0>, C4<0>;
v0x12c60e650_0 .net/2u *"_ivl_49", 10 0, L_0x110009de0;  1 drivers
L_0x1100094e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x12c60d530_0 .net *"_ivl_5", 4 0, L_0x1100094e0;  1 drivers
v0x12c60d5c0_0 .net *"_ivl_50", 10 0, L_0x12c69b590;  1 drivers
v0x12c612800_0 .net *"_ivl_52", 0 0, L_0x12c69b630;  1 drivers
v0x12c612890_0 .net *"_ivl_55", 0 0, L_0x12c69b740;  1 drivers
v0x12c60f650_0 .net *"_ivl_6", 9 0, L_0x12c69aef0;  1 drivers
L_0x110009528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c60f6e0_0 .net *"_ivl_9", 1 0, L_0x110009528;  1 drivers
L_0x12c69adb0 .array/port v0x12c607e20, L_0x12c69b0d0;
L_0x12c69ae50 .concat [ 3 5 0 0], L_0x12c69b970, L_0x1100094e0;
L_0x12c69aef0 .concat [ 8 2 0 0], L_0x12c69ae50, L_0x110009528;
L_0x12c69af90 .arith/mult 10, L_0x12c69aef0, L_0x110009570;
L_0x12c69b030 .concat [ 10 1 0 0], L_0x12c69af90, L_0x1100095b8;
L_0x12c69b0d0 .arith/sum 11, L_0x12c69b030, L_0x110009d98;
L_0x12c69b170 .array/port v0x12c608ec0, L_0x12c69b590;
L_0x12c69b210 .concat [ 3 5 0 0], L_0x12c69b970, L_0x110009600;
L_0x12c69b3b0 .concat [ 8 2 0 0], L_0x12c69b210, L_0x110009648;
L_0x12c69b450 .arith/mult 10, L_0x12c69b3b0, L_0x110009690;
L_0x12c69b4f0 .concat [ 10 1 0 0], L_0x12c69b450, L_0x1100096d8;
L_0x12c69b590 .arith/sum 11, L_0x12c69b4f0, L_0x110009de0;
L_0x12c69b630 .cmp/eq 10, L_0x12c69b170, L_0x12c69ba80;
S_0x12c604f80 .scope generate, "memory_interface[0]" "memory_interface[0]" 8 64, 8 64 0, S_0x12c657520;
 .timescale -9 -9;
P_0x13c7ac860 .param/l "line" 0 8 64, +C4<00>;
v0x12c614920_0 .net *"_ivl_2", 31 0, v0x12c610350_0;  1 drivers
S_0x12c608210 .scope generate, "memory_interface[1]" "memory_interface[1]" 8 64, 8 64 0, S_0x12c657520;
 .timescale -9 -9;
P_0x13c7ad800 .param/l "line" 0 8 64, +C4<01>;
v0x12c6149b0_0 .net *"_ivl_2", 31 0, v0x12c610350_1;  1 drivers
S_0x12c60e880 .scope generate, "memory_interface[2]" "memory_interface[2]" 8 64, 8 64 0, S_0x12c657520;
 .timescale -9 -9;
P_0x13c7ac9a0 .param/l "line" 0 8 64, +C4<010>;
v0x12c60b410_0 .net *"_ivl_2", 31 0, v0x12c610350_2;  1 drivers
S_0x12c60c760 .scope generate, "memory_interface[3]" "memory_interface[3]" 8 64, 8 64 0, S_0x12c657520;
 .timescale -9 -9;
P_0x13c7a6740 .param/l "line" 0 8 64, +C4<011>;
v0x12c60b4a0_0 .net *"_ivl_2", 31 0, v0x12c610350_3;  1 drivers
S_0x12c607180 .scope generate, "memory_interface[4]" "memory_interface[4]" 8 64, 8 64 0, S_0x12c657520;
 .timescale -9 -9;
P_0x13c7ad110 .param/l "line" 0 8 64, +C4<0100>;
v0x12c611770_0 .net *"_ivl_2", 31 0, v0x12c610350_4;  1 drivers
S_0x12c60d7f0 .scope generate, "memory_interface[5]" "memory_interface[5]" 8 64, 8 64 0, S_0x12c657520;
 .timescale -9 -9;
P_0x13c7b6070 .param/l "line" 0 8 64, +C4<0101>;
v0x12c611800_0 .net *"_ivl_2", 31 0, v0x12c610350_5;  1 drivers
S_0x12c612ac0 .scope generate, "memory_interface[6]" "memory_interface[6]" 8 64, 8 64 0, S_0x12c657520;
 .timescale -9 -9;
P_0x13c7a7dd0 .param/l "line" 0 8 64, +C4<0110>;
v0x12c613890_0 .net *"_ivl_2", 31 0, v0x12c610350_6;  1 drivers
S_0x12c60f910 .scope generate, "memory_interface[7]" "memory_interface[7]" 8 64, 8 64 0, S_0x12c657520;
 .timescale -9 -9;
P_0x13c7a6250 .param/l "line" 0 8 64, +C4<0111>;
v0x12c613920_0 .net *"_ivl_2", 31 0, v0x12c610350_7;  1 drivers
S_0x12c614be0 .scope module, "ex_mem" "EX_MEM" 7 164, 9 2 0, S_0x12c65d750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_plus4_ex";
    .port_info 2 /INPUT 32 "imm_ex";
    .port_info 3 /INPUT 32 "rs2_data_ex";
    .port_info 4 /INPUT 32 "alu_result_ex";
    .port_info 5 /INPUT 1 "mem_read_ex";
    .port_info 6 /INPUT 1 "mem_write_ex";
    .port_info 7 /INPUT 1 "reg_write_ex";
    .port_info 8 /INPUT 2 "reg_src_ex";
    .port_info 9 /INPUT 3 "instr_funct3_ex";
    .port_info 10 /INPUT 5 "rd_ex";
    .port_info 11 /INPUT 1 "stall_mem";
    .port_info 12 /INPUT 1 "bubble_mem";
    .port_info 13 /OUTPUT 1 "mem_read_mem";
    .port_info 14 /OUTPUT 1 "mem_write_mem";
    .port_info 15 /OUTPUT 1 "reg_write_mem";
    .port_info 16 /OUTPUT 32 "pc_plus4_mem";
    .port_info 17 /OUTPUT 32 "imm_mem";
    .port_info 18 /OUTPUT 32 "rs2_data_mem";
    .port_info 19 /OUTPUT 32 "alu_result_mem";
    .port_info 20 /OUTPUT 2 "reg_src_mem";
    .port_info 21 /OUTPUT 3 "instr_funct3_mem";
    .port_info 22 /OUTPUT 5 "rd_mem";
    .port_info 23 /OUTPUT 1 "mem_write";
    .port_info 24 /OUTPUT 3 "write_type";
    .port_info 25 /OUTPUT 32 "write_data";
    .port_info 26 /OUTPUT 32 "mem_addr";
v0x13c7e0bb0_0 .net "alu_result_ex", 31 0, v0x12c63d810_0;  alias, 1 drivers
v0x13c7e7260_0 .net "alu_result_mem", 31 0, L_0x12c697bb0;  alias, 1 drivers
v0x13c7e72f0_0 .net "bubble_mem", 0 0, L_0x110009a80;  alias, 1 drivers
v0x13c7fde60_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x13c7fdef0_0 .net "imm_ex", 31 0, L_0x12c63d5c0;  alias, 1 drivers
v0x13c75f910_0 .net "imm_mem", 31 0, L_0x12c697d70;  alias, 1 drivers
v0x13c75f9a0_0 .net "instr_funct3_ex", 2 0, L_0x12c696c70;  alias, 1 drivers
v0x12c65da20_0 .net "instr_funct3_mem", 2 0, L_0x12c6982d0;  alias, 1 drivers
v0x12c65dab0_0 .net "mem_addr", 31 0, L_0x12c697ad0;  alias, 1 drivers
v0x12c65b890_0 .net "mem_read_ex", 0 0, L_0x12c6973b0;  alias, 1 drivers
v0x12c65b920_0 .net "mem_read_mem", 0 0, L_0x12c6981f0;  alias, 1 drivers
o0x12000c390 .functor BUFZ 1, C4<z>; HiZ drive
v0x12c609580_0 .net "mem_write", 0 0, o0x12000c390;  0 drivers
v0x12c609610_0 .net "mem_write_ex", 0 0, L_0x12c696e30;  alias, 1 drivers
v0x12c6084e0_0 .net "mem_write_mem", 0 0, L_0x12c697fb0;  alias, 1 drivers
v0x12c608570_0 .net "pc_plus4_ex", 31 0, L_0x12c637cb0;  alias, 1 drivers
v0x12c60a620_0 .net "pc_plus4_mem", 31 0, L_0x12c697c90;  alias, 1 drivers
v0x12c60a6b0_0 .net "rd_ex", 4 0, L_0x12c62d1d0;  alias, 1 drivers
v0x12c663a50_0 .net "rd_mem", 4 0, L_0x12c6983b0;  alias, 1 drivers
v0x12c663640_0 .net "reg_src_ex", 1 0, L_0x12c696d50;  alias, 1 drivers
v0x12c6636d0_0 .net "reg_src_mem", 1 0, L_0x12c698520;  alias, 1 drivers
v0x12c663020_0 .net "reg_write_ex", 0 0, L_0x12c696f10;  alias, 1 drivers
v0x12c6630b0_0 .net "reg_write_mem", 0 0, L_0x12c698110;  alias, 1 drivers
v0x12c662d10_0 .net "rs2_data_ex", 31 0, L_0x13c7561a0;  alias, 1 drivers
v0x12c662da0_0 .net "rs2_data_mem", 31 0, L_0x12c697e50;  alias, 1 drivers
v0x12c662a00_0 .net "stall_mem", 0 0, L_0x12c69d830;  alias, 1 drivers
v0x12c662a90_0 .net "write_data", 31 0, L_0x13c77a500;  alias, 1 drivers
v0x12c625980_0 .net "write_type", 2 0, L_0x12c698590;  alias, 1 drivers
S_0x12c60b6d0 .scope module, "EX_MEM_alu_result" "PipeDff" 9 23, 10 1 0, S_0x12c614be0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x13c7a3cc0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x12c697bb0 .functor BUFZ 32, v0x12c622190_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c624220_0 .net "bubble", 0 0, L_0x110009a80;  alias, 1 drivers
v0x12c6242b0_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c623190_0 .net "data_in", 31 0, v0x12c63d810_0;  alias, 1 drivers
v0x12c623220_0 .net "data_out", 31 0, L_0x12c697bb0;  alias, 1 drivers
v0x12c622100_0 .net "data_out_wire", 31 0, v0x12c622190_0;  1 drivers
v0x12c622190_0 .var "data_reg", 31 0;
L_0x110008b08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c646d50_0 .net "default_val", 31 0, L_0x110008b08;  1 drivers
v0x12c646de0_0 .net "stall", 0 0, L_0x12c69d830;  alias, 1 drivers
S_0x12c611a30 .scope module, "EX_MEM_imm" "PipeDff" 9 25, 10 1 0, S_0x12c614be0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x13c7b0a00 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x12c697d70 .functor BUFZ 32, v0x13c7f5980_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c6466a0_0 .net "bubble", 0 0, L_0x110009a80;  alias, 1 drivers
v0x12c62ba20_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c62bab0_0 .net "data_in", 31 0, L_0x12c63d5c0;  alias, 1 drivers
v0x12c66eb50_0 .net "data_out", 31 0, L_0x12c697d70;  alias, 1 drivers
v0x12c66ebe0_0 .net "data_out_wire", 31 0, v0x13c7f5980_0;  1 drivers
v0x13c7f5980_0 .var "data_reg", 31 0;
L_0x110008b98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13c7f5a10_0 .net "default_val", 31 0, L_0x110008b98;  1 drivers
v0x13c7f3ab0_0 .net "stall", 0 0, L_0x12c69d830;  alias, 1 drivers
S_0x12c60a350 .scope module, "EX_MEM_instr_funct3" "PipeDff" 9 32, 10 1 0, S_0x12c614be0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 3 "default_val";
    .port_info 4 /INPUT 3 "data_in";
    .port_info 5 /OUTPUT 3 "data_out";
P_0x13c7f5aa0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000011>;
L_0x12c6982d0 .functor BUFZ 3, v0x13c7f7e80_0, C4<000>, C4<000>, C4<000>;
v0x13c7f72c0_0 .net "bubble", 0 0, L_0x110009a80;  alias, 1 drivers
v0x13c7f7350_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x13c7f9fa0_0 .net "data_in", 2 0, L_0x12c696c70;  alias, 1 drivers
v0x13c7fa030_0 .net "data_out", 2 0, L_0x12c6982d0;  alias, 1 drivers
v0x13c7f7df0_0 .net "data_out_wire", 2 0, v0x13c7f7e80_0;  1 drivers
v0x13c7f7e80_0 .var "data_reg", 2 0;
L_0x110008d00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x13c737b00_0 .net "default_val", 2 0, L_0x110008d00;  1 drivers
v0x13c737b90_0 .net "stall", 0 0, L_0x12c69d830;  alias, 1 drivers
S_0x12c613b50 .scope module, "EX_MEM_mem_read" "PipeDff" 9 30, 10 1 0, S_0x12c614be0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x13c7f7f10 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x12c6981f0 .functor BUFZ 1, v0x12c6478b0_0, C4<0>, C4<0>, C4<0>;
v0x12c628a20_0 .net "bubble", 0 0, L_0x110009a80;  alias, 1 drivers
v0x12c617a80_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c617b10_0 .net "data_in", 0 0, L_0x12c6973b0;  alias, 1 drivers
v0x12c6184f0_0 .net "data_out", 0 0, L_0x12c6981f0;  alias, 1 drivers
v0x12c618580_0 .net "data_out_wire", 0 0, v0x12c6478b0_0;  1 drivers
v0x12c6478b0_0 .var "data_reg", 0 0;
L_0x110008cb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c647940_0 .net "default_val", 0 0, L_0x110008cb8;  1 drivers
v0x12c645f30_0 .net "stall", 0 0, L_0x12c69d830;  alias, 1 drivers
S_0x12c6109a0 .scope module, "EX_MEM_mem_write" "PipeDff" 9 28, 10 1 0, S_0x12c614be0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x12c617ba0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x12c697fb0 .functor BUFZ 1, v0x12c662040_0, C4<0>, C4<0>, C4<0>;
v0x12c62f4d0_0 .net "bubble", 0 0, L_0x110009a80;  alias, 1 drivers
v0x12c62f560_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c662370_0 .net "data_in", 0 0, L_0x12c696e30;  alias, 1 drivers
v0x12c662400_0 .net "data_out", 0 0, L_0x12c697fb0;  alias, 1 drivers
v0x12c661fb0_0 .net "data_out_wire", 0 0, v0x12c662040_0;  1 drivers
v0x12c662040_0 .var "data_reg", 0 0;
L_0x110008c28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c61b810_0 .net "default_val", 0 0, L_0x110008c28;  1 drivers
v0x12c61b8a0_0 .net "stall", 0 0, L_0x12c69d830;  alias, 1 drivers
S_0x12c6171f0 .scope module, "EX_MEM_pc_plus4" "PipeDff" 9 24, 10 1 0, S_0x12c614be0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x13c737c20 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x12c697c90 .functor BUFZ 32, v0x12c624900_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c61f370_0 .net "bubble", 0 0, L_0x110009a80;  alias, 1 drivers
v0x12c621750_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c6217e0_0 .net "data_in", 31 0, L_0x12c637cb0;  alias, 1 drivers
v0x12c6256b0_0 .net "data_out", 31 0, L_0x12c697c90;  alias, 1 drivers
v0x12c625740_0 .net "data_out_wire", 31 0, v0x12c624900_0;  1 drivers
v0x12c624900_0 .var "data_reg", 31 0;
L_0x110008b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c624990_0 .net "default_val", 31 0, L_0x110008b50;  1 drivers
v0x12c61d3e0_0 .net "stall", 0 0, L_0x12c69d830;  alias, 1 drivers
S_0x12c6203e0 .scope module, "EX_MEM_rd" "PipeDff" 9 33, 10 1 0, S_0x12c614be0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x12c6257d0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000101>;
L_0x12c6983b0 .functor BUFZ 5, v0x12c61e270_0, C4<00000>, C4<00000>, C4<00000>;
v0x12c6227e0_0 .net "bubble", 0 0, L_0x110009a80;  alias, 1 drivers
v0x12c622870_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c623870_0 .net "data_in", 4 0, L_0x12c62d1d0;  alias, 1 drivers
v0x12c623900_0 .net "data_out", 4 0, L_0x12c6983b0;  alias, 1 drivers
v0x12c61e1e0_0 .net "data_out_wire", 4 0, v0x12c61e270_0;  1 drivers
v0x12c61e270_0 .var "data_reg", 4 0;
L_0x110008d48 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x12c61c350_0 .net "default_val", 4 0, L_0x110008d48;  1 drivers
v0x12c61c3e0_0 .net "stall", 0 0, L_0x12c69d830;  alias, 1 drivers
S_0x12c61c080 .scope module, "EX_MEM_reg_src" "PipeDff" 9 34, 10 1 0, S_0x12c614be0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x12c61e300 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000010>;
L_0x12c698520 .functor BUFZ 2, v0x13c7e7840_0, C4<00>, C4<00>, C4<00>;
v0x12c644af0_0 .net "bubble", 0 0, L_0x110009a80;  alias, 1 drivers
v0x12c6443a0_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c644430_0 .net "data_in", 1 0, L_0x12c696d50;  alias, 1 drivers
v0x12c62ca60_0 .net "data_out", 1 0, L_0x12c698520;  alias, 1 drivers
v0x12c62caf0_0 .net "data_out_wire", 1 0, v0x13c7e7840_0;  1 drivers
v0x13c7e7840_0 .var "data_reg", 1 0;
L_0x110008d90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13c7e78d0_0 .net "default_val", 1 0, L_0x110008d90;  1 drivers
v0x13c7fefd0_0 .net "stall", 0 0, L_0x12c69d830;  alias, 1 drivers
S_0x12c65c990 .scope module, "EX_MEM_reg_write" "PipeDff" 9 29, 10 1 0, S_0x12c614be0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x12c6479d0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x12c698110 .functor BUFZ 1, v0x12c6063e0_0, C4<0>, C4<0>, C4<0>;
v0x12c658590_0 .net "bubble", 0 0, L_0x110009a80;  alias, 1 drivers
v0x12c658620_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c659690_0 .net "data_in", 0 0, L_0x12c696f10;  alias, 1 drivers
v0x12c659720_0 .net "data_out", 0 0, L_0x12c698110;  alias, 1 drivers
v0x12c606350_0 .net "data_out_wire", 0 0, v0x12c6063e0_0;  1 drivers
v0x12c6063e0_0 .var "data_reg", 0 0;
L_0x110008c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c607450_0 .net "default_val", 0 0, L_0x110008c70;  1 drivers
v0x12c6074e0_0 .net "stall", 0 0, L_0x12c69d830;  alias, 1 drivers
S_0x12c61f5b0 .scope module, "EX_MEM_rs2_data" "PipeDff" 9 26, 10 1 0, S_0x12c614be0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x12c6620d0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x12c697e50 .functor BUFZ 32, v0x12c66a140_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c620740_0 .net "bubble", 0 0, L_0x110009a80;  alias, 1 drivers
v0x12c61e4b0_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c61e540_0 .net "data_in", 31 0, L_0x13c7561a0;  alias, 1 drivers
v0x12c645460_0 .net "data_out", 31 0, L_0x12c697e50;  alias, 1 drivers
v0x12c6454f0_0 .net "data_out_wire", 31 0, v0x12c66a140_0;  1 drivers
v0x12c66a140_0 .var "data_reg", 31 0;
L_0x110008be0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c66a1d0_0 .net "default_val", 31 0, L_0x110008be0;  1 drivers
v0x13c7e0b20_0 .net "stall", 0 0, L_0x12c69d830;  alias, 1 drivers
S_0x12c643fe0 .scope module, "ex_module" "EX_MODULE" 7 139, 11 3 0, S_0x12c65d750;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "alu_type";
    .port_info 1 /INPUT 1 "alu_src1";
    .port_info 2 /INPUT 1 "alu_src2";
    .port_info 3 /INPUT 32 "pc";
    .port_info 4 /INPUT 32 "rs1_data";
    .port_info 5 /INPUT 32 "rs2_data";
    .port_info 6 /INPUT 32 "imm";
    .port_info 7 /INPUT 32 "reg_write_data_mem";
    .port_info 8 /INPUT 32 "reg_write_data_wb";
    .port_info 9 /INPUT 2 "rs1_fwd_ex";
    .port_info 10 /INPUT 2 "rs2_fwd_ex";
    .port_info 11 /OUTPUT 32 "alu_result";
    .port_info 12 /OUTPUT 32 "rs2_data_ex_new";
    .port_info 13 /OUTPUT 1 "pc_src";
L_0x12c6979e0 .functor BUFZ 32, v0x12c63d810_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13c7561a0 .functor BUFZ 32, L_0x12c697650, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13c754a40_0 .net "alu_result", 31 0, v0x12c63d810_0;  alias, 1 drivers
v0x13c72a830_0 .net "alu_result_wire", 31 0, L_0x12c6979e0;  1 drivers
v0x13c72a8c0_0 .net "alu_src1", 0 0, L_0x12c6970d0;  alias, 1 drivers
v0x13c72a950_0 .net "alu_src2", 0 0, L_0x12c697490;  alias, 1 drivers
v0x13c72a9e0_0 .net "alu_type", 3 0, L_0x12c696b90;  alias, 1 drivers
v0x13c72aa70_0 .net "imm", 31 0, L_0x12c63d5c0;  alias, 1 drivers
v0x13c745ba0_0 .net "less_than", 0 0, v0x12c63b230_0;  1 drivers
v0x13c745c30_0 .net "op1", 31 0, L_0x12c697730;  1 drivers
v0x13c745cc0_0 .net "op2", 31 0, L_0x12c697840;  1 drivers
v0x13c745d50_0 .net "pc", 31 0, L_0x12c668ae0;  alias, 1 drivers
o0x12000d2c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13c745de0_0 .net "pc_src", 0 0, o0x12000d2c0;  0 drivers
v0x13c7c7f50_0 .net "reg_write_data_mem", 31 0, L_0x12c698b10;  alias, 1 drivers
v0x13c7c7fe0_0 .net "reg_write_data_wb", 31 0, v0x12c691370_0;  alias, 1 drivers
v0x13c7c8070_0 .net "rs1_data", 31 0, L_0x12c642c80;  alias, 1 drivers
v0x13c7c8100_0 .net "rs1_data_new", 31 0, L_0x12c6975e0;  1 drivers
v0x13c7c8190_0 .net "rs1_fwd_ex", 1 0, v0x13c757620_0;  alias, 1 drivers
v0x13c74e2f0_0 .net "rs2_data", 31 0, L_0x12c63d6e0;  alias, 1 drivers
v0x13c74e480_0 .net "rs2_data_ex_new", 31 0, L_0x13c7561a0;  alias, 1 drivers
v0x13c74e510_0 .net "rs2_data_new", 31 0, L_0x12c697650;  1 drivers
v0x13c70ce50_0 .net "rs2_fwd_ex", 1 0, v0x13c757740_0;  alias, 1 drivers
v0x13c70cee0_0 .net "zero", 0 0, v0x12c637e90_0;  1 drivers
S_0x12c642e40 .scope module, "EX_ALU" "ALU" 11 39, 12 2 0, S_0x12c643fe0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "alu_in1";
    .port_info 1 /INPUT 32 "alu_in2";
    .port_info 2 /INPUT 4 "alu_type";
    .port_info 3 /OUTPUT 32 "alu_result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "less_than";
v0x12c6408f0_0 .net "alu_in1", 31 0, L_0x12c697730;  alias, 1 drivers
v0x12c63d780_0 .net "alu_in2", 31 0, L_0x12c697840;  alias, 1 drivers
v0x12c63d810_0 .var "alu_result", 31 0;
v0x12c63b1a0_0 .net "alu_type", 3 0, L_0x12c696b90;  alias, 1 drivers
v0x12c63b230_0 .var "less_than", 0 0;
v0x12c637e90_0 .var "zero", 0 0;
E_0x13c7feb90 .event edge, v0x12c63b1a0_0, v0x12c6408f0_0, v0x12c63d780_0, v0x12c623190_0;
S_0x12c6358a0 .scope module, "EX_OP_SELECTOR" "OpSelector" 11 23, 13 3 0, S_0x12c643fe0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "alu_src1";
    .port_info 1 /INPUT 1 "alu_src2";
    .port_info 2 /INPUT 32 "rs1_data";
    .port_info 3 /INPUT 32 "rs2_data";
    .port_info 4 /INPUT 32 "reg_write_data_mem";
    .port_info 5 /INPUT 32 "reg_write_data_wb";
    .port_info 6 /INPUT 2 "fwd_ex1";
    .port_info 7 /INPUT 2 "fwd_ex2";
    .port_info 8 /INPUT 32 "pc";
    .port_info 9 /INPUT 32 "imm";
    .port_info 10 /OUTPUT 32 "op1";
    .port_info 11 /OUTPUT 32 "op2";
    .port_info 12 /OUTPUT 32 "rs1_data_new";
    .port_info 13 /OUTPUT 32 "rs2_data_new";
L_0x12c6975e0 .functor BUFZ 32, v0x12c604150_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12c697650 .functor BUFZ 32, v0x12c63a830_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x110008a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12c6976c0 .functor XNOR 1, L_0x12c6970d0, L_0x110008a78, C4<0>, C4<0>;
L_0x110008ac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12c6977d0 .functor XNOR 1, L_0x12c697490, L_0x110008ac0, C4<0>, C4<0>;
v0x12c6373e0_0 .net/2u *"_ivl_10", 0 0, L_0x110008ac0;  1 drivers
v0x12c637470_0 .net *"_ivl_12", 0 0, L_0x12c6977d0;  1 drivers
v0x12c637500_0 .net/2u *"_ivl_4", 0 0, L_0x110008a78;  1 drivers
v0x12c637590_0 .net *"_ivl_6", 0 0, L_0x12c6976c0;  1 drivers
v0x12c634df0_0 .net "alu_src1", 0 0, L_0x12c6970d0;  alias, 1 drivers
v0x12c634e80_0 .net "alu_src2", 0 0, L_0x12c697490;  alias, 1 drivers
v0x12c634f10_0 .net "data_op1", 31 0, v0x12c604150_0;  1 drivers
v0x12c634fa0_0 .net "data_op2", 31 0, v0x12c63a830_0;  1 drivers
v0x13c7a2b00_0 .net "fwd_ex1", 1 0, v0x13c757620_0;  alias, 1 drivers
v0x13c7a2b90_0 .net "fwd_ex2", 1 0, v0x13c757740_0;  alias, 1 drivers
v0x13c7a2c20_0 .net "imm", 31 0, L_0x12c63d5c0;  alias, 1 drivers
v0x13c7a2cb0_0 .net "op1", 31 0, L_0x12c697730;  alias, 1 drivers
v0x13c7a2d40_0 .net "op2", 31 0, L_0x12c697840;  alias, 1 drivers
v0x13c7bcff0_0 .net "pc", 31 0, L_0x12c668ae0;  alias, 1 drivers
v0x13c7bd080_0 .net "reg_write_data_mem", 31 0, L_0x12c698b10;  alias, 1 drivers
v0x13c7bd110_0 .net "reg_write_data_wb", 31 0, v0x12c691370_0;  alias, 1 drivers
v0x13c7bd1a0_0 .net "rs1_data", 31 0, L_0x12c642c80;  alias, 1 drivers
v0x13c7bd230_0 .net "rs1_data_new", 31 0, L_0x12c6975e0;  alias, 1 drivers
v0x13c754920_0 .net "rs2_data", 31 0, L_0x12c63d6e0;  alias, 1 drivers
v0x13c7549b0_0 .net "rs2_data_new", 31 0, L_0x12c697650;  alias, 1 drivers
L_0x12c697730 .functor MUXZ 32, L_0x12c668ae0, v0x12c604150_0, L_0x12c6976c0, C4<>;
L_0x12c697840 .functor MUXZ 32, L_0x12c63d5c0, v0x12c63a830_0, L_0x12c6977d0, C4<>;
S_0x12c66fd20 .scope module, "FWD_MUX_1" "FWD_MUX" 13 13, 14 2 0, S_0x12c6358a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data_EX";
    .port_info 1 /INPUT 32 "Data_MEM";
    .port_info 2 /INPUT 32 "Data_WB";
    .port_info 3 /INPUT 2 "fwd_ex";
    .port_info 4 /OUTPUT 32 "Data_out";
v0x12c637f20_0 .net "Data_EX", 31 0, L_0x12c642c80;  alias, 1 drivers
v0x12c66cba0_0 .net "Data_MEM", 31 0, L_0x12c698b10;  alias, 1 drivers
v0x12c66cc30_0 .net "Data_WB", 31 0, v0x12c691370_0;  alias, 1 drivers
v0x12c604150_0 .var "Data_out", 31 0;
v0x12c6041e0_0 .net "fwd_ex", 1 0, v0x13c757620_0;  alias, 1 drivers
E_0x13c7dd6e0 .event edge, v0x12c6041e0_0, v0x12c637f20_0, v0x12c66cba0_0, v0x12c66cc30_0;
S_0x12c63ccf0 .scope module, "FWD_MUX_2" "FWD_MUX" 13 14, 14 2 0, S_0x12c6358a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data_EX";
    .port_info 1 /INPUT 32 "Data_MEM";
    .port_info 2 /INPUT 32 "Data_WB";
    .port_info 3 /INPUT 2 "fwd_ex";
    .port_info 4 /OUTPUT 32 "Data_out";
v0x12c63ce60_0 .net "Data_EX", 31 0, L_0x12c63d6e0;  alias, 1 drivers
v0x12c63a710_0 .net "Data_MEM", 31 0, L_0x12c698b10;  alias, 1 drivers
v0x12c63a7a0_0 .net "Data_WB", 31 0, v0x12c691370_0;  alias, 1 drivers
v0x12c63a830_0 .var "Data_out", 31 0;
v0x12c63a8c0_0 .net "fwd_ex", 1 0, v0x13c757740_0;  alias, 1 drivers
E_0x13c7b4510 .event edge, v0x12c63a8c0_0, v0x12c63ce60_0, v0x12c66cba0_0, v0x12c66cc30_0;
S_0x13c70cf70 .scope module, "forward_unit_ex" "Forward_Unit_Ex" 7 287, 15 2 0, S_0x12c65d750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_write_mem";
    .port_info 1 /INPUT 5 "rs1_ex";
    .port_info 2 /INPUT 5 "rs2_ex";
    .port_info 3 /INPUT 5 "rd_mem";
    .port_info 4 /INPUT 5 "rd_wb";
    .port_info 5 /INPUT 1 "reg_write_wb";
    .port_info 6 /OUTPUT 2 "rs1_fwd_ex";
    .port_info 7 /OUTPUT 2 "rs2_fwd_ex";
v0x13c706d00_0 .net "rd_mem", 4 0, L_0x12c6983b0;  alias, 1 drivers
v0x13c706d90_0 .net "rd_wb", 4 0, L_0x12c69cac0;  alias, 1 drivers
v0x13c706e20_0 .net "reg_write_mem", 0 0, L_0x12c698110;  alias, 1 drivers
v0x13c706eb0_0 .net "reg_write_wb", 0 0, L_0x12c69cba0;  alias, 1 drivers
v0x13c757590_0 .net "rs1_ex", 4 0, L_0x12c66d4e0;  alias, 1 drivers
v0x13c757620_0 .var "rs1_fwd_ex", 1 0;
v0x13c7576b0_0 .net "rs2_ex", 4 0, L_0x12c696a30;  alias, 1 drivers
v0x13c757740_0 .var "rs2_fwd_ex", 1 0;
E_0x13c7c8220/0 .event edge, v0x12c659720_0, v0x12c623900_0, v0x13c757590_0, v0x13c706eb0_0;
E_0x13c7c8220/1 .event edge, v0x13c706d90_0, v0x13c7576b0_0;
E_0x13c7c8220 .event/or E_0x13c7c8220/0, E_0x13c7c8220/1;
S_0x13c732c40 .scope module, "forward_unit_id" "Forward_Unit_Id" 7 278, 16 2 0, S_0x12c65d750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_write_mem";
    .port_info 1 /INPUT 5 "rs1_id";
    .port_info 2 /INPUT 5 "rs2_id";
    .port_info 3 /INPUT 5 "rd_mem";
    .port_info 4 /INPUT 1 "branch_id";
    .port_info 5 /INPUT 1 "jal_id";
    .port_info 6 /INPUT 1 "jalr_id";
    .port_info 7 /OUTPUT 2 "rs1_fwd_id";
    .port_info 8 /OUTPUT 2 "rs2_fwd_id";
v0x13c732e90_0 .net "branch_id", 0 0, L_0x12c60a740;  alias, 1 drivers
v0x13c7577d0_0 .net "jal_id", 0 0, L_0x12c608600;  alias, 1 drivers
v0x13c72f820_0 .net "jalr_id", 0 0, L_0x12c6096a0;  alias, 1 drivers
v0x13c72f8b0_0 .net "rd_mem", 4 0, L_0x12c6983b0;  alias, 1 drivers
v0x13c72f940_0 .net "reg_write_mem", 0 0, L_0x12c698110;  alias, 1 drivers
v0x13c72f9d0_0 .var "rs1_fwd_id", 1 0;
v0x13c72fa60_0 .net "rs1_id", 4 0, L_0x12c67cb20;  alias, 1 drivers
v0x13c77a270_0 .var "rs2_fwd_id", 1 0;
v0x13c77a300_0 .net "rs2_id", 4 0, L_0x12c66ccc0;  alias, 1 drivers
E_0x13c7725d0/0 .event edge, v0x12c659720_0, v0x13c732e90_0, v0x12c623900_0, v0x13c72fa60_0;
E_0x13c7725d0/1 .event edge, v0x13c72f820_0, v0x13c77a300_0;
E_0x13c7725d0 .event/or E_0x13c7725d0/0, E_0x13c7725d0/1;
S_0x13c77a390 .scope module, "hazard_detect_unit" "Hazard_Detect_Unit" 7 261, 17 2 0, S_0x12c65d750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "pc_src_id";
    .port_info 2 /INPUT 1 "jal_id";
    .port_info 3 /INPUT 1 "jalr_id";
    .port_info 4 /INPUT 1 "branch_id";
    .port_info 5 /INPUT 5 "rs1_id";
    .port_info 6 /INPUT 5 "rs2_id";
    .port_info 7 /INPUT 5 "rd_mem";
    .port_info 8 /INPUT 5 "rd_ex";
    .port_info 9 /INPUT 1 "mem_read_ex";
    .port_info 10 /INPUT 1 "mem_read_mem";
    .port_info 11 /INPUT 1 "reg_write_ex";
    .port_info 12 /INPUT 1 "mem_read_id";
    .port_info 13 /INPUT 1 "miss";
    .port_info 14 /OUTPUT 1 "stall_if";
    .port_info 15 /OUTPUT 1 "bubble_if";
    .port_info 16 /OUTPUT 1 "stall_id";
    .port_info 17 /OUTPUT 1 "bubble_id";
    .port_info 18 /OUTPUT 1 "stall_ex";
    .port_info 19 /OUTPUT 1 "bubble_ex";
    .port_info 20 /OUTPUT 1 "stall_mem";
    .port_info 21 /OUTPUT 1 "bubble_mem";
    .port_info 22 /OUTPUT 1 "stall_wb";
    .port_info 23 /OUTPUT 1 "bubble_wb";
L_0x12c69cc10 .functor OR 1, L_0x12c60a740, L_0x12c6096a0, C4<0>, C4<0>;
L_0x12c69cec0 .functor OR 1, L_0x12c69cc80, L_0x12c69cd20, C4<0>, C4<0>;
L_0x13c7de520 .functor AND 1, L_0x12c696f10, L_0x12c69cec0, C4<1>, C4<1>;
L_0x13c7a0170 .functor OR 1, L_0x12c69cf30, L_0x12c69d0d0, C4<0>, C4<0>;
L_0x13c78edc0 .functor AND 1, L_0x12c6981f0, L_0x13c7a0170, C4<1>, C4<1>;
L_0x12c669580 .functor OR 1, L_0x13c7de520, L_0x13c78edc0, C4<0>, C4<0>;
L_0x12c69d370 .functor AND 1, L_0x12c69cc10, L_0x12c669580, C4<1>, C4<1>;
L_0x12c69d3e0 .functor OR 1, L_0x12c60a740, L_0x12c6096a0, C4<0>, C4<0>;
L_0x13c708420 .functor OR 1, L_0x12c69d3e0, L_0x12c608600, C4<0>, C4<0>;
L_0x13c738ec0 .functor OR 1, L_0x12c69d370, L_0x12c69bce0, C4<0>, C4<0>;
L_0x12c69d750 .functor OR 1, L_0x12c69d370, L_0x12c69bce0, C4<0>, C4<0>;
L_0x12c69d7c0 .functor BUFZ 1, L_0x12c69bce0, C4<0>, C4<0>, C4<0>;
L_0x12c69d830 .functor BUFZ 1, L_0x12c69bce0, C4<0>, C4<0>, C4<0>;
L_0x12c69d910 .functor BUFZ 1, L_0x12c69bce0, C4<0>, C4<0>, C4<0>;
L_0x12c69da80 .functor BUFZ 1, L_0x13c708420, C4<0>, C4<0>, C4<0>;
L_0x12c69d8a0 .functor BUFZ 1, L_0x12c69d370, C4<0>, C4<0>, C4<0>;
v0x13c777370_0 .net *"_ivl_1", 0 0, L_0x12c69cc10;  1 drivers
v0x13c777400_0 .net *"_ivl_10", 0 0, L_0x12c69cf30;  1 drivers
v0x13c777490_0 .net *"_ivl_12", 0 0, L_0x12c69d0d0;  1 drivers
v0x13c777520_0 .net *"_ivl_15", 0 0, L_0x13c7a0170;  1 drivers
v0x13c7775b0_0 .net *"_ivl_17", 0 0, L_0x13c78edc0;  1 drivers
v0x13c743da0_0 .net *"_ivl_19", 0 0, L_0x12c669580;  1 drivers
v0x13c743e30_0 .net *"_ivl_2", 0 0, L_0x12c69cc80;  1 drivers
v0x13c743ec0_0 .net *"_ivl_23", 0 0, L_0x12c69d3e0;  1 drivers
v0x13c743f50_0 .net *"_ivl_4", 0 0, L_0x12c69cd20;  1 drivers
v0x13c743fe0_0 .net *"_ivl_7", 0 0, L_0x12c69cec0;  1 drivers
v0x13c749a10_0 .net *"_ivl_9", 0 0, L_0x13c7de520;  1 drivers
v0x13c749aa0_0 .net "branch_id", 0 0, L_0x12c60a740;  alias, 1 drivers
v0x13c749b30_0 .net "bubble", 0 0, L_0x13c708420;  1 drivers
v0x13c749bc0_0 .net "bubble_ex", 0 0, L_0x12c69d8a0;  alias, 1 drivers
v0x13c749c50_0 .net "bubble_id", 0 0, L_0x12c69da80;  alias, 1 drivers
v0x13c77f880_0 .net "bubble_if", 0 0, L_0x110009a38;  alias, 1 drivers
v0x13c77f910_0 .net "bubble_mem", 0 0, L_0x110009a80;  alias, 1 drivers
v0x13c77faa0_0 .net "bubble_wb", 0 0, L_0x110009ac8;  alias, 1 drivers
v0x13c715c80_0 .net "jal_id", 0 0, L_0x12c608600;  alias, 1 drivers
v0x13c715d10_0 .net "jalr_id", 0 0, L_0x12c6096a0;  alias, 1 drivers
v0x13c715da0_0 .net "mem_read_ex", 0 0, L_0x12c6973b0;  alias, 1 drivers
v0x13c715e30_0 .net "mem_read_id", 0 0, v0x12c684800_0;  alias, 1 drivers
v0x13c715ec0_0 .net "mem_read_mem", 0 0, L_0x12c6981f0;  alias, 1 drivers
v0x13c7056a0_0 .net "miss", 0 0, L_0x12c69bce0;  alias, 1 drivers
v0x13c705730_0 .net "pc_src_id", 0 0, v0x12c686c20_0;  alias, 1 drivers
v0x13c7057c0_0 .net "rd_ex", 4 0, L_0x12c62d1d0;  alias, 1 drivers
v0x13c705850_0 .net "rd_mem", 4 0, L_0x12c6983b0;  alias, 1 drivers
v0x13c7058e0_0 .net "reg_write_ex", 0 0, L_0x12c696f10;  alias, 1 drivers
v0x13c7215c0_0 .net "rs1_id", 4 0, L_0x12c67cb20;  alias, 1 drivers
v0x13c721650_0 .net "rs2_id", 4 0, L_0x12c66ccc0;  alias, 1 drivers
v0x13c7216e0_0 .net "rst", 0 0, v0x12c695690_0;  alias, 1 drivers
v0x13c721770_0 .net "stall", 0 0, L_0x12c69d370;  1 drivers
v0x13c721800_0 .net "stall_ex", 0 0, L_0x12c69d7c0;  alias, 1 drivers
v0x13c77f9a0_0 .net "stall_id", 0 0, L_0x12c69d750;  alias, 1 drivers
v0x13c73db40_0 .net "stall_if", 0 0, L_0x13c738ec0;  alias, 1 drivers
v0x13c7b9970_0 .net "stall_mem", 0 0, L_0x12c69d830;  alias, 1 drivers
v0x13c7b9a00_0 .net "stall_wb", 0 0, L_0x12c69d910;  alias, 1 drivers
L_0x12c69cc80 .cmp/eq 5, L_0x12c62d1d0, L_0x12c67cb20;
L_0x12c69cd20 .cmp/eq 5, L_0x12c62d1d0, L_0x12c66ccc0;
L_0x12c69cf30 .cmp/eq 5, L_0x12c6983b0, L_0x12c67cb20;
L_0x12c69d0d0 .cmp/eq 5, L_0x12c6983b0, L_0x12c66ccc0;
S_0x13c7daef0 .scope module, "id_ex" "ID_EX" 7 114, 18 2 0, S_0x12c65d750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_id";
    .port_info 2 /INPUT 32 "pc_plus4_id";
    .port_info 3 /INPUT 32 "imm_id";
    .port_info 4 /INPUT 32 "rs1_data_id";
    .port_info 5 /INPUT 32 "rs2_data_id";
    .port_info 6 /INPUT 1 "branch_id";
    .port_info 7 /INPUT 1 "jal_id";
    .port_info 8 /INPUT 1 "jalr_id";
    .port_info 9 /INPUT 1 "mem_read_id";
    .port_info 10 /INPUT 1 "mem_write_id";
    .port_info 11 /INPUT 1 "reg_write_id";
    .port_info 12 /INPUT 2 "reg_src_id";
    .port_info 13 /INPUT 1 "alu_src1_id";
    .port_info 14 /INPUT 1 "alu_src2_id";
    .port_info 15 /INPUT 3 "instr_funct3_id";
    .port_info 16 /INPUT 4 "alu_type_id";
    .port_info 17 /INPUT 5 "rd_id";
    .port_info 18 /INPUT 5 "rs1_id";
    .port_info 19 /INPUT 5 "rs2_id";
    .port_info 20 /INPUT 1 "stall_ex";
    .port_info 21 /INPUT 1 "bubble_ex";
    .port_info 22 /OUTPUT 1 "mem_read_ex";
    .port_info 23 /OUTPUT 1 "mem_write_ex";
    .port_info 24 /OUTPUT 1 "reg_write_ex";
    .port_info 25 /OUTPUT 1 "alu_src1_ex";
    .port_info 26 /OUTPUT 1 "alu_src2_ex";
    .port_info 27 /OUTPUT 32 "pc_plus4_ex";
    .port_info 28 /OUTPUT 32 "pc_ex";
    .port_info 29 /OUTPUT 32 "imm_ex";
    .port_info 30 /OUTPUT 32 "rs1_data_ex";
    .port_info 31 /OUTPUT 32 "rs2_data_ex";
    .port_info 32 /OUTPUT 2 "reg_src_ex";
    .port_info 33 /OUTPUT 3 "instr_funct3_ex";
    .port_info 34 /OUTPUT 4 "alu_type_ex";
    .port_info 35 /OUTPUT 5 "rd_ex";
    .port_info 36 /OUTPUT 5 "rs1_ex";
    .port_info 37 /OUTPUT 5 "rs2_ex";
v0x12c6819c0_0 .net "alu_src1_ex", 0 0, L_0x12c6970d0;  alias, 1 drivers
v0x12c681a50_0 .net "alu_src1_id", 0 0, v0x12c683c20_0;  alias, 1 drivers
v0x12c681ae0_0 .net "alu_src2_ex", 0 0, L_0x12c697490;  alias, 1 drivers
v0x12c681b70_0 .net "alu_src2_id", 0 0, v0x12c683cb0_0;  alias, 1 drivers
v0x12c681c00_0 .net "alu_type_ex", 3 0, L_0x12c696b90;  alias, 1 drivers
v0x12c681c90_0 .net "alu_type_id", 3 0, v0x12c683d40_0;  alias, 1 drivers
v0x12c681d20_0 .net "branch_ex", 0 0, L_0x12c696610;  1 drivers
v0x12c681db0_0 .net "branch_id", 0 0, L_0x12c60a740;  alias, 1 drivers
v0x12c681e40_0 .net "bubble_ex", 0 0, L_0x12c69d8a0;  alias, 1 drivers
v0x12c681ed0_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c681f60_0 .net "imm_ex", 31 0, L_0x12c63d5c0;  alias, 1 drivers
v0x12c681ff0_0 .net "imm_id", 31 0, v0x12c686090_0;  alias, 1 drivers
v0x12c682080_0 .net "instr_funct3_ex", 2 0, L_0x12c696c70;  alias, 1 drivers
v0x12c682110_0 .net "instr_funct3_id", 2 0, L_0x12c65b9b0;  alias, 1 drivers
v0x12c6821a0_0 .net "jal_ex", 0 0, L_0x12c697570;  1 drivers
v0x12c682230_0 .net "jal_id", 0 0, L_0x12c608600;  alias, 1 drivers
v0x12c6822c0_0 .net "jalr_ex", 0 0, L_0x12c696ff0;  1 drivers
v0x12c682450_0 .net "jalr_id", 0 0, L_0x12c6096a0;  alias, 1 drivers
v0x12c6824e0_0 .net "mem_read_ex", 0 0, L_0x12c6973b0;  alias, 1 drivers
v0x12c682570_0 .net "mem_read_id", 0 0, v0x12c684800_0;  alias, 1 drivers
v0x12c682600_0 .net "mem_write_ex", 0 0, L_0x12c696e30;  alias, 1 drivers
v0x12c682690_0 .net "mem_write_id", 0 0, v0x12c684890_0;  alias, 1 drivers
v0x12c682720_0 .net "pc_ex", 31 0, L_0x12c668ae0;  alias, 1 drivers
v0x12c6827b0_0 .net "pc_id", 31 0, L_0x13c709920;  alias, 1 drivers
v0x12c682840_0 .net "pc_plus4_ex", 31 0, L_0x12c637cb0;  alias, 1 drivers
v0x12c6828d0_0 .net "pc_plus4_id", 31 0, L_0x12c6889c0;  alias, 1 drivers
v0x12c682960_0 .net "rd_ex", 4 0, L_0x12c62d1d0;  alias, 1 drivers
v0x12c6829f0_0 .net "rd_id", 4 0, L_0x12c6823e0;  alias, 1 drivers
v0x12c682a80_0 .net "reg_src_ex", 1 0, L_0x12c696d50;  alias, 1 drivers
v0x12c682b10_0 .net "reg_src_id", 1 0, v0x12c6849b0_0;  alias, 1 drivers
v0x12c682ba0_0 .net "reg_write_ex", 0 0, L_0x12c696f10;  alias, 1 drivers
v0x12c682c30_0 .net "reg_write_id", 0 0, v0x12c684ad0_0;  alias, 1 drivers
v0x12c682cc0_0 .net "rs1_data_ex", 31 0, L_0x12c642c80;  alias, 1 drivers
v0x12c682350_0 .net "rs1_data_id", 31 0, L_0x12c663140;  alias, 1 drivers
v0x12c682f50_0 .net "rs1_ex", 4 0, L_0x12c66d4e0;  alias, 1 drivers
v0x12c682fe0_0 .net "rs1_id", 4 0, L_0x12c67cb20;  alias, 1 drivers
v0x12c683070_0 .net "rs2_data_ex", 31 0, L_0x12c63d6e0;  alias, 1 drivers
v0x12c683100_0 .net "rs2_data_id", 31 0, L_0x12c663760;  alias, 1 drivers
v0x12c683190_0 .net "rs2_ex", 4 0, L_0x12c696a30;  alias, 1 drivers
v0x12c683220_0 .net "rs2_id", 4 0, L_0x12c66ccc0;  alias, 1 drivers
v0x12c6832b0_0 .net "stall_ex", 0 0, L_0x12c69d7c0;  alias, 1 drivers
S_0x13c7db060 .scope module, "ID_EX_alu_src1" "PipeDff" 18 41, 10 1 0, S_0x13c7daef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x13c7db1d0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x12c6970d0 .functor BUFZ 1, v0x13c759eb0_0, C4<0>, C4<0>, C4<0>;
v0x13c76ed10_0 .net "bubble", 0 0, L_0x12c69d8a0;  alias, 1 drivers
v0x13c76eda0_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x13c76ee30_0 .net "data_in", 0 0, v0x12c683c20_0;  alias, 1 drivers
v0x13c76eec0_0 .net "data_out", 0 0, L_0x12c6970d0;  alias, 1 drivers
v0x13c76ef50_0 .net "data_out_wire", 0 0, v0x13c759eb0_0;  1 drivers
v0x13c759eb0_0 .var "data_reg", 0 0;
L_0x110008910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13c759f40_0 .net "default_val", 0 0, L_0x110008910;  1 drivers
v0x13c759fd0_0 .net "stall", 0 0, L_0x12c69d7c0;  alias, 1 drivers
S_0x13c75a060 .scope module, "ID_EX_alu_src2" "PipeDff" 18 44, 10 1 0, S_0x13c7daef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x13c7a9ae0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x12c697490 .functor BUFZ 1, v0x12c6627c0_0, C4<0>, C4<0>, C4<0>;
v0x13c7de2e0_0 .net "bubble", 0 0, L_0x12c69d8a0;  alias, 1 drivers
v0x13c7de370_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x13c766e20_0 .net "data_in", 0 0, v0x12c683cb0_0;  alias, 1 drivers
v0x13c766eb0_0 .net "data_out", 0 0, L_0x12c697490;  alias, 1 drivers
v0x12c662730_0 .net "data_out_wire", 0 0, v0x12c6627c0_0;  1 drivers
v0x12c6627c0_0 .var "data_reg", 0 0;
L_0x1100089e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13c7de400_0 .net "default_val", 0 0, L_0x1100089e8;  1 drivers
v0x13c7de490_0 .net "stall", 0 0, L_0x12c69d7c0;  alias, 1 drivers
S_0x12c67a780 .scope module, "ID_EX_alu_type" "PipeDff" 18 33, 10 1 0, S_0x13c7daef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 4 "default_val";
    .port_info 4 /INPUT 4 "data_in";
    .port_info 5 /OUTPUT 4 "data_out";
P_0x13c7b1a50 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000100>;
L_0x12c696b90 .functor BUFZ 4, v0x12c67ac50_0, C4<0000>, C4<0000>, C4<0000>;
v0x12c67a980_0 .net "bubble", 0 0, L_0x12c69d8a0;  alias, 1 drivers
v0x12c67aa10_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c67aaa0_0 .net "data_in", 3 0, v0x12c683d40_0;  alias, 1 drivers
v0x12c67ab30_0 .net "data_out", 3 0, L_0x12c696b90;  alias, 1 drivers
v0x12c67abc0_0 .net "data_out_wire", 3 0, v0x12c67ac50_0;  1 drivers
v0x12c67ac50_0 .var "data_reg", 3 0;
L_0x110008760 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x12c67ace0_0 .net "default_val", 3 0, L_0x110008760;  1 drivers
v0x12c67ad70_0 .net "stall", 0 0, L_0x12c69d7c0;  alias, 1 drivers
S_0x12c67ae00 .scope module, "ID_EX_branch" "PipeDff" 18 42, 10 1 0, S_0x13c7daef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x13c7bef20 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x12c696610 .functor BUFZ 1, v0x12c67b2d0_0, C4<0>, C4<0>, C4<0>;
v0x12c67b000_0 .net "bubble", 0 0, L_0x12c69d8a0;  alias, 1 drivers
v0x12c67b090_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c67b120_0 .net "data_in", 0 0, L_0x12c60a740;  alias, 1 drivers
v0x12c67b1b0_0 .net "data_out", 0 0, L_0x12c696610;  alias, 1 drivers
v0x12c67b240_0 .net "data_out_wire", 0 0, v0x12c67b2d0_0;  1 drivers
v0x12c67b2d0_0 .var "data_reg", 0 0;
L_0x110008958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c67b360_0 .net "default_val", 0 0, L_0x110008958;  1 drivers
v0x12c67b3f0_0 .net "stall", 0 0, L_0x12c69d7c0;  alias, 1 drivers
S_0x12c67b480 .scope module, "ID_EX_imm" "PipeDff" 18 25, 10 1 0, S_0x13c7daef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x13c7bdc10 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x12c63d5c0 .functor BUFZ 32, v0x12c67b950_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c67b680_0 .net "bubble", 0 0, L_0x12c69d8a0;  alias, 1 drivers
v0x12c67b710_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c67b7a0_0 .net "data_in", 31 0, v0x12c686090_0;  alias, 1 drivers
v0x12c67b830_0 .net "data_out", 31 0, L_0x12c63d5c0;  alias, 1 drivers
v0x12c67b8c0_0 .net "data_out_wire", 31 0, v0x12c67b950_0;  1 drivers
v0x12c67b950_0 .var "data_reg", 31 0;
L_0x1100085b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c67b9e0_0 .net "default_val", 31 0, L_0x1100085b0;  1 drivers
v0x12c67ba70_0 .net "stall", 0 0, L_0x12c69d7c0;  alias, 1 drivers
S_0x12c67bb00 .scope module, "ID_EX_instr_funct3" "PipeDff" 18 34, 10 1 0, S_0x13c7daef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 3 "default_val";
    .port_info 4 /INPUT 3 "data_in";
    .port_info 5 /OUTPUT 3 "data_out";
P_0x13c7555a0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000011>;
L_0x12c696c70 .functor BUFZ 3, v0x12c67bfd0_0, C4<000>, C4<000>, C4<000>;
v0x12c67bd00_0 .net "bubble", 0 0, L_0x12c69d8a0;  alias, 1 drivers
v0x12c67bd90_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c67be20_0 .net "data_in", 2 0, L_0x12c65b9b0;  alias, 1 drivers
v0x12c67beb0_0 .net "data_out", 2 0, L_0x12c696c70;  alias, 1 drivers
v0x12c67bf40_0 .net "data_out_wire", 2 0, v0x12c67bfd0_0;  1 drivers
v0x12c67bfd0_0 .var "data_reg", 2 0;
L_0x1100087a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x12c67c060_0 .net "default_val", 2 0, L_0x1100087a8;  1 drivers
v0x12c67c0f0_0 .net "stall", 0 0, L_0x12c69d7c0;  alias, 1 drivers
S_0x12c67c180 .scope module, "ID_EX_jal" "PipeDff" 18 45, 10 1 0, S_0x13c7daef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x13c72b6f0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x12c697570 .functor BUFZ 1, v0x12c67c650_0, C4<0>, C4<0>, C4<0>;
v0x12c67c380_0 .net "bubble", 0 0, L_0x12c69d8a0;  alias, 1 drivers
v0x12c67c410_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c67c4a0_0 .net "data_in", 0 0, L_0x12c608600;  alias, 1 drivers
v0x12c67c530_0 .net "data_out", 0 0, L_0x12c697570;  alias, 1 drivers
v0x12c67c5c0_0 .net "data_out_wire", 0 0, v0x12c67c650_0;  1 drivers
v0x12c67c650_0 .var "data_reg", 0 0;
L_0x110008a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c67c6e0_0 .net "default_val", 0 0, L_0x110008a30;  1 drivers
v0x12c67c770_0 .net "stall", 0 0, L_0x12c69d7c0;  alias, 1 drivers
S_0x12c67c800 .scope module, "ID_EX_jalr" "PipeDff" 18 40, 10 1 0, S_0x13c7daef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x13c72aed0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x12c696ff0 .functor BUFZ 1, v0x12c67cdd0_0, C4<0>, C4<0>, C4<0>;
v0x12c67ca00_0 .net "bubble", 0 0, L_0x12c69d8a0;  alias, 1 drivers
v0x12c67cb90_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c67cc20_0 .net "data_in", 0 0, L_0x12c6096a0;  alias, 1 drivers
v0x12c67ccb0_0 .net "data_out", 0 0, L_0x12c696ff0;  alias, 1 drivers
v0x12c67cd40_0 .net "data_out_wire", 0 0, v0x12c67cdd0_0;  1 drivers
v0x12c67cdd0_0 .var "data_reg", 0 0;
L_0x1100088c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c67ce60_0 .net "default_val", 0 0, L_0x1100088c8;  1 drivers
v0x12c67cef0_0 .net "stall", 0 0, L_0x12c69d7c0;  alias, 1 drivers
S_0x12c67d080 .scope module, "ID_EX_mem_read" "PipeDff" 18 43, 10 1 0, S_0x13c7daef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x12c662850 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x12c6973b0 .functor BUFZ 1, v0x12c67d550_0, C4<0>, C4<0>, C4<0>;
v0x12c67d280_0 .net "bubble", 0 0, L_0x12c69d8a0;  alias, 1 drivers
v0x12c67d310_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c67d3a0_0 .net "data_in", 0 0, v0x12c684800_0;  alias, 1 drivers
v0x12c67d430_0 .net "data_out", 0 0, L_0x12c6973b0;  alias, 1 drivers
v0x12c67d4c0_0 .net "data_out_wire", 0 0, v0x12c67d550_0;  1 drivers
v0x12c67d550_0 .var "data_reg", 0 0;
L_0x1100089a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c67d5e0_0 .net "default_val", 0 0, L_0x1100089a0;  1 drivers
v0x12c67d670_0 .net "stall", 0 0, L_0x12c69d7c0;  alias, 1 drivers
S_0x12c67d700 .scope module, "ID_EX_mem_write" "PipeDff" 18 38, 10 1 0, S_0x13c7daef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x13c746510 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x12c696e30 .functor BUFZ 1, v0x12c67dbd0_0, C4<0>, C4<0>, C4<0>;
v0x12c67d900_0 .net "bubble", 0 0, L_0x12c69d8a0;  alias, 1 drivers
v0x12c67d990_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c67da20_0 .net "data_in", 0 0, v0x12c684890_0;  alias, 1 drivers
v0x12c67dab0_0 .net "data_out", 0 0, L_0x12c696e30;  alias, 1 drivers
v0x12c67db40_0 .net "data_out_wire", 0 0, v0x12c67dbd0_0;  1 drivers
v0x12c67dbd0_0 .var "data_reg", 0 0;
L_0x110008838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c67dc60_0 .net "default_val", 0 0, L_0x110008838;  1 drivers
v0x12c67dcf0_0 .net "stall", 0 0, L_0x12c69d7c0;  alias, 1 drivers
S_0x12c67dd80 .scope module, "ID_EX_pc" "PipeDff" 18 23, 10 1 0, S_0x13c7daef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x13c7479f0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x12c668ae0 .functor BUFZ 32, v0x12c67e250_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c67df80_0 .net "bubble", 0 0, L_0x12c69d8a0;  alias, 1 drivers
v0x12c67e010_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c67e0a0_0 .net "data_in", 31 0, L_0x13c709920;  alias, 1 drivers
v0x12c67e130_0 .net "data_out", 31 0, L_0x12c668ae0;  alias, 1 drivers
v0x12c67e1c0_0 .net "data_out_wire", 31 0, v0x12c67e250_0;  1 drivers
v0x12c67e250_0 .var "data_reg", 31 0;
L_0x110008520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c67e2e0_0 .net "default_val", 31 0, L_0x110008520;  1 drivers
v0x12c67e370_0 .net "stall", 0 0, L_0x12c69d7c0;  alias, 1 drivers
S_0x12c67e400 .scope module, "ID_EX_pc_plus4" "PipeDff" 18 24, 10 1 0, S_0x13c7daef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x13c748490 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x12c637cb0 .functor BUFZ 32, v0x12c67e8d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c67e600_0 .net "bubble", 0 0, L_0x12c69d8a0;  alias, 1 drivers
v0x12c67e690_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c67e720_0 .net "data_in", 31 0, L_0x12c6889c0;  alias, 1 drivers
v0x12c67e7b0_0 .net "data_out", 31 0, L_0x12c637cb0;  alias, 1 drivers
v0x12c67e840_0 .net "data_out_wire", 31 0, v0x12c67e8d0_0;  1 drivers
v0x12c67e8d0_0 .var "data_reg", 31 0;
L_0x110008568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c67e960_0 .net "default_val", 31 0, L_0x110008568;  1 drivers
v0x12c67e9f0_0 .net "stall", 0 0, L_0x12c69d7c0;  alias, 1 drivers
S_0x12c67ea80 .scope module, "ID_EX_rd" "PipeDff" 18 29, 10 1 0, S_0x13c7daef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x13c7c8820 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000101>;
L_0x12c62d1d0 .functor BUFZ 5, v0x12c67ef50_0, C4<00000>, C4<00000>, C4<00000>;
v0x12c67ec80_0 .net "bubble", 0 0, L_0x12c69d8a0;  alias, 1 drivers
v0x12c67ed10_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c67eda0_0 .net "data_in", 4 0, L_0x12c6823e0;  alias, 1 drivers
v0x12c67ee30_0 .net "data_out", 4 0, L_0x12c62d1d0;  alias, 1 drivers
v0x12c67eec0_0 .net "data_out_wire", 4 0, v0x12c67ef50_0;  1 drivers
v0x12c67ef50_0 .var "data_reg", 4 0;
L_0x110008688 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x12c67efe0_0 .net "default_val", 4 0, L_0x110008688;  1 drivers
v0x12c67f070_0 .net "stall", 0 0, L_0x12c69d7c0;  alias, 1 drivers
S_0x12c67f100 .scope module, "ID_EX_reg_src" "PipeDff" 18 35, 10 1 0, S_0x13c7daef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x13c7cd400 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000010>;
L_0x12c696d50 .functor BUFZ 2, v0x12c67f5d0_0, C4<00>, C4<00>, C4<00>;
v0x12c67f300_0 .net "bubble", 0 0, L_0x12c69d8a0;  alias, 1 drivers
v0x12c67f390_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c67f420_0 .net "data_in", 1 0, v0x12c6849b0_0;  alias, 1 drivers
v0x12c67f4b0_0 .net "data_out", 1 0, L_0x12c696d50;  alias, 1 drivers
v0x12c67f540_0 .net "data_out_wire", 1 0, v0x12c67f5d0_0;  1 drivers
v0x12c67f5d0_0 .var "data_reg", 1 0;
L_0x1100087f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c67f660_0 .net "default_val", 1 0, L_0x1100087f0;  1 drivers
v0x12c67f6f0_0 .net "stall", 0 0, L_0x12c69d7c0;  alias, 1 drivers
S_0x12c67f780 .scope module, "ID_EX_reg_write" "PipeDff" 18 39, 10 1 0, S_0x13c7daef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x13c7c9d20 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x12c696f10 .functor BUFZ 1, v0x12c67fc50_0, C4<0>, C4<0>, C4<0>;
v0x12c67f980_0 .net "bubble", 0 0, L_0x12c69d8a0;  alias, 1 drivers
v0x12c67fa10_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c67faa0_0 .net "data_in", 0 0, v0x12c684ad0_0;  alias, 1 drivers
v0x12c67fb30_0 .net "data_out", 0 0, L_0x12c696f10;  alias, 1 drivers
v0x12c67fbc0_0 .net "data_out_wire", 0 0, v0x12c67fc50_0;  1 drivers
v0x12c67fc50_0 .var "data_reg", 0 0;
L_0x110008880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c67fce0_0 .net "default_val", 0 0, L_0x110008880;  1 drivers
v0x12c67fd70_0 .net "stall", 0 0, L_0x12c69d7c0;  alias, 1 drivers
S_0x12c67fe00 .scope module, "ID_EX_rs1" "PipeDff" 18 30, 10 1 0, S_0x13c7daef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x13c7cd840 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000101>;
L_0x12c66d4e0 .functor BUFZ 5, v0x12c680440_0, C4<00000>, C4<00000>, C4<00000>;
v0x12c680000_0 .net "bubble", 0 0, L_0x12c69d8a0;  alias, 1 drivers
v0x12c67ca90_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c680290_0 .net "data_in", 4 0, L_0x12c67cb20;  alias, 1 drivers
v0x12c680320_0 .net "data_out", 4 0, L_0x12c66d4e0;  alias, 1 drivers
v0x12c6803b0_0 .net "data_out_wire", 4 0, v0x12c680440_0;  1 drivers
v0x12c680440_0 .var "data_reg", 4 0;
L_0x1100086d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x12c6804d0_0 .net "default_val", 4 0, L_0x1100086d0;  1 drivers
v0x12c680560_0 .net "stall", 0 0, L_0x12c69d7c0;  alias, 1 drivers
S_0x12c6807f0 .scope module, "ID_EX_rs1_data" "PipeDff" 18 26, 10 1 0, S_0x13c7daef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x13c7cc660 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x12c642c80 .functor BUFZ 32, v0x12c680cc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c6809f0_0 .net "bubble", 0 0, L_0x12c69d8a0;  alias, 1 drivers
v0x12c680a80_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c680b10_0 .net "data_in", 31 0, L_0x12c663140;  alias, 1 drivers
v0x12c680ba0_0 .net "data_out", 31 0, L_0x12c642c80;  alias, 1 drivers
v0x12c680c30_0 .net "data_out_wire", 31 0, v0x12c680cc0_0;  1 drivers
v0x12c680cc0_0 .var "data_reg", 31 0;
L_0x1100085f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c680d50_0 .net "default_val", 31 0, L_0x1100085f8;  1 drivers
v0x12c680de0_0 .net "stall", 0 0, L_0x12c69d7c0;  alias, 1 drivers
S_0x12c680e70 .scope module, "ID_EX_rs2" "PipeDff" 18 31, 10 1 0, S_0x13c7daef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x13c7c95f0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000101>;
L_0x12c696a30 .functor BUFZ 5, v0x12c681190_0, C4<00000>, C4<00000>, C4<00000>;
v0x12c681070_0 .net "bubble", 0 0, L_0x12c69d8a0;  alias, 1 drivers
v0x12c681100_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x13c766c20_0 .net "data_in", 4 0, L_0x12c66ccc0;  alias, 1 drivers
v0x13c766cb0_0 .net "data_out", 4 0, L_0x12c696a30;  alias, 1 drivers
v0x13c766d40_0 .net "data_out_wire", 4 0, v0x12c681190_0;  1 drivers
v0x12c681190_0 .var "data_reg", 4 0;
L_0x110008718 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x12c681220_0 .net "default_val", 4 0, L_0x110008718;  1 drivers
v0x12c6812b0_0 .net "stall", 0 0, L_0x12c69d7c0;  alias, 1 drivers
S_0x12c681340 .scope module, "ID_EX_rs2_data" "PipeDff" 18 27, 10 1 0, S_0x13c7daef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x13c7c9f30 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x12c63d6e0 .functor BUFZ 32, v0x12c681810_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c681540_0 .net "bubble", 0 0, L_0x12c69d8a0;  alias, 1 drivers
v0x12c6815d0_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c681660_0 .net "data_in", 31 0, L_0x12c663760;  alias, 1 drivers
v0x12c6816f0_0 .net "data_out", 31 0, L_0x12c63d6e0;  alias, 1 drivers
v0x12c681780_0 .net "data_out_wire", 31 0, v0x12c681810_0;  1 drivers
v0x12c681810_0 .var "data_reg", 31 0;
L_0x110008640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c6818a0_0 .net "default_val", 31 0, L_0x110008640;  1 drivers
v0x12c681930_0 .net "stall", 0 0, L_0x12c69d7c0;  alias, 1 drivers
S_0x12c683470 .scope module, "id_module" "ID_MODULE" 7 74, 19 7 0, S_0x12c65d750;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reg_write_in";
    .port_info 5 /INPUT 32 "reg_write_data_mem";
    .port_info 6 /INPUT 32 "reg_write_data_wb";
    .port_info 7 /INPUT 2 "rs1_fwd_id";
    .port_info 8 /INPUT 2 "rs2_fwd_id";
    .port_info 9 /INPUT 5 "rd_wb";
    .port_info 10 /OUTPUT 1 "pc_src";
    .port_info 11 /OUTPUT 2 "reg_src";
    .port_info 12 /OUTPUT 1 "alu_src1";
    .port_info 13 /OUTPUT 1 "alu_src2";
    .port_info 14 /OUTPUT 1 "mem_read";
    .port_info 15 /OUTPUT 1 "mem_write";
    .port_info 16 /OUTPUT 1 "reg_write_out";
    .port_info 17 /OUTPUT 32 "rs1_data";
    .port_info 18 /OUTPUT 32 "rs2_data";
    .port_info 19 /OUTPUT 32 "imm";
    .port_info 20 /OUTPUT 32 "new_pc";
    .port_info 21 /OUTPUT 3 "branch_type";
    .port_info 22 /OUTPUT 3 "load_type";
    .port_info 23 /OUTPUT 3 "store_type";
    .port_info 24 /OUTPUT 3 "instr_funct3";
    .port_info 25 /OUTPUT 4 "alu_type";
    .port_info 26 /OUTPUT 5 "rd";
    .port_info 27 /OUTPUT 5 "rs1";
    .port_info 28 /OUTPUT 5 "rs2";
    .port_info 29 /OUTPUT 1 "branch";
    .port_info 30 /OUTPUT 1 "jal";
    .port_info 31 /OUTPUT 1 "jalr";
L_0x12c6823e0 .functor BUFZ 5, v0x12c684a40_0, C4<00000>, C4<00000>, C4<00000>;
L_0x12c67cb20 .functor BUFZ 5, v0x12c684b60_0, C4<00000>, C4<00000>, C4<00000>;
L_0x12c66ccc0 .functor BUFZ 5, v0x12c684bf0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x12c637fb0 .functor OR 1, L_0x12c69cba0, L_0x12c695720, C4<0>, C4<0>;
L_0x12c63b2c0 .functor OR 1, L_0x12c637fb0, L_0x12c6957c0, C4<0>, C4<0>;
L_0x12c663140 .functor BUFZ 32, L_0x12c695dc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12c663760 .functor BUFZ 32, L_0x12c6960e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12c60a740 .functor BUFZ 1, v0x12c684380_0, C4<0>, C4<0>, C4<0>;
L_0x12c608600 .functor BUFZ 1, v0x12c684650_0, C4<0>, C4<0>, C4<0>;
L_0x12c6096a0 .functor BUFZ 1, v0x12c6846e0_0, C4<0>, C4<0>, C4<0>;
L_0x12c65b9b0 .functor BUFZ 3, v0x12c6845c0_0, C4<000>, C4<000>, C4<000>;
v0x12c687fa0_0 .net "R_Addr1", 4 0, v0x12c684b60_0;  1 drivers
v0x12c688030_0 .net "R_Addr2", 4 0, v0x12c684bf0_0;  1 drivers
v0x12c6880c0_0 .net "W_Addr", 4 0, v0x12c684a40_0;  1 drivers
v0x12c688150_0 .net *"_ivl_11", 0 0, L_0x12c637fb0;  1 drivers
L_0x110008178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c6881e0_0 .net/2u *"_ivl_12", 1 0, L_0x110008178;  1 drivers
v0x12c688270_0 .net *"_ivl_14", 0 0, L_0x12c6957c0;  1 drivers
L_0x110008130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c688300_0 .net/2u *"_ivl_6", 1 0, L_0x110008130;  1 drivers
v0x12c688390_0 .net *"_ivl_8", 0 0, L_0x12c695720;  1 drivers
v0x12c688420_0 .net "alu_src1", 0 0, v0x12c683c20_0;  alias, 1 drivers
v0x12c6884b0_0 .net "alu_src2", 0 0, v0x12c683cb0_0;  alias, 1 drivers
v0x12c688540_0 .net "alu_type", 3 0, v0x12c683d40_0;  alias, 1 drivers
v0x12c6885d0_0 .net "branch", 0 0, L_0x12c60a740;  alias, 1 drivers
v0x12c688660_0 .net "branch_inn", 0 0, v0x12c684380_0;  1 drivers
v0x12c6886f0_0 .net "branch_type", 2 0, L_0x12c63d8a0;  1 drivers
v0x12c688780_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c688810_0 .net "funct3_inn", 2 0, v0x12c6845c0_0;  1 drivers
v0x12c6888a0_0 .net "imm", 31 0, v0x12c686090_0;  alias, 1 drivers
v0x12c688a30_0 .net "instr", 31 0, L_0x13c70d0e0;  alias, 1 drivers
v0x12c688ac0_0 .net "instr_funct3", 2 0, L_0x12c65b9b0;  alias, 1 drivers
v0x12c688b50_0 .net "jal", 0 0, L_0x12c608600;  alias, 1 drivers
v0x12c688be0_0 .net "jal_inn", 0 0, v0x12c684650_0;  1 drivers
v0x12c688c70_0 .net "jalr", 0 0, L_0x12c6096a0;  alias, 1 drivers
v0x12c688d00_0 .net "jalr_inn", 0 0, v0x12c6846e0_0;  1 drivers
v0x12c688d90_0 .net "less_than", 0 0, L_0x12c696920;  1 drivers
v0x12c688e20_0 .net "load_type", 2 0, L_0x12c640980;  1 drivers
v0x12c688eb0_0 .net "mem_read", 0 0, v0x12c684800_0;  alias, 1 drivers
v0x12c688f40_0 .net "mem_write", 0 0, v0x12c684890_0;  alias, 1 drivers
v0x12c688fd0_0 .net "new_pc", 31 0, v0x12c6869e0_0;  alias, 1 drivers
v0x12c689060_0 .net "pc", 31 0, L_0x13c709920;  alias, 1 drivers
v0x12c6890f0_0 .net "pc_plus4", 31 0, L_0x12c6889c0;  alias, 1 drivers
v0x12c689180_0 .net "pc_src", 0 0, v0x12c686c20_0;  alias, 1 drivers
v0x12c689210_0 .net "rd", 4 0, L_0x12c6823e0;  alias, 1 drivers
v0x12c6892a0_0 .net "rd_wb", 4 0, L_0x12c69cac0;  alias, 1 drivers
v0x12c688930_0 .net "reg_src", 1 0, v0x12c6849b0_0;  alias, 1 drivers
v0x12c689530_0 .net "reg_write_data_mem", 31 0, L_0x12c698b10;  alias, 1 drivers
v0x12c6895c0_0 .net "reg_write_data_wb", 31 0, v0x12c691370_0;  alias, 1 drivers
v0x12c689650_0 .net "reg_write_enable", 0 0, L_0x12c63b2c0;  1 drivers
v0x12c6896e0_0 .net "reg_write_in", 0 0, L_0x12c69cba0;  alias, 1 drivers
v0x12c689770_0 .net "reg_write_out", 0 0, v0x12c684ad0_0;  alias, 1 drivers
v0x12c689800_0 .net "rs1", 4 0, L_0x12c67cb20;  alias, 1 drivers
v0x12c689890_0 .net "rs1_data", 31 0, L_0x12c663140;  alias, 1 drivers
v0x12c689920_0 .net "rs1_data_new", 31 0, L_0x12c696220;  1 drivers
v0x12c6899b0_0 .net "rs1_data_old", 31 0, L_0x12c695dc0;  1 drivers
v0x12c689a40_0 .net "rs1_fwd_id", 1 0, v0x13c72f9d0_0;  alias, 1 drivers
v0x12c689ad0_0 .net "rs2", 4 0, L_0x12c66ccc0;  alias, 1 drivers
v0x12c689b60_0 .net "rs2_data", 31 0, L_0x12c663760;  alias, 1 drivers
v0x12c689bf0_0 .net "rs2_data_new", 31 0, L_0x12c696360;  1 drivers
v0x12c689c80_0 .net "rs2_data_old", 31 0, L_0x12c6960e0;  1 drivers
v0x12c689d10_0 .net "rs2_fwd_id", 1 0, v0x13c77a270_0;  alias, 1 drivers
v0x12c689da0_0 .net "store_type", 2 0, L_0x12c662b20;  1 drivers
v0x12c689e30_0 .net "zero", 0 0, L_0x12c696500;  1 drivers
L_0x12c695720 .cmp/ne 2, v0x13c72f9d0_0, L_0x110008130;
L_0x12c6957c0 .cmp/ne 2, v0x13c77a270_0, L_0x110008178;
S_0x12c6838e0 .scope module, "ID_ALU_Control" "ALUControl" 19 65, 20 3 0, S_0x12c683470;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "R_Data1";
    .port_info 2 /INPUT 32 "R_Data2";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /OUTPUT 1 "alu_src1";
    .port_info 5 /OUTPUT 1 "alu_src2";
    .port_info 6 /OUTPUT 4 "alu_type";
v0x12c683b00_0 .net "R_Data1", 31 0, L_0x12c696220;  alias, 1 drivers
v0x12c683b90_0 .net "R_Data2", 31 0, L_0x12c696360;  alias, 1 drivers
v0x12c683c20_0 .var "alu_src1", 0 0;
v0x12c683cb0_0 .var "alu_src2", 0 0;
v0x12c683d40_0 .var "alu_type", 3 0;
v0x12c683dd0_0 .net "funct3", 2 0, L_0x12c695a00;  1 drivers
v0x12c683e60_0 .net "funct7", 6 0, L_0x12c695aa0;  1 drivers
v0x12c683ef0_0 .net "imm", 31 0, v0x12c686090_0;  alias, 1 drivers
v0x12c683f80_0 .net "instr", 31 0, L_0x13c70d0e0;  alias, 1 drivers
v0x12c684010_0 .net "opcode", 6 0, L_0x12c695860;  1 drivers
E_0x13c7b9c50 .event edge, v0x12c684010_0, v0x12c683dd0_0, v0x12c683e60_0;
L_0x12c695860 .part L_0x13c70d0e0, 0, 7;
L_0x12c695a00 .part L_0x13c70d0e0, 12, 3;
L_0x12c695aa0 .part L_0x13c70d0e0, 25, 7;
S_0x12c6840a0 .scope module, "ID_Control_Unit" "ControlUnit" 19 45, 21 3 0, S_0x12c683470;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 5 "rs1_read_addr";
    .port_info 2 /OUTPUT 5 "rs2_read_addr";
    .port_info 3 /OUTPUT 5 "reg_write_addr";
    .port_info 4 /OUTPUT 3 "instr_funct3";
    .port_info 5 /OUTPUT 3 "store_type";
    .port_info 6 /OUTPUT 2 "reg_src";
    .port_info 7 /OUTPUT 3 "branch_type";
    .port_info 8 /OUTPUT 3 "load_type";
    .port_info 9 /OUTPUT 1 "branch";
    .port_info 10 /OUTPUT 1 "jal";
    .port_info 11 /OUTPUT 1 "jalr";
    .port_info 12 /OUTPUT 1 "mem_read";
    .port_info 13 /OUTPUT 1 "mem_write";
    .port_info 14 /OUTPUT 1 "reg_write_enable";
L_0x12c63d8a0 .functor BUFZ 3, v0x12c6844a0_0, C4<000>, C4<000>, C4<000>;
L_0x12c640980 .functor BUFZ 3, v0x12c6844a0_0, C4<000>, C4<000>, C4<000>;
L_0x12c662b20 .functor BUFZ 3, v0x12c6844a0_0, C4<000>, C4<000>, C4<000>;
v0x12c684380_0 .var "branch", 0 0;
v0x12c684410_0 .net "branch_type", 2 0, L_0x12c63d8a0;  alias, 1 drivers
v0x12c6844a0_0 .var "funct3", 2 0;
v0x12c684530_0 .net "instr", 31 0, L_0x13c70d0e0;  alias, 1 drivers
v0x12c6845c0_0 .var "instr_funct3", 2 0;
v0x12c684650_0 .var "jal", 0 0;
v0x12c6846e0_0 .var "jalr", 0 0;
v0x12c684770_0 .net "load_type", 2 0, L_0x12c640980;  alias, 1 drivers
v0x12c684800_0 .var "mem_read", 0 0;
v0x12c684890_0 .var "mem_write", 0 0;
v0x12c684920_0 .var "opcode", 6 0;
v0x12c6849b0_0 .var "reg_src", 1 0;
v0x12c684a40_0 .var "reg_write_addr", 4 0;
v0x12c684ad0_0 .var "reg_write_enable", 0 0;
v0x12c684b60_0 .var "rs1_read_addr", 4 0;
v0x12c684bf0_0 .var "rs2_read_addr", 4 0;
v0x12c684c80_0 .net "store_type", 2 0, L_0x12c662b20;  alias, 1 drivers
E_0x12c60aea0 .event edge, v0x12c683f80_0, v0x12c6844a0_0, v0x12c684920_0;
S_0x12c684e10 .scope module, "ID_ID_Control" "ID_Control" 19 87, 22 2 0, S_0x12c683470;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "rs1_data";
    .port_info 1 /INPUT 32 "rs2_data";
    .port_info 2 /INPUT 32 "reg_write_data_mem";
    .port_info 3 /INPUT 2 "rs1_fwd_id";
    .port_info 4 /INPUT 2 "rs2_fwd_id";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /INPUT 4 "alu_type";
    .port_info 7 /INPUT 1 "branch";
    .port_info 8 /OUTPUT 32 "rs1_data_update";
    .port_info 9 /OUTPUT 32 "rs2_data_update";
    .port_info 10 /OUTPUT 1 "zero";
    .port_info 11 /OUTPUT 1 "less_than";
L_0x12c662e30 .functor OR 1, L_0x12c6966a0, L_0x12c696740, C4<0>, C4<0>;
L_0x110008400 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x12c6850a0_0 .net/2u *"_ivl_0", 1 0, L_0x110008400;  1 drivers
L_0x110008490 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x12c685130_0 .net/2u *"_ivl_14", 2 0, L_0x110008490;  1 drivers
v0x12c6851c0_0 .net *"_ivl_16", 0 0, L_0x12c6966a0;  1 drivers
L_0x1100084d8 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x12c685250_0 .net/2u *"_ivl_18", 2 0, L_0x1100084d8;  1 drivers
v0x12c6852e0_0 .net *"_ivl_2", 0 0, L_0x12c696180;  1 drivers
v0x12c685370_0 .net *"_ivl_20", 0 0, L_0x12c696740;  1 drivers
v0x12c685400_0 .net *"_ivl_23", 0 0, L_0x12c662e30;  1 drivers
v0x12c685490_0 .net *"_ivl_24", 0 0, L_0x12c6967e0;  1 drivers
v0x12c685520_0 .net *"_ivl_26", 0 0, L_0x12c696880;  1 drivers
L_0x110008448 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x12c6855b0_0 .net/2u *"_ivl_6", 1 0, L_0x110008448;  1 drivers
v0x12c685640_0 .net *"_ivl_8", 0 0, L_0x12c6962c0;  1 drivers
v0x12c6856d0_0 .net "alu_type", 3 0, v0x12c683d40_0;  alias, 1 drivers
v0x12c685760_0 .net "branch", 0 0, v0x12c684380_0;  alias, 1 drivers
v0x12c6857f0_0 .net "funct3", 2 0, v0x12c6845c0_0;  alias, 1 drivers
v0x12c685880_0 .net "less_than", 0 0, L_0x12c696920;  alias, 1 drivers
v0x12c685910_0 .net "reg_write_data_mem", 31 0, L_0x12c698b10;  alias, 1 drivers
v0x12c6859a0_0 .net "rs1_data", 31 0, L_0x12c695dc0;  alias, 1 drivers
v0x12c685b30_0 .net "rs1_data_update", 31 0, L_0x12c696220;  alias, 1 drivers
v0x12c685bc0_0 .net "rs1_fwd_id", 1 0, v0x13c72f9d0_0;  alias, 1 drivers
v0x12c685c50_0 .net "rs2_data", 31 0, L_0x12c6960e0;  alias, 1 drivers
v0x12c685ce0_0 .net "rs2_data_update", 31 0, L_0x12c696360;  alias, 1 drivers
v0x12c685d70_0 .net "rs2_fwd_id", 1 0, v0x13c77a270_0;  alias, 1 drivers
v0x12c685e00_0 .net "zero", 0 0, L_0x12c696500;  alias, 1 drivers
L_0x12c696180 .cmp/eq 2, v0x13c72f9d0_0, L_0x110008400;
L_0x12c696220 .functor MUXZ 32, L_0x12c695dc0, L_0x12c698b10, L_0x12c696180, C4<>;
L_0x12c6962c0 .cmp/eq 2, v0x13c77a270_0, L_0x110008448;
L_0x12c696360 .functor MUXZ 32, L_0x12c6960e0, L_0x12c698b10, L_0x12c6962c0, C4<>;
L_0x12c696500 .cmp/eq 32, L_0x12c696220, L_0x12c696360;
L_0x12c6966a0 .cmp/eq 3, v0x12c6845c0_0, L_0x110008490;
L_0x12c696740 .cmp/eq 3, v0x12c6845c0_0, L_0x1100084d8;
L_0x12c6967e0 .cmp/gt 32, L_0x12c696360, L_0x12c696220;
L_0x12c696880 .cmp/gt.s 32, L_0x12c696360, L_0x12c696220;
L_0x12c696920 .functor MUXZ 1, L_0x12c696880, L_0x12c6967e0, L_0x12c662e30, C4<>;
S_0x12c685e90 .scope module, "ID_Imm_Gen" "ImmGen" 19 37, 23 3 0, S_0x12c683470;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm";
v0x12c686000_0 .var "funct3", 2 0;
v0x12c686090_0 .var "imm", 31 0;
v0x12c686120_0 .var "imm12", 11 0;
v0x12c6861b0_0 .var "imm20", 20 0;
v0x12c686240_0 .var "immtemp", 31 0;
v0x12c6862d0_0 .net "instr", 31 0, L_0x13c70d0e0;  alias, 1 drivers
v0x12c686360_0 .var "opcode", 6 0;
E_0x12c60c930/0 .event edge, v0x12c683f80_0, v0x12c686360_0, v0x12c686000_0, v0x12c686240_0;
E_0x12c60c930/1 .event edge, v0x12c686120_0, v0x12c6861b0_0;
E_0x12c60c930 .event/or E_0x12c60c930/0, E_0x12c60c930/1;
S_0x12c6863f0 .scope module, "ID_PC_EX" "PC_EX" 19 98, 24 2 0, S_0x12c683470;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "jal";
    .port_info 2 /INPUT 1 "jalr";
    .port_info 3 /INPUT 3 "branch_type";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 32 "pc_plus4";
    .port_info 6 /INPUT 32 "rs1_data";
    .port_info 7 /INPUT 32 "imm";
    .port_info 8 /INPUT 1 "zero";
    .port_info 9 /INPUT 1 "less_than";
    .port_info 10 /OUTPUT 1 "pc_src";
    .port_info 11 /OUTPUT 32 "new_pc";
v0x12c686680_0 .net "branch", 0 0, v0x12c684380_0;  alias, 1 drivers
v0x12c686710_0 .net "branch_type", 2 0, L_0x12c63d8a0;  alias, 1 drivers
v0x12c6867a0_0 .net "imm", 31 0, v0x12c686090_0;  alias, 1 drivers
v0x12c686830_0 .net "jal", 0 0, v0x12c684650_0;  alias, 1 drivers
v0x12c6868c0_0 .net "jalr", 0 0, v0x12c6846e0_0;  alias, 1 drivers
v0x12c686950_0 .net "less_than", 0 0, L_0x12c696920;  alias, 1 drivers
v0x12c6869e0_0 .var "new_pc", 31 0;
v0x12c686a70_0 .var "new_pc_temp", 31 0;
v0x12c686b00_0 .net "pc", 31 0, L_0x13c709920;  alias, 1 drivers
v0x12c686b90_0 .net "pc_plus4", 31 0, L_0x12c6889c0;  alias, 1 drivers
v0x12c686c20_0 .var "pc_src", 0 0;
v0x12c686cb0_0 .net "rs1_data", 31 0, L_0x12c696220;  alias, 1 drivers
v0x12c686d40_0 .net "zero", 0 0, L_0x12c696500;  alias, 1 drivers
E_0x12c604330/0 .event edge, v0x12c684650_0, v0x12c67e0a0_0, v0x12c67b7a0_0, v0x12c6846e0_0;
E_0x12c604330/1 .event edge, v0x12c683b00_0, v0x12c684380_0, v0x12c684410_0, v0x12c685e00_0;
E_0x12c604330/2 .event edge, v0x12c686a70_0, v0x12c67e720_0, v0x12c685880_0;
E_0x12c604330 .event/or E_0x12c604330/0, E_0x12c604330/1, E_0x12c604330/2;
S_0x12c686dd0 .scope module, "ID_RegFile" "RegFile" 19 76, 25 2 0, S_0x12c683470;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write_enable";
    .port_info 2 /INPUT 5 "read_addr1";
    .port_info 3 /INPUT 5 "read_addr2";
    .port_info 4 /INPUT 5 "reg_write_addr";
    .port_info 5 /INPUT 32 "reg_write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
v0x12c687000_0 .net *"_ivl_0", 31 0, L_0x12c695b40;  1 drivers
v0x12c687090_0 .net *"_ivl_10", 6 0, L_0x12c695d20;  1 drivers
L_0x110008250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c687120_0 .net *"_ivl_13", 1 0, L_0x110008250;  1 drivers
L_0x110008298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c6871b0_0 .net/2u *"_ivl_14", 31 0, L_0x110008298;  1 drivers
v0x12c687240_0 .net *"_ivl_18", 31 0, L_0x12c695e60;  1 drivers
L_0x1100082e0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c6872d0_0 .net *"_ivl_21", 26 0, L_0x1100082e0;  1 drivers
L_0x110008328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c687360_0 .net/2u *"_ivl_22", 31 0, L_0x110008328;  1 drivers
v0x12c6873f0_0 .net *"_ivl_24", 0 0, L_0x12c695f00;  1 drivers
v0x12c687480_0 .net *"_ivl_26", 31 0, L_0x12c695fa0;  1 drivers
v0x12c687510_0 .net *"_ivl_28", 6 0, L_0x12c696040;  1 drivers
L_0x1100081c0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c6875a0_0 .net *"_ivl_3", 26 0, L_0x1100081c0;  1 drivers
L_0x110008370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c687630_0 .net *"_ivl_31", 1 0, L_0x110008370;  1 drivers
L_0x1100083b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c6876c0_0 .net/2u *"_ivl_32", 31 0, L_0x1100083b8;  1 drivers
L_0x110008208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c687750_0 .net/2u *"_ivl_4", 31 0, L_0x110008208;  1 drivers
v0x12c6877e0_0 .net *"_ivl_6", 0 0, L_0x12c695be0;  1 drivers
v0x12c687870_0 .net *"_ivl_8", 31 0, L_0x12c695c80;  1 drivers
v0x12c687900_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c687a90_0 .var/i "i", 31 0;
v0x12c687b20_0 .net "read_addr1", 4 0, v0x12c684b60_0;  alias, 1 drivers
v0x12c687bb0_0 .net "read_addr2", 4 0, v0x12c684bf0_0;  alias, 1 drivers
v0x12c687c40_0 .net "read_data1", 31 0, L_0x12c695dc0;  alias, 1 drivers
v0x12c687cd0_0 .net "read_data2", 31 0, L_0x12c6960e0;  alias, 1 drivers
v0x12c687d60_0 .net "reg_write_addr", 4 0, L_0x12c69cac0;  alias, 1 drivers
v0x12c687df0_0 .net "reg_write_data", 31 0, v0x12c691370_0;  alias, 1 drivers
v0x12c687e80_0 .net "reg_write_enable", 0 0, L_0x12c63b2c0;  alias, 1 drivers
v0x12c687f10 .array "register_file", 31 0, 31 0;
E_0x12c613d20 .event negedge, v0x12c669180_0;
L_0x12c695b40 .concat [ 5 27 0 0], v0x12c684b60_0, L_0x1100081c0;
L_0x12c695be0 .cmp/ne 32, L_0x12c695b40, L_0x110008208;
L_0x12c695c80 .array/port v0x12c687f10, L_0x12c695d20;
L_0x12c695d20 .concat [ 5 2 0 0], v0x12c684b60_0, L_0x110008250;
L_0x12c695dc0 .functor MUXZ 32, L_0x110008298, L_0x12c695c80, L_0x12c695be0, C4<>;
L_0x12c695e60 .concat [ 5 27 0 0], v0x12c684bf0_0, L_0x1100082e0;
L_0x12c695f00 .cmp/ne 32, L_0x12c695e60, L_0x110008328;
L_0x12c695fa0 .array/port v0x12c687f10, L_0x12c696040;
L_0x12c696040 .concat [ 5 2 0 0], v0x12c684bf0_0, L_0x110008370;
L_0x12c6960e0 .functor MUXZ 32, L_0x1100083b8, L_0x12c695fa0, L_0x12c695f00, C4<>;
S_0x12c689fc0 .scope module, "if_id" "IF_ID" 7 65, 26 2 0, S_0x12c65d750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instr_if";
    .port_info 2 /INPUT 32 "pc_if";
    .port_info 3 /INPUT 32 "pc_plus4_if";
    .port_info 4 /INPUT 1 "stall_id";
    .port_info 5 /INPUT 1 "bubble_id";
    .port_info 6 /OUTPUT 32 "instr_id";
    .port_info 7 /OUTPUT 32 "pc_id";
    .port_info 8 /OUTPUT 32 "pc_plus4_id";
v0x12c68b4b0_0 .net "bubble_id", 0 0, L_0x12c69da80;  alias, 1 drivers
v0x12c68b540_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c68b5d0_0 .net "instr_id", 31 0, L_0x13c70d0e0;  alias, 1 drivers
v0x12c68b660_0 .net "instr_if", 31 0, L_0x12c69de50;  alias, 1 drivers
v0x12c68b6f0_0 .net "pc_id", 31 0, L_0x13c709920;  alias, 1 drivers
v0x12c68b780_0 .net "pc_if", 31 0, v0x12c68c2f0_0;  alias, 1 drivers
v0x12c68b810_0 .net "pc_plus4_id", 31 0, L_0x12c6889c0;  alias, 1 drivers
v0x12c68b8a0_0 .net "pc_plus4_if", 31 0, L_0x13c73dbd0;  alias, 1 drivers
v0x12c68b930_0 .net "stall_id", 0 0, L_0x12c69d750;  alias, 1 drivers
S_0x12c68a130 .scope module, "IF_ID_instr" "PipeDff" 26 8, 10 1 0, S_0x12c689fc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x13c7acae0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x13c70d0e0 .functor BUFZ 32, v0x12c68a600_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c68a330_0 .net "bubble", 0 0, L_0x12c69da80;  alias, 1 drivers
v0x12c68a3c0_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c68a450_0 .net "data_in", 31 0, L_0x12c69de50;  alias, 1 drivers
v0x12c68a4e0_0 .net "data_out", 31 0, L_0x13c70d0e0;  alias, 1 drivers
v0x12c68a570_0 .net "data_out_wire", 31 0, v0x12c68a600_0;  1 drivers
v0x12c68a600_0 .var "data_reg", 31 0;
L_0x110008058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c68a690_0 .net "default_val", 31 0, L_0x110008058;  1 drivers
v0x12c68a720_0 .net "stall", 0 0, L_0x12c69d750;  alias, 1 drivers
S_0x12c68a7b0 .scope module, "IF_ID_pc" "PipeDff" 26 9, 10 1 0, S_0x12c689fc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x13c757a00 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x13c709920 .functor BUFZ 32, v0x12c68ac80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c68a9b0_0 .net "bubble", 0 0, L_0x12c69da80;  alias, 1 drivers
v0x12c68aa40_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c68aad0_0 .net "data_in", 31 0, v0x12c68c2f0_0;  alias, 1 drivers
v0x12c68ab60_0 .net "data_out", 31 0, L_0x13c709920;  alias, 1 drivers
v0x12c68abf0_0 .net "data_out_wire", 31 0, v0x12c68ac80_0;  1 drivers
v0x12c68ac80_0 .var "data_reg", 31 0;
L_0x1100080a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c68ad10_0 .net "default_val", 31 0, L_0x1100080a0;  1 drivers
v0x12c68ada0_0 .net "stall", 0 0, L_0x12c69d750;  alias, 1 drivers
S_0x12c68ae30 .scope module, "IF_ID_pc_plus4" "PipeDff" 26 10, 10 1 0, S_0x12c689fc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x13c734470 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x12c6889c0 .functor BUFZ 32, v0x12c68b300_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c68b030_0 .net "bubble", 0 0, L_0x12c69da80;  alias, 1 drivers
v0x12c68b0c0_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c68b150_0 .net "data_in", 31 0, L_0x13c73dbd0;  alias, 1 drivers
v0x12c68b1e0_0 .net "data_out", 31 0, L_0x12c6889c0;  alias, 1 drivers
v0x12c68b270_0 .net "data_out_wire", 31 0, v0x12c68b300_0;  1 drivers
v0x12c68b300_0 .var "data_reg", 31 0;
L_0x1100080e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c68b390_0 .net "default_val", 31 0, L_0x1100080e8;  1 drivers
v0x12c68b420_0 .net "stall", 0 0, L_0x12c69d750;  alias, 1 drivers
S_0x12c68b9c0 .scope module, "if_module" "IF_MODULE" 7 42, 27 5 0, S_0x12c65d750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "pc_src";
    .port_info 3 /INPUT 32 "new_pc";
    .port_info 4 /INPUT 1 "stall_if";
    .port_info 5 /INPUT 1 "bubble_if";
    .port_info 6 /OUTPUT 32 "pc_plus4";
    .port_info 7 /OUTPUT 32 "pc";
L_0x13c73dbd0 .functor BUFZ 32, v0x12c68be80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c68c5c0_0 .net "bubble_if", 0 0, L_0x110009a38;  alias, 1 drivers
v0x12c68c650_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c68c6e0_0 .net "new_pc", 31 0, v0x12c6869e0_0;  alias, 1 drivers
v0x12c68c770_0 .net "pc", 31 0, v0x12c68c2f0_0;  alias, 1 drivers
L_0x110008010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12c68c800_0 .net "pc_incre", 31 0, L_0x110008010;  1 drivers
v0x12c68c890_0 .net "pc_plus4", 31 0, L_0x13c73dbd0;  alias, 1 drivers
v0x12c68c920_0 .net "pc_plus4_inn", 31 0, v0x12c68be80_0;  1 drivers
v0x12c68c9b0_0 .net "pc_src", 0 0, v0x12c686c20_0;  alias, 1 drivers
v0x12c68ca40_0 .net "rst", 0 0, v0x12c695690_0;  alias, 1 drivers
v0x12c68cad0_0 .net "stall_if", 0 0, L_0x13c738ec0;  alias, 1 drivers
S_0x12c68bbf0 .scope module, "IF_ADD" "Adder" 27 27, 28 1 0, S_0x12c68b9c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "op_num1";
    .port_info 1 /INPUT 32 "op_num2";
    .port_info 2 /OUTPUT 32 "res";
P_0x13c736980 .param/l "WIDTH" 0 28 1, +C4<00000000000000000000000000100000>;
v0x12c68bd60_0 .net "op_num1", 31 0, v0x12c68c2f0_0;  alias, 1 drivers
v0x12c68bdf0_0 .net "op_num2", 31 0, L_0x110008010;  alias, 1 drivers
v0x12c68be80_0 .var "res", 31 0;
E_0x12c614710 .event edge, v0x12c68aad0_0, v0x12c68bdf0_0;
S_0x12c68bf10 .scope module, "IF_PC" "PC" 27 17, 29 1 0, S_0x12c68b9c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 1 "pc_src";
    .port_info 4 /INPUT 1 "stall_if";
    .port_info 5 /INPUT 1 "bubble_if";
    .port_info 6 /INPUT 32 "new_pc";
    .port_info 7 /OUTPUT 32 "pc";
v0x12c68c140_0 .net "bubble_if", 0 0, L_0x110009a38;  alias, 1 drivers
v0x12c68c1d0_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c68c260_0 .net "new_pc", 31 0, v0x12c6869e0_0;  alias, 1 drivers
v0x12c68c2f0_0 .var "pc", 31 0;
v0x12c68c380_0 .net "pc_plus4", 31 0, v0x12c68be80_0;  alias, 1 drivers
v0x12c68c410_0 .net "pc_src", 0 0, v0x12c686c20_0;  alias, 1 drivers
v0x12c68c4a0_0 .net "rst", 0 0, v0x12c695690_0;  alias, 1 drivers
v0x12c68c530_0 .net "stall_if", 0 0, L_0x13c738ec0;  alias, 1 drivers
E_0x12c6104d0 .event posedge, v0x12c612200_0, v0x12c669180_0;
S_0x12c68cb60 .scope module, "mem_module" "MEM_MODULE" 7 200, 30 2 0, S_0x12c65d750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_read";
    .port_info 1 /INPUT 3 "load_type";
    .port_info 2 /INPUT 32 "mem_read_data";
    .port_info 3 /OUTPUT 32 "mem2reg_data";
v0x12c68ccd0_0 .net "load_type", 2 0, L_0x12c698680;  alias, 1 drivers
v0x12c68cd60_0 .var "mem2reg_data", 31 0;
v0x12c68cdf0_0 .net "mem_read", 0 0, L_0x12c6981f0;  alias, 1 drivers
v0x12c68ce80_0 .net "mem_read_data", 31 0, v0x12c60e230_0;  alias, 1 drivers
v0x12c68cf10_0 .var "temp", 31 0;
E_0x12c60d320 .event edge, v0x12c60d110_0, v0x12c68ccd0_0, v0x12c60e230_0, v0x12c68cf10_0;
S_0x12c68cfa0 .scope module, "mem_wb" "MEM_WB" 7 234, 31 2 0, S_0x12c65d750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_plus4_mem";
    .port_info 2 /INPUT 32 "imm_mem";
    .port_info 3 /INPUT 32 "alu_result_mem";
    .port_info 4 /INPUT 32 "mem2reg_data_mem";
    .port_info 5 /INPUT 1 "reg_write_mem";
    .port_info 6 /INPUT 2 "reg_src_mem";
    .port_info 7 /INPUT 5 "rd_mem";
    .port_info 8 /INPUT 1 "stall_wb";
    .port_info 9 /INPUT 1 "bubble_wb";
    .port_info 10 /OUTPUT 1 "reg_write_wb";
    .port_info 11 /OUTPUT 32 "nxpc_wb";
    .port_info 12 /OUTPUT 32 "pc_plus4_wb";
    .port_info 13 /OUTPUT 32 "imm_wb";
    .port_info 14 /OUTPUT 32 "alu_result_wb";
    .port_info 15 /OUTPUT 32 "mem2reg_data_wb";
    .port_info 16 /OUTPUT 5 "rd_wb";
    .port_info 17 /OUTPUT 2 "reg_src_wb";
v0x12c6900d0_0 .net "alu_result_mem", 31 0, L_0x12c697bb0;  alias, 1 drivers
v0x12c690160_0 .net "alu_result_wb", 31 0, L_0x12c69c6a0;  alias, 1 drivers
v0x12c6901f0_0 .net "bubble_wb", 0 0, L_0x110009ac8;  alias, 1 drivers
v0x12c690380_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c690410_0 .net "imm_mem", 31 0, L_0x12c697d70;  alias, 1 drivers
v0x12c6904a0_0 .net "imm_wb", 31 0, L_0x12c69c800;  alias, 1 drivers
v0x12c690530_0 .net "mem2reg_data_mem", 31 0, v0x12c68cd60_0;  alias, 1 drivers
v0x12c6905c0_0 .net "mem2reg_data_wb", 31 0, L_0x12c69c540;  alias, 1 drivers
v0x12c690650_0 .net "nxpc_wb", 31 0, o0x120014340;  alias, 0 drivers
v0x12c6906e0_0 .net "pc_plus4_mem", 31 0, L_0x12c697c90;  alias, 1 drivers
v0x12c690770_0 .net "pc_plus4_wb", 31 0, L_0x12c69c960;  alias, 1 drivers
v0x12c690800_0 .net "rd_mem", 4 0, L_0x12c6983b0;  alias, 1 drivers
v0x12c690890_0 .net "rd_wb", 4 0, L_0x12c69cac0;  alias, 1 drivers
v0x12c690920_0 .net "reg_src_mem", 1 0, L_0x12c698520;  alias, 1 drivers
v0x12c6909b0_0 .net "reg_src_wb", 1 0, L_0x12c69bdf0;  alias, 1 drivers
v0x12c690a40_0 .net "reg_write_mem", 0 0, L_0x12c698110;  alias, 1 drivers
v0x12c690ad0_0 .net "reg_write_wb", 0 0, L_0x12c69cba0;  alias, 1 drivers
v0x12c690c60_0 .net "stall_wb", 0 0, L_0x12c69d910;  alias, 1 drivers
S_0x12c68d350 .scope module, "MEM_WB_alu_result" "PipeDff" 31 20, 10 1 0, S_0x12c68cfa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x13c733530 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x12c69c6a0 .functor BUFZ 32, v0x12c68d820_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c68d550_0 .net "bubble", 0 0, L_0x110009ac8;  alias, 1 drivers
v0x12c68d5e0_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c68d670_0 .net "data_in", 31 0, L_0x12c697bb0;  alias, 1 drivers
v0x12c68d700_0 .net "data_out", 31 0, L_0x12c69c6a0;  alias, 1 drivers
v0x12c68d790_0 .net "data_out_wire", 31 0, v0x12c68d820_0;  1 drivers
v0x12c68d820_0 .var "data_reg", 31 0;
L_0x1100098d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c68d8b0_0 .net "default_val", 31 0, L_0x1100098d0;  1 drivers
v0x12c68d940_0 .net "stall", 0 0, L_0x12c69d910;  alias, 1 drivers
S_0x12c68d9d0 .scope module, "MEM_WB_imm" "PipeDff" 31 21, 10 1 0, S_0x12c68cfa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x13c735420 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x12c69c800 .functor BUFZ 32, v0x12c68dea0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c68dbd0_0 .net "bubble", 0 0, L_0x110009ac8;  alias, 1 drivers
v0x12c68dc60_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c68dcf0_0 .net "data_in", 31 0, L_0x12c697d70;  alias, 1 drivers
v0x12c68dd80_0 .net "data_out", 31 0, L_0x12c69c800;  alias, 1 drivers
v0x12c68de10_0 .net "data_out_wire", 31 0, v0x12c68dea0_0;  1 drivers
v0x12c68dea0_0 .var "data_reg", 31 0;
L_0x110009918 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c68df30_0 .net "default_val", 31 0, L_0x110009918;  1 drivers
v0x12c68dfc0_0 .net "stall", 0 0, L_0x12c69d910;  alias, 1 drivers
S_0x12c68e050 .scope module, "MEM_WB_mem2reg_data" "PipeDff" 31 19, 10 1 0, S_0x12c68cfa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x13c736b70 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x12c69c540 .functor BUFZ 32, v0x12c68e520_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c68e250_0 .net "bubble", 0 0, L_0x110009ac8;  alias, 1 drivers
v0x12c68e2e0_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c68e370_0 .net "data_in", 31 0, v0x12c68cd60_0;  alias, 1 drivers
v0x12c68e400_0 .net "data_out", 31 0, L_0x12c69c540;  alias, 1 drivers
v0x12c68e490_0 .net "data_out_wire", 31 0, v0x12c68e520_0;  1 drivers
v0x12c68e520_0 .var "data_reg", 31 0;
L_0x110009888 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c68e5b0_0 .net "default_val", 31 0, L_0x110009888;  1 drivers
v0x12c68e640_0 .net "stall", 0 0, L_0x12c69d910;  alias, 1 drivers
S_0x12c68e6d0 .scope module, "MEM_WB_pc_plus4" "PipeDff" 31 22, 10 1 0, S_0x12c68cfa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x13c7365a0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x12c69c960 .functor BUFZ 32, v0x12c68eba0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c68e8d0_0 .net "bubble", 0 0, L_0x110009ac8;  alias, 1 drivers
v0x12c68e960_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c68e9f0_0 .net "data_in", 31 0, L_0x12c697c90;  alias, 1 drivers
v0x12c68ea80_0 .net "data_out", 31 0, L_0x12c69c960;  alias, 1 drivers
v0x12c68eb10_0 .net "data_out_wire", 31 0, v0x12c68eba0_0;  1 drivers
v0x12c68eba0_0 .var "data_reg", 31 0;
L_0x110009960 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c68ec30_0 .net "default_val", 31 0, L_0x110009960;  1 drivers
v0x12c68ecc0_0 .net "stall", 0 0, L_0x12c69d910;  alias, 1 drivers
S_0x12c68ed50 .scope module, "MEM_WB_rd" "PipeDff" 31 24, 10 1 0, S_0x12c68cfa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x13c735250 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000101>;
L_0x12c69cac0 .functor BUFZ 5, v0x12c68f220_0, C4<00000>, C4<00000>, C4<00000>;
v0x12c68ef50_0 .net "bubble", 0 0, L_0x110009ac8;  alias, 1 drivers
v0x12c68efe0_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c68f070_0 .net "data_in", 4 0, L_0x12c6983b0;  alias, 1 drivers
v0x12c68f100_0 .net "data_out", 4 0, L_0x12c69cac0;  alias, 1 drivers
v0x12c68f190_0 .net "data_out_wire", 4 0, v0x12c68f220_0;  1 drivers
v0x12c68f220_0 .var "data_reg", 4 0;
L_0x1100099a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x12c68f2b0_0 .net "default_val", 4 0, L_0x1100099a8;  1 drivers
v0x12c68f340_0 .net "stall", 0 0, L_0x12c69d910;  alias, 1 drivers
S_0x12c68f3d0 .scope module, "MEM_WB_reg_src" "PipeDff" 31 17, 10 1 0, S_0x12c68cfa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x13c7380e0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000010>;
L_0x12c69bdf0 .functor BUFZ 2, v0x12c68f8a0_0, C4<00>, C4<00>, C4<00>;
v0x12c68f5d0_0 .net "bubble", 0 0, L_0x110009ac8;  alias, 1 drivers
v0x12c68f660_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c68f6f0_0 .net "data_in", 1 0, L_0x12c698520;  alias, 1 drivers
v0x12c68f780_0 .net "data_out", 1 0, L_0x12c69bdf0;  alias, 1 drivers
v0x12c68f810_0 .net "data_out_wire", 1 0, v0x12c68f8a0_0;  1 drivers
v0x12c68f8a0_0 .var "data_reg", 1 0;
L_0x110009840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c68f930_0 .net "default_val", 1 0, L_0x110009840;  1 drivers
v0x12c68f9c0_0 .net "stall", 0 0, L_0x12c69d910;  alias, 1 drivers
S_0x12c68fa50 .scope module, "MEM_WB_reg_write_mem" "PipeDff" 31 25, 10 1 0, S_0x12c68cfa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x13c75ced0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x12c69cba0 .functor BUFZ 1, v0x12c68ff20_0, C4<0>, C4<0>, C4<0>;
v0x12c68fc50_0 .net "bubble", 0 0, L_0x110009ac8;  alias, 1 drivers
v0x12c68fce0_0 .net "clk", 0 0, v0x12c695570_0;  alias, 1 drivers
v0x12c68fd70_0 .net "data_in", 0 0, L_0x12c698110;  alias, 1 drivers
v0x12c68fe00_0 .net "data_out", 0 0, L_0x12c69cba0;  alias, 1 drivers
v0x12c68fe90_0 .net "data_out_wire", 0 0, v0x12c68ff20_0;  1 drivers
v0x12c68ff20_0 .var "data_reg", 0 0;
L_0x1100099f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c68ffb0_0 .net "default_val", 0 0, L_0x1100099f0;  1 drivers
v0x12c690040_0 .net "stall", 0 0, L_0x12c69d910;  alias, 1 drivers
S_0x12c690e80 .scope module, "wb_module" "WB_MODULE" 7 252, 32 2 0, S_0x12c65d750;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "reg_src";
    .port_info 1 /INPUT 32 "pc_plus4";
    .port_info 2 /INPUT 32 "nxpc";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /INPUT 32 "alu_result";
    .port_info 5 /INPUT 32 "mem2reg_data";
    .port_info 6 /OUTPUT 32 "reg_write_data";
v0x12c68d110_0 .net "alu_result", 31 0, L_0x12c69c6a0;  alias, 1 drivers
v0x12c6910a0_0 .net "imm", 31 0, L_0x12c69c800;  alias, 1 drivers
v0x12c691130_0 .net "mem2reg_data", 31 0, L_0x12c69c540;  alias, 1 drivers
v0x12c6911c0_0 .net "nxpc", 31 0, o0x120014340;  alias, 0 drivers
v0x12c691250_0 .net "pc_plus4", 31 0, L_0x12c69c960;  alias, 1 drivers
v0x12c6912e0_0 .net "reg_src", 1 0, L_0x12c69bdf0;  alias, 1 drivers
v0x12c691370_0 .var "reg_write_data", 31 0;
E_0x12c622410/0 .event edge, v0x12c68f780_0, v0x12c68d700_0, v0x12c68e400_0, v0x12c68dd80_0;
E_0x12c622410/1 .event edge, v0x12c68ea80_0;
E_0x12c622410 .event/or E_0x12c622410/0, E_0x12c622410/1;
    .scope S_0x12c68bf10;
T_0 ;
    %wait E_0x12c6104d0;
    %load/vec4 v0x12c68c4a0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x12c68c140_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_0.0, 9;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12c68c2f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x12c68c530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x12c68c2f0_0;
    %assign/vec4 v0x12c68c2f0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x12c68c410_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x12c68c260_0;
    %assign/vec4 v0x12c68c2f0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x12c68c380_0;
    %assign/vec4 v0x12c68c2f0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x12c68bbf0;
T_1 ;
    %wait E_0x12c614710;
    %load/vec4 v0x12c68bd60_0;
    %load/vec4 v0x12c68bdf0_0;
    %add;
    %store/vec4 v0x12c68be80_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x12c68a130;
T_2 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x12c68a720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x12c68a570_0;
    %assign/vec4 v0x12c68a600_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x12c68a330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x12c68a690_0;
    %assign/vec4 v0x12c68a600_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x12c68a450_0;
    %assign/vec4 v0x12c68a600_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12c68a7b0;
T_3 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x12c68ada0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x12c68abf0_0;
    %assign/vec4 v0x12c68ac80_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x12c68a9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x12c68ad10_0;
    %assign/vec4 v0x12c68ac80_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x12c68aad0_0;
    %assign/vec4 v0x12c68ac80_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x12c68ae30;
T_4 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x12c68b420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x12c68b270_0;
    %assign/vec4 v0x12c68b300_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x12c68b030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x12c68b390_0;
    %assign/vec4 v0x12c68b300_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x12c68b150_0;
    %assign/vec4 v0x12c68b300_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12c685e90;
T_5 ;
    %wait E_0x12c60c930;
    %load/vec4 v0x12c6862d0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x12c686000_0, 0, 3;
    %load/vec4 v0x12c6862d0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x12c686360_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c686240_0, 0, 32;
    %load/vec4 v0x12c686360_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c686090_0, 0, 32;
    %jmp T_5.10;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c686090_0, 0, 32;
    %jmp T_5.10;
T_5.1 ;
    %load/vec4 v0x12c686000_0;
    %pushi/vec4 1, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x12c686000_0;
    %pushi/vec4 5, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x12c6862d0_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c686240_0, 4, 12;
    %load/vec4 v0x12c686240_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x12c686090_0, 0, 32;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x12c6862d0_0;
    %parti/s 5, 20, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c686240_0, 4, 5;
    %load/vec4 v0x12c686240_0;
    %store/vec4 v0x12c686090_0, 0, 32;
T_5.12 ;
    %jmp T_5.10;
T_5.2 ;
    %load/vec4 v0x12c6862d0_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c686240_0, 4, 7;
    %load/vec4 v0x12c6862d0_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c686240_0, 4, 5;
    %load/vec4 v0x12c686240_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x12c686090_0, 0, 32;
    %jmp T_5.10;
T_5.3 ;
    %load/vec4 v0x12c6862d0_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c686240_0, 4, 12;
    %load/vec4 v0x12c686240_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x12c686090_0, 0, 32;
    %jmp T_5.10;
T_5.4 ;
    %load/vec4 v0x12c6862d0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c686120_0, 4, 1;
    %load/vec4 v0x12c6862d0_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c686120_0, 4, 6;
    %load/vec4 v0x12c6862d0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c686120_0, 4, 1;
    %load/vec4 v0x12c6862d0_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c686120_0, 4, 4;
    %load/vec4 v0x12c686120_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c686240_0, 4, 12;
    %load/vec4 v0x12c686240_0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x12c686090_0, 0, 32;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v0x12c6862d0_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c686240_0, 4, 20;
    %load/vec4 v0x12c686240_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12c686090_0, 0, 32;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0x12c6862d0_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c686240_0, 4, 20;
    %load/vec4 v0x12c686240_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12c686090_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x12c6862d0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c6861b0_0, 4, 1;
    %load/vec4 v0x12c6862d0_0;
    %parti/s 8, 12, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c6861b0_0, 4, 8;
    %load/vec4 v0x12c6862d0_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c6861b0_0, 4, 1;
    %load/vec4 v0x12c6862d0_0;
    %parti/s 10, 21, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c6861b0_0, 4, 10;
    %load/vec4 v0x12c6861b0_0;
    %pad/u 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c686240_0, 4, 20;
    %load/vec4 v0x12c686240_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x12c686090_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x12c6862d0_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c686240_0, 4, 12;
    %load/vec4 v0x12c686240_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x12c686090_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x12c6840a0;
T_6 ;
    %wait E_0x12c60aea0;
    %load/vec4 v0x12c684530_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x12c684920_0, 0, 7;
    %load/vec4 v0x12c684530_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x12c6844a0_0, 0, 3;
    %load/vec4 v0x12c684530_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x12c684b60_0, 0, 5;
    %load/vec4 v0x12c684530_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x12c684bf0_0, 0, 5;
    %load/vec4 v0x12c684530_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x12c684a40_0, 0, 5;
    %load/vec4 v0x12c6844a0_0;
    %store/vec4 v0x12c6845c0_0, 0, 3;
    %load/vec4 v0x12c684920_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c684380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c684650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c6846e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c684800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c684890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c684ad0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x12c6849b0_0, 0, 2;
    %jmp T_6.10;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c684380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c684650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c6846e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c684800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c684890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c684ad0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12c6849b0_0, 0, 2;
    %jmp T_6.10;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c684380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c684650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c6846e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c684800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c684890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c684ad0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12c6849b0_0, 0, 2;
    %jmp T_6.10;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c684380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c684650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c6846e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c684800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c684890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c684ad0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x12c6849b0_0, 0, 2;
    %jmp T_6.10;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c684800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c684380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c684650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c6846e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c684800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c684890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c684ad0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x12c6849b0_0, 0, 2;
    %jmp T_6.10;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c684380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c684650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c6846e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c684800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c684890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c684ad0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12c6849b0_0, 0, 2;
    %jmp T_6.10;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c684380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c684650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c6846e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c684800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c684890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c684ad0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12c6849b0_0, 0, 2;
    %jmp T_6.10;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c684380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c684650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c6846e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c684800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c684890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c684ad0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12c6849b0_0, 0, 2;
    %jmp T_6.10;
T_6.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c684380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c684650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c6846e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c684800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c684890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c684ad0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x12c6849b0_0, 0, 2;
    %jmp T_6.10;
T_6.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c684380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c684650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c6846e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c684800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c684890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c684ad0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x12c6849b0_0, 0, 2;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x12c6838e0;
T_7 ;
    %wait E_0x13c7b9c50;
    %load/vec4 v0x12c684010_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c683c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c683cb0_0, 0, 1;
    %load/vec4 v0x12c683dd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12c683d40_0, 0, 4;
    %jmp T_7.19;
T_7.10 ;
    %load/vec4 v0x12c683e60_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.20, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_7.21, 8;
T_7.20 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_7.21, 8;
 ; End of false expr.
    %blend;
T_7.21;
    %store/vec4 v0x12c683d40_0, 0, 4;
    %jmp T_7.19;
T_7.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x12c683d40_0, 0, 4;
    %jmp T_7.19;
T_7.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12c683d40_0, 0, 4;
    %jmp T_7.19;
T_7.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x12c683d40_0, 0, 4;
    %jmp T_7.19;
T_7.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x12c683d40_0, 0, 4;
    %jmp T_7.19;
T_7.15 ;
    %load/vec4 v0x12c683e60_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.22, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.23, 8;
T_7.22 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_7.23, 8;
 ; End of false expr.
    %blend;
T_7.23;
    %store/vec4 v0x12c683d40_0, 0, 4;
    %jmp T_7.19;
T_7.16 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x12c683d40_0, 0, 4;
    %jmp T_7.19;
T_7.17 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x12c683d40_0, 0, 4;
    %jmp T_7.19;
T_7.19 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c683c20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c683cb0_0, 0, 1;
    %load/vec4 v0x12c683dd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12c683d40_0, 0, 4;
    %jmp T_7.33;
T_7.24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12c683d40_0, 0, 4;
    %jmp T_7.33;
T_7.25 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12c683d40_0, 0, 4;
    %jmp T_7.33;
T_7.26 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x12c683d40_0, 0, 4;
    %jmp T_7.33;
T_7.27 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x12c683d40_0, 0, 4;
    %jmp T_7.33;
T_7.28 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x12c683d40_0, 0, 4;
    %jmp T_7.33;
T_7.29 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x12c683d40_0, 0, 4;
    %jmp T_7.33;
T_7.30 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x12c683d40_0, 0, 4;
    %jmp T_7.33;
T_7.31 ;
    %load/vec4 v0x12c683e60_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.34, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.35, 8;
T_7.34 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_7.35, 8;
 ; End of false expr.
    %blend;
T_7.35;
    %store/vec4 v0x12c683d40_0, 0, 4;
    %jmp T_7.33;
T_7.33 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c683c20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c683cb0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12c683d40_0, 0, 4;
    %jmp T_7.9;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c683c20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c683cb0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12c683d40_0, 0, 4;
    %jmp T_7.9;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c683c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c683cb0_0, 0, 1;
    %load/vec4 v0x12c683dd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.37, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.38, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.39, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.40, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.41, 6;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x12c683d40_0, 0, 4;
    %jmp T_7.43;
T_7.36 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x12c683d40_0, 0, 4;
    %jmp T_7.43;
T_7.37 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x12c683d40_0, 0, 4;
    %jmp T_7.43;
T_7.38 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12c683d40_0, 0, 4;
    %jmp T_7.43;
T_7.39 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12c683d40_0, 0, 4;
    %jmp T_7.43;
T_7.40 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x12c683d40_0, 0, 4;
    %jmp T_7.43;
T_7.41 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x12c683d40_0, 0, 4;
    %jmp T_7.43;
T_7.43 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c683c20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c683cb0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12c683d40_0, 0, 4;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c683c20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c683cb0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12c683d40_0, 0, 4;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c683c20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c683cb0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12c683d40_0, 0, 4;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c683c20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c683cb0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12c683d40_0, 0, 4;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x12c686dd0;
T_8 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x12c687a90_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x12c687a90_0;
    %cmpi/s 32, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x12c687a90_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x12c687f10, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12c687a90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x12c687a90_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x12c686dd0;
T_9 ;
    %wait E_0x12c613d20;
    %load/vec4 v0x12c687e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x12c687df0_0;
    %load/vec4 v0x12c687d60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c687f10, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12c6863f0;
T_10 ;
    %wait E_0x12c604330;
    %load/vec4 v0x12c686830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x12c686b00_0;
    %load/vec4 v0x12c6867a0_0;
    %add;
    %store/vec4 v0x12c6869e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c686c20_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x12c6868c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x12c686cb0_0;
    %load/vec4 v0x12c6867a0_0;
    %add;
    %store/vec4 v0x12c6869e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c686c20_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x12c686680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x12c686b00_0;
    %load/vec4 v0x12c6867a0_0;
    %add;
    %store/vec4 v0x12c686a70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c686c20_0, 0, 1;
    %load/vec4 v0x12c686710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %load/vec4 v0x12c686b90_0;
    %store/vec4 v0x12c6869e0_0, 0, 32;
    %jmp T_10.13;
T_10.6 ;
    %load/vec4 v0x12c686d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.14, 8;
    %load/vec4 v0x12c686a70_0;
    %jmp/1 T_10.15, 8;
T_10.14 ; End of true expr.
    %load/vec4 v0x12c686b90_0;
    %jmp/0 T_10.15, 8;
 ; End of false expr.
    %blend;
T_10.15;
    %store/vec4 v0x12c6869e0_0, 0, 32;
    %jmp T_10.13;
T_10.7 ;
    %load/vec4 v0x12c686d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.16, 8;
    %load/vec4 v0x12c686a70_0;
    %jmp/1 T_10.17, 8;
T_10.16 ; End of true expr.
    %load/vec4 v0x12c686b90_0;
    %jmp/0 T_10.17, 8;
 ; End of false expr.
    %blend;
T_10.17;
    %store/vec4 v0x12c6869e0_0, 0, 32;
    %jmp T_10.13;
T_10.8 ;
    %load/vec4 v0x12c686950_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.18, 8;
    %load/vec4 v0x12c686a70_0;
    %jmp/1 T_10.19, 8;
T_10.18 ; End of true expr.
    %load/vec4 v0x12c686b90_0;
    %jmp/0 T_10.19, 8;
 ; End of false expr.
    %blend;
T_10.19;
    %store/vec4 v0x12c6869e0_0, 0, 32;
    %jmp T_10.13;
T_10.9 ;
    %load/vec4 v0x12c686950_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.20, 8;
    %load/vec4 v0x12c686a70_0;
    %jmp/1 T_10.21, 8;
T_10.20 ; End of true expr.
    %load/vec4 v0x12c686b90_0;
    %jmp/0 T_10.21, 8;
 ; End of false expr.
    %blend;
T_10.21;
    %store/vec4 v0x12c6869e0_0, 0, 32;
    %jmp T_10.13;
T_10.10 ;
    %load/vec4 v0x12c686950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.22, 8;
    %load/vec4 v0x12c686a70_0;
    %jmp/1 T_10.23, 8;
T_10.22 ; End of true expr.
    %load/vec4 v0x12c686b90_0;
    %jmp/0 T_10.23, 8;
 ; End of false expr.
    %blend;
T_10.23;
    %store/vec4 v0x12c6869e0_0, 0, 32;
    %jmp T_10.13;
T_10.11 ;
    %load/vec4 v0x12c686950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.24, 8;
    %load/vec4 v0x12c686a70_0;
    %jmp/1 T_10.25, 8;
T_10.24 ; End of true expr.
    %load/vec4 v0x12c686b90_0;
    %jmp/0 T_10.25, 8;
 ; End of false expr.
    %blend;
T_10.25;
    %store/vec4 v0x12c6869e0_0, 0, 32;
    %jmp T_10.13;
T_10.13 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c686c20_0, 0, 1;
    %load/vec4 v0x12c686b90_0;
    %store/vec4 v0x12c6869e0_0, 0, 32;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x12c67dd80;
T_11 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x12c67e370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x12c67e1c0_0;
    %assign/vec4 v0x12c67e250_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x12c67df80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x12c67e2e0_0;
    %assign/vec4 v0x12c67e250_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x12c67e0a0_0;
    %assign/vec4 v0x12c67e250_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x12c67e400;
T_12 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x12c67e9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x12c67e840_0;
    %assign/vec4 v0x12c67e8d0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x12c67e600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x12c67e960_0;
    %assign/vec4 v0x12c67e8d0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x12c67e720_0;
    %assign/vec4 v0x12c67e8d0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x12c67b480;
T_13 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x12c67ba70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x12c67b8c0_0;
    %assign/vec4 v0x12c67b950_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x12c67b680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x12c67b9e0_0;
    %assign/vec4 v0x12c67b950_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x12c67b7a0_0;
    %assign/vec4 v0x12c67b950_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x12c6807f0;
T_14 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x12c680de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x12c680c30_0;
    %assign/vec4 v0x12c680cc0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x12c6809f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x12c680d50_0;
    %assign/vec4 v0x12c680cc0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x12c680b10_0;
    %assign/vec4 v0x12c680cc0_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x12c681340;
T_15 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x12c681930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x12c681780_0;
    %assign/vec4 v0x12c681810_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x12c681540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x12c6818a0_0;
    %assign/vec4 v0x12c681810_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x12c681660_0;
    %assign/vec4 v0x12c681810_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x12c67ea80;
T_16 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x12c67f070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x12c67eec0_0;
    %assign/vec4 v0x12c67ef50_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x12c67ec80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x12c67efe0_0;
    %assign/vec4 v0x12c67ef50_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x12c67eda0_0;
    %assign/vec4 v0x12c67ef50_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x12c67fe00;
T_17 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x12c680560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x12c6803b0_0;
    %assign/vec4 v0x12c680440_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x12c680000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x12c6804d0_0;
    %assign/vec4 v0x12c680440_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x12c680290_0;
    %assign/vec4 v0x12c680440_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x12c680e70;
T_18 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x12c6812b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x13c766d40_0;
    %assign/vec4 v0x12c681190_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x12c681070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x12c681220_0;
    %assign/vec4 v0x12c681190_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x13c766c20_0;
    %assign/vec4 v0x12c681190_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x12c67a780;
T_19 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x12c67ad70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x12c67abc0_0;
    %assign/vec4 v0x12c67ac50_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x12c67a980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x12c67ace0_0;
    %assign/vec4 v0x12c67ac50_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x12c67aaa0_0;
    %assign/vec4 v0x12c67ac50_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x12c67bb00;
T_20 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x12c67c0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x12c67bf40_0;
    %assign/vec4 v0x12c67bfd0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x12c67bd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x12c67c060_0;
    %assign/vec4 v0x12c67bfd0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x12c67be20_0;
    %assign/vec4 v0x12c67bfd0_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x12c67f100;
T_21 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x12c67f6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x12c67f540_0;
    %assign/vec4 v0x12c67f5d0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x12c67f300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x12c67f660_0;
    %assign/vec4 v0x12c67f5d0_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x12c67f420_0;
    %assign/vec4 v0x12c67f5d0_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x12c67d700;
T_22 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x12c67dcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x12c67db40_0;
    %assign/vec4 v0x12c67dbd0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x12c67d900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x12c67dc60_0;
    %assign/vec4 v0x12c67dbd0_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x12c67da20_0;
    %assign/vec4 v0x12c67dbd0_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x12c67f780;
T_23 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x12c67fd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x12c67fbc0_0;
    %assign/vec4 v0x12c67fc50_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x12c67f980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x12c67fce0_0;
    %assign/vec4 v0x12c67fc50_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x12c67faa0_0;
    %assign/vec4 v0x12c67fc50_0, 0;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x12c67c800;
T_24 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x12c67cef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x12c67cd40_0;
    %assign/vec4 v0x12c67cdd0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x12c67ca00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x12c67ce60_0;
    %assign/vec4 v0x12c67cdd0_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x12c67cc20_0;
    %assign/vec4 v0x12c67cdd0_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x13c7db060;
T_25 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x13c759fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x13c76ef50_0;
    %assign/vec4 v0x13c759eb0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x13c76ed10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x13c759f40_0;
    %assign/vec4 v0x13c759eb0_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x13c76ee30_0;
    %assign/vec4 v0x13c759eb0_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x12c67ae00;
T_26 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x12c67b3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x12c67b240_0;
    %assign/vec4 v0x12c67b2d0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x12c67b000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x12c67b360_0;
    %assign/vec4 v0x12c67b2d0_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x12c67b120_0;
    %assign/vec4 v0x12c67b2d0_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x12c67d080;
T_27 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x12c67d670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x12c67d4c0_0;
    %assign/vec4 v0x12c67d550_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x12c67d280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x12c67d5e0_0;
    %assign/vec4 v0x12c67d550_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x12c67d3a0_0;
    %assign/vec4 v0x12c67d550_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x13c75a060;
T_28 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x13c7de490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x12c662730_0;
    %assign/vec4 v0x12c6627c0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x13c7de2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x13c7de400_0;
    %assign/vec4 v0x12c6627c0_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x13c766e20_0;
    %assign/vec4 v0x12c6627c0_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x12c67c180;
T_29 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x12c67c770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x12c67c5c0_0;
    %assign/vec4 v0x12c67c650_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x12c67c380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x12c67c6e0_0;
    %assign/vec4 v0x12c67c650_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x12c67c4a0_0;
    %assign/vec4 v0x12c67c650_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x12c66fd20;
T_30 ;
    %wait E_0x13c7dd6e0;
    %load/vec4 v0x12c6041e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %load/vec4 v0x12c637f20_0;
    %store/vec4 v0x12c604150_0, 0, 32;
    %jmp T_30.4;
T_30.0 ;
    %load/vec4 v0x12c637f20_0;
    %store/vec4 v0x12c604150_0, 0, 32;
    %jmp T_30.4;
T_30.1 ;
    %load/vec4 v0x12c66cba0_0;
    %store/vec4 v0x12c604150_0, 0, 32;
    %jmp T_30.4;
T_30.2 ;
    %load/vec4 v0x12c66cc30_0;
    %store/vec4 v0x12c604150_0, 0, 32;
    %jmp T_30.4;
T_30.4 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x12c63ccf0;
T_31 ;
    %wait E_0x13c7b4510;
    %load/vec4 v0x12c63a8c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %load/vec4 v0x12c63ce60_0;
    %store/vec4 v0x12c63a830_0, 0, 32;
    %jmp T_31.4;
T_31.0 ;
    %load/vec4 v0x12c63ce60_0;
    %store/vec4 v0x12c63a830_0, 0, 32;
    %jmp T_31.4;
T_31.1 ;
    %load/vec4 v0x12c63a710_0;
    %store/vec4 v0x12c63a830_0, 0, 32;
    %jmp T_31.4;
T_31.2 ;
    %load/vec4 v0x12c63a7a0_0;
    %store/vec4 v0x12c63a830_0, 0, 32;
    %jmp T_31.4;
T_31.4 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x12c642e40;
T_32 ;
    %wait E_0x13c7feb90;
    %load/vec4 v0x12c63b1a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_32.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_32.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c63d810_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c637e90_0, 0, 1;
    %jmp T_32.11;
T_32.0 ;
    %load/vec4 v0x12c6408f0_0;
    %load/vec4 v0x12c63d780_0;
    %add;
    %store/vec4 v0x12c63d810_0, 0, 32;
    %load/vec4 v0x12c63d810_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x12c637e90_0, 0, 1;
    %jmp T_32.11;
T_32.1 ;
    %load/vec4 v0x12c6408f0_0;
    %ix/getv 4, v0x12c63d780_0;
    %shiftl 4;
    %store/vec4 v0x12c63d810_0, 0, 32;
    %load/vec4 v0x12c63d810_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x12c637e90_0, 0, 1;
    %jmp T_32.11;
T_32.2 ;
    %load/vec4 v0x12c6408f0_0;
    %load/vec4 v0x12c63d780_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x12c63d810_0, 0, 32;
    %load/vec4 v0x12c63d810_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x12c637e90_0, 0, 1;
    %jmp T_32.11;
T_32.3 ;
    %load/vec4 v0x12c6408f0_0;
    %load/vec4 v0x12c63d780_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x12c63d810_0, 0, 32;
    %load/vec4 v0x12c63d810_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x12c637e90_0, 0, 1;
    %jmp T_32.11;
T_32.4 ;
    %load/vec4 v0x12c6408f0_0;
    %load/vec4 v0x12c63d780_0;
    %xor;
    %store/vec4 v0x12c63d810_0, 0, 32;
    %load/vec4 v0x12c63d810_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x12c637e90_0, 0, 1;
    %jmp T_32.11;
T_32.5 ;
    %load/vec4 v0x12c6408f0_0;
    %ix/getv 4, v0x12c63d780_0;
    %shiftr 4;
    %store/vec4 v0x12c63d810_0, 0, 32;
    %load/vec4 v0x12c63d810_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x12c637e90_0, 0, 1;
    %jmp T_32.11;
T_32.6 ;
    %load/vec4 v0x12c6408f0_0;
    %load/vec4 v0x12c63d780_0;
    %or;
    %store/vec4 v0x12c63d810_0, 0, 32;
    %load/vec4 v0x12c63d810_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x12c637e90_0, 0, 1;
    %jmp T_32.11;
T_32.7 ;
    %load/vec4 v0x12c6408f0_0;
    %load/vec4 v0x12c63d780_0;
    %and;
    %store/vec4 v0x12c63d810_0, 0, 32;
    %load/vec4 v0x12c63d810_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x12c637e90_0, 0, 1;
    %jmp T_32.11;
T_32.8 ;
    %load/vec4 v0x12c6408f0_0;
    %load/vec4 v0x12c63d780_0;
    %sub;
    %store/vec4 v0x12c63d810_0, 0, 32;
    %load/vec4 v0x12c63d810_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x12c637e90_0, 0, 1;
    %jmp T_32.11;
T_32.9 ;
    %load/vec4 v0x12c6408f0_0;
    %ix/getv 4, v0x12c63d780_0;
    %shiftr/s 4;
    %store/vec4 v0x12c63d810_0, 0, 32;
    %load/vec4 v0x12c63d810_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x12c637e90_0, 0, 1;
    %jmp T_32.11;
T_32.11 ;
    %pop/vec4 1;
    %load/vec4 v0x12c6408f0_0;
    %load/vec4 v0x12c63d780_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x12c63b230_0, 0, 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x12c60b6d0;
T_33 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x12c646de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x12c622100_0;
    %assign/vec4 v0x12c622190_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x12c624220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x12c646d50_0;
    %assign/vec4 v0x12c622190_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x12c623190_0;
    %assign/vec4 v0x12c622190_0, 0;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x12c6171f0;
T_34 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x12c61d3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x12c625740_0;
    %assign/vec4 v0x12c624900_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x12c61f370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x12c624990_0;
    %assign/vec4 v0x12c624900_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x12c6217e0_0;
    %assign/vec4 v0x12c624900_0, 0;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x12c611a30;
T_35 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x13c7f3ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x12c66ebe0_0;
    %assign/vec4 v0x13c7f5980_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x12c6466a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x13c7f5a10_0;
    %assign/vec4 v0x13c7f5980_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x12c62bab0_0;
    %assign/vec4 v0x13c7f5980_0, 0;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x12c61f5b0;
T_36 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x13c7e0b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x12c6454f0_0;
    %assign/vec4 v0x12c66a140_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x12c620740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x12c66a1d0_0;
    %assign/vec4 v0x12c66a140_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x12c61e540_0;
    %assign/vec4 v0x12c66a140_0, 0;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x12c6109a0;
T_37 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x12c61b8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x12c661fb0_0;
    %assign/vec4 v0x12c662040_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x12c62f4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x12c61b810_0;
    %assign/vec4 v0x12c662040_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x12c662370_0;
    %assign/vec4 v0x12c662040_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x12c65c990;
T_38 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x12c6074e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x12c606350_0;
    %assign/vec4 v0x12c6063e0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x12c658590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x12c607450_0;
    %assign/vec4 v0x12c6063e0_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x12c659690_0;
    %assign/vec4 v0x12c6063e0_0, 0;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x12c613b50;
T_39 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x12c645f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x12c618580_0;
    %assign/vec4 v0x12c6478b0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x12c628a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x12c647940_0;
    %assign/vec4 v0x12c6478b0_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0x12c617b10_0;
    %assign/vec4 v0x12c6478b0_0, 0;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x12c60a350;
T_40 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x13c737b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x13c7f7df0_0;
    %assign/vec4 v0x13c7f7e80_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x13c7f72c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x13c737b00_0;
    %assign/vec4 v0x13c7f7e80_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x13c7f9fa0_0;
    %assign/vec4 v0x13c7f7e80_0, 0;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x12c6203e0;
T_41 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x12c61c3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x12c61e1e0_0;
    %assign/vec4 v0x12c61e270_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x12c6227e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x12c61c350_0;
    %assign/vec4 v0x12c61e270_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x12c623870_0;
    %assign/vec4 v0x12c61e270_0, 0;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x12c61c080;
T_42 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x13c7fefd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x12c62caf0_0;
    %assign/vec4 v0x13c7e7840_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x12c644af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x13c7e78d0_0;
    %assign/vec4 v0x13c7e7840_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0x12c644430_0;
    %assign/vec4 v0x13c7e7840_0, 0;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x12c68cb60;
T_43 ;
    %wait E_0x12c60d320;
    %load/vec4 v0x12c68cdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c68cd60_0, 0, 32;
    %load/vec4 v0x12c68ccd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c68cd60_0, 0, 32;
    %jmp T_43.8;
T_43.2 ;
    %load/vec4 v0x12c68ce80_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c68cf10_0, 4, 8;
    %load/vec4 v0x12c68cf10_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x12c68cd60_0, 0, 32;
    %jmp T_43.8;
T_43.3 ;
    %load/vec4 v0x12c68ce80_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c68cf10_0, 4, 8;
    %load/vec4 v0x12c68cf10_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c68cd60_0, 0, 32;
    %jmp T_43.8;
T_43.4 ;
    %load/vec4 v0x12c68ce80_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c68cf10_0, 4, 16;
    %load/vec4 v0x12c68cf10_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x12c68cd60_0, 0, 32;
    %jmp T_43.8;
T_43.5 ;
    %load/vec4 v0x12c68ce80_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c68cf10_0, 4, 16;
    %load/vec4 v0x12c68cf10_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12c68cd60_0, 0, 32;
    %jmp T_43.8;
T_43.6 ;
    %load/vec4 v0x12c68ce80_0;
    %store/vec4 v0x12c68cd60_0, 0, 32;
    %jmp T_43.8;
T_43.8 ;
    %pop/vec4 1;
T_43.0 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x12c657520;
T_44 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x12c66e3a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c6113e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c668a50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c663270_0, 0, 32;
    %end;
    .thread T_44;
    .scope S_0x12c657520;
T_45 ;
    %wait E_0x13c7a4750;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c663eb0_0, 0, 32;
T_45.0 ;
    %load/vec4 v0x12c663eb0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_45.1, 5;
    %load/vec4 v0x12c66e310_0;
    %load/vec4 v0x12c663eb0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x12c663eb0_0;
    %store/vec4 v0x12c66e3a0_0, 0, 32;
T_45.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12c663eb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x12c663eb0_0, 0, 32;
    %jmp T_45.0;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x12c657520;
T_46 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x12c60b080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12c60aff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12c60e230_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12c622520_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13c77d470_0, 0, 32;
T_46.2 ;
    %load/vec4 v0x13c77d470_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_46.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x13c77d470_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c60c110, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13c77d500_0, 0, 32;
T_46.4 ;
    %load/vec4 v0x13c77d500_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_46.5, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x13c77d470_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x13c77d500_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c607e20, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x13c77d470_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x13c77d500_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c623640, 0, 4;
    %load/vec4 v0x13c77d500_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13c77d500_0, 0, 32;
    %jmp T_46.4;
T_46.5 ;
    %load/vec4 v0x13c77d470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13c77d470_0, 0, 32;
    %jmp T_46.2;
T_46.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c65d360_0, 0, 32;
T_46.6 ;
    %load/vec4 v0x12c65d360_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_46.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x12c65d360_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c610350, 0, 4;
    %load/vec4 v0x12c65d360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12c65d360_0, 0, 32;
    %jmp T_46.6;
T_46.7 ;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x12c622520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_46.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_46.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_46.10, 6;
    %jmp T_46.11;
T_46.8 ;
    %load/vec4 v0x12c643d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.12, 8;
    %load/vec4 v0x12c663300_0;
    %flag_set/vec4 8;
    %load/vec4 v0x12c60d110_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_46.14, 9;
    %load/vec4 v0x12c60aff0_0;
    %nor/r;
    %assign/vec4 v0x12c60aff0_0, 0;
T_46.14 ;
    %load/vec4 v0x12c60d110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.16, 8;
    %load/vec4 v0x12c609f60_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x12c66e3a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x12c65d3f0_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x12c61d1d0, 4;
    %assign/vec4 v0x12c60e230_0, 0;
    %jmp T_46.17;
T_46.16 ;
    %load/vec4 v0x12c663300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.18, 8;
    %load/vec4 v0x12c621070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_46.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_46.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_46.22, 6;
    %load/vec4 v0x12c663c30_0;
    %load/vec4 v0x12c609f60_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x12c66e3a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x12c65d3f0_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c61d1d0, 0, 4;
    %jmp T_46.24;
T_46.20 ;
    %load/vec4 v0x12c663ba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_46.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_46.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_46.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_46.28, 6;
    %jmp T_46.29;
T_46.25 ;
    %load/vec4 v0x12c663c30_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x12c609f60_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x12c66e3a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x12c65d3f0_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c61d1d0, 4, 5;
    %jmp T_46.29;
T_46.26 ;
    %load/vec4 v0x12c663c30_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x12c609f60_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x12c66e3a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x12c65d3f0_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c61d1d0, 4, 5;
    %jmp T_46.29;
T_46.27 ;
    %load/vec4 v0x12c663c30_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x12c609f60_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x12c66e3a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x12c65d3f0_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c61d1d0, 4, 5;
    %jmp T_46.29;
T_46.28 ;
    %load/vec4 v0x12c663c30_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x12c609f60_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x12c66e3a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x12c65d3f0_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c61d1d0, 0, 4;
    %jmp T_46.29;
T_46.29 ;
    %pop/vec4 1;
    %jmp T_46.24;
T_46.21 ;
    %load/vec4 v0x12c663ba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_46.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_46.31, 6;
    %jmp T_46.32;
T_46.30 ;
    %load/vec4 v0x12c663c30_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x12c609f60_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x12c66e3a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x12c65d3f0_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c61d1d0, 4, 5;
    %jmp T_46.32;
T_46.31 ;
    %load/vec4 v0x12c663c30_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x12c609f60_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x12c66e3a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x12c65d3f0_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c61d1d0, 0, 4;
    %jmp T_46.32;
T_46.32 ;
    %pop/vec4 1;
    %jmp T_46.24;
T_46.22 ;
    %load/vec4 v0x12c663c30_0;
    %load/vec4 v0x12c609f60_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x12c66e3a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x12c65d3f0_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c61d1d0, 0, 4;
    %jmp T_46.24;
T_46.24 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12c609f60_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x12c66e3a0_0;
    %pad/s 11;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c623640, 0, 4;
    %jmp T_46.19;
T_46.18 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12c60e230_0, 0;
T_46.19 ;
T_46.17 ;
    %jmp T_46.13;
T_46.12 ;
    %load/vec4 v0x12c663300_0;
    %flag_set/vec4 8;
    %load/vec4 v0x12c60d110_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_46.33, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12c60aff0_0, 0;
    %load/vec4 v0x12c609f60_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x12c60c110, 4;
    %assign/vec4 v0x12c60d1a0_0, 0;
    %load/vec4 v0x12c609f60_0;
    %assign/vec4 v0x12c60c080_0, 0;
    %load/vec4 v0x12c609f60_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x12c609f60_0;
    %pad/u 5;
    %ix/vec4 5;
    %load/vec4a v0x12c60c110, 5;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x12c607e20, 4;
    %assign/vec4 v0x12c607eb0_0, 0;
    %load/vec4 v0x12c609f60_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x12c609f60_0;
    %pad/u 5;
    %ix/vec4 5;
    %load/vec4a v0x12c60c110, 5;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x12c623640, 4;
    %assign/vec4 v0x12c643ca0_0, 0;
    %load/vec4 v0x12c609f60_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x12c609f60_0;
    %pad/u 5;
    %ix/vec4 5;
    %load/vec4a v0x12c60c110, 5;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x12c607e20, 4;
    %load/vec4 v0x12c609f60_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x12c609f60_0;
    %pad/u 5;
    %ix/vec4 5;
    %load/vec4a v0x12c60c110, 5;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x12c623640, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.35, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x12c622520_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c60d1a0_0, 4, 1;
    %pushi/vec4 0, 0, 14;
    %load/vec4 v0x12c609f60_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x12c609f60_0;
    %pad/u 5;
    %ix/vec4 5;
    %load/vec4a v0x12c60c110, 5;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x12c608ec0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c609f60_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 5;
    %assign/vec4 v0x12c6113e0_0, 0;
    %fork t_1, S_0x12c65c6c0;
    %jmp t_0;
    .scope S_0x12c65c6c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c61ec90_0, 0, 32;
T_46.37 ;
    %load/vec4 v0x12c61ec90_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_46.38, 5;
    %load/vec4 v0x12c609f60_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x12c609f60_0;
    %pad/u 5;
    %ix/vec4 5;
    %load/vec4a v0x12c60c110, 5;
    %pad/u 36;
    %pad/u 39;
    %muli 8, 0, 39;
    %pad/u 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x12c61ec90_0;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x12c61d1d0, 4;
    %ix/getv/s 3, v0x12c61ec90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c610350, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12c61ec90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x12c61ec90_0, 0, 32;
    %jmp T_46.37;
T_46.38 ;
    %end;
    .scope S_0x12c657520;
t_0 %join;
    %jmp T_46.36;
T_46.35 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x12c622520_0, 0;
T_46.36 ;
T_46.33 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12c60aff0_0, 0;
T_46.13 ;
    %jmp T_46.11;
T_46.9 ;
    %load/vec4 v0x12c611350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.39, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x12c622520_0, 0;
T_46.39 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12c60aff0_0, 0;
    %jmp T_46.11;
T_46.10 ;
    %load/vec4 v0x12c611350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.41, 8;
    %fork t_3, S_0x12c65b5c0;
    %jmp t_2;
    .scope S_0x12c65b5c0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c62bf60_0, 0, 32;
T_46.43 ;
    %load/vec4 v0x12c62bf60_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_46.44, 5;
    %ix/getv/s 4, v0x12c62bf60_0;
    %load/vec4a v0x12c6123e0, 4;
    %load/vec4 v0x12c609f60_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x12c609f60_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x12c60c110, 4;
    %pad/u 36;
    %pad/u 39;
    %muli 8, 0, 39;
    %pad/u 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x12c62bf60_0;
    %pad/s 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c61d1d0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12c62bf60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x12c62bf60_0, 0, 32;
    %jmp T_46.43;
T_46.44 ;
    %end;
    .scope S_0x12c657520;
t_2 %join;
    %load/vec4 v0x12c608f50_0;
    %load/vec4 v0x12c609f60_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x12c609f60_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x12c60c110, 4;
    %pad/u 11;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c608ec0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12c609f60_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x12c609f60_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x12c60c110, 4;
    %pad/u 11;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c607e20, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12c609f60_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x12c609f60_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x12c60c110, 4;
    %pad/u 11;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c623640, 0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12c622520_0, 0;
    %load/vec4 v0x12c609f60_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x12c60c110, 4;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_46.45, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x12c609f60_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c60c110, 0, 4;
    %jmp T_46.46;
T_46.45 ;
    %load/vec4 v0x12c609f60_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x12c60c110, 4;
    %addi 1, 0, 32;
    %load/vec4 v0x12c609f60_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c60c110, 0, 4;
T_46.46 ;
T_46.41 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12c60aff0_0, 0;
    %jmp T_46.11;
T_46.11 ;
    %pop/vec4 1;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x12c657520;
T_47 ;
    %vpi_func 8 413 "$fopen" 32, "cache7.txt", "w" {0 0 0};
    %store/vec4 v0x12c60e1a0_0, 0, 32;
    %end;
    .thread T_47;
    .scope S_0x12c657520;
T_48 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x12c6235b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c609ff0_0, 0, 32;
T_48.2 ;
    %load/vec4 v0x12c609ff0_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_48.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c663f40_0, 0, 32;
T_48.4 ;
    %load/vec4 v0x12c663f40_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_48.5, 5;
    %load/vec4 v0x12c609ff0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x12c663f40_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x12c607e20, 4;
    %load/vec4 v0x12c609ff0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x12c663f40_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x12c623640, 4;
    %load/vec4 v0x12c609ff0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x12c663f40_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x12c608ec0, 4;
    %vpi_call 8 431 "$fwrite", v0x12c60e1a0_0, "%d %d %8h ", S<2,vec4,u1>, S<1,vec4,u1>, S<0,vec4,u10> {3 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c614500_0, 0, 32;
T_48.6 ;
    %load/vec4 v0x12c614500_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_48.7, 5;
    %load/vec4 v0x12c609ff0_0;
    %pad/s 38;
    %pad/s 43;
    %muli 32, 0, 43;
    %pad/s 44;
    %load/vec4 v0x12c663f40_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 44;
    %add;
    %pad/s 45;
    %load/vec4 v0x12c614500_0;
    %pad/s 45;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x12c61d1d0, 4;
    %vpi_call 8 437 "$fwrite", v0x12c60e1a0_0, "%8h ", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x12c614500_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12c614500_0, 0, 32;
    %jmp T_48.6;
T_48.7 ;
    %vpi_call 8 439 "$fwrite", v0x12c60e1a0_0, "\012" {0 0 0};
    %load/vec4 v0x12c663f40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12c663f40_0, 0, 32;
    %jmp T_48.4;
T_48.5 ;
    %vpi_call 8 441 "$fwrite", v0x12c60e1a0_0, "\012" {0 0 0};
    %load/vec4 v0x12c609ff0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12c609ff0_0, 0, 32;
    %jmp T_48.2;
T_48.3 ;
T_48.0 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x12c68f3d0;
T_49 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x12c68f9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v0x12c68f810_0;
    %assign/vec4 v0x12c68f8a0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x12c68f5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0x12c68f930_0;
    %assign/vec4 v0x12c68f8a0_0, 0;
    %jmp T_49.3;
T_49.2 ;
    %load/vec4 v0x12c68f6f0_0;
    %assign/vec4 v0x12c68f8a0_0, 0;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x12c68e050;
T_50 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x12c68e640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x12c68e490_0;
    %assign/vec4 v0x12c68e520_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x12c68e250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0x12c68e5b0_0;
    %assign/vec4 v0x12c68e520_0, 0;
    %jmp T_50.3;
T_50.2 ;
    %load/vec4 v0x12c68e370_0;
    %assign/vec4 v0x12c68e520_0, 0;
T_50.3 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x12c68d350;
T_51 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x12c68d940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v0x12c68d790_0;
    %assign/vec4 v0x12c68d820_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x12c68d550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v0x12c68d8b0_0;
    %assign/vec4 v0x12c68d820_0, 0;
    %jmp T_51.3;
T_51.2 ;
    %load/vec4 v0x12c68d670_0;
    %assign/vec4 v0x12c68d820_0, 0;
T_51.3 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x12c68d9d0;
T_52 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x12c68dfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x12c68de10_0;
    %assign/vec4 v0x12c68dea0_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x12c68dbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0x12c68df30_0;
    %assign/vec4 v0x12c68dea0_0, 0;
    %jmp T_52.3;
T_52.2 ;
    %load/vec4 v0x12c68dcf0_0;
    %assign/vec4 v0x12c68dea0_0, 0;
T_52.3 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x12c68e6d0;
T_53 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x12c68ecc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0x12c68eb10_0;
    %assign/vec4 v0x12c68eba0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x12c68e8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v0x12c68ec30_0;
    %assign/vec4 v0x12c68eba0_0, 0;
    %jmp T_53.3;
T_53.2 ;
    %load/vec4 v0x12c68e9f0_0;
    %assign/vec4 v0x12c68eba0_0, 0;
T_53.3 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x12c68ed50;
T_54 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x12c68f340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x12c68f190_0;
    %assign/vec4 v0x12c68f220_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x12c68ef50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0x12c68f2b0_0;
    %assign/vec4 v0x12c68f220_0, 0;
    %jmp T_54.3;
T_54.2 ;
    %load/vec4 v0x12c68f070_0;
    %assign/vec4 v0x12c68f220_0, 0;
T_54.3 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x12c68fa50;
T_55 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x12c690040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x12c68fe90_0;
    %assign/vec4 v0x12c68ff20_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x12c68fc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0x12c68ffb0_0;
    %assign/vec4 v0x12c68ff20_0, 0;
    %jmp T_55.3;
T_55.2 ;
    %load/vec4 v0x12c68fd70_0;
    %assign/vec4 v0x12c68ff20_0, 0;
T_55.3 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x12c690e80;
T_56 ;
    %wait E_0x12c622410;
    %load/vec4 v0x12c6912e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_56.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_56.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_56.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_56.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c691370_0, 0, 32;
    %jmp T_56.5;
T_56.0 ;
    %load/vec4 v0x12c68d110_0;
    %store/vec4 v0x12c691370_0, 0, 32;
    %jmp T_56.5;
T_56.1 ;
    %load/vec4 v0x12c691130_0;
    %store/vec4 v0x12c691370_0, 0, 32;
    %jmp T_56.5;
T_56.2 ;
    %load/vec4 v0x12c6910a0_0;
    %store/vec4 v0x12c691370_0, 0, 32;
    %jmp T_56.5;
T_56.3 ;
    %load/vec4 v0x12c691250_0;
    %store/vec4 v0x12c691370_0, 0, 32;
    %jmp T_56.5;
T_56.5 ;
    %pop/vec4 1;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x13c732c40;
T_57 ;
    %wait E_0x13c7725d0;
    %load/vec4 v0x13c72f940_0;
    %load/vec4 v0x13c732e90_0;
    %and;
    %load/vec4 v0x13c72f8b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x13c72f8b0_0;
    %load/vec4 v0x13c72fa60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x13c72f9d0_0, 0, 2;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x13c72f940_0;
    %load/vec4 v0x13c72f820_0;
    %and;
    %load/vec4 v0x13c72f8b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x13c72f8b0_0;
    %load/vec4 v0x13c72fa60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x13c72f9d0_0, 0, 2;
    %jmp T_57.3;
T_57.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13c72f9d0_0, 0, 2;
T_57.3 ;
T_57.1 ;
    %load/vec4 v0x13c72f940_0;
    %load/vec4 v0x13c732e90_0;
    %and;
    %load/vec4 v0x13c72f8b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x13c72f8b0_0;
    %load/vec4 v0x13c77a300_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x13c77a270_0, 0, 2;
    %jmp T_57.5;
T_57.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13c77a270_0, 0, 2;
T_57.5 ;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x13c70cf70;
T_58 ;
    %wait E_0x13c7c8220;
    %load/vec4 v0x13c706e20_0;
    %load/vec4 v0x13c706d00_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x13c706d00_0;
    %load/vec4 v0x13c757590_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x13c757620_0, 0, 2;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x13c706eb0_0;
    %load/vec4 v0x13c706d00_0;
    %load/vec4 v0x13c757590_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x13c706d90_0;
    %load/vec4 v0x13c757590_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x13c757620_0, 0, 2;
    %jmp T_58.3;
T_58.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13c757620_0, 0, 2;
T_58.3 ;
T_58.1 ;
    %load/vec4 v0x13c706e20_0;
    %load/vec4 v0x13c706d00_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x13c706d00_0;
    %load/vec4 v0x13c7576b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x13c757740_0, 0, 2;
    %jmp T_58.5;
T_58.4 ;
    %load/vec4 v0x13c706eb0_0;
    %load/vec4 v0x13c706d00_0;
    %load/vec4 v0x13c7576b0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x13c706d90_0;
    %load/vec4 v0x13c7576b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x13c757740_0, 0, 2;
    %jmp T_58.7;
T_58.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13c757740_0, 0, 2;
T_58.7 ;
T_58.5 ;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x13d118170;
T_59 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x13c7fe670_0, 0, 32;
T_59.0 ;
    %load/vec4 v0x13c7fe670_0;
    %cmpi/s 65536, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_59.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x13c7fe670_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x13c7539e0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13c7fe670_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x13c7fe670_0, 0, 32;
    %jmp T_59.0;
T_59.1 ;
    %vpi_call 4 33 "$readmemh", "test_codes/3_quicksort_flush/inst_data.hex", v0x13c7539e0 {0 0 0};
    %end;
    .thread T_59;
    .scope S_0x13c7ffe00;
T_60 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c6153c0_0, 0, 32;
    %end;
    .thread T_60;
    .scope S_0x13c7ffe00;
T_61 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x13c758c90_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x13c758c90_0;
    %pad/s 48;
    %cmpi/s 65536, 0, 48;
    %flag_or 5, 4;
    %jmp/0xz T_61.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x13c758c90_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x13c775cc0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13c758c90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x13c758c90_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %vpi_call 6 68 "$readmemh", "test_codes/3_quicksort_flush/mem_data.hex", v0x13c775cc0 {0 0 0};
    %vpi_func 6 69 "$fopen" 32, "mem7.txt", "w" {0 0 0};
    %store/vec4 v0x12c65e220_0, 0, 32;
    %end;
    .thread T_61;
    .scope S_0x13c7ffe00;
T_62 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x13c7c9e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13c758c90_0, 0, 32;
T_62.2 ;
    %load/vec4 v0x13c758c90_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_62.3, 5;
    %vpi_call 6 120 "$fwrite", v0x12c65e220_0, "%8h\012", &A<v0x13c775cc0, v0x13c758c90_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13c758c90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x13c758c90_0, 0, 32;
    %jmp T_62.2;
T_62.3 ;
T_62.0 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x13c7ffe00;
T_63 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x13c7ff7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %load/vec4 v0x12c6792e0_0;
    %load/vec4 v0x12c653b70_0;
    %parti/s 16, 2, 3;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13c775cc0, 0, 4;
T_63.0 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x13c7fd320;
T_64 ;
    %wait E_0x13c7fc290;
    %load/vec4 v0x12c612200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12c65af70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12c60dfc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12c621f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12c604930_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12c60ae10_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c658d70_0, 0, 32;
T_64.2 ;
    %load/vec4 v0x12c658d70_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_64.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x12c658d70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c6100e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x12c658d70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c614320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x12c658d70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c611170, 0, 4;
    %load/vec4 v0x12c658d70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12c658d70_0, 0, 32;
    %jmp T_64.2;
T_64.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12c605a30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12c659e70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12c60f050_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x12c65af70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_64.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_64.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_64.6, 6;
    %jmp T_64.7;
T_64.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12c605a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12c604930_0, 0;
    %load/vec4 v0x13c72c9f0_0;
    %assign/vec4 v0x12c60ae10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12c60dfc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12c621f20_0, 0;
    %load/vec4 v0x12c60bea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.8, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x12c65af70_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c658d70_0, 0, 32;
T_64.10 ;
    %load/vec4 v0x12c658d70_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_64.11, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x12c658d70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c614320, 0, 4;
    %load/vec4 v0x12c658d70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12c658d70_0, 0, 32;
    %jmp T_64.10;
T_64.11 ;
    %jmp T_64.9;
T_64.8 ;
    %load/vec4 v0x12c620e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.12, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x12c65af70_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c658d70_0, 0, 32;
T_64.14 ;
    %load/vec4 v0x12c658d70_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_64.15, 5;
    %ix/getv/s 4, v0x12c658d70_0;
    %load/vec4a v0x12c61db90, 4;
    %ix/getv/s 3, v0x12c658d70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c611170, 0, 4;
    %load/vec4 v0x12c658d70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12c658d70_0, 0, 32;
    %jmp T_64.14;
T_64.15 ;
T_64.12 ;
T_64.9 ;
    %jmp T_64.7;
T_64.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12c60dfc0_0, 0;
    %load/vec4 v0x12c621f20_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x12c621f20_0, 0;
    %load/vec4 v0x12c621f20_0;
    %cmpi/u 17, 0, 32;
    %jmp/0xz  T_64.16, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12c604930_0, 0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x12c621f20_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x12c621f20_0;
    %pad/u 35;
    %cmpi/u 8, 0, 35;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12c605a30_0, 0;
    %load/vec4 v0x12c622fb0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x12c60ae10_0;
    %parti/s 28, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c622fb0_0;
    %parti/s 27, 5, 4;
    %load/vec4 v0x12c626170_0;
    %parti/s 3, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %assign/vec4 v0x12c659e70_0, 0;
    %load/vec4 v0x12c626170_0;
    %parti/s 3, 0, 2;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x12c611170, 4;
    %assign/vec4 v0x12c60f050_0, 0;
    %jmp T_64.19;
T_64.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12c605a30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12c659e70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12c60f050_0, 0;
T_64.19 ;
    %jmp T_64.17;
T_64.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12c605a30_0, 0;
    %load/vec4 v0x12c621f20_0;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_64.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12c604930_0, 0;
    %jmp T_64.21;
T_64.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12c604930_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12c65af70_0, 0;
T_64.21 ;
T_64.17 ;
    %jmp T_64.7;
T_64.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12c605a30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12c621f20_0, 0;
    %load/vec4 v0x12c60dfc0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x12c60dfc0_0, 0;
    %load/vec4 v0x12c60dfc0_0;
    %cmpi/u 17, 0, 32;
    %jmp/0xz  T_64.22, 5;
    %load/vec4 v0x12c60dfc0_0;
    %pad/u 35;
    %cmpi/u 8, 0, 35;
    %flag_or 5, 4;
    %jmp/0xz  T_64.24, 5;
    %load/vec4 v0x12c622fb0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x12c60ae10_0;
    %parti/s 28, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c622fb0_0;
    %parti/s 27, 5, 4;
    %load/vec4 v0x12c613290_0;
    %parti/s 3, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %assign/vec4 v0x12c659e70_0, 0;
T_64.24 ;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x12c60dfc0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x12c60dfc0_0;
    %pad/u 35;
    %cmpi/u 9, 0, 35;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.26, 8;
    %load/vec4 v0x12c606b30_0;
    %load/vec4 v0x12c60dfc0_0;
    %pad/u 33;
    %subi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c614320, 0, 4;
T_64.26 ;
    %jmp T_64.23;
T_64.22 ;
    %load/vec4 v0x12c60dfc0_0;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_64.28, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c658d70_0, 0, 32;
T_64.30 ;
    %load/vec4 v0x12c658d70_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_64.31, 5;
    %ix/getv/s 4, v0x12c658d70_0;
    %load/vec4a v0x12c614320, 4;
    %ix/getv/s 3, v0x12c658d70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c6100e0, 0, 4;
    %load/vec4 v0x12c658d70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12c658d70_0, 0, 32;
    %jmp T_64.30;
T_64.31 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12c604930_0, 0;
    %jmp T_64.29;
T_64.28 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12c604930_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c658d70_0, 0, 32;
T_64.32 ;
    %load/vec4 v0x12c658d70_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_64.33, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x12c658d70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c6100e0, 0, 4;
    %load/vec4 v0x12c658d70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12c658d70_0, 0, 32;
    %jmp T_64.32;
T_64.33 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12c65af70_0, 0;
T_64.29 ;
T_64.23 ;
    %jmp T_64.7;
T_64.7 ;
    %pop/vec4 1;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x13d117d70;
T_65 ;
    %vpi_call 2 17 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13d117d70 {0 0 0};
    %end;
    .thread T_65;
    .scope S_0x13d117d70;
T_66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c695570_0, 0, 1;
    %end;
    .thread T_66;
    .scope S_0x13d117d70;
T_67 ;
    %delay 1, 0;
    %load/vec4 v0x12c695570_0;
    %inv;
    %store/vec4 v0x12c695570_0, 0, 1;
    %jmp T_67;
    .thread T_67;
    .scope S_0x13d117d70;
T_68 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c695690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c695600_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c695690_0, 0, 1;
    %delay 4194304, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c695600_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c695600_0, 0, 1;
    %vpi_call 2 48 "$stop" {0 0 0};
    %end;
    .thread T_68;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "tb/tb_cache.v";
    "./src/riscv_top.v";
    "./src/inst_mem.v";
    "./src/main_memory_wrapper.v";
    "./src/mem.v";
    "./src/riscv.v";
    "./src/dp_components/data_cache.v";
    "./src/pipe_regs/ex_mem.v";
    "./src/templates/pipe_dff.v";
    "./src/five_stages/ex.v";
    "./src/dp_components/alu.v";
    "./src/dp_components/op_selector.v";
    "./src/dp_components/forward_mux.v";
    "./src/hazard_unit/forward_unit_ex.v";
    "./src/hazard_unit/forward_unit_id.v";
    "./src/hazard_unit/hazard_detect_unit.v";
    "./src/pipe_regs/id_ex.v";
    "./src/five_stages/id.v";
    "./src/cp_components/alu_control.v";
    "./src/cp_components/control_unit.v";
    "./src/dp_components/id_control.v";
    "./src/dp_components/imm_gen.v";
    "./src/dp_components/pc_ex.v";
    "./src/dp_components/regfile.v";
    "./src/pipe_regs/if_id.v";
    "./src/five_stages/if.v";
    "./src/templates/adder.v";
    "./src/dp_components/pc.v";
    "./src/five_stages/mem.v";
    "./src/pipe_regs/mem_wb.v";
    "./src/five_stages/wb.v";
