; BTOR description generated by Yosys 0.9+2406 (git sha1 07eecff, clang 5.0.0 -fPIC -Os) for module LakeTop.
1 sort bitvec 1
2 input 1 valid_out$[2:1]
3 input 1 all_valid_out$[1:0]
4 sort bitvec 2
5 input 4 accessor_output_top ; agg_sram_tb/modular/agg_lake_top.sv:30
6 sort bitvec 16
7 input 6 addr_in[0] ; agg_sram_tb/modular/agg_lake_top.sv:31
8 input 6 addr_in[1] ; agg_sram_tb/modular/agg_lake_top.sv:31
9 sort bitvec 9
10 input 9 addr_to_sram_top ; agg_sram_tb/modular/agg_lake_top.sv:32
11 input 1 cen_to_sram_top ; agg_sram_tb/modular/agg_lake_top.sv:33
12 input 1 chain_chain_en ; agg_sram_tb/modular/agg_lake_top.sv:34
13 input 6 chain_data_in[0] ; agg_sram_tb/modular/agg_lake_top.sv:35
14 input 6 chain_data_in[1] ; agg_sram_tb/modular/agg_lake_top.sv:35
15 input 1 clk ; agg_sram_tb/modular/agg_lake_top.sv:36
16 input 1 clk_en ; agg_sram_tb/modular/agg_lake_top.sv:37
17 sort bitvec 8
18 input 17 config_addr_in ; agg_sram_tb/modular/agg_lake_top.sv:38
19 sort bitvec 32
20 input 19 config_data_in ; agg_sram_tb/modular/agg_lake_top.sv:39
21 input 4 config_en ; agg_sram_tb/modular/agg_lake_top.sv:40
22 input 1 config_read ; agg_sram_tb/modular/agg_lake_top.sv:41
23 input 1 config_write ; agg_sram_tb/modular/agg_lake_top.sv:42
24 input 6 data_in[0] ; agg_sram_tb/modular/agg_lake_top.sv:43
25 input 6 data_in[1] ; agg_sram_tb/modular/agg_lake_top.sv:43
26 input 6 data_out_top[0] ; agg_sram_tb/modular/agg_lake_top.sv:44
27 input 6 data_out_top[1] ; agg_sram_tb/modular/agg_lake_top.sv:44
28 input 6 data_to_sram_top[0] ; agg_sram_tb/modular/agg_lake_top.sv:45
29 input 6 data_to_sram_top[1] ; agg_sram_tb/modular/agg_lake_top.sv:45
30 input 6 data_to_sram_top[2] ; agg_sram_tb/modular/agg_lake_top.sv:45
31 input 6 data_to_sram_top[3] ; agg_sram_tb/modular/agg_lake_top.sv:45
32 input 6 fifo_ctrl_fifo_depth ; agg_sram_tb/modular/agg_lake_top.sv:46
33 input 1 flush ; agg_sram_tb/modular/agg_lake_top.sv:47
34 sort bitvec 3
35 input 34 loops_sram2tb_mux_sel_top[0] ; agg_sram_tb/modular/agg_lake_top.sv:48
36 input 34 loops_sram2tb_mux_sel_top[1] ; agg_sram_tb/modular/agg_lake_top.sv:48
37 input 4 loops_sram2tb_restart_top ; agg_sram_tb/modular/agg_lake_top.sv:49
38 input 4 mode ; agg_sram_tb/modular/agg_lake_top.sv:50
39 input 34 mux_sel_d1_top[0] ; agg_sram_tb/modular/agg_lake_top.sv:51
40 input 34 mux_sel_d1_top[1] ; agg_sram_tb/modular/agg_lake_top.sv:51
41 input 4 ren_in ; agg_sram_tb/modular/agg_lake_top.sv:52
42 input 4 restart_d1_top ; agg_sram_tb/modular/agg_lake_top.sv:53
43 input 1 rst_n ; agg_sram_tb/modular/agg_lake_top.sv:54
44 sort bitvec 4
45 input 44 strg_ub_agg_only_agg_read_addr_gen_0_starting_addr ; agg_sram_tb/modular/agg_lake_top.sv:55
46 input 44 strg_ub_agg_only_agg_read_addr_gen_0_strides[0] ; agg_sram_tb/modular/agg_lake_top.sv:56
47 input 44 strg_ub_agg_only_agg_read_addr_gen_0_strides[1] ; agg_sram_tb/modular/agg_lake_top.sv:56
48 input 44 strg_ub_agg_only_agg_read_addr_gen_0_strides[2] ; agg_sram_tb/modular/agg_lake_top.sv:56
49 input 44 strg_ub_agg_only_agg_read_addr_gen_0_strides[3] ; agg_sram_tb/modular/agg_lake_top.sv:56
50 input 44 strg_ub_agg_only_agg_read_addr_gen_0_strides[4] ; agg_sram_tb/modular/agg_lake_top.sv:56
51 input 44 strg_ub_agg_only_agg_read_addr_gen_0_strides[5] ; agg_sram_tb/modular/agg_lake_top.sv:56
52 input 44 strg_ub_agg_only_agg_read_addr_gen_1_starting_addr ; agg_sram_tb/modular/agg_lake_top.sv:57
53 input 44 strg_ub_agg_only_agg_read_addr_gen_1_strides[0] ; agg_sram_tb/modular/agg_lake_top.sv:58
54 input 44 strg_ub_agg_only_agg_read_addr_gen_1_strides[1] ; agg_sram_tb/modular/agg_lake_top.sv:58
55 input 44 strg_ub_agg_only_agg_read_addr_gen_1_strides[2] ; agg_sram_tb/modular/agg_lake_top.sv:58
56 input 44 strg_ub_agg_only_agg_read_addr_gen_1_strides[3] ; agg_sram_tb/modular/agg_lake_top.sv:58
57 input 44 strg_ub_agg_only_agg_read_addr_gen_1_strides[4] ; agg_sram_tb/modular/agg_lake_top.sv:58
58 input 44 strg_ub_agg_only_agg_read_addr_gen_1_strides[5] ; agg_sram_tb/modular/agg_lake_top.sv:58
59 input 44 strg_ub_agg_only_agg_write_addr_gen_0_starting_addr ; agg_sram_tb/modular/agg_lake_top.sv:59
60 input 44 strg_ub_agg_only_agg_write_addr_gen_0_strides[0] ; agg_sram_tb/modular/agg_lake_top.sv:60
61 input 44 strg_ub_agg_only_agg_write_addr_gen_0_strides[1] ; agg_sram_tb/modular/agg_lake_top.sv:60
62 input 44 strg_ub_agg_only_agg_write_addr_gen_0_strides[2] ; agg_sram_tb/modular/agg_lake_top.sv:60
63 input 44 strg_ub_agg_only_agg_write_addr_gen_0_strides[3] ; agg_sram_tb/modular/agg_lake_top.sv:60
64 input 44 strg_ub_agg_only_agg_write_addr_gen_0_strides[4] ; agg_sram_tb/modular/agg_lake_top.sv:60
65 input 44 strg_ub_agg_only_agg_write_addr_gen_0_strides[5] ; agg_sram_tb/modular/agg_lake_top.sv:60
66 input 44 strg_ub_agg_only_agg_write_addr_gen_1_starting_addr ; agg_sram_tb/modular/agg_lake_top.sv:61
67 input 44 strg_ub_agg_only_agg_write_addr_gen_1_strides[0] ; agg_sram_tb/modular/agg_lake_top.sv:62
68 input 44 strg_ub_agg_only_agg_write_addr_gen_1_strides[1] ; agg_sram_tb/modular/agg_lake_top.sv:62
69 input 44 strg_ub_agg_only_agg_write_addr_gen_1_strides[2] ; agg_sram_tb/modular/agg_lake_top.sv:62
70 input 44 strg_ub_agg_only_agg_write_addr_gen_1_strides[3] ; agg_sram_tb/modular/agg_lake_top.sv:62
71 input 44 strg_ub_agg_only_agg_write_addr_gen_1_strides[4] ; agg_sram_tb/modular/agg_lake_top.sv:62
72 input 44 strg_ub_agg_only_agg_write_addr_gen_1_strides[5] ; agg_sram_tb/modular/agg_lake_top.sv:62
73 input 1 strg_ub_agg_only_agg_write_sched_gen_0_enable ; agg_sram_tb/modular/agg_lake_top.sv:63
74 input 6 strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_starting_addr ; agg_sram_tb/modular/agg_lake_top.sv:64
75 input 6 strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides[0] ; agg_sram_tb/modular/agg_lake_top.sv:65
76 input 6 strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides[1] ; agg_sram_tb/modular/agg_lake_top.sv:65
77 input 6 strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides[2] ; agg_sram_tb/modular/agg_lake_top.sv:65
78 input 6 strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides[3] ; agg_sram_tb/modular/agg_lake_top.sv:65
79 input 6 strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides[4] ; agg_sram_tb/modular/agg_lake_top.sv:65
80 input 6 strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides[5] ; agg_sram_tb/modular/agg_lake_top.sv:65
81 input 1 strg_ub_agg_only_agg_write_sched_gen_1_enable ; agg_sram_tb/modular/agg_lake_top.sv:66
82 input 6 strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_starting_addr ; agg_sram_tb/modular/agg_lake_top.sv:67
83 input 6 strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides[0] ; agg_sram_tb/modular/agg_lake_top.sv:68
84 input 6 strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides[1] ; agg_sram_tb/modular/agg_lake_top.sv:68
85 input 6 strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides[2] ; agg_sram_tb/modular/agg_lake_top.sv:68
86 input 6 strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides[3] ; agg_sram_tb/modular/agg_lake_top.sv:68
87 input 6 strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides[4] ; agg_sram_tb/modular/agg_lake_top.sv:68
88 input 6 strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides[5] ; agg_sram_tb/modular/agg_lake_top.sv:68
89 input 44 strg_ub_agg_only_loops_in2buf_0_dimensionality ; agg_sram_tb/modular/agg_lake_top.sv:69
90 input 6 strg_ub_agg_only_loops_in2buf_0_ranges[0] ; agg_sram_tb/modular/agg_lake_top.sv:70
91 input 6 strg_ub_agg_only_loops_in2buf_0_ranges[1] ; agg_sram_tb/modular/agg_lake_top.sv:70
92 input 6 strg_ub_agg_only_loops_in2buf_0_ranges[2] ; agg_sram_tb/modular/agg_lake_top.sv:70
93 input 6 strg_ub_agg_only_loops_in2buf_0_ranges[3] ; agg_sram_tb/modular/agg_lake_top.sv:70
94 input 6 strg_ub_agg_only_loops_in2buf_0_ranges[4] ; agg_sram_tb/modular/agg_lake_top.sv:70
95 input 6 strg_ub_agg_only_loops_in2buf_0_ranges[5] ; agg_sram_tb/modular/agg_lake_top.sv:70
96 input 44 strg_ub_agg_only_loops_in2buf_1_dimensionality ; agg_sram_tb/modular/agg_lake_top.sv:71
97 input 6 strg_ub_agg_only_loops_in2buf_1_ranges[0] ; agg_sram_tb/modular/agg_lake_top.sv:72
98 input 6 strg_ub_agg_only_loops_in2buf_1_ranges[1] ; agg_sram_tb/modular/agg_lake_top.sv:72
99 input 6 strg_ub_agg_only_loops_in2buf_1_ranges[2] ; agg_sram_tb/modular/agg_lake_top.sv:72
100 input 6 strg_ub_agg_only_loops_in2buf_1_ranges[3] ; agg_sram_tb/modular/agg_lake_top.sv:72
101 input 6 strg_ub_agg_only_loops_in2buf_1_ranges[4] ; agg_sram_tb/modular/agg_lake_top.sv:72
102 input 6 strg_ub_agg_only_loops_in2buf_1_ranges[5] ; agg_sram_tb/modular/agg_lake_top.sv:72
103 input 1 strg_ub_agg_sram_shared_agg_read_sched_gen_0_enable ; agg_sram_tb/modular/agg_lake_top.sv:73
104 input 6 strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_starting_addr ; agg_sram_tb/modular/agg_lake_top.sv:74
105 input 6 strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides[0] ; agg_sram_tb/modular/agg_lake_top.sv:75
106 input 6 strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides[1] ; agg_sram_tb/modular/agg_lake_top.sv:75
107 input 6 strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides[2] ; agg_sram_tb/modular/agg_lake_top.sv:75
108 input 6 strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides[3] ; agg_sram_tb/modular/agg_lake_top.sv:75
109 input 6 strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides[4] ; agg_sram_tb/modular/agg_lake_top.sv:75
110 input 6 strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides[5] ; agg_sram_tb/modular/agg_lake_top.sv:75
111 input 1 strg_ub_agg_sram_shared_agg_read_sched_gen_1_enable ; agg_sram_tb/modular/agg_lake_top.sv:76
112 input 6 strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_starting_addr ; agg_sram_tb/modular/agg_lake_top.sv:77
113 input 6 strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides[0] ; agg_sram_tb/modular/agg_lake_top.sv:78
114 input 6 strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides[1] ; agg_sram_tb/modular/agg_lake_top.sv:78
115 input 6 strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides[2] ; agg_sram_tb/modular/agg_lake_top.sv:78
116 input 6 strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides[3] ; agg_sram_tb/modular/agg_lake_top.sv:78
117 input 6 strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides[4] ; agg_sram_tb/modular/agg_lake_top.sv:78
118 input 6 strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides[5] ; agg_sram_tb/modular/agg_lake_top.sv:78
119 input 44 strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_dimensionality ; agg_sram_tb/modular/agg_lake_top.sv:79
120 input 6 strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges[0] ; agg_sram_tb/modular/agg_lake_top.sv:80
121 input 6 strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges[1] ; agg_sram_tb/modular/agg_lake_top.sv:80
122 input 6 strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges[2] ; agg_sram_tb/modular/agg_lake_top.sv:80
123 input 6 strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges[3] ; agg_sram_tb/modular/agg_lake_top.sv:80
124 input 6 strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges[4] ; agg_sram_tb/modular/agg_lake_top.sv:80
125 input 6 strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges[5] ; agg_sram_tb/modular/agg_lake_top.sv:80
126 input 44 strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_dimensionality ; agg_sram_tb/modular/agg_lake_top.sv:81
127 input 6 strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges[0] ; agg_sram_tb/modular/agg_lake_top.sv:82
128 input 6 strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges[1] ; agg_sram_tb/modular/agg_lake_top.sv:82
129 input 6 strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges[2] ; agg_sram_tb/modular/agg_lake_top.sv:82
130 input 6 strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges[3] ; agg_sram_tb/modular/agg_lake_top.sv:82
131 input 6 strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges[4] ; agg_sram_tb/modular/agg_lake_top.sv:82
132 input 6 strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges[5] ; agg_sram_tb/modular/agg_lake_top.sv:82
133 input 4 t_read_d1_top ; agg_sram_tb/modular/agg_lake_top.sv:83
134 input 4 t_read_out_top ; agg_sram_tb/modular/agg_lake_top.sv:84
135 input 1 tile_en ; agg_sram_tb/modular/agg_lake_top.sv:85
136 input 4 wen_in ; agg_sram_tb/modular/agg_lake_top.sv:86
137 input 1 wen_to_sram_top ; agg_sram_tb/modular/agg_lake_top.sv:87
138 sort bitvec 64
139 const 138 0000000000000000000000000000000000000000000000000000000000000000
140 state 138
141 init 138 140 139
142 const 44 0000
143 const 4 00
144 state 4 $techmap\config_seq.$auto$async2sync.cc:104:execute$7331
145 init 4 144 143
146 not 1 43
147 ite 4 146 143 144 $techmap\config_seq.$auto$async2sync.cc:109:execute$7333
148 sort bitvec 6
149 concat 148 147 142
150 uext 138 149 58
151 srl 138 140 150 $techmap\config_seq.$verific$mux_25$agg_sram_tb/modular/agg_lake_top.sv:1256$2294 ; agg_sram_tb/modular/agg_lake_top.sv:1256
152 slice 6 151 15 0
153 const 6 0000000000000000
154 concat 19 153 152
155 output 154 config_data_out[0] ; agg_sram_tb/modular/agg_lake_top.sv:88
156 output 154 config_data_out[1] ; agg_sram_tb/modular/agg_lake_top.sv:88
157 const 1 0
158 slice 1 13 0 0
159 ite 1 12 158 157 $techmap\chain.$verific$i19$agg_sram_tb/modular/agg_lake_top.sv:18$7241 ; agg_sram_tb/modular/agg_lake_top.sv:18
160 input 138
161 const 138 1111111111111111000000000000000000000000000000000000000000000000
162 and 138 160 161
163 state 138 $techmap\fifo_ctrl.back_rf.$auto$async2sync.cc:104:execute$7315
164 init 138 163 139
165 not 1 43
166 ite 138 165 139 163 $techmap\fifo_ctrl.back_rf.$auto$async2sync.cc:109:execute$7317
167 state 4 $techmap\fifo_ctrl.back_rf.$auto$async2sync.cc:104:execute$7323
168 init 4 167 143
169 ite 4 165 143 167 $techmap\fifo_ctrl.back_rf.$auto$async2sync.cc:109:execute$7325
170 concat 148 169 142
171 uext 138 170 58
172 srl 138 166 171 $techmap\fifo_ctrl.back_rf.$verific$mux_72$agg_sram_tb/modular/agg_lake_top.sv:1105$7024 ; agg_sram_tb/modular/agg_lake_top.sv:1105
173 slice 6 172 15 0
174 state 138 $techmap\fifo_ctrl.front_rf.$auto$async2sync.cc:104:execute$7299
175 init 138 174 139
176 not 1 43
177 ite 138 176 139 174 $techmap\fifo_ctrl.front_rf.$auto$async2sync.cc:109:execute$7301
178 state 4 $techmap\fifo_ctrl.front_rf.$auto$async2sync.cc:104:execute$7307
179 init 4 178 143
180 ite 4 176 143 178 $techmap\fifo_ctrl.front_rf.$auto$async2sync.cc:109:execute$7309
181 concat 148 180 142
182 uext 138 181 58
183 srl 138 177 182 $techmap\fifo_ctrl.front_rf.$verific$mux_73$agg_sram_tb/modular/agg_lake_top.sv:970$6914 ; agg_sram_tb/modular/agg_lake_top.sv:970
184 slice 6 183 15 0
185 state 6 $techmap\fifo_ctrl.$auto$async2sync.cc:104:execute$7339
186 init 6 185 153
187 not 1 43
188 ite 6 187 153 185 $techmap\fifo_ctrl.$auto$async2sync.cc:109:execute$7341
189 redor 1 188
190 not 1 189
191 const 1 1
192 uext 6 191 15
193 eq 1 188 192 $techmap\fifo_ctrl.$verific$equal_37$agg_sram_tb/modular/agg_lake_top.sv:1355$6415 ; agg_sram_tb/modular/agg_lake_top.sv:1355
194 state 1 $techmap\fifo_ctrl.$auto$async2sync.cc:104:execute$7363
195 init 1 194 157
196 ite 1 187 157 194 $techmap\fifo_ctrl.$auto$async2sync.cc:109:execute$7365
197 and 1 193 196 $techmap\fifo_ctrl.$verific$i62$agg_sram_tb/modular/agg_lake_top.sv:1378$6436 ; agg_sram_tb/modular/agg_lake_top.sv:1378
198 or 1 190 197 $techmap\fifo_ctrl.$verific$i63$agg_sram_tb/modular/agg_lake_top.sv:1378$6437 ; agg_sram_tb/modular/agg_lake_top.sv:1378
199 not 1 196
200 const 34 000
201 slice 1 41 0 0
202 not 1 201
203 slice 1 41 0 0
204 slice 1 41 0 0
205 concat 4 204 203
206 concat 34 202 205
207 ite 34 196 206 200 $techmap\fifo_ctrl.$verific$mux_158$agg_sram_tb/modular/agg_lake_top.sv:1491$6504 ; agg_sram_tb/modular/agg_lake_top.sv:1491
208 redor 1 207
209 not 1 208
210 and 1 196 209 $techmap\fifo_ctrl.$verific$i66$agg_sram_tb/modular/agg_lake_top.sv:1379$6438 ; agg_sram_tb/modular/agg_lake_top.sv:1379
211 or 1 199 210 $techmap\fifo_ctrl.$verific$i67$agg_sram_tb/modular/agg_lake_top.sv:1379$6439 ; agg_sram_tb/modular/agg_lake_top.sv:1379
212 and 1 198 211 $techmap\fifo_ctrl.$verific$i68$agg_sram_tb/modular/agg_lake_top.sv:1379$6440 ; agg_sram_tb/modular/agg_lake_top.sv:1379
213 state 34 $techmap\fifo_ctrl.$auto$async2sync.cc:104:execute$7347
214 init 34 213 200
215 ite 34 187 200 213 $techmap\fifo_ctrl.$auto$async2sync.cc:109:execute$7349
216 const 34 100
217 eq 1 215 216 $techmap\fifo_ctrl.$verific$equal_68$agg_sram_tb/modular/agg_lake_top.sv:1379$6441 ; agg_sram_tb/modular/agg_lake_top.sv:1379
218 not 1 217
219 or 1 218 201 $techmap\fifo_ctrl.$verific$i71$agg_sram_tb/modular/agg_lake_top.sv:1379$6443 ; agg_sram_tb/modular/agg_lake_top.sv:1379
220 and 1 212 219 $techmap\fifo_ctrl.$verific$i72$agg_sram_tb/modular/agg_lake_top.sv:1379$6444 ; agg_sram_tb/modular/agg_lake_top.sv:1379
221 state 34 $techmap\fifo_ctrl.$auto$async2sync.cc:104:execute$7343
222 init 34 221 200
223 ite 34 187 200 221 $techmap\fifo_ctrl.$auto$async2sync.cc:109:execute$7345
224 redor 1 223
225 not 1 224
226 not 1 225
227 slice 1 136 0 0
228 or 1 226 227 $techmap\fifo_ctrl.$verific$i75$agg_sram_tb/modular/agg_lake_top.sv:1380$6447 ; agg_sram_tb/modular/agg_lake_top.sv:1380
229 and 1 220 228 $techmap\fifo_ctrl.$verific$i76$agg_sram_tb/modular/agg_lake_top.sv:1380$6448 ; agg_sram_tb/modular/agg_lake_top.sv:1380
230 sort bitvec 14
231 slice 230 188 13 0
232 slice 1 223 2 2
233 uext 230 232 13
234 add 230 231 233 $techmap\fifo_ctrl.$verific$add_178$agg_sram_tb/modular/agg_lake_top.sv:1525$6517 ; agg_sram_tb/modular/agg_lake_top.sv:1525
235 slice 4 223 1 0
236 concat 6 234 235
237 uext 6 215 13
238 add 6 236 237 $techmap\fifo_ctrl.$verific$add_179$agg_sram_tb/modular/agg_lake_top.sv:1525$6518 ; agg_sram_tb/modular/agg_lake_top.sv:1525
239 eq 1 32 238 $techmap\fifo_ctrl.$verific$equal_181$agg_sram_tb/modular/agg_lake_top.sv:1528$6520 ; agg_sram_tb/modular/agg_lake_top.sv:1528
240 not 1 239
241 or 1 240 201 $techmap\fifo_ctrl.$verific$i7$agg_sram_tb/modular/agg_lake_top.sv:1340$6384 ; agg_sram_tb/modular/agg_lake_top.sv:1340
242 and 1 227 241 $techmap\fifo_ctrl.$verific$i8$agg_sram_tb/modular/agg_lake_top.sv:1340$6385 ; agg_sram_tb/modular/agg_lake_top.sv:1340
243 and 1 229 242 $techmap\fifo_ctrl.front_rf.$verific$i11$agg_sram_tb/modular/agg_lake_top.sv:874$6866 ; agg_sram_tb/modular/agg_lake_top.sv:874
244 state 34 $techmap\fifo_ctrl.front_rf.$auto$async2sync.cc:104:execute$7295
245 init 34 244 200
246 ite 34 176 200 244 $techmap\fifo_ctrl.front_rf.$auto$async2sync.cc:109:execute$7297
247 redor 1 246
248 not 1 247
249 and 1 243 248 $techmap\fifo_ctrl.front_rf.$verific$i12$agg_sram_tb/modular/agg_lake_top.sv:874$6867 ; agg_sram_tb/modular/agg_lake_top.sv:874
250 ite 6 249 24 184 $techmap\fifo_ctrl.front_rf.$verific$mux_74$agg_sram_tb/modular/agg_lake_top.sv:970$6915 ; agg_sram_tb/modular/agg_lake_top.sv:970
251 redor 1 238
252 not 1 251
253 not 1 252
254 or 1 253 227 $techmap\fifo_ctrl.$verific$i13$agg_sram_tb/modular/agg_lake_top.sv:1344$6390 ; agg_sram_tb/modular/agg_lake_top.sv:1344
255 and 1 201 254 $techmap\fifo_ctrl.$verific$i14$agg_sram_tb/modular/agg_lake_top.sv:1344$6391 ; agg_sram_tb/modular/agg_lake_top.sv:1344
256 not 1 248
257 or 1 256 249 $techmap\fifo_ctrl.front_rf.$verific$i77$agg_sram_tb/modular/agg_lake_top.sv:973$6916 ; agg_sram_tb/modular/agg_lake_top.sv:973
258 and 1 229 257 $techmap\fifo_ctrl.front_rf.$verific$i78$agg_sram_tb/modular/agg_lake_top.sv:973$6917 ; agg_sram_tb/modular/agg_lake_top.sv:973
259 and 1 255 258 $techmap\fifo_ctrl.back_rf.$verific$i10$agg_sram_tb/modular/agg_lake_top.sv:1009$6976 ; agg_sram_tb/modular/agg_lake_top.sv:1009
260 state 34 $techmap\fifo_ctrl.back_rf.$auto$async2sync.cc:104:execute$7311
261 init 34 260 200
262 ite 34 165 200 260 $techmap\fifo_ctrl.back_rf.$auto$async2sync.cc:109:execute$7313
263 redor 1 262
264 not 1 263
265 and 1 259 264 $techmap\fifo_ctrl.back_rf.$verific$i11$agg_sram_tb/modular/agg_lake_top.sv:1009$6977 ; agg_sram_tb/modular/agg_lake_top.sv:1009
266 ite 6 265 250 173 $techmap\fifo_ctrl.back_rf.$verific$mux_73$agg_sram_tb/modular/agg_lake_top.sv:1105$7025 ; agg_sram_tb/modular/agg_lake_top.sv:1105
267 slice 6 140 15 0
268 ite 6 196 267 266 $techmap\fifo_ctrl.$verific$mux_159$agg_sram_tb/modular/agg_lake_top.sv:1493$6505 ; agg_sram_tb/modular/agg_lake_top.sv:1493
269 sort bitvec 48
270 const 19 00000000000000000000000000000000
271 state 6 $techmap\sram_ctrl.$auto$async2sync.cc:104:execute$7379
272 init 6 271 153
273 not 1 43
274 ite 6 273 153 271 $techmap\sram_ctrl.$auto$async2sync.cc:109:execute$7381
275 slice 4 274 1 0
276 concat 148 275 142
277 uext 138 276 58
278 srl 138 140 277 $techmap\sram_ctrl.$verific$mux_123$agg_sram_tb/modular/agg_lake_top.sv:1746$6271 ; agg_sram_tb/modular/agg_lake_top.sv:1746
279 slice 6 278 15 0
280 concat 269 279 270
281 state 4 $techmap\sram_ctrl.$auto$async2sync.cc:104:execute$7371
282 init 4 281 143
283 ite 4 273 143 281 $techmap\sram_ctrl.$auto$async2sync.cc:109:execute$7373
284 concat 148 283 142
285 uext 269 284 42
286 srl 269 280 285 $techmap\sram_ctrl.$verific$mux_124$agg_sram_tb/modular/agg_lake_top.sv:1759$6272 ; agg_sram_tb/modular/agg_lake_top.sv:1759
287 slice 6 286 15 0
288 concat 19 268 26
289 concat 269 287 288
290 concat 138 153 289
291 or 138 162 290
292 concat 148 38 142
293 uext 138 292 58
294 srl 138 291 293 $verific$mux_73$agg_sram_tb/modular/agg_lake_top.sv:243$75 ; agg_sram_tb/modular/agg_lake_top.sv:243
295 slice 6 294 15 0
296 slice 1 295 0 0
297 redor 1 38 $verific$reduce_or_77$agg_sram_tb/modular/agg_lake_top.sv:247$79 ; agg_sram_tb/modular/agg_lake_top.sv:247
298 uext 4 297 1
299 or 4 5 298 $verific$or_79$agg_sram_tb/modular/agg_lake_top.sv:249$81 ; agg_sram_tb/modular/agg_lake_top.sv:249
300 slice 1 299 0 0
301 ite 1 300 296 159 $techmap\chain.$verific$i35$agg_sram_tb/modular/agg_lake_top.sv:18$7257 ; agg_sram_tb/modular/agg_lake_top.sv:18
302 slice 1 13 1 1
303 ite 1 12 302 157 $techmap\chain.$verific$i18$agg_sram_tb/modular/agg_lake_top.sv:18$7240 ; agg_sram_tb/modular/agg_lake_top.sv:18
304 slice 1 295 1 1
305 ite 1 300 304 303 $techmap\chain.$verific$i34$agg_sram_tb/modular/agg_lake_top.sv:18$7256 ; agg_sram_tb/modular/agg_lake_top.sv:18
306 slice 1 13 2 2
307 ite 1 12 306 157 $techmap\chain.$verific$i17$agg_sram_tb/modular/agg_lake_top.sv:18$7239 ; agg_sram_tb/modular/agg_lake_top.sv:18
308 slice 1 295 2 2
309 ite 1 300 308 307 $techmap\chain.$verific$i33$agg_sram_tb/modular/agg_lake_top.sv:18$7255 ; agg_sram_tb/modular/agg_lake_top.sv:18
310 slice 1 13 3 3
311 ite 1 12 310 157 $techmap\chain.$verific$i16$agg_sram_tb/modular/agg_lake_top.sv:18$7238 ; agg_sram_tb/modular/agg_lake_top.sv:18
312 slice 1 295 3 3
313 ite 1 300 312 311 $techmap\chain.$verific$i32$agg_sram_tb/modular/agg_lake_top.sv:18$7254 ; agg_sram_tb/modular/agg_lake_top.sv:18
314 slice 1 13 4 4
315 ite 1 12 314 157 $techmap\chain.$verific$i15$agg_sram_tb/modular/agg_lake_top.sv:18$7237 ; agg_sram_tb/modular/agg_lake_top.sv:18
316 slice 1 295 4 4
317 ite 1 300 316 315 $techmap\chain.$verific$i31$agg_sram_tb/modular/agg_lake_top.sv:18$7253 ; agg_sram_tb/modular/agg_lake_top.sv:18
318 slice 1 13 5 5
319 ite 1 12 318 157 $techmap\chain.$verific$i14$agg_sram_tb/modular/agg_lake_top.sv:18$7236 ; agg_sram_tb/modular/agg_lake_top.sv:18
320 slice 1 295 5 5
321 ite 1 300 320 319 $techmap\chain.$verific$i30$agg_sram_tb/modular/agg_lake_top.sv:18$7252 ; agg_sram_tb/modular/agg_lake_top.sv:18
322 slice 1 13 6 6
323 ite 1 12 322 157 $techmap\chain.$verific$i13$agg_sram_tb/modular/agg_lake_top.sv:18$7235 ; agg_sram_tb/modular/agg_lake_top.sv:18
324 slice 1 295 6 6
325 ite 1 300 324 323 $techmap\chain.$verific$i29$agg_sram_tb/modular/agg_lake_top.sv:18$7251 ; agg_sram_tb/modular/agg_lake_top.sv:18
326 slice 1 13 7 7
327 ite 1 12 326 157 $techmap\chain.$verific$i12$agg_sram_tb/modular/agg_lake_top.sv:18$7234 ; agg_sram_tb/modular/agg_lake_top.sv:18
328 slice 1 295 7 7
329 ite 1 300 328 327 $techmap\chain.$verific$i28$agg_sram_tb/modular/agg_lake_top.sv:18$7250 ; agg_sram_tb/modular/agg_lake_top.sv:18
330 slice 1 13 8 8
331 ite 1 12 330 157 $techmap\chain.$verific$i11$agg_sram_tb/modular/agg_lake_top.sv:18$7233 ; agg_sram_tb/modular/agg_lake_top.sv:18
332 slice 1 295 8 8
333 ite 1 300 332 331 $techmap\chain.$verific$i27$agg_sram_tb/modular/agg_lake_top.sv:18$7249 ; agg_sram_tb/modular/agg_lake_top.sv:18
334 slice 1 13 9 9
335 ite 1 12 334 157 $techmap\chain.$verific$i10$agg_sram_tb/modular/agg_lake_top.sv:18$7232 ; agg_sram_tb/modular/agg_lake_top.sv:18
336 slice 1 295 9 9
337 ite 1 300 336 335 $techmap\chain.$verific$i26$agg_sram_tb/modular/agg_lake_top.sv:18$7248 ; agg_sram_tb/modular/agg_lake_top.sv:18
338 slice 1 13 10 10
339 ite 1 12 338 157 $techmap\chain.$verific$i9$agg_sram_tb/modular/agg_lake_top.sv:18$7231 ; agg_sram_tb/modular/agg_lake_top.sv:18
340 slice 1 295 10 10
341 ite 1 300 340 339 $techmap\chain.$verific$i25$agg_sram_tb/modular/agg_lake_top.sv:18$7247 ; agg_sram_tb/modular/agg_lake_top.sv:18
342 slice 1 13 11 11
343 ite 1 12 342 157 $techmap\chain.$verific$i8$agg_sram_tb/modular/agg_lake_top.sv:18$7230 ; agg_sram_tb/modular/agg_lake_top.sv:18
344 slice 1 295 11 11
345 ite 1 300 344 343 $techmap\chain.$verific$i24$agg_sram_tb/modular/agg_lake_top.sv:18$7246 ; agg_sram_tb/modular/agg_lake_top.sv:18
346 slice 1 13 12 12
347 ite 1 12 346 157 $techmap\chain.$verific$i7$agg_sram_tb/modular/agg_lake_top.sv:18$7229 ; agg_sram_tb/modular/agg_lake_top.sv:18
348 slice 1 295 12 12
349 ite 1 300 348 347 $techmap\chain.$verific$i23$agg_sram_tb/modular/agg_lake_top.sv:18$7245 ; agg_sram_tb/modular/agg_lake_top.sv:18
350 slice 1 13 13 13
351 ite 1 12 350 157 $techmap\chain.$verific$i6$agg_sram_tb/modular/agg_lake_top.sv:18$7228 ; agg_sram_tb/modular/agg_lake_top.sv:18
352 slice 1 295 13 13
353 ite 1 300 352 351 $techmap\chain.$verific$i22$agg_sram_tb/modular/agg_lake_top.sv:18$7244 ; agg_sram_tb/modular/agg_lake_top.sv:18
354 slice 1 13 14 14
355 ite 1 12 354 157 $techmap\chain.$verific$i5$agg_sram_tb/modular/agg_lake_top.sv:18$7227 ; agg_sram_tb/modular/agg_lake_top.sv:18
356 slice 1 295 14 14
357 ite 1 300 356 355 $techmap\chain.$verific$i21$agg_sram_tb/modular/agg_lake_top.sv:18$7243 ; agg_sram_tb/modular/agg_lake_top.sv:18
358 slice 1 13 15 15
359 ite 1 12 358 157 $techmap\chain.$verific$i4$agg_sram_tb/modular/agg_lake_top.sv:18$7226 ; agg_sram_tb/modular/agg_lake_top.sv:18
360 slice 1 295 15 15
361 ite 1 300 360 359 $techmap\chain.$verific$i20$agg_sram_tb/modular/agg_lake_top.sv:18$7242 ; agg_sram_tb/modular/agg_lake_top.sv:18
362 concat 4 305 301
363 concat 34 309 362
364 concat 44 313 363
365 sort bitvec 5
366 concat 365 317 364
367 concat 148 321 366
368 sort bitvec 7
369 concat 368 325 367
370 concat 17 329 369
371 concat 9 333 370
372 sort bitvec 10
373 concat 372 337 371
374 sort bitvec 11
375 concat 374 341 373
376 sort bitvec 12
377 concat 376 345 375
378 sort bitvec 13
379 concat 378 349 377
380 concat 230 353 379
381 sort bitvec 15
382 concat 381 357 380
383 concat 6 361 382
384 output 383 data_out[0] ; agg_sram_tb/modular/agg_lake_top.sv:89
385 slice 1 14 0 0
386 ite 1 12 385 157 $techmap\chain.$verific$i51$agg_sram_tb/modular/agg_lake_top.sv:25$7273 ; agg_sram_tb/modular/agg_lake_top.sv:25
387 slice 1 27 0 0
388 slice 1 299 1 1
389 ite 1 388 387 386 $techmap\chain.$verific$i67$agg_sram_tb/modular/agg_lake_top.sv:25$7289 ; agg_sram_tb/modular/agg_lake_top.sv:25
390 slice 1 14 1 1
391 ite 1 12 390 157 $techmap\chain.$verific$i50$agg_sram_tb/modular/agg_lake_top.sv:25$7272 ; agg_sram_tb/modular/agg_lake_top.sv:25
392 slice 1 27 1 1
393 ite 1 388 392 391 $techmap\chain.$verific$i66$agg_sram_tb/modular/agg_lake_top.sv:25$7288 ; agg_sram_tb/modular/agg_lake_top.sv:25
394 slice 1 14 2 2
395 ite 1 12 394 157 $techmap\chain.$verific$i49$agg_sram_tb/modular/agg_lake_top.sv:25$7271 ; agg_sram_tb/modular/agg_lake_top.sv:25
396 slice 1 27 2 2
397 ite 1 388 396 395 $techmap\chain.$verific$i65$agg_sram_tb/modular/agg_lake_top.sv:25$7287 ; agg_sram_tb/modular/agg_lake_top.sv:25
398 slice 1 14 3 3
399 ite 1 12 398 157 $techmap\chain.$verific$i48$agg_sram_tb/modular/agg_lake_top.sv:25$7270 ; agg_sram_tb/modular/agg_lake_top.sv:25
400 slice 1 27 3 3
401 ite 1 388 400 399 $techmap\chain.$verific$i64$agg_sram_tb/modular/agg_lake_top.sv:25$7286 ; agg_sram_tb/modular/agg_lake_top.sv:25
402 slice 1 14 4 4
403 ite 1 12 402 157 $techmap\chain.$verific$i47$agg_sram_tb/modular/agg_lake_top.sv:25$7269 ; agg_sram_tb/modular/agg_lake_top.sv:25
404 slice 1 27 4 4
405 ite 1 388 404 403 $techmap\chain.$verific$i63$agg_sram_tb/modular/agg_lake_top.sv:25$7285 ; agg_sram_tb/modular/agg_lake_top.sv:25
406 slice 1 14 5 5
407 ite 1 12 406 157 $techmap\chain.$verific$i46$agg_sram_tb/modular/agg_lake_top.sv:25$7268 ; agg_sram_tb/modular/agg_lake_top.sv:25
408 slice 1 27 5 5
409 ite 1 388 408 407 $techmap\chain.$verific$i62$agg_sram_tb/modular/agg_lake_top.sv:25$7284 ; agg_sram_tb/modular/agg_lake_top.sv:25
410 slice 1 14 6 6
411 ite 1 12 410 157 $techmap\chain.$verific$i45$agg_sram_tb/modular/agg_lake_top.sv:25$7267 ; agg_sram_tb/modular/agg_lake_top.sv:25
412 slice 1 27 6 6
413 ite 1 388 412 411 $techmap\chain.$verific$i61$agg_sram_tb/modular/agg_lake_top.sv:25$7283 ; agg_sram_tb/modular/agg_lake_top.sv:25
414 slice 1 14 7 7
415 ite 1 12 414 157 $techmap\chain.$verific$i44$agg_sram_tb/modular/agg_lake_top.sv:25$7266 ; agg_sram_tb/modular/agg_lake_top.sv:25
416 slice 1 27 7 7
417 ite 1 388 416 415 $techmap\chain.$verific$i60$agg_sram_tb/modular/agg_lake_top.sv:25$7282 ; agg_sram_tb/modular/agg_lake_top.sv:25
418 slice 1 14 8 8
419 ite 1 12 418 157 $techmap\chain.$verific$i43$agg_sram_tb/modular/agg_lake_top.sv:25$7265 ; agg_sram_tb/modular/agg_lake_top.sv:25
420 slice 1 27 8 8
421 ite 1 388 420 419 $techmap\chain.$verific$i59$agg_sram_tb/modular/agg_lake_top.sv:25$7281 ; agg_sram_tb/modular/agg_lake_top.sv:25
422 slice 1 14 9 9
423 ite 1 12 422 157 $techmap\chain.$verific$i42$agg_sram_tb/modular/agg_lake_top.sv:25$7264 ; agg_sram_tb/modular/agg_lake_top.sv:25
424 slice 1 27 9 9
425 ite 1 388 424 423 $techmap\chain.$verific$i58$agg_sram_tb/modular/agg_lake_top.sv:25$7280 ; agg_sram_tb/modular/agg_lake_top.sv:25
426 slice 1 14 10 10
427 ite 1 12 426 157 $techmap\chain.$verific$i41$agg_sram_tb/modular/agg_lake_top.sv:25$7263 ; agg_sram_tb/modular/agg_lake_top.sv:25
428 slice 1 27 10 10
429 ite 1 388 428 427 $techmap\chain.$verific$i57$agg_sram_tb/modular/agg_lake_top.sv:25$7279 ; agg_sram_tb/modular/agg_lake_top.sv:25
430 slice 1 14 11 11
431 ite 1 12 430 157 $techmap\chain.$verific$i40$agg_sram_tb/modular/agg_lake_top.sv:25$7262 ; agg_sram_tb/modular/agg_lake_top.sv:25
432 slice 1 27 11 11
433 ite 1 388 432 431 $techmap\chain.$verific$i56$agg_sram_tb/modular/agg_lake_top.sv:25$7278 ; agg_sram_tb/modular/agg_lake_top.sv:25
434 slice 1 14 12 12
435 ite 1 12 434 157 $techmap\chain.$verific$i39$agg_sram_tb/modular/agg_lake_top.sv:25$7261 ; agg_sram_tb/modular/agg_lake_top.sv:25
436 slice 1 27 12 12
437 ite 1 388 436 435 $techmap\chain.$verific$i55$agg_sram_tb/modular/agg_lake_top.sv:25$7277 ; agg_sram_tb/modular/agg_lake_top.sv:25
438 slice 1 14 13 13
439 ite 1 12 438 157 $techmap\chain.$verific$i38$agg_sram_tb/modular/agg_lake_top.sv:25$7260 ; agg_sram_tb/modular/agg_lake_top.sv:25
440 slice 1 27 13 13
441 ite 1 388 440 439 $techmap\chain.$verific$i54$agg_sram_tb/modular/agg_lake_top.sv:25$7276 ; agg_sram_tb/modular/agg_lake_top.sv:25
442 slice 1 14 14 14
443 ite 1 12 442 157 $techmap\chain.$verific$i37$agg_sram_tb/modular/agg_lake_top.sv:25$7259 ; agg_sram_tb/modular/agg_lake_top.sv:25
444 slice 1 27 14 14
445 ite 1 388 444 443 $techmap\chain.$verific$i53$agg_sram_tb/modular/agg_lake_top.sv:25$7275 ; agg_sram_tb/modular/agg_lake_top.sv:25
446 slice 1 14 15 15
447 ite 1 12 446 157 $techmap\chain.$verific$i36$agg_sram_tb/modular/agg_lake_top.sv:25$7258 ; agg_sram_tb/modular/agg_lake_top.sv:25
448 slice 1 27 15 15
449 ite 1 388 448 447 $techmap\chain.$verific$i52$agg_sram_tb/modular/agg_lake_top.sv:25$7274 ; agg_sram_tb/modular/agg_lake_top.sv:25
450 concat 4 393 389
451 concat 34 397 450
452 concat 44 401 451
453 concat 365 405 452
454 concat 148 409 453
455 concat 368 413 454
456 concat 17 417 455
457 concat 9 421 456
458 concat 372 425 457
459 concat 374 429 458
460 concat 376 433 459
461 concat 378 437 460
462 concat 230 441 461
463 concat 381 445 462
464 concat 6 449 463
465 output 464 data_out[1] ; agg_sram_tb/modular/agg_lake_top.sv:89
466 output 252 empty ; agg_sram_tb/modular/agg_lake_top.sv:90
467 output 239 full ; agg_sram_tb/modular/agg_lake_top.sv:91
468 slice 1 283 0 0
469 ite 1 468 157 191 $techmap\sram_ctrl.$verific$i126$agg_sram_tb/modular/agg_lake_top.sv:1759$6273 ; agg_sram_tb/modular/agg_lake_top.sv:1759
470 output 469 sram_ready_out ; agg_sram_tb/modular/agg_lake_top.sv:92
471 input 44
472 const 44 1000
473 and 44 471 472
474 not 1 264
475 or 1 474 265 $techmap\fifo_ctrl.back_rf.$verific$i76$agg_sram_tb/modular/agg_lake_top.sv:1108$7026 ; agg_sram_tb/modular/agg_lake_top.sv:1108
476 and 1 255 475 $techmap\fifo_ctrl.back_rf.$verific$i77$agg_sram_tb/modular/agg_lake_top.sv:1108$7027 ; agg_sram_tb/modular/agg_lake_top.sv:1108
477 ite 1 196 201 476 $techmap\fifo_ctrl.$verific$i161$agg_sram_tb/modular/agg_lake_top.sv:1494$6506 ; agg_sram_tb/modular/agg_lake_top.sv:1494
478 uext 34 283 1
479 srl 34 216 478 $techmap\sram_ctrl.$verific$Mux_127$agg_sram_tb/modular/agg_lake_top.sv:1759$6275 ; agg_sram_tb/modular/agg_lake_top.sv:1759
480 slice 1 479 0 0
481 concat 4 477 3
482 concat 34 480 481
483 concat 44 157 482
484 or 44 473 483
485 uext 44 38 2
486 srl 44 484 485 $verific$Mux_74$agg_sram_tb/modular/agg_lake_top.sv:244$76 ; agg_sram_tb/modular/agg_lake_top.sv:244
487 slice 1 486 0 0
488 concat 4 2 487
489 output 488 valid_out ; agg_sram_tb/modular/agg_lake_top.sv:93
490 not 1 265
491 and 1 258 490 $techmap\fifo_ctrl.back_rf.$verific$i68$agg_sram_tb/modular/agg_lake_top.sv:1100$7019 ; agg_sram_tb/modular/agg_lake_top.sv:1100
492 eq 1 262 216 $techmap\fifo_ctrl.back_rf.$verific$equal_3$agg_sram_tb/modular/agg_lake_top.sv:1006$6970 ; agg_sram_tb/modular/agg_lake_top.sv:1006
493 not 1 492
494 or 1 493 255 $techmap\fifo_ctrl.back_rf.$verific$i70$agg_sram_tb/modular/agg_lake_top.sv:1100$7021 ; agg_sram_tb/modular/agg_lake_top.sv:1100
495 or 1 494 157 $techmap\fifo_ctrl.back_rf.$verific$i71$agg_sram_tb/modular/agg_lake_top.sv:1100$7022 ; agg_sram_tb/modular/agg_lake_top.sv:1100
496 and 1 491 495 $techmap\fifo_ctrl.back_rf.$verific$i72$agg_sram_tb/modular/agg_lake_top.sv:1100$7023 ; agg_sram_tb/modular/agg_lake_top.sv:1100
497 uext 1 496 0 fifo_ctrl.back_rf.write ; agg_sram_tb/modular/agg_lake_top.sv:1005
498 state 4 $techmap\fifo_ctrl.back_rf.$auto$async2sync.cc:104:execute$7319
499 init 4 498 143
500 ite 4 165 143 498 $techmap\fifo_ctrl.back_rf.$auto$async2sync.cc:109:execute$7321
501 uext 4 500 0 fifo_ctrl.back_rf.wr_ptr ; agg_sram_tb/modular/agg_lake_top.sv:1004
502 uext 1 476 0 fifo_ctrl.back_rf.valid ; agg_sram_tb/modular/agg_lake_top.sv:996
503 uext 1 43 0 fifo_ctrl.back_rf.rst_n ; agg_sram_tb/modular/agg_lake_top.sv:991
504 slice 6 166 63 48
505 uext 6 504 0 fifo_ctrl.back_rf.reg_array[3][0] ; agg_sram_tb/modular/agg_lake_top.sv:1003
506 slice 6 166 47 32
507 uext 6 506 0 fifo_ctrl.back_rf.reg_array[2][0] ; agg_sram_tb/modular/agg_lake_top.sv:1003
508 slice 6 166 31 16
509 uext 6 508 0 fifo_ctrl.back_rf.reg_array[1][0] ; agg_sram_tb/modular/agg_lake_top.sv:1003
510 slice 6 166 15 0
511 uext 6 510 0 fifo_ctrl.back_rf.reg_array[0][0] ; agg_sram_tb/modular/agg_lake_top.sv:1003
512 and 1 255 490 $techmap\fifo_ctrl.back_rf.$verific$i7$agg_sram_tb/modular/agg_lake_top.sv:1008$6973 ; agg_sram_tb/modular/agg_lake_top.sv:1008
513 and 1 512 474 $techmap\fifo_ctrl.back_rf.$verific$i9$agg_sram_tb/modular/agg_lake_top.sv:1008$6975 ; agg_sram_tb/modular/agg_lake_top.sv:1008
514 uext 1 513 0 fifo_ctrl.back_rf.read ; agg_sram_tb/modular/agg_lake_top.sv:1002
515 uext 4 169 0 fifo_ctrl.back_rf.rd_ptr ; agg_sram_tb/modular/agg_lake_top.sv:1001
516 uext 1 258 0 fifo_ctrl.back_rf.push ; agg_sram_tb/modular/agg_lake_top.sv:990
517 uext 1 255 0 fifo_ctrl.back_rf.pop ; agg_sram_tb/modular/agg_lake_top.sv:989
518 uext 1 265 0 fifo_ctrl.back_rf.passthru ; agg_sram_tb/modular/agg_lake_top.sv:1000
519 uext 1 157 0 fifo_ctrl.back_rf.parallel_read ; agg_sram_tb/modular/agg_lake_top.sv:988
520 uext 6 504 0 fifo_ctrl.back_rf.parallel_out[3][0] ; agg_sram_tb/modular/agg_lake_top.sv:995
521 uext 6 506 0 fifo_ctrl.back_rf.parallel_out[2][0] ; agg_sram_tb/modular/agg_lake_top.sv:995
522 uext 6 508 0 fifo_ctrl.back_rf.parallel_out[1][0] ; agg_sram_tb/modular/agg_lake_top.sv:995
523 uext 6 510 0 fifo_ctrl.back_rf.parallel_out[0][0] ; agg_sram_tb/modular/agg_lake_top.sv:995
524 redor 1 207 $techmap\fifo_ctrl.$verific$reduce_or_14$agg_sram_tb/modular/agg_lake_top.sv:1345$6392 ; agg_sram_tb/modular/agg_lake_top.sv:1345
525 and 1 196 524 $techmap\fifo_ctrl.$verific$i16$agg_sram_tb/modular/agg_lake_top.sv:1345$6393 ; agg_sram_tb/modular/agg_lake_top.sv:1345
526 uext 1 525 0 fifo_ctrl.back_rf.parallel_load ; agg_sram_tb/modular/agg_lake_top.sv:987
527 slice 6 140 63 48
528 eq 1 207 216 $techmap\fifo_ctrl.$verific$equal_145$agg_sram_tb/modular/agg_lake_top.sv:1477$6499 ; agg_sram_tb/modular/agg_lake_top.sv:1477
529 ite 6 528 527 153 $techmap\fifo_ctrl.$verific$mux_152$agg_sram_tb/modular/agg_lake_top.sv:1483$6503 ; agg_sram_tb/modular/agg_lake_top.sv:1483
530 uext 6 529 0 fifo_ctrl.back_rf.parallel_in[3][0] ; agg_sram_tb/modular/agg_lake_top.sv:986
531 slice 6 140 47 32
532 ite 6 528 531 527 $techmap\fifo_ctrl.$verific$mux_150$agg_sram_tb/modular/agg_lake_top.sv:1482$6502 ; agg_sram_tb/modular/agg_lake_top.sv:1482
533 uext 6 532 0 fifo_ctrl.back_rf.parallel_in[2][0] ; agg_sram_tb/modular/agg_lake_top.sv:986
534 slice 6 140 31 16
535 ite 6 528 534 531 $techmap\fifo_ctrl.$verific$mux_148$agg_sram_tb/modular/agg_lake_top.sv:1480$6501 ; agg_sram_tb/modular/agg_lake_top.sv:1480
536 uext 6 535 0 fifo_ctrl.back_rf.parallel_in[1][0] ; agg_sram_tb/modular/agg_lake_top.sv:986
537 ite 6 528 267 534 $techmap\fifo_ctrl.$verific$mux_146$agg_sram_tb/modular/agg_lake_top.sv:1478$6500 ; agg_sram_tb/modular/agg_lake_top.sv:1478
538 uext 6 537 0 fifo_ctrl.back_rf.parallel_in[0][0] ; agg_sram_tb/modular/agg_lake_top.sv:986
539 uext 34 207 0 fifo_ctrl.back_rf.num_load ; agg_sram_tb/modular/agg_lake_top.sv:985
540 uext 34 262 0 fifo_ctrl.back_rf.num_items ; agg_sram_tb/modular/agg_lake_top.sv:999
541 uext 1 492 0 fifo_ctrl.back_rf.full ; agg_sram_tb/modular/agg_lake_top.sv:994
542 uext 1 33 0 fifo_ctrl.back_rf.flush ; agg_sram_tb/modular/agg_lake_top.sv:984
543 uext 1 264 0 fifo_ctrl.back_rf.empty ; agg_sram_tb/modular/agg_lake_top.sv:993
544 uext 6 266 0 fifo_ctrl.back_rf.data_out[0] ; agg_sram_tb/modular/agg_lake_top.sv:992
545 uext 6 250 0 fifo_ctrl.back_rf.data_in[0] ; agg_sram_tb/modular/agg_lake_top.sv:983
546 uext 1 16 0 fifo_ctrl.back_rf.clk_en ; agg_sram_tb/modular/agg_lake_top.sv:982
547 and 1 15 135 $verific$i14$agg_sram_tb/modular/agg_lake_top.sv:192$21 ; agg_sram_tb/modular/agg_lake_top.sv:192
548 uext 1 547 0 fifo_ctrl.back_rf.clk ; agg_sram_tb/modular/agg_lake_top.sv:981
549 not 1 249
550 and 1 242 549 $techmap\fifo_ctrl.front_rf.$verific$i69$agg_sram_tb/modular/agg_lake_top.sv:965$6909 ; agg_sram_tb/modular/agg_lake_top.sv:965
551 eq 1 246 216 $techmap\fifo_ctrl.front_rf.$verific$equal_4$agg_sram_tb/modular/agg_lake_top.sv:871$6860 ; agg_sram_tb/modular/agg_lake_top.sv:871
552 not 1 551
553 or 1 552 229 $techmap\fifo_ctrl.front_rf.$verific$i71$agg_sram_tb/modular/agg_lake_top.sv:965$6911 ; agg_sram_tb/modular/agg_lake_top.sv:965
554 eq 1 223 216 $techmap\fifo_ctrl.$verific$equal_19$agg_sram_tb/modular/agg_lake_top.sv:1349$6397 ; agg_sram_tb/modular/agg_lake_top.sv:1349
555 and 1 554 227 $techmap\fifo_ctrl.$verific$i21$agg_sram_tb/modular/agg_lake_top.sv:1349$6398 ; agg_sram_tb/modular/agg_lake_top.sv:1349
556 not 1 229
557 and 1 555 556 $techmap\fifo_ctrl.$verific$i23$agg_sram_tb/modular/agg_lake_top.sv:1350$6400 ; agg_sram_tb/modular/agg_lake_top.sv:1350
558 or 1 553 557 $techmap\fifo_ctrl.front_rf.$verific$i72$agg_sram_tb/modular/agg_lake_top.sv:965$6912 ; agg_sram_tb/modular/agg_lake_top.sv:965
559 and 1 550 558 $techmap\fifo_ctrl.front_rf.$verific$i73$agg_sram_tb/modular/agg_lake_top.sv:965$6913 ; agg_sram_tb/modular/agg_lake_top.sv:965
560 uext 1 559 0 fifo_ctrl.front_rf.write ; agg_sram_tb/modular/agg_lake_top.sv:869
561 state 4 $techmap\fifo_ctrl.front_rf.$auto$async2sync.cc:104:execute$7303
562 init 4 561 143
563 ite 4 176 143 561 $techmap\fifo_ctrl.front_rf.$auto$async2sync.cc:109:execute$7305
564 uext 4 563 0 fifo_ctrl.front_rf.wr_ptr ; agg_sram_tb/modular/agg_lake_top.sv:868
565 uext 1 258 0 fifo_ctrl.front_rf.valid ; agg_sram_tb/modular/agg_lake_top.sv:860
566 uext 1 43 0 fifo_ctrl.front_rf.rst_n ; agg_sram_tb/modular/agg_lake_top.sv:854
567 slice 6 177 63 48
568 uext 6 567 0 fifo_ctrl.front_rf.reg_array[3][0] ; agg_sram_tb/modular/agg_lake_top.sv:867
569 slice 6 177 47 32
570 uext 6 569 0 fifo_ctrl.front_rf.reg_array[2][0] ; agg_sram_tb/modular/agg_lake_top.sv:867
571 slice 6 177 31 16
572 uext 6 571 0 fifo_ctrl.front_rf.reg_array[1][0] ; agg_sram_tb/modular/agg_lake_top.sv:867
573 slice 6 177 15 0
574 uext 6 573 0 fifo_ctrl.front_rf.reg_array[0][0] ; agg_sram_tb/modular/agg_lake_top.sv:867
575 and 1 229 549 $techmap\fifo_ctrl.front_rf.$verific$i8$agg_sram_tb/modular/agg_lake_top.sv:873$6863 ; agg_sram_tb/modular/agg_lake_top.sv:873
576 and 1 575 256 $techmap\fifo_ctrl.front_rf.$verific$i10$agg_sram_tb/modular/agg_lake_top.sv:873$6865 ; agg_sram_tb/modular/agg_lake_top.sv:873
577 uext 1 576 0 fifo_ctrl.front_rf.read ; agg_sram_tb/modular/agg_lake_top.sv:866
578 uext 4 180 0 fifo_ctrl.front_rf.rd_ptr_out ; agg_sram_tb/modular/agg_lake_top.sv:859
579 uext 4 180 0 fifo_ctrl.front_rf.rd_ptr ; agg_sram_tb/modular/agg_lake_top.sv:865
580 uext 1 242 0 fifo_ctrl.front_rf.push ; agg_sram_tb/modular/agg_lake_top.sv:853
581 uext 1 229 0 fifo_ctrl.front_rf.pop ; agg_sram_tb/modular/agg_lake_top.sv:852
582 uext 1 249 0 fifo_ctrl.front_rf.passthru ; agg_sram_tb/modular/agg_lake_top.sv:864
583 uext 1 557 0 fifo_ctrl.front_rf.parallel_read ; agg_sram_tb/modular/agg_lake_top.sv:851
584 uext 6 567 0 fifo_ctrl.front_rf.parallel_out[3][0] ; agg_sram_tb/modular/agg_lake_top.sv:858
585 uext 6 569 0 fifo_ctrl.front_rf.parallel_out[2][0] ; agg_sram_tb/modular/agg_lake_top.sv:858
586 uext 6 571 0 fifo_ctrl.front_rf.parallel_out[1][0] ; agg_sram_tb/modular/agg_lake_top.sv:858
587 uext 6 573 0 fifo_ctrl.front_rf.parallel_out[0][0] ; agg_sram_tb/modular/agg_lake_top.sv:858
588 uext 1 157 0 fifo_ctrl.front_rf.parallel_load ; agg_sram_tb/modular/agg_lake_top.sv:850
589 uext 6 153 0 fifo_ctrl.front_rf.parallel_in[3][0] ; agg_sram_tb/modular/agg_lake_top.sv:849
590 uext 6 153 0 fifo_ctrl.front_rf.parallel_in[2][0] ; agg_sram_tb/modular/agg_lake_top.sv:849
591 uext 6 153 0 fifo_ctrl.front_rf.parallel_in[1][0] ; agg_sram_tb/modular/agg_lake_top.sv:849
592 uext 6 153 0 fifo_ctrl.front_rf.parallel_in[0][0] ; agg_sram_tb/modular/agg_lake_top.sv:849
593 uext 34 200 0 fifo_ctrl.front_rf.num_load ; agg_sram_tb/modular/agg_lake_top.sv:848
594 uext 34 246 0 fifo_ctrl.front_rf.num_items ; agg_sram_tb/modular/agg_lake_top.sv:863
595 uext 1 551 0 fifo_ctrl.front_rf.full ; agg_sram_tb/modular/agg_lake_top.sv:857
596 uext 1 33 0 fifo_ctrl.front_rf.flush ; agg_sram_tb/modular/agg_lake_top.sv:847
597 uext 1 248 0 fifo_ctrl.front_rf.empty ; agg_sram_tb/modular/agg_lake_top.sv:856
598 uext 6 250 0 fifo_ctrl.front_rf.data_out[0] ; agg_sram_tb/modular/agg_lake_top.sv:855
599 uext 6 24 0 fifo_ctrl.front_rf.data_in[0] ; agg_sram_tb/modular/agg_lake_top.sv:846
600 uext 1 16 0 fifo_ctrl.front_rf.clk_en ; agg_sram_tb/modular/agg_lake_top.sv:845
601 uext 1 547 0 fifo_ctrl.front_rf.clk ; agg_sram_tb/modular/agg_lake_top.sv:844
602 input 44
603 and 44 602 472
604 uext 34 191 2
605 eq 1 215 604 $techmap\fifo_ctrl.$verific$equal_27$agg_sram_tb/modular/agg_lake_top.sv:1353$6405 ; agg_sram_tb/modular/agg_lake_top.sv:1353
606 redor 1 215
607 not 1 606
608 and 1 607 209 $techmap\fifo_ctrl.$verific$i34$agg_sram_tb/modular/agg_lake_top.sv:1354$6411 ; agg_sram_tb/modular/agg_lake_top.sv:1354
609 or 1 201 608 $techmap\fifo_ctrl.$verific$i35$agg_sram_tb/modular/agg_lake_top.sv:1354$6412 ; agg_sram_tb/modular/agg_lake_top.sv:1354
610 and 1 605 609 $techmap\fifo_ctrl.$verific$i36$agg_sram_tb/modular/agg_lake_top.sv:1354$6413 ; agg_sram_tb/modular/agg_lake_top.sv:1354
611 uext 6 191 15
612 ult 1 611 188 $techmap\fifo_ctrl.$verific$LessThan_36$agg_sram_tb/modular/agg_lake_top.sv:1354$6414 ; agg_sram_tb/modular/agg_lake_top.sv:1354
613 and 1 193 199 $techmap\fifo_ctrl.$verific$i40$agg_sram_tb/modular/agg_lake_top.sv:1355$6417 ; agg_sram_tb/modular/agg_lake_top.sv:1355
614 or 1 612 613 $techmap\fifo_ctrl.$verific$i41$agg_sram_tb/modular/agg_lake_top.sv:1355$6418 ; agg_sram_tb/modular/agg_lake_top.sv:1355
615 and 1 610 614 $techmap\fifo_ctrl.$verific$i42$agg_sram_tb/modular/agg_lake_top.sv:1355$6419 ; agg_sram_tb/modular/agg_lake_top.sv:1355
616 not 1 615
617 state 1 $techmap\fifo_ctrl.$auto$async2sync.cc:104:execute$7367
618 init 1 617 157
619 ite 1 187 157 617 $techmap\fifo_ctrl.$auto$async2sync.cc:109:execute$7369
620 or 1 619 557 $techmap\fifo_ctrl.$verific$i26$agg_sram_tb/modular/agg_lake_top.sv:1350$6403 ; agg_sram_tb/modular/agg_lake_top.sv:1350
621 and 1 616 620 $techmap\fifo_ctrl.$verific$i27$agg_sram_tb/modular/agg_lake_top.sv:1350$6404 ; agg_sram_tb/modular/agg_lake_top.sv:1350
622 const 4 10
623 srl 4 622 283 $techmap\sram_ctrl.$verific$Mux_128$agg_sram_tb/modular/agg_lake_top.sv:1759$6276 ; agg_sram_tb/modular/agg_lake_top.sv:1759
624 slice 1 623 0 0
625 concat 4 621 137
626 concat 34 624 625
627 concat 44 157 626
628 or 44 603 627
629 uext 44 38 2
630 srl 44 628 629 $verific$Mux_55$agg_sram_tb/modular/agg_lake_top.sv:227$59 ; agg_sram_tb/modular/agg_lake_top.sv:227
631 slice 1 630 0 0
632 state 4 $techmap\config_seq.$auto$async2sync.cc:104:execute$7327
633 init 4 632 143
634 ite 4 146 143 632 $techmap\config_seq.$auto$async2sync.cc:109:execute$7329
635 const 4 11
636 eq 1 634 635 $techmap\config_seq.$verific$equal_44$agg_sram_tb/modular/agg_lake_top.sv:1276$2310 ; agg_sram_tb/modular/agg_lake_top.sv:1276
637 and 1 23 636 $techmap\config_seq.$verific$i46$agg_sram_tb/modular/agg_lake_top.sv:1276$2311 ; agg_sram_tb/modular/agg_lake_top.sv:1276
638 redor 1 21 $verific$reduce_or_17$agg_sram_tb/modular/agg_lake_top.sv:196$25 ; agg_sram_tb/modular/agg_lake_top.sv:196
639 ite 1 638 637 631 $verific$i21$agg_sram_tb/modular/agg_lake_top.sv:197$27 ; agg_sram_tb/modular/agg_lake_top.sv:197
640 uext 1 639 0 mem_0.mem_0.wen ; agg_sram_tb/modular/agg_lake_top.sv:1173
641 uext 1 33 0 mem_0.mem_0.flush ; agg_sram_tb/modular/agg_lake_top.sv:1172
642 uext 6 527 0 mem_0.mem_0.data_out[3] ; agg_sram_tb/modular/agg_lake_top.sv:1174
643 uext 6 531 0 mem_0.mem_0.data_out[2] ; agg_sram_tb/modular/agg_lake_top.sv:1174
644 uext 6 534 0 mem_0.mem_0.data_out[1] ; agg_sram_tb/modular/agg_lake_top.sv:1174
645 uext 6 267 0 mem_0.mem_0.data_out[0] ; agg_sram_tb/modular/agg_lake_top.sv:1174
646 sort bitvec 256
647 input 646
648 const 646 1111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
649 and 646 647 648
650 uext 138 181 58
651 srl 138 177 650 $techmap\fifo_ctrl.$verific$mux_49$agg_sram_tb/modular/agg_lake_top.sv:1370$6425 ; agg_sram_tb/modular/agg_lake_top.sv:1370
652 slice 6 651 15 0
653 uext 4 191 1
654 add 4 180 653 $techmap\fifo_ctrl.$verific$add_50$agg_sram_tb/modular/agg_lake_top.sv:1371$6426 ; agg_sram_tb/modular/agg_lake_top.sv:1371
655 concat 148 654 142
656 uext 138 655 58
657 srl 138 177 656 $techmap\fifo_ctrl.$verific$mux_51$agg_sram_tb/modular/agg_lake_top.sv:1371$6427 ; agg_sram_tb/modular/agg_lake_top.sv:1371
658 slice 6 657 15 0
659 slice 1 180 1 1
660 add 1 659 191 $techmap\fifo_ctrl.$verific$add_52$agg_sram_tb/modular/agg_lake_top.sv:1372$6428 ; agg_sram_tb/modular/agg_lake_top.sv:1372
661 slice 1 180 0 0
662 concat 365 661 142
663 concat 148 660 662
664 uext 138 663 58
665 srl 138 177 664 $techmap\fifo_ctrl.$verific$mux_53$agg_sram_tb/modular/agg_lake_top.sv:1372$6429 ; agg_sram_tb/modular/agg_lake_top.sv:1372
666 slice 6 665 15 0
667 add 4 180 635 $techmap\fifo_ctrl.$verific$add_54$agg_sram_tb/modular/agg_lake_top.sv:1373$6430 ; agg_sram_tb/modular/agg_lake_top.sv:1373
668 concat 148 667 142
669 uext 138 668 58
670 srl 138 177 669 $techmap\fifo_ctrl.$verific$mux_55$agg_sram_tb/modular/agg_lake_top.sv:1373$6431 ; agg_sram_tb/modular/agg_lake_top.sv:1373
671 slice 6 670 15 0
672 concat 19 658 652
673 concat 269 666 672
674 concat 138 671 673
675 state 138 $techmap\fifo_ctrl.$auto$async2sync.cc:104:execute$7359
676 init 138 675 139
677 ite 138 187 139 675 $techmap\fifo_ctrl.$auto$async2sync.cc:109:execute$7361
678 ite 138 619 677 674 $techmap\fifo_ctrl.$verific$mux_56$agg_sram_tb/modular/agg_lake_top.sv:1374$6432 ; agg_sram_tb/modular/agg_lake_top.sv:1374
679 slice 1 140 0 0
680 state 6 $techmap\sram_ctrl.$auto$async2sync.cc:104:execute$7375
681 init 6 680 153
682 ite 6 273 153 680 $techmap\sram_ctrl.$auto$async2sync.cc:109:execute$7377
683 slice 1 682 0 0
684 slice 4 274 1 0
685 redor 1 684
686 not 1 685
687 ite 1 686 683 679 $techmap\sram_ctrl.$verific$i51$agg_sram_tb/modular/agg_lake_top.sv:1665$6213 ; agg_sram_tb/modular/agg_lake_top.sv:1665
688 slice 1 140 1 1
689 slice 1 682 1 1
690 ite 1 686 689 688 $techmap\sram_ctrl.$verific$i50$agg_sram_tb/modular/agg_lake_top.sv:1665$6212 ; agg_sram_tb/modular/agg_lake_top.sv:1665
691 slice 1 140 2 2
692 slice 1 682 2 2
693 ite 1 686 692 691 $techmap\sram_ctrl.$verific$i49$agg_sram_tb/modular/agg_lake_top.sv:1665$6211 ; agg_sram_tb/modular/agg_lake_top.sv:1665
694 slice 1 140 3 3
695 slice 1 682 3 3
696 ite 1 686 695 694 $techmap\sram_ctrl.$verific$i48$agg_sram_tb/modular/agg_lake_top.sv:1665$6210 ; agg_sram_tb/modular/agg_lake_top.sv:1665
697 slice 1 140 4 4
698 slice 1 682 4 4
699 ite 1 686 698 697 $techmap\sram_ctrl.$verific$i47$agg_sram_tb/modular/agg_lake_top.sv:1665$6209 ; agg_sram_tb/modular/agg_lake_top.sv:1665
700 slice 1 140 5 5
701 slice 1 682 5 5
702 ite 1 686 701 700 $techmap\sram_ctrl.$verific$i46$agg_sram_tb/modular/agg_lake_top.sv:1665$6208 ; agg_sram_tb/modular/agg_lake_top.sv:1665
703 slice 1 140 6 6
704 slice 1 682 6 6
705 ite 1 686 704 703 $techmap\sram_ctrl.$verific$i45$agg_sram_tb/modular/agg_lake_top.sv:1665$6207 ; agg_sram_tb/modular/agg_lake_top.sv:1665
706 slice 1 140 7 7
707 slice 1 682 7 7
708 ite 1 686 707 706 $techmap\sram_ctrl.$verific$i44$agg_sram_tb/modular/agg_lake_top.sv:1665$6206 ; agg_sram_tb/modular/agg_lake_top.sv:1665
709 slice 1 140 8 8
710 slice 1 682 8 8
711 ite 1 686 710 709 $techmap\sram_ctrl.$verific$i43$agg_sram_tb/modular/agg_lake_top.sv:1665$6205 ; agg_sram_tb/modular/agg_lake_top.sv:1665
712 slice 1 140 9 9
713 slice 1 682 9 9
714 ite 1 686 713 712 $techmap\sram_ctrl.$verific$i42$agg_sram_tb/modular/agg_lake_top.sv:1665$6204 ; agg_sram_tb/modular/agg_lake_top.sv:1665
715 slice 1 140 10 10
716 slice 1 682 10 10
717 ite 1 686 716 715 $techmap\sram_ctrl.$verific$i41$agg_sram_tb/modular/agg_lake_top.sv:1665$6203 ; agg_sram_tb/modular/agg_lake_top.sv:1665
718 slice 1 140 11 11
719 slice 1 682 11 11
720 ite 1 686 719 718 $techmap\sram_ctrl.$verific$i40$agg_sram_tb/modular/agg_lake_top.sv:1665$6202 ; agg_sram_tb/modular/agg_lake_top.sv:1665
721 slice 1 140 12 12
722 slice 1 682 12 12
723 ite 1 686 722 721 $techmap\sram_ctrl.$verific$i39$agg_sram_tb/modular/agg_lake_top.sv:1665$6201 ; agg_sram_tb/modular/agg_lake_top.sv:1665
724 slice 1 140 13 13
725 slice 1 682 13 13
726 ite 1 686 725 724 $techmap\sram_ctrl.$verific$i38$agg_sram_tb/modular/agg_lake_top.sv:1665$6200 ; agg_sram_tb/modular/agg_lake_top.sv:1665
727 slice 1 140 14 14
728 slice 1 682 14 14
729 ite 1 686 728 727 $techmap\sram_ctrl.$verific$i37$agg_sram_tb/modular/agg_lake_top.sv:1665$6199 ; agg_sram_tb/modular/agg_lake_top.sv:1665
730 slice 1 140 15 15
731 slice 1 682 15 15
732 ite 1 686 731 730 $techmap\sram_ctrl.$verific$i36$agg_sram_tb/modular/agg_lake_top.sv:1665$6198 ; agg_sram_tb/modular/agg_lake_top.sv:1665
733 slice 1 140 16 16
734 uext 4 191 1
735 eq 1 684 734 $techmap\sram_ctrl.$verific$equal_51$agg_sram_tb/modular/agg_lake_top.sv:1668$6214 ; agg_sram_tb/modular/agg_lake_top.sv:1668
736 ite 1 735 683 733 $techmap\sram_ctrl.$verific$i68$agg_sram_tb/modular/agg_lake_top.sv:1671$6230 ; agg_sram_tb/modular/agg_lake_top.sv:1671
737 slice 1 140 17 17
738 ite 1 735 689 737 $techmap\sram_ctrl.$verific$i67$agg_sram_tb/modular/agg_lake_top.sv:1671$6229 ; agg_sram_tb/modular/agg_lake_top.sv:1671
739 slice 1 140 18 18
740 ite 1 735 692 739 $techmap\sram_ctrl.$verific$i66$agg_sram_tb/modular/agg_lake_top.sv:1671$6228 ; agg_sram_tb/modular/agg_lake_top.sv:1671
741 slice 1 140 19 19
742 ite 1 735 695 741 $techmap\sram_ctrl.$verific$i65$agg_sram_tb/modular/agg_lake_top.sv:1671$6227 ; agg_sram_tb/modular/agg_lake_top.sv:1671
743 slice 1 140 20 20
744 ite 1 735 698 743 $techmap\sram_ctrl.$verific$i64$agg_sram_tb/modular/agg_lake_top.sv:1671$6226 ; agg_sram_tb/modular/agg_lake_top.sv:1671
745 slice 1 140 21 21
746 ite 1 735 701 745 $techmap\sram_ctrl.$verific$i63$agg_sram_tb/modular/agg_lake_top.sv:1671$6225 ; agg_sram_tb/modular/agg_lake_top.sv:1671
747 slice 1 140 22 22
748 ite 1 735 704 747 $techmap\sram_ctrl.$verific$i62$agg_sram_tb/modular/agg_lake_top.sv:1671$6224 ; agg_sram_tb/modular/agg_lake_top.sv:1671
749 slice 1 140 23 23
750 ite 1 735 707 749 $techmap\sram_ctrl.$verific$i61$agg_sram_tb/modular/agg_lake_top.sv:1671$6223 ; agg_sram_tb/modular/agg_lake_top.sv:1671
751 slice 1 140 24 24
752 ite 1 735 710 751 $techmap\sram_ctrl.$verific$i60$agg_sram_tb/modular/agg_lake_top.sv:1671$6222 ; agg_sram_tb/modular/agg_lake_top.sv:1671
753 slice 1 140 25 25
754 ite 1 735 713 753 $techmap\sram_ctrl.$verific$i59$agg_sram_tb/modular/agg_lake_top.sv:1671$6221 ; agg_sram_tb/modular/agg_lake_top.sv:1671
755 slice 1 140 26 26
756 ite 1 735 716 755 $techmap\sram_ctrl.$verific$i58$agg_sram_tb/modular/agg_lake_top.sv:1671$6220 ; agg_sram_tb/modular/agg_lake_top.sv:1671
757 slice 1 140 27 27
758 ite 1 735 719 757 $techmap\sram_ctrl.$verific$i57$agg_sram_tb/modular/agg_lake_top.sv:1671$6219 ; agg_sram_tb/modular/agg_lake_top.sv:1671
759 slice 1 140 28 28
760 ite 1 735 722 759 $techmap\sram_ctrl.$verific$i56$agg_sram_tb/modular/agg_lake_top.sv:1671$6218 ; agg_sram_tb/modular/agg_lake_top.sv:1671
761 slice 1 140 29 29
762 ite 1 735 725 761 $techmap\sram_ctrl.$verific$i55$agg_sram_tb/modular/agg_lake_top.sv:1671$6217 ; agg_sram_tb/modular/agg_lake_top.sv:1671
763 slice 1 140 30 30
764 ite 1 735 728 763 $techmap\sram_ctrl.$verific$i54$agg_sram_tb/modular/agg_lake_top.sv:1671$6216 ; agg_sram_tb/modular/agg_lake_top.sv:1671
765 slice 1 140 31 31
766 ite 1 735 731 765 $techmap\sram_ctrl.$verific$i53$agg_sram_tb/modular/agg_lake_top.sv:1671$6215 ; agg_sram_tb/modular/agg_lake_top.sv:1671
767 slice 1 140 32 32
768 eq 1 684 622 $techmap\sram_ctrl.$verific$equal_68$agg_sram_tb/modular/agg_lake_top.sv:1674$6231 ; agg_sram_tb/modular/agg_lake_top.sv:1674
769 ite 1 768 683 767 $techmap\sram_ctrl.$verific$i85$agg_sram_tb/modular/agg_lake_top.sv:1677$6247 ; agg_sram_tb/modular/agg_lake_top.sv:1677
770 slice 1 140 33 33
771 ite 1 768 689 770 $techmap\sram_ctrl.$verific$i84$agg_sram_tb/modular/agg_lake_top.sv:1677$6246 ; agg_sram_tb/modular/agg_lake_top.sv:1677
772 slice 1 140 34 34
773 ite 1 768 692 772 $techmap\sram_ctrl.$verific$i83$agg_sram_tb/modular/agg_lake_top.sv:1677$6245 ; agg_sram_tb/modular/agg_lake_top.sv:1677
774 slice 1 140 35 35
775 ite 1 768 695 774 $techmap\sram_ctrl.$verific$i82$agg_sram_tb/modular/agg_lake_top.sv:1677$6244 ; agg_sram_tb/modular/agg_lake_top.sv:1677
776 slice 1 140 36 36
777 ite 1 768 698 776 $techmap\sram_ctrl.$verific$i81$agg_sram_tb/modular/agg_lake_top.sv:1677$6243 ; agg_sram_tb/modular/agg_lake_top.sv:1677
778 slice 1 140 37 37
779 ite 1 768 701 778 $techmap\sram_ctrl.$verific$i80$agg_sram_tb/modular/agg_lake_top.sv:1677$6242 ; agg_sram_tb/modular/agg_lake_top.sv:1677
780 slice 1 140 38 38
781 ite 1 768 704 780 $techmap\sram_ctrl.$verific$i79$agg_sram_tb/modular/agg_lake_top.sv:1677$6241 ; agg_sram_tb/modular/agg_lake_top.sv:1677
782 slice 1 140 39 39
783 ite 1 768 707 782 $techmap\sram_ctrl.$verific$i78$agg_sram_tb/modular/agg_lake_top.sv:1677$6240 ; agg_sram_tb/modular/agg_lake_top.sv:1677
784 slice 1 140 40 40
785 ite 1 768 710 784 $techmap\sram_ctrl.$verific$i77$agg_sram_tb/modular/agg_lake_top.sv:1677$6239 ; agg_sram_tb/modular/agg_lake_top.sv:1677
786 slice 1 140 41 41
787 ite 1 768 713 786 $techmap\sram_ctrl.$verific$i76$agg_sram_tb/modular/agg_lake_top.sv:1677$6238 ; agg_sram_tb/modular/agg_lake_top.sv:1677
788 slice 1 140 42 42
789 ite 1 768 716 788 $techmap\sram_ctrl.$verific$i75$agg_sram_tb/modular/agg_lake_top.sv:1677$6237 ; agg_sram_tb/modular/agg_lake_top.sv:1677
790 slice 1 140 43 43
791 ite 1 768 719 790 $techmap\sram_ctrl.$verific$i74$agg_sram_tb/modular/agg_lake_top.sv:1677$6236 ; agg_sram_tb/modular/agg_lake_top.sv:1677
792 slice 1 140 44 44
793 ite 1 768 722 792 $techmap\sram_ctrl.$verific$i73$agg_sram_tb/modular/agg_lake_top.sv:1677$6235 ; agg_sram_tb/modular/agg_lake_top.sv:1677
794 slice 1 140 45 45
795 ite 1 768 725 794 $techmap\sram_ctrl.$verific$i72$agg_sram_tb/modular/agg_lake_top.sv:1677$6234 ; agg_sram_tb/modular/agg_lake_top.sv:1677
796 slice 1 140 46 46
797 ite 1 768 728 796 $techmap\sram_ctrl.$verific$i71$agg_sram_tb/modular/agg_lake_top.sv:1677$6233 ; agg_sram_tb/modular/agg_lake_top.sv:1677
798 slice 1 140 47 47
799 ite 1 768 731 798 $techmap\sram_ctrl.$verific$i70$agg_sram_tb/modular/agg_lake_top.sv:1677$6232 ; agg_sram_tb/modular/agg_lake_top.sv:1677
800 slice 1 140 48 48
801 eq 1 684 635 $techmap\sram_ctrl.$verific$equal_85$agg_sram_tb/modular/agg_lake_top.sv:1680$6248 ; agg_sram_tb/modular/agg_lake_top.sv:1680
802 ite 1 801 683 800 $techmap\sram_ctrl.$verific$i102$agg_sram_tb/modular/agg_lake_top.sv:1683$6264 ; agg_sram_tb/modular/agg_lake_top.sv:1683
803 slice 1 140 49 49
804 ite 1 801 689 803 $techmap\sram_ctrl.$verific$i101$agg_sram_tb/modular/agg_lake_top.sv:1683$6263 ; agg_sram_tb/modular/agg_lake_top.sv:1683
805 slice 1 140 50 50
806 ite 1 801 692 805 $techmap\sram_ctrl.$verific$i100$agg_sram_tb/modular/agg_lake_top.sv:1683$6262 ; agg_sram_tb/modular/agg_lake_top.sv:1683
807 slice 1 140 51 51
808 ite 1 801 695 807 $techmap\sram_ctrl.$verific$i99$agg_sram_tb/modular/agg_lake_top.sv:1683$6261 ; agg_sram_tb/modular/agg_lake_top.sv:1683
809 slice 1 140 52 52
810 ite 1 801 698 809 $techmap\sram_ctrl.$verific$i98$agg_sram_tb/modular/agg_lake_top.sv:1683$6260 ; agg_sram_tb/modular/agg_lake_top.sv:1683
811 slice 1 140 53 53
812 ite 1 801 701 811 $techmap\sram_ctrl.$verific$i97$agg_sram_tb/modular/agg_lake_top.sv:1683$6259 ; agg_sram_tb/modular/agg_lake_top.sv:1683
813 slice 1 140 54 54
814 ite 1 801 704 813 $techmap\sram_ctrl.$verific$i96$agg_sram_tb/modular/agg_lake_top.sv:1683$6258 ; agg_sram_tb/modular/agg_lake_top.sv:1683
815 slice 1 140 55 55
816 ite 1 801 707 815 $techmap\sram_ctrl.$verific$i95$agg_sram_tb/modular/agg_lake_top.sv:1683$6257 ; agg_sram_tb/modular/agg_lake_top.sv:1683
817 slice 1 140 56 56
818 ite 1 801 710 817 $techmap\sram_ctrl.$verific$i94$agg_sram_tb/modular/agg_lake_top.sv:1683$6256 ; agg_sram_tb/modular/agg_lake_top.sv:1683
819 slice 1 140 57 57
820 ite 1 801 713 819 $techmap\sram_ctrl.$verific$i93$agg_sram_tb/modular/agg_lake_top.sv:1683$6255 ; agg_sram_tb/modular/agg_lake_top.sv:1683
821 slice 1 140 58 58
822 ite 1 801 716 821 $techmap\sram_ctrl.$verific$i92$agg_sram_tb/modular/agg_lake_top.sv:1683$6254 ; agg_sram_tb/modular/agg_lake_top.sv:1683
823 slice 1 140 59 59
824 ite 1 801 719 823 $techmap\sram_ctrl.$verific$i91$agg_sram_tb/modular/agg_lake_top.sv:1683$6253 ; agg_sram_tb/modular/agg_lake_top.sv:1683
825 slice 1 140 60 60
826 ite 1 801 722 825 $techmap\sram_ctrl.$verific$i90$agg_sram_tb/modular/agg_lake_top.sv:1683$6252 ; agg_sram_tb/modular/agg_lake_top.sv:1683
827 slice 1 140 61 61
828 ite 1 801 725 827 $techmap\sram_ctrl.$verific$i89$agg_sram_tb/modular/agg_lake_top.sv:1683$6251 ; agg_sram_tb/modular/agg_lake_top.sv:1683
829 slice 1 140 62 62
830 ite 1 801 728 829 $techmap\sram_ctrl.$verific$i88$agg_sram_tb/modular/agg_lake_top.sv:1683$6250 ; agg_sram_tb/modular/agg_lake_top.sv:1683
831 slice 1 140 63 63
832 ite 1 801 731 831 $techmap\sram_ctrl.$verific$i87$agg_sram_tb/modular/agg_lake_top.sv:1683$6249 ; agg_sram_tb/modular/agg_lake_top.sv:1683
833 concat 19 29 28
834 concat 269 30 833
835 concat 138 31 834
836 sort bitvec 128
837 concat 836 678 835
838 sort bitvec 129
839 concat 838 687 837
840 sort bitvec 130
841 concat 840 690 839
842 sort bitvec 131
843 concat 842 693 841
844 sort bitvec 132
845 concat 844 696 843
846 sort bitvec 133
847 concat 846 699 845
848 sort bitvec 134
849 concat 848 702 847
850 sort bitvec 135
851 concat 850 705 849
852 sort bitvec 136
853 concat 852 708 851
854 sort bitvec 137
855 concat 854 711 853
856 sort bitvec 138
857 concat 856 714 855
858 sort bitvec 139
859 concat 858 717 857
860 sort bitvec 140
861 concat 860 720 859
862 sort bitvec 141
863 concat 862 723 861
864 sort bitvec 142
865 concat 864 726 863
866 sort bitvec 143
867 concat 866 729 865
868 sort bitvec 144
869 concat 868 732 867
870 sort bitvec 145
871 concat 870 736 869
872 sort bitvec 146
873 concat 872 738 871
874 sort bitvec 147
875 concat 874 740 873
876 sort bitvec 148
877 concat 876 742 875
878 sort bitvec 149
879 concat 878 744 877
880 sort bitvec 150
881 concat 880 746 879
882 sort bitvec 151
883 concat 882 748 881
884 sort bitvec 152
885 concat 884 750 883
886 sort bitvec 153
887 concat 886 752 885
888 sort bitvec 154
889 concat 888 754 887
890 sort bitvec 155
891 concat 890 756 889
892 sort bitvec 156
893 concat 892 758 891
894 sort bitvec 157
895 concat 894 760 893
896 sort bitvec 158
897 concat 896 762 895
898 sort bitvec 159
899 concat 898 764 897
900 sort bitvec 160
901 concat 900 766 899
902 sort bitvec 161
903 concat 902 769 901
904 sort bitvec 162
905 concat 904 771 903
906 sort bitvec 163
907 concat 906 773 905
908 sort bitvec 164
909 concat 908 775 907
910 sort bitvec 165
911 concat 910 777 909
912 sort bitvec 166
913 concat 912 779 911
914 sort bitvec 167
915 concat 914 781 913
916 sort bitvec 168
917 concat 916 783 915
918 sort bitvec 169
919 concat 918 785 917
920 sort bitvec 170
921 concat 920 787 919
922 sort bitvec 171
923 concat 922 789 921
924 sort bitvec 172
925 concat 924 791 923
926 sort bitvec 173
927 concat 926 793 925
928 sort bitvec 174
929 concat 928 795 927
930 sort bitvec 175
931 concat 930 797 929
932 sort bitvec 176
933 concat 932 799 931
934 sort bitvec 177
935 concat 934 802 933
936 sort bitvec 178
937 concat 936 804 935
938 sort bitvec 179
939 concat 938 806 937
940 sort bitvec 180
941 concat 940 808 939
942 sort bitvec 181
943 concat 942 810 941
944 sort bitvec 182
945 concat 944 812 943
946 sort bitvec 183
947 concat 946 814 945
948 sort bitvec 184
949 concat 948 816 947
950 sort bitvec 185
951 concat 950 818 949
952 sort bitvec 186
953 concat 952 820 951
954 sort bitvec 187
955 concat 954 822 953
956 sort bitvec 188
957 concat 956 824 955
958 sort bitvec 189
959 concat 958 826 957
960 sort bitvec 190
961 concat 960 828 959
962 sort bitvec 191
963 concat 962 830 961
964 sort bitvec 192
965 concat 964 832 963
966 concat 646 139 965
967 or 646 649 966
968 const 148 000000
969 concat 17 38 968
970 uext 646 969 248
971 srl 646 967 970 $verific$mux_53$agg_sram_tb/modular/agg_lake_top.sv:226$57 ; agg_sram_tb/modular/agg_lake_top.sv:226
972 slice 138 971 63 0
973 const 269 000000000000000000000000000000000000000000000000
974 state 269 $techmap\config_seq.$auto$async2sync.cc:104:execute$7335
975 init 269 974 973
976 ite 269 146 973 974 $techmap\config_seq.$auto$async2sync.cc:109:execute$7337
977 slice 6 20 15 0
978 concat 138 977 976
979 ite 138 638 978 972 $verific$mux_27$agg_sram_tb/modular/agg_lake_top.sv:200$31 ; agg_sram_tb/modular/agg_lake_top.sv:200
980 slice 6 979 63 48
981 uext 6 980 0 mem_0.mem_0.data_in[3] ; agg_sram_tb/modular/agg_lake_top.sv:1171
982 slice 6 979 47 32
983 uext 6 982 0 mem_0.mem_0.data_in[2] ; agg_sram_tb/modular/agg_lake_top.sv:1171
984 slice 6 979 31 16
985 uext 6 984 0 mem_0.mem_0.data_in[1] ; agg_sram_tb/modular/agg_lake_top.sv:1171
986 slice 6 979 15 0
987 uext 6 986 0 mem_0.mem_0.data_in[0] ; agg_sram_tb/modular/agg_lake_top.sv:1171
988 or 1 16 638 $verific$i19$agg_sram_tb/modular/agg_lake_top.sv:196$26 ; agg_sram_tb/modular/agg_lake_top.sv:196
989 uext 1 988 0 mem_0.mem_0.clk_en ; agg_sram_tb/modular/agg_lake_top.sv:1170
990 uext 1 547 0 mem_0.mem_0.clk ; agg_sram_tb/modular/agg_lake_top.sv:1169
991 input 44
992 and 44 991 472
993 or 1 227 201 $techmap\sram_ctrl.$verific$i28$agg_sram_tb/modular/agg_lake_top.sv:1650$6190 ; agg_sram_tb/modular/agg_lake_top.sv:1650
994 and 1 993 469 $techmap\sram_ctrl.$verific$i29$agg_sram_tb/modular/agg_lake_top.sv:1650$6191 ; agg_sram_tb/modular/agg_lake_top.sv:1650
995 concat 4 615 11
996 concat 34 994 995
997 concat 44 157 996
998 or 44 992 997
999 uext 44 38 2
1000 srl 44 998 999 $verific$Mux_54$agg_sram_tb/modular/agg_lake_top.sv:227$58 ; agg_sram_tb/modular/agg_lake_top.sv:227
1001 slice 1 1000 0 0
1002 or 1 1001 631 $verific$i57$agg_sram_tb/modular/agg_lake_top.sv:227$60 ; agg_sram_tb/modular/agg_lake_top.sv:227
1003 or 1 637 22 $verific$i23$agg_sram_tb/modular/agg_lake_top.sv:198$28 ; agg_sram_tb/modular/agg_lake_top.sv:198
1004 ite 1 638 1003 1002 $verific$i24$agg_sram_tb/modular/agg_lake_top.sv:198$29 ; agg_sram_tb/modular/agg_lake_top.sv:198
1005 uext 1 1004 0 mem_0.mem_0.cen ; agg_sram_tb/modular/agg_lake_top.sv:1168
1006 sort bitvec 57
1007 input 1006
1008 const 1006 111111111000000000000000000000000000000000000000000000000
1009 and 1006 1007 1008
1010 const 368 0000000
1011 const 9 000000000
1012 state 9 $techmap\fifo_ctrl.$auto$async2sync.cc:104:execute$7355
1013 init 9 1012 1011
1014 ite 9 187 1011 1012 $techmap\fifo_ctrl.$auto$async2sync.cc:109:execute$7357
1015 state 9 $techmap\fifo_ctrl.$auto$async2sync.cc:104:execute$7351
1016 init 9 1015 1011
1017 ite 9 187 1011 1015 $techmap\fifo_ctrl.$auto$async2sync.cc:109:execute$7353
1018 ite 9 621 1017 1014 $techmap\fifo_ctrl.$verific$mux_177$agg_sram_tb/modular/agg_lake_top.sv:1523$6516 ; agg_sram_tb/modular/agg_lake_top.sv:1523
1019 slice 9 7 10 2
1020 slice 9 274 10 2
1021 ite 9 624 1020 1019 $techmap\sram_ctrl.$verific$mux_32$agg_sram_tb/modular/agg_lake_top.sv:1659$6195 ; agg_sram_tb/modular/agg_lake_top.sv:1659
1022 not 1 624
1023 and 1 227 1022 $techmap\sram_ctrl.$verific$i32$agg_sram_tb/modular/agg_lake_top.sv:1654$6194 ; agg_sram_tb/modular/agg_lake_top.sv:1654
1024 ite 9 1023 1019 1021 $techmap\sram_ctrl.$verific$mux_33$agg_sram_tb/modular/agg_lake_top.sv:1659$6196 ; agg_sram_tb/modular/agg_lake_top.sv:1659
1025 concat 6 1010 10
1026 sort bitvec 25
1027 concat 1026 1018 1025
1028 concat 19 1010 1027
1029 sort bitvec 41
1030 concat 1029 1024 1028
1031 concat 1006 153 1030
1032 or 1006 1009 1031
1033 uext 1006 292 51
1034 srl 1006 1032 1033 $verific$mux_58$agg_sram_tb/modular/agg_lake_top.sv:229$61 ; agg_sram_tb/modular/agg_lake_top.sv:229
1035 slice 9 1034 8 0
1036 slice 1 21 1 1
1037 ite 1 1036 191 157 $techmap\config_seq.$verific$i6$agg_sram_tb/modular/agg_lake_top.sv:1226$2280 ; agg_sram_tb/modular/agg_lake_top.sv:1226
1038 concat 9 1037 18
1039 ite 9 638 1038 1035 $verific$mux_25$agg_sram_tb/modular/agg_lake_top.sv:199$30 ; agg_sram_tb/modular/agg_lake_top.sv:199
1040 uext 9 1039 0 mem_0.mem_0.addr ; agg_sram_tb/modular/agg_lake_top.sv:1167
1041 uext 1 33 0 chain.flush ; agg_sram_tb/modular/agg_lake_top.sv:7
1042 uext 6 464 0 chain.data_out_tile[1] ; agg_sram_tb/modular/agg_lake_top.sv:8
1043 uext 6 383 0 chain.data_out_tile[0] ; agg_sram_tb/modular/agg_lake_top.sv:8
1044 uext 6 27 0 chain.curr_tile_data_out[1] ; agg_sram_tb/modular/agg_lake_top.sv:6
1045 uext 6 295 0 chain.curr_tile_data_out[0] ; agg_sram_tb/modular/agg_lake_top.sv:6
1046 uext 1 16 0 chain.clk_en ; agg_sram_tb/modular/agg_lake_top.sv:5
1047 uext 1 12 0 chain.chain_en ; agg_sram_tb/modular/agg_lake_top.sv:4
1048 uext 6 14 0 chain.chain_data_in[1] ; agg_sram_tb/modular/agg_lake_top.sv:3
1049 uext 6 13 0 chain.chain_data_in[0] ; agg_sram_tb/modular/agg_lake_top.sv:3
1050 uext 4 299 0 chain.accessor_output ; agg_sram_tb/modular/agg_lake_top.sv:2
1051 slice 6 677 63 48
1052 uext 6 1051 0 fifo_ctrl.write_queue[0][3] ; agg_sram_tb/modular/agg_lake_top.sv:1337
1053 slice 6 677 47 32
1054 uext 6 1053 0 fifo_ctrl.write_queue[0][2] ; agg_sram_tb/modular/agg_lake_top.sv:1337
1055 slice 6 677 31 16
1056 uext 6 1055 0 fifo_ctrl.write_queue[0][1] ; agg_sram_tb/modular/agg_lake_top.sv:1337
1057 slice 6 677 15 0
1058 uext 6 1057 0 fifo_ctrl.write_queue[0][0] ; agg_sram_tb/modular/agg_lake_top.sv:1337
1059 uext 1 621 0 fifo_ctrl.wen_to_strg ; agg_sram_tb/modular/agg_lake_top.sv:1297
1060 uext 9 1017 0 fifo_ctrl.wen_addr[0] ; agg_sram_tb/modular/agg_lake_top.sv:1336
1061 uext 1 477 0 fifo_ctrl.valid_out ; agg_sram_tb/modular/agg_lake_top.sv:1296
1062 uext 1 43 0 fifo_ctrl.rst_n ; agg_sram_tb/modular/agg_lake_top.sv:1289
1063 uext 1 615 0 fifo_ctrl.ren_to_strg ; agg_sram_tb/modular/agg_lake_top.sv:1295
1064 uext 1 196 0 fifo_ctrl.ren_delay ; agg_sram_tb/modular/agg_lake_top.sv:1335
1065 uext 9 1014 0 fifo_ctrl.ren_addr[0] ; agg_sram_tb/modular/agg_lake_top.sv:1334
1066 uext 1 619 0 fifo_ctrl.queued_write ; agg_sram_tb/modular/agg_lake_top.sv:1333
1067 uext 1 227 0 fifo_ctrl.push ; agg_sram_tb/modular/agg_lake_top.sv:1288
1068 uext 1 201 0 fifo_ctrl.pop ; agg_sram_tb/modular/agg_lake_top.sv:1287
1069 uext 6 188 0 fifo_ctrl.num_words_mem ; agg_sram_tb/modular/agg_lake_top.sv:1331
1070 uext 6 238 0 fifo_ctrl.num_items ; agg_sram_tb/modular/agg_lake_top.sv:1330
1071 uext 1 157 0 fifo_ctrl.fw_is_1 ; agg_sram_tb/modular/agg_lake_top.sv:1329
1072 uext 1 239 0 fifo_ctrl.full ; agg_sram_tb/modular/agg_lake_top.sv:1294
1073 uext 1 258 0 fifo_ctrl.front_valid ; agg_sram_tb/modular/agg_lake_top.sv:1328
1074 uext 6 250 0 fifo_ctrl.front_rf_data_out[0] ; agg_sram_tb/modular/agg_lake_top.sv:1327
1075 uext 6 24 0 fifo_ctrl.front_rf_data_in[0] ; agg_sram_tb/modular/agg_lake_top.sv:1326
1076 uext 4 180 0 fifo_ctrl.front_rd_ptr ; agg_sram_tb/modular/agg_lake_top.sv:1325
1077 uext 1 242 0 fifo_ctrl.front_push ; agg_sram_tb/modular/agg_lake_top.sv:1324
1078 uext 1 229 0 fifo_ctrl.front_pop ; agg_sram_tb/modular/agg_lake_top.sv:1323
1079 uext 1 557 0 fifo_ctrl.front_par_read ; agg_sram_tb/modular/agg_lake_top.sv:1322
1080 uext 6 567 0 fifo_ctrl.front_par_out[3][0] ; agg_sram_tb/modular/agg_lake_top.sv:1321
1081 uext 6 569 0 fifo_ctrl.front_par_out[2][0] ; agg_sram_tb/modular/agg_lake_top.sv:1321
1082 uext 6 571 0 fifo_ctrl.front_par_out[1][0] ; agg_sram_tb/modular/agg_lake_top.sv:1321
1083 uext 6 573 0 fifo_ctrl.front_par_out[0][0] ; agg_sram_tb/modular/agg_lake_top.sv:1321
1084 uext 34 223 0 fifo_ctrl.front_occ ; agg_sram_tb/modular/agg_lake_top.sv:1320
1085 uext 1 551 0 fifo_ctrl.front_full ; agg_sram_tb/modular/agg_lake_top.sv:1319
1086 uext 1 248 0 fifo_ctrl.front_empty ; agg_sram_tb/modular/agg_lake_top.sv:1318
1087 uext 6 250 0 fifo_ctrl.front_data_out ; agg_sram_tb/modular/agg_lake_top.sv:1317
1088 uext 6 671 0 fifo_ctrl.front_combined[3] ; agg_sram_tb/modular/agg_lake_top.sv:1316
1089 uext 6 666 0 fifo_ctrl.front_combined[2] ; agg_sram_tb/modular/agg_lake_top.sv:1316
1090 uext 6 658 0 fifo_ctrl.front_combined[1] ; agg_sram_tb/modular/agg_lake_top.sv:1316
1091 uext 6 652 0 fifo_ctrl.front_combined[0] ; agg_sram_tb/modular/agg_lake_top.sv:1316
1092 uext 1 33 0 fifo_ctrl.flush ; agg_sram_tb/modular/agg_lake_top.sv:1286
1093 uext 6 32 0 fifo_ctrl.fifo_depth ; agg_sram_tb/modular/agg_lake_top.sv:1285
1094 uext 1 252 0 fifo_ctrl.empty ; agg_sram_tb/modular/agg_lake_top.sv:1293
1095 slice 6 678 63 48
1096 uext 6 1095 0 fifo_ctrl.data_to_strg[0][3] ; agg_sram_tb/modular/agg_lake_top.sv:1292
1097 slice 6 678 47 32
1098 uext 6 1097 0 fifo_ctrl.data_to_strg[0][2] ; agg_sram_tb/modular/agg_lake_top.sv:1292
1099 slice 6 678 31 16
1100 uext 6 1099 0 fifo_ctrl.data_to_strg[0][1] ; agg_sram_tb/modular/agg_lake_top.sv:1292
1101 slice 6 678 15 0
1102 uext 6 1101 0 fifo_ctrl.data_to_strg[0][0] ; agg_sram_tb/modular/agg_lake_top.sv:1292
1103 uext 6 268 0 fifo_ctrl.data_out ; agg_sram_tb/modular/agg_lake_top.sv:1291
1104 uext 6 24 0 fifo_ctrl.data_in ; agg_sram_tb/modular/agg_lake_top.sv:1284
1105 uext 6 527 0 fifo_ctrl.data_from_strg[0][3] ; agg_sram_tb/modular/agg_lake_top.sv:1283
1106 uext 6 531 0 fifo_ctrl.data_from_strg[0][2] ; agg_sram_tb/modular/agg_lake_top.sv:1283
1107 uext 6 534 0 fifo_ctrl.data_from_strg[0][1] ; agg_sram_tb/modular/agg_lake_top.sv:1283
1108 uext 6 267 0 fifo_ctrl.data_from_strg[0][0] ; agg_sram_tb/modular/agg_lake_top.sv:1283
1109 uext 1 157 0 fifo_ctrl.curr_bank_wr ; agg_sram_tb/modular/agg_lake_top.sv:1315
1110 uext 1 157 0 fifo_ctrl.curr_bank_rd ; agg_sram_tb/modular/agg_lake_top.sv:1314
1111 uext 1 16 0 fifo_ctrl.clk_en ; agg_sram_tb/modular/agg_lake_top.sv:1282
1112 uext 1 547 0 fifo_ctrl.clk ; agg_sram_tb/modular/agg_lake_top.sv:1281
1113 uext 1 476 0 fifo_ctrl.back_valid ; agg_sram_tb/modular/agg_lake_top.sv:1313
1114 uext 1 525 0 fifo_ctrl.back_rf_parallel_load ; agg_sram_tb/modular/agg_lake_top.sv:1312
1115 uext 6 266 0 fifo_ctrl.back_rf_data_out[0] ; agg_sram_tb/modular/agg_lake_top.sv:1311
1116 uext 6 250 0 fifo_ctrl.back_rf_data_in[0] ; agg_sram_tb/modular/agg_lake_top.sv:1310
1117 uext 1 258 0 fifo_ctrl.back_push ; agg_sram_tb/modular/agg_lake_top.sv:1309
1118 uext 1 255 0 fifo_ctrl.back_pop ; agg_sram_tb/modular/agg_lake_top.sv:1308
1119 uext 1 196 0 fifo_ctrl.back_pl ; agg_sram_tb/modular/agg_lake_top.sv:1307
1120 uext 6 529 0 fifo_ctrl.back_par_in[3][0] ; agg_sram_tb/modular/agg_lake_top.sv:1306
1121 uext 6 532 0 fifo_ctrl.back_par_in[2][0] ; agg_sram_tb/modular/agg_lake_top.sv:1306
1122 uext 6 535 0 fifo_ctrl.back_par_in[1][0] ; agg_sram_tb/modular/agg_lake_top.sv:1306
1123 uext 6 537 0 fifo_ctrl.back_par_in[0][0] ; agg_sram_tb/modular/agg_lake_top.sv:1306
1124 uext 34 215 0 fifo_ctrl.back_occ ; agg_sram_tb/modular/agg_lake_top.sv:1305
1125 uext 34 207 0 fifo_ctrl.back_num_load ; agg_sram_tb/modular/agg_lake_top.sv:1304
1126 uext 1 492 0 fifo_ctrl.back_full ; agg_sram_tb/modular/agg_lake_top.sv:1303
1127 uext 1 264 0 fifo_ctrl.back_empty ; agg_sram_tb/modular/agg_lake_top.sv:1302
1128 uext 6 266 0 fifo_ctrl.back_data_out ; agg_sram_tb/modular/agg_lake_top.sv:1301
1129 uext 6 250 0 fifo_ctrl.back_data_in ; agg_sram_tb/modular/agg_lake_top.sv:1300
1130 uext 9 1018 0 fifo_ctrl.addr_out[0] ; agg_sram_tb/modular/agg_lake_top.sv:1290
1131 uext 1 624 0 sram_ctrl.write_gate ; agg_sram_tb/modular/agg_lake_top.sv:1609
1132 uext 6 7 0 sram_ctrl.wr_addr_in ; agg_sram_tb/modular/agg_lake_top.sv:1583
1133 uext 6 7 0 sram_ctrl.wr_addr ; agg_sram_tb/modular/agg_lake_top.sv:1608
1134 uext 1 624 0 sram_ctrl.wen_to_strg ; agg_sram_tb/modular/agg_lake_top.sv:1590
1135 uext 1 227 0 sram_ctrl.wen ; agg_sram_tb/modular/agg_lake_top.sv:1582
1136 uext 1 480 0 sram_ctrl.valid_out ; agg_sram_tb/modular/agg_lake_top.sv:1589
1137 uext 1 43 0 sram_ctrl.rst_n ; agg_sram_tb/modular/agg_lake_top.sv:1581
1138 uext 1 994 0 sram_ctrl.ren_to_strg ; agg_sram_tb/modular/agg_lake_top.sv:1588
1139 uext 1 201 0 sram_ctrl.ren ; agg_sram_tb/modular/agg_lake_top.sv:1580
1140 uext 1 469 0 sram_ctrl.ready ; agg_sram_tb/modular/agg_lake_top.sv:1587
1141 uext 1 469 0 sram_ctrl.read_gate ; agg_sram_tb/modular/agg_lake_top.sv:1607
1142 uext 1 157 0 sram_ctrl.rd_bank ; agg_sram_tb/modular/agg_lake_top.sv:1605
1143 uext 6 7 0 sram_ctrl.rd_addr_in ; agg_sram_tb/modular/agg_lake_top.sv:1579
1144 uext 6 7 0 sram_ctrl.rd_addr ; agg_sram_tb/modular/agg_lake_top.sv:1604
1145 not 1 227
1146 and 1 201 1145 $techmap\sram_ctrl.$verific$i11$agg_sram_tb/modular/agg_lake_top.sv:1622$6179 ; agg_sram_tb/modular/agg_lake_top.sv:1622
1147 ite 4 1146 622 283 $techmap\sram_ctrl.$verific$mux_111$agg_sram_tb/modular/agg_lake_top.sv:1704$6267 ; agg_sram_tb/modular/agg_lake_top.sv:1704
1148 const 4 01
1149 ite 4 227 1148 1147 $techmap\sram_ctrl.$verific$mux_112$agg_sram_tb/modular/agg_lake_top.sv:1704$6268 ; agg_sram_tb/modular/agg_lake_top.sv:1704
1150 not 1 201
1151 and 1 1145 1150 $techmap\sram_ctrl.$verific$i109$agg_sram_tb/modular/agg_lake_top.sv:1696$6266 ; agg_sram_tb/modular/agg_lake_top.sv:1696
1152 ite 4 1151 143 1149 $techmap\sram_ctrl.$verific$mux_113$agg_sram_tb/modular/agg_lake_top.sv:1704$6269 ; agg_sram_tb/modular/agg_lake_top.sv:1704
1153 concat 44 143 1152
1154 concat 148 1152 1153
1155 concat 17 635 1154
1156 concat 34 283 157
1157 uext 17 1156 5
1158 srl 17 1155 1157 $techmap\sram_ctrl.$verific$mux_122$agg_sram_tb/modular/agg_lake_top.sv:1727$6270 ; agg_sram_tb/modular/agg_lake_top.sv:1727
1159 slice 4 1158 1 0
1160 uext 4 1159 0 sram_ctrl.r_w_seq_next_state ; agg_sram_tb/modular/agg_lake_top.sv:1603
1161 uext 4 283 0 sram_ctrl.r_w_seq_current_state ; agg_sram_tb/modular/agg_lake_top.sv:1602
1162 uext 1 33 0 sram_ctrl.flush ; agg_sram_tb/modular/agg_lake_top.sv:1578
1163 uext 6 682 0 sram_ctrl.data_to_write ; agg_sram_tb/modular/agg_lake_top.sv:1601
1164 concat 4 804 802
1165 concat 34 806 1164
1166 concat 44 808 1165
1167 concat 365 810 1166
1168 concat 148 812 1167
1169 concat 368 814 1168
1170 concat 17 816 1169
1171 concat 9 818 1170
1172 concat 372 820 1171
1173 concat 374 822 1172
1174 concat 376 824 1173
1175 concat 378 826 1174
1176 concat 230 828 1175
1177 concat 381 830 1176
1178 concat 6 832 1177
1179 uext 6 1178 0 sram_ctrl.data_to_strg[0][3] ; agg_sram_tb/modular/agg_lake_top.sv:1586
1180 concat 4 771 769
1181 concat 34 773 1180
1182 concat 44 775 1181
1183 concat 365 777 1182
1184 concat 148 779 1183
1185 concat 368 781 1184
1186 concat 17 783 1185
1187 concat 9 785 1186
1188 concat 372 787 1187
1189 concat 374 789 1188
1190 concat 376 791 1189
1191 concat 378 793 1190
1192 concat 230 795 1191
1193 concat 381 797 1192
1194 concat 6 799 1193
1195 uext 6 1194 0 sram_ctrl.data_to_strg[0][2] ; agg_sram_tb/modular/agg_lake_top.sv:1586
1196 concat 4 738 736
1197 concat 34 740 1196
1198 concat 44 742 1197
1199 concat 365 744 1198
1200 concat 148 746 1199
1201 concat 368 748 1200
1202 concat 17 750 1201
1203 concat 9 752 1202
1204 concat 372 754 1203
1205 concat 374 756 1204
1206 concat 376 758 1205
1207 concat 378 760 1206
1208 concat 230 762 1207
1209 concat 381 764 1208
1210 concat 6 766 1209
1211 uext 6 1210 0 sram_ctrl.data_to_strg[0][1] ; agg_sram_tb/modular/agg_lake_top.sv:1586
1212 concat 4 690 687
1213 concat 34 693 1212
1214 concat 44 696 1213
1215 concat 365 699 1214
1216 concat 148 702 1215
1217 concat 368 705 1216
1218 concat 17 708 1217
1219 concat 9 711 1218
1220 concat 372 714 1219
1221 concat 374 717 1220
1222 concat 376 720 1221
1223 concat 378 723 1222
1224 concat 230 726 1223
1225 concat 381 729 1224
1226 concat 6 732 1225
1227 uext 6 1226 0 sram_ctrl.data_to_strg[0][0] ; agg_sram_tb/modular/agg_lake_top.sv:1586
1228 uext 6 287 0 sram_ctrl.data_out ; agg_sram_tb/modular/agg_lake_top.sv:1585
1229 uext 6 24 0 sram_ctrl.data_in ; agg_sram_tb/modular/agg_lake_top.sv:1577
1230 uext 6 527 0 sram_ctrl.data_from_strg[0][3] ; agg_sram_tb/modular/agg_lake_top.sv:1576
1231 uext 6 531 0 sram_ctrl.data_from_strg[0][2] ; agg_sram_tb/modular/agg_lake_top.sv:1576
1232 uext 6 534 0 sram_ctrl.data_from_strg[0][1] ; agg_sram_tb/modular/agg_lake_top.sv:1576
1233 uext 6 267 0 sram_ctrl.data_from_strg[0][0] ; agg_sram_tb/modular/agg_lake_top.sv:1576
1234 uext 6 1178 0 sram_ctrl.data_combined[3] ; agg_sram_tb/modular/agg_lake_top.sv:1600
1235 uext 6 1194 0 sram_ctrl.data_combined[2] ; agg_sram_tb/modular/agg_lake_top.sv:1600
1236 uext 6 1210 0 sram_ctrl.data_combined[1] ; agg_sram_tb/modular/agg_lake_top.sv:1600
1237 uext 6 1226 0 sram_ctrl.data_combined[0] ; agg_sram_tb/modular/agg_lake_top.sv:1600
1238 uext 1 16 0 sram_ctrl.clk_en ; agg_sram_tb/modular/agg_lake_top.sv:1575
1239 uext 1 547 0 sram_ctrl.clk ; agg_sram_tb/modular/agg_lake_top.sv:1574
1240 uext 6 274 0 sram_ctrl.addr_to_write ; agg_sram_tb/modular/agg_lake_top.sv:1599
1241 uext 9 1024 0 sram_ctrl.addr_out[0] ; agg_sram_tb/modular/agg_lake_top.sv:1584
1242 uext 1 137 0 strg_ub.wen_to_strg ; agg_sram_tb/modular/agg_lake_top.sv:2125
1243 uext 1 137 0 strg_ub.wen_to_sram_top ; agg_sram_tb/modular/agg_lake_top.sv:2119
1244 uext 4 134 0 strg_ub.t_read_out_top ; agg_sram_tb/modular/agg_lake_top.sv:2118
1245 uext 4 133 0 strg_ub.t_read_d1_top ; agg_sram_tb/modular/agg_lake_top.sv:2117
1246 uext 1 43 0 strg_ub.rst_n ; agg_sram_tb/modular/agg_lake_top.sv:2116
1247 uext 4 42 0 strg_ub.restart_d1_top ; agg_sram_tb/modular/agg_lake_top.sv:2115
1248 uext 34 40 0 strg_ub.mux_sel_d1_top[1] ; agg_sram_tb/modular/agg_lake_top.sv:2114
1249 uext 34 39 0 strg_ub.mux_sel_d1_top[0] ; agg_sram_tb/modular/agg_lake_top.sv:2114
1250 uext 4 37 0 strg_ub.loops_sram2tb_restart_top ; agg_sram_tb/modular/agg_lake_top.sv:2113
1251 uext 34 36 0 strg_ub.loops_sram2tb_mux_sel_top[1] ; agg_sram_tb/modular/agg_lake_top.sv:2112
1252 uext 34 35 0 strg_ub.loops_sram2tb_mux_sel_top[0] ; agg_sram_tb/modular/agg_lake_top.sv:2112
1253 uext 1 33 0 strg_ub.flush ; agg_sram_tb/modular/agg_lake_top.sv:2111
1254 uext 6 31 0 strg_ub.data_to_strg[3] ; agg_sram_tb/modular/agg_lake_top.sv:2124
1255 uext 6 30 0 strg_ub.data_to_strg[2] ; agg_sram_tb/modular/agg_lake_top.sv:2124
1256 uext 6 29 0 strg_ub.data_to_strg[1] ; agg_sram_tb/modular/agg_lake_top.sv:2124
1257 uext 6 28 0 strg_ub.data_to_strg[0] ; agg_sram_tb/modular/agg_lake_top.sv:2124
1258 uext 6 31 0 strg_ub.data_to_sram_top[3] ; agg_sram_tb/modular/agg_lake_top.sv:2110
1259 uext 6 30 0 strg_ub.data_to_sram_top[2] ; agg_sram_tb/modular/agg_lake_top.sv:2110
1260 uext 6 29 0 strg_ub.data_to_sram_top[1] ; agg_sram_tb/modular/agg_lake_top.sv:2110
1261 uext 6 28 0 strg_ub.data_to_sram_top[0] ; agg_sram_tb/modular/agg_lake_top.sv:2110
1262 uext 6 27 0 strg_ub.data_out_top[1] ; agg_sram_tb/modular/agg_lake_top.sv:2109
1263 uext 6 26 0 strg_ub.data_out_top[0] ; agg_sram_tb/modular/agg_lake_top.sv:2109
1264 uext 6 27 0 strg_ub.data_out[1] ; agg_sram_tb/modular/agg_lake_top.sv:2123
1265 uext 6 26 0 strg_ub.data_out[0] ; agg_sram_tb/modular/agg_lake_top.sv:2123
1266 uext 6 25 0 strg_ub.data_in[1] ; agg_sram_tb/modular/agg_lake_top.sv:2108
1267 uext 6 24 0 strg_ub.data_in[0] ; agg_sram_tb/modular/agg_lake_top.sv:2108
1268 uext 6 527 0 strg_ub.data_from_strg[3] ; agg_sram_tb/modular/agg_lake_top.sv:2107
1269 uext 6 531 0 strg_ub.data_from_strg[2] ; agg_sram_tb/modular/agg_lake_top.sv:2107
1270 uext 6 534 0 strg_ub.data_from_strg[1] ; agg_sram_tb/modular/agg_lake_top.sv:2107
1271 uext 6 267 0 strg_ub.data_from_strg[0] ; agg_sram_tb/modular/agg_lake_top.sv:2107
1272 uext 1 16 0 strg_ub.clk_en ; agg_sram_tb/modular/agg_lake_top.sv:2106
1273 uext 1 547 0 strg_ub.clk ; agg_sram_tb/modular/agg_lake_top.sv:2105
1274 uext 1 11 0 strg_ub.cen_to_strg ; agg_sram_tb/modular/agg_lake_top.sv:2122
1275 uext 1 11 0 strg_ub.cen_to_sram_top ; agg_sram_tb/modular/agg_lake_top.sv:2104
1276 uext 6 132 0 strg_ub.agg_sram_shared_loops_in2buf_autovec_write_1_ranges[5] ; agg_sram_tb/modular/agg_lake_top.sv:2103
1277 uext 6 131 0 strg_ub.agg_sram_shared_loops_in2buf_autovec_write_1_ranges[4] ; agg_sram_tb/modular/agg_lake_top.sv:2103
1278 uext 6 130 0 strg_ub.agg_sram_shared_loops_in2buf_autovec_write_1_ranges[3] ; agg_sram_tb/modular/agg_lake_top.sv:2103
1279 uext 6 129 0 strg_ub.agg_sram_shared_loops_in2buf_autovec_write_1_ranges[2] ; agg_sram_tb/modular/agg_lake_top.sv:2103
1280 uext 6 128 0 strg_ub.agg_sram_shared_loops_in2buf_autovec_write_1_ranges[1] ; agg_sram_tb/modular/agg_lake_top.sv:2103
1281 uext 6 127 0 strg_ub.agg_sram_shared_loops_in2buf_autovec_write_1_ranges[0] ; agg_sram_tb/modular/agg_lake_top.sv:2103
1282 uext 44 126 0 strg_ub.agg_sram_shared_loops_in2buf_autovec_write_1_dimensionality ; agg_sram_tb/modular/agg_lake_top.sv:2102
1283 uext 6 125 0 strg_ub.agg_sram_shared_loops_in2buf_autovec_write_0_ranges[5] ; agg_sram_tb/modular/agg_lake_top.sv:2101
1284 uext 6 124 0 strg_ub.agg_sram_shared_loops_in2buf_autovec_write_0_ranges[4] ; agg_sram_tb/modular/agg_lake_top.sv:2101
1285 uext 6 123 0 strg_ub.agg_sram_shared_loops_in2buf_autovec_write_0_ranges[3] ; agg_sram_tb/modular/agg_lake_top.sv:2101
1286 uext 6 122 0 strg_ub.agg_sram_shared_loops_in2buf_autovec_write_0_ranges[2] ; agg_sram_tb/modular/agg_lake_top.sv:2101
1287 uext 6 121 0 strg_ub.agg_sram_shared_loops_in2buf_autovec_write_0_ranges[1] ; agg_sram_tb/modular/agg_lake_top.sv:2101
1288 uext 6 120 0 strg_ub.agg_sram_shared_loops_in2buf_autovec_write_0_ranges[0] ; agg_sram_tb/modular/agg_lake_top.sv:2101
1289 uext 44 119 0 strg_ub.agg_sram_shared_loops_in2buf_autovec_write_0_dimensionality ; agg_sram_tb/modular/agg_lake_top.sv:2100
1290 uext 6 118 0 strg_ub.agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides[5] ; agg_sram_tb/modular/agg_lake_top.sv:2099
1291 uext 6 117 0 strg_ub.agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides[4] ; agg_sram_tb/modular/agg_lake_top.sv:2099
1292 uext 6 116 0 strg_ub.agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides[3] ; agg_sram_tb/modular/agg_lake_top.sv:2099
1293 uext 6 115 0 strg_ub.agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides[2] ; agg_sram_tb/modular/agg_lake_top.sv:2099
1294 uext 6 114 0 strg_ub.agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides[1] ; agg_sram_tb/modular/agg_lake_top.sv:2099
1295 uext 6 113 0 strg_ub.agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides[0] ; agg_sram_tb/modular/agg_lake_top.sv:2099
1296 uext 6 112 0 strg_ub.agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_starting_addr ; agg_sram_tb/modular/agg_lake_top.sv:2098
1297 uext 1 111 0 strg_ub.agg_sram_shared_agg_read_sched_gen_1_enable ; agg_sram_tb/modular/agg_lake_top.sv:2097
1298 uext 6 110 0 strg_ub.agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides[5] ; agg_sram_tb/modular/agg_lake_top.sv:2096
1299 uext 6 109 0 strg_ub.agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides[4] ; agg_sram_tb/modular/agg_lake_top.sv:2096
1300 uext 6 108 0 strg_ub.agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides[3] ; agg_sram_tb/modular/agg_lake_top.sv:2096
1301 uext 6 107 0 strg_ub.agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides[2] ; agg_sram_tb/modular/agg_lake_top.sv:2096
1302 uext 6 106 0 strg_ub.agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides[1] ; agg_sram_tb/modular/agg_lake_top.sv:2096
1303 uext 6 105 0 strg_ub.agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides[0] ; agg_sram_tb/modular/agg_lake_top.sv:2096
1304 uext 6 104 0 strg_ub.agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_starting_addr ; agg_sram_tb/modular/agg_lake_top.sv:2095
1305 uext 1 103 0 strg_ub.agg_sram_shared_agg_read_sched_gen_0_enable ; agg_sram_tb/modular/agg_lake_top.sv:2094
1306 uext 6 102 0 strg_ub.agg_only_loops_in2buf_1_ranges[5] ; agg_sram_tb/modular/agg_lake_top.sv:2093
1307 uext 6 101 0 strg_ub.agg_only_loops_in2buf_1_ranges[4] ; agg_sram_tb/modular/agg_lake_top.sv:2093
1308 uext 6 100 0 strg_ub.agg_only_loops_in2buf_1_ranges[3] ; agg_sram_tb/modular/agg_lake_top.sv:2093
1309 uext 6 99 0 strg_ub.agg_only_loops_in2buf_1_ranges[2] ; agg_sram_tb/modular/agg_lake_top.sv:2093
1310 uext 6 98 0 strg_ub.agg_only_loops_in2buf_1_ranges[1] ; agg_sram_tb/modular/agg_lake_top.sv:2093
1311 uext 6 97 0 strg_ub.agg_only_loops_in2buf_1_ranges[0] ; agg_sram_tb/modular/agg_lake_top.sv:2093
1312 uext 44 96 0 strg_ub.agg_only_loops_in2buf_1_dimensionality ; agg_sram_tb/modular/agg_lake_top.sv:2092
1313 uext 6 95 0 strg_ub.agg_only_loops_in2buf_0_ranges[5] ; agg_sram_tb/modular/agg_lake_top.sv:2091
1314 uext 6 94 0 strg_ub.agg_only_loops_in2buf_0_ranges[4] ; agg_sram_tb/modular/agg_lake_top.sv:2091
1315 uext 6 93 0 strg_ub.agg_only_loops_in2buf_0_ranges[3] ; agg_sram_tb/modular/agg_lake_top.sv:2091
1316 uext 6 92 0 strg_ub.agg_only_loops_in2buf_0_ranges[2] ; agg_sram_tb/modular/agg_lake_top.sv:2091
1317 uext 6 91 0 strg_ub.agg_only_loops_in2buf_0_ranges[1] ; agg_sram_tb/modular/agg_lake_top.sv:2091
1318 uext 6 90 0 strg_ub.agg_only_loops_in2buf_0_ranges[0] ; agg_sram_tb/modular/agg_lake_top.sv:2091
1319 uext 44 89 0 strg_ub.agg_only_loops_in2buf_0_dimensionality ; agg_sram_tb/modular/agg_lake_top.sv:2090
1320 uext 6 88 0 strg_ub.agg_only_agg_write_sched_gen_1_sched_addr_gen_strides[5] ; agg_sram_tb/modular/agg_lake_top.sv:2089
1321 uext 6 87 0 strg_ub.agg_only_agg_write_sched_gen_1_sched_addr_gen_strides[4] ; agg_sram_tb/modular/agg_lake_top.sv:2089
1322 uext 6 86 0 strg_ub.agg_only_agg_write_sched_gen_1_sched_addr_gen_strides[3] ; agg_sram_tb/modular/agg_lake_top.sv:2089
1323 uext 6 85 0 strg_ub.agg_only_agg_write_sched_gen_1_sched_addr_gen_strides[2] ; agg_sram_tb/modular/agg_lake_top.sv:2089
1324 uext 6 84 0 strg_ub.agg_only_agg_write_sched_gen_1_sched_addr_gen_strides[1] ; agg_sram_tb/modular/agg_lake_top.sv:2089
1325 uext 6 83 0 strg_ub.agg_only_agg_write_sched_gen_1_sched_addr_gen_strides[0] ; agg_sram_tb/modular/agg_lake_top.sv:2089
1326 uext 6 82 0 strg_ub.agg_only_agg_write_sched_gen_1_sched_addr_gen_starting_addr ; agg_sram_tb/modular/agg_lake_top.sv:2088
1327 uext 1 81 0 strg_ub.agg_only_agg_write_sched_gen_1_enable ; agg_sram_tb/modular/agg_lake_top.sv:2087
1328 uext 6 80 0 strg_ub.agg_only_agg_write_sched_gen_0_sched_addr_gen_strides[5] ; agg_sram_tb/modular/agg_lake_top.sv:2086
1329 uext 6 79 0 strg_ub.agg_only_agg_write_sched_gen_0_sched_addr_gen_strides[4] ; agg_sram_tb/modular/agg_lake_top.sv:2086
1330 uext 6 78 0 strg_ub.agg_only_agg_write_sched_gen_0_sched_addr_gen_strides[3] ; agg_sram_tb/modular/agg_lake_top.sv:2086
1331 uext 6 77 0 strg_ub.agg_only_agg_write_sched_gen_0_sched_addr_gen_strides[2] ; agg_sram_tb/modular/agg_lake_top.sv:2086
1332 uext 6 76 0 strg_ub.agg_only_agg_write_sched_gen_0_sched_addr_gen_strides[1] ; agg_sram_tb/modular/agg_lake_top.sv:2086
1333 uext 6 75 0 strg_ub.agg_only_agg_write_sched_gen_0_sched_addr_gen_strides[0] ; agg_sram_tb/modular/agg_lake_top.sv:2086
1334 uext 6 74 0 strg_ub.agg_only_agg_write_sched_gen_0_sched_addr_gen_starting_addr ; agg_sram_tb/modular/agg_lake_top.sv:2085
1335 uext 1 73 0 strg_ub.agg_only_agg_write_sched_gen_0_enable ; agg_sram_tb/modular/agg_lake_top.sv:2084
1336 uext 44 72 0 strg_ub.agg_only_agg_write_addr_gen_1_strides[5] ; agg_sram_tb/modular/agg_lake_top.sv:2083
1337 uext 44 71 0 strg_ub.agg_only_agg_write_addr_gen_1_strides[4] ; agg_sram_tb/modular/agg_lake_top.sv:2083
1338 uext 44 70 0 strg_ub.agg_only_agg_write_addr_gen_1_strides[3] ; agg_sram_tb/modular/agg_lake_top.sv:2083
1339 uext 44 69 0 strg_ub.agg_only_agg_write_addr_gen_1_strides[2] ; agg_sram_tb/modular/agg_lake_top.sv:2083
1340 uext 44 68 0 strg_ub.agg_only_agg_write_addr_gen_1_strides[1] ; agg_sram_tb/modular/agg_lake_top.sv:2083
1341 uext 44 67 0 strg_ub.agg_only_agg_write_addr_gen_1_strides[0] ; agg_sram_tb/modular/agg_lake_top.sv:2083
1342 uext 44 66 0 strg_ub.agg_only_agg_write_addr_gen_1_starting_addr ; agg_sram_tb/modular/agg_lake_top.sv:2082
1343 uext 44 65 0 strg_ub.agg_only_agg_write_addr_gen_0_strides[5] ; agg_sram_tb/modular/agg_lake_top.sv:2081
1344 uext 44 64 0 strg_ub.agg_only_agg_write_addr_gen_0_strides[4] ; agg_sram_tb/modular/agg_lake_top.sv:2081
1345 uext 44 63 0 strg_ub.agg_only_agg_write_addr_gen_0_strides[3] ; agg_sram_tb/modular/agg_lake_top.sv:2081
1346 uext 44 62 0 strg_ub.agg_only_agg_write_addr_gen_0_strides[2] ; agg_sram_tb/modular/agg_lake_top.sv:2081
1347 uext 44 61 0 strg_ub.agg_only_agg_write_addr_gen_0_strides[1] ; agg_sram_tb/modular/agg_lake_top.sv:2081
1348 uext 44 60 0 strg_ub.agg_only_agg_write_addr_gen_0_strides[0] ; agg_sram_tb/modular/agg_lake_top.sv:2081
1349 uext 44 59 0 strg_ub.agg_only_agg_write_addr_gen_0_starting_addr ; agg_sram_tb/modular/agg_lake_top.sv:2080
1350 uext 44 58 0 strg_ub.agg_only_agg_read_addr_gen_1_strides[5] ; agg_sram_tb/modular/agg_lake_top.sv:2079
1351 uext 44 57 0 strg_ub.agg_only_agg_read_addr_gen_1_strides[4] ; agg_sram_tb/modular/agg_lake_top.sv:2079
1352 uext 44 56 0 strg_ub.agg_only_agg_read_addr_gen_1_strides[3] ; agg_sram_tb/modular/agg_lake_top.sv:2079
1353 uext 44 55 0 strg_ub.agg_only_agg_read_addr_gen_1_strides[2] ; agg_sram_tb/modular/agg_lake_top.sv:2079
1354 uext 44 54 0 strg_ub.agg_only_agg_read_addr_gen_1_strides[1] ; agg_sram_tb/modular/agg_lake_top.sv:2079
1355 uext 44 53 0 strg_ub.agg_only_agg_read_addr_gen_1_strides[0] ; agg_sram_tb/modular/agg_lake_top.sv:2079
1356 uext 44 52 0 strg_ub.agg_only_agg_read_addr_gen_1_starting_addr ; agg_sram_tb/modular/agg_lake_top.sv:2078
1357 uext 44 51 0 strg_ub.agg_only_agg_read_addr_gen_0_strides[5] ; agg_sram_tb/modular/agg_lake_top.sv:2077
1358 uext 44 50 0 strg_ub.agg_only_agg_read_addr_gen_0_strides[4] ; agg_sram_tb/modular/agg_lake_top.sv:2077
1359 uext 44 49 0 strg_ub.agg_only_agg_read_addr_gen_0_strides[3] ; agg_sram_tb/modular/agg_lake_top.sv:2077
1360 uext 44 48 0 strg_ub.agg_only_agg_read_addr_gen_0_strides[2] ; agg_sram_tb/modular/agg_lake_top.sv:2077
1361 uext 44 47 0 strg_ub.agg_only_agg_read_addr_gen_0_strides[1] ; agg_sram_tb/modular/agg_lake_top.sv:2077
1362 uext 44 46 0 strg_ub.agg_only_agg_read_addr_gen_0_strides[0] ; agg_sram_tb/modular/agg_lake_top.sv:2077
1363 uext 44 45 0 strg_ub.agg_only_agg_read_addr_gen_0_starting_addr ; agg_sram_tb/modular/agg_lake_top.sv:2076
1364 uext 9 10 0 strg_ub.addr_to_sram_top ; agg_sram_tb/modular/agg_lake_top.sv:2075
1365 uext 9 10 0 strg_ub.addr_out ; agg_sram_tb/modular/agg_lake_top.sv:2121
1366 uext 4 5 0 strg_ub.accessor_output_top ; agg_sram_tb/modular/agg_lake_top.sv:2074
1367 uext 4 5 0 strg_ub.accessor_output ; agg_sram_tb/modular/agg_lake_top.sv:2120
1368 slice 6 20 15 0
1369 uext 6 1368 0 config_seq.wr_data[3] ; agg_sram_tb/modular/agg_lake_top.sv:1211
1370 slice 6 976 47 32
1371 uext 6 1370 0 config_seq.wr_data[2] ; agg_sram_tb/modular/agg_lake_top.sv:1211
1372 slice 6 976 31 16
1373 uext 6 1372 0 config_seq.wr_data[1] ; agg_sram_tb/modular/agg_lake_top.sv:1211
1374 slice 6 976 15 0
1375 uext 6 1374 0 config_seq.wr_data[0] ; agg_sram_tb/modular/agg_lake_top.sv:1211
1376 uext 1 637 0 config_seq.wen_out ; agg_sram_tb/modular/agg_lake_top.sv:1210
1377 uext 1 1037 0 config_seq.set_to_addr ; agg_sram_tb/modular/agg_lake_top.sv:1218
1378 uext 1 43 0 config_seq.rst_n ; agg_sram_tb/modular/agg_lake_top.sv:1206
1379 uext 1 22 0 config_seq.ren_out ; agg_sram_tb/modular/agg_lake_top.sv:1209
1380 uext 4 21 0 config_seq.reduce_en ; agg_sram_tb/modular/agg_lake_top.sv:1217
1381 uext 6 527 0 config_seq.rd_data_stg[0][3] ; agg_sram_tb/modular/agg_lake_top.sv:1205
1382 uext 6 531 0 config_seq.rd_data_stg[0][2] ; agg_sram_tb/modular/agg_lake_top.sv:1205
1383 uext 6 534 0 config_seq.rd_data_stg[0][1] ; agg_sram_tb/modular/agg_lake_top.sv:1205
1384 uext 6 267 0 config_seq.rd_data_stg[0][0] ; agg_sram_tb/modular/agg_lake_top.sv:1205
1385 uext 6 152 0 config_seq.rd_data_out[1] ; agg_sram_tb/modular/agg_lake_top.sv:1208
1386 uext 6 152 0 config_seq.rd_data_out[0] ; agg_sram_tb/modular/agg_lake_top.sv:1208
1387 uext 4 147 0 config_seq.rd_cnt ; agg_sram_tb/modular/agg_lake_top.sv:1216
1388 uext 19 270 0 config_seq.i ; agg_sram_tb/modular/agg_lake_top.sv:1223
1389 uext 1 33 0 config_seq.flush ; agg_sram_tb/modular/agg_lake_top.sv:1204
1390 uext 6 1370 0 config_seq.data_wr_reg[2] ; agg_sram_tb/modular/agg_lake_top.sv:1215
1391 uext 6 1372 0 config_seq.data_wr_reg[1] ; agg_sram_tb/modular/agg_lake_top.sv:1215
1392 uext 6 1374 0 config_seq.data_wr_reg[0] ; agg_sram_tb/modular/agg_lake_top.sv:1215
1393 uext 1 23 0 config_seq.config_wr ; agg_sram_tb/modular/agg_lake_top.sv:1203
1394 uext 1 22 0 config_seq.config_rd ; agg_sram_tb/modular/agg_lake_top.sv:1202
1395 uext 4 21 0 config_seq.config_en ; agg_sram_tb/modular/agg_lake_top.sv:1201
1396 uext 6 1368 0 config_seq.config_data_in ; agg_sram_tb/modular/agg_lake_top.sv:1200
1397 uext 17 18 0 config_seq.config_addr_in ; agg_sram_tb/modular/agg_lake_top.sv:1199
1398 uext 4 634 0 config_seq.cnt ; agg_sram_tb/modular/agg_lake_top.sv:1214
1399 uext 1 988 0 config_seq.clk_en ; agg_sram_tb/modular/agg_lake_top.sv:1198
1400 uext 1 547 0 config_seq.clk ; agg_sram_tb/modular/agg_lake_top.sv:1197
1401 uext 9 1038 0 config_seq.addr_out ; agg_sram_tb/modular/agg_lake_top.sv:1207
1402 uext 4 143 0 mem_0.wtsel ; agg_sram_tb/modular/agg_lake_top.sv:2217
1403 uext 4 143 0 mem_0.rtsel ; agg_sram_tb/modular/agg_lake_top.sv:2216
1404 uext 1 639 0 mem_0.mem_wen_in_bank ; agg_sram_tb/modular/agg_lake_top.sv:2215
1405 uext 6 527 0 mem_0.mem_data_out_bank[0][3] ; agg_sram_tb/modular/agg_lake_top.sv:2218
1406 uext 6 531 0 mem_0.mem_data_out_bank[0][2] ; agg_sram_tb/modular/agg_lake_top.sv:2218
1407 uext 6 534 0 mem_0.mem_data_out_bank[0][1] ; agg_sram_tb/modular/agg_lake_top.sv:2218
1408 uext 6 267 0 mem_0.mem_data_out_bank[0][0] ; agg_sram_tb/modular/agg_lake_top.sv:2218
1409 uext 6 980 0 mem_0.mem_data_in_bank[3] ; agg_sram_tb/modular/agg_lake_top.sv:2214
1410 uext 6 982 0 mem_0.mem_data_in_bank[2] ; agg_sram_tb/modular/agg_lake_top.sv:2214
1411 uext 6 984 0 mem_0.mem_data_in_bank[1] ; agg_sram_tb/modular/agg_lake_top.sv:2214
1412 uext 6 986 0 mem_0.mem_data_in_bank[0] ; agg_sram_tb/modular/agg_lake_top.sv:2214
1413 uext 1 1004 0 mem_0.mem_cen_in_bank ; agg_sram_tb/modular/agg_lake_top.sv:2213
1414 uext 9 1039 0 mem_0.mem_addr_to_sram ; agg_sram_tb/modular/agg_lake_top.sv:2221
1415 uext 9 1039 0 mem_0.mem_addr_in_bank ; agg_sram_tb/modular/agg_lake_top.sv:2212
1416 uext 1 33 0 mem_0.flush ; agg_sram_tb/modular/agg_lake_top.sv:2211
1417 uext 1 988 0 mem_0.clk_en ; agg_sram_tb/modular/agg_lake_top.sv:2210
1418 uext 1 547 0 mem_0.clk ; agg_sram_tb/modular/agg_lake_top.sv:2209
1419 uext 4 5 0 accessor_output ; agg_sram_tb/modular/agg_lake_top.sv:96
1420 uext 9 10 0 all_addr_to_mem[0][0] ; agg_sram_tb/modular/agg_lake_top.sv:97
1421 uext 9 1018 0 all_addr_to_mem[1][0] ; agg_sram_tb/modular/agg_lake_top.sv:97
1422 uext 9 1024 0 all_addr_to_mem[2][0] ; agg_sram_tb/modular/agg_lake_top.sv:97
1423 uext 6 26 0 all_data_out[0] ; agg_sram_tb/modular/agg_lake_top.sv:98
1424 uext 6 268 0 all_data_out[1] ; agg_sram_tb/modular/agg_lake_top.sv:98
1425 uext 6 287 0 all_data_out[2] ; agg_sram_tb/modular/agg_lake_top.sv:98
1426 uext 6 28 0 all_data_to_mem[0][0][0] ; agg_sram_tb/modular/agg_lake_top.sv:99
1427 uext 6 29 0 all_data_to_mem[0][0][1] ; agg_sram_tb/modular/agg_lake_top.sv:99
1428 uext 6 30 0 all_data_to_mem[0][0][2] ; agg_sram_tb/modular/agg_lake_top.sv:99
1429 uext 6 31 0 all_data_to_mem[0][0][3] ; agg_sram_tb/modular/agg_lake_top.sv:99
1430 uext 6 1101 0 all_data_to_mem[1][0][0] ; agg_sram_tb/modular/agg_lake_top.sv:99
1431 uext 6 1099 0 all_data_to_mem[1][0][1] ; agg_sram_tb/modular/agg_lake_top.sv:99
1432 uext 6 1097 0 all_data_to_mem[1][0][2] ; agg_sram_tb/modular/agg_lake_top.sv:99
1433 uext 6 1095 0 all_data_to_mem[1][0][3] ; agg_sram_tb/modular/agg_lake_top.sv:99
1434 uext 6 1226 0 all_data_to_mem[2][0][0] ; agg_sram_tb/modular/agg_lake_top.sv:99
1435 uext 6 1210 0 all_data_to_mem[2][0][1] ; agg_sram_tb/modular/agg_lake_top.sv:99
1436 uext 6 1194 0 all_data_to_mem[2][0][2] ; agg_sram_tb/modular/agg_lake_top.sv:99
1437 uext 6 1178 0 all_data_to_mem[2][0][3] ; agg_sram_tb/modular/agg_lake_top.sv:99
1438 uext 1 11 0 all_ren_to_mem[0] ; agg_sram_tb/modular/agg_lake_top.sv:100
1439 uext 1 615 0 all_ren_to_mem[1] ; agg_sram_tb/modular/agg_lake_top.sv:100
1440 uext 1 994 0 all_ren_to_mem[2] ; agg_sram_tb/modular/agg_lake_top.sv:100
1441 concat 4 477 3
1442 concat 34 480 1441
1443 uext 34 1442 0 all_valid_out ; agg_sram_tb/modular/agg_lake_top.sv:101
1444 uext 1 137 0 all_wen_to_mem[0] ; agg_sram_tb/modular/agg_lake_top.sv:102
1445 uext 1 621 0 all_wen_to_mem[1] ; agg_sram_tb/modular/agg_lake_top.sv:102
1446 uext 1 624 0 all_wen_to_mem[2] ; agg_sram_tb/modular/agg_lake_top.sv:102
1447 uext 1 547 0 cfg_seq_clk ; agg_sram_tb/modular/agg_lake_top.sv:103
1448 uext 4 299 0 chain_accessor_output ; agg_sram_tb/modular/agg_lake_top.sv:104
1449 uext 6 1368 0 config_data_in_shrt ; agg_sram_tb/modular/agg_lake_top.sv:105
1450 uext 6 152 0 config_data_out_shrt[0] ; agg_sram_tb/modular/agg_lake_top.sv:106
1451 uext 6 152 0 config_data_out_shrt[1] ; agg_sram_tb/modular/agg_lake_top.sv:106
1452 uext 1 547 0 config_seq_clk ; agg_sram_tb/modular/agg_lake_top.sv:107
1453 uext 1 988 0 config_seq_clk_en ; agg_sram_tb/modular/agg_lake_top.sv:108
1454 uext 6 295 0 data_out_tile[0] ; agg_sram_tb/modular/agg_lake_top.sv:110
1455 uext 6 27 0 data_out_tile[1] ; agg_sram_tb/modular/agg_lake_top.sv:110
1456 uext 9 1018 0 fifo_addr_to_mem[0] ; agg_sram_tb/modular/agg_lake_top.sv:111
1457 uext 1 547 0 fifo_ctrl_clk ; agg_sram_tb/modular/agg_lake_top.sv:112
1458 uext 6 24 0 fifo_ctrl_data_in ; agg_sram_tb/modular/agg_lake_top.sv:113
1459 uext 1 201 0 fifo_ctrl_pop ; agg_sram_tb/modular/agg_lake_top.sv:114
1460 uext 1 227 0 fifo_ctrl_push ; agg_sram_tb/modular/agg_lake_top.sv:115
1461 uext 6 268 0 fifo_data_out ; agg_sram_tb/modular/agg_lake_top.sv:116
1462 uext 6 1101 0 fifo_data_to_mem[0][0] ; agg_sram_tb/modular/agg_lake_top.sv:117
1463 uext 6 1099 0 fifo_data_to_mem[0][1] ; agg_sram_tb/modular/agg_lake_top.sv:117
1464 uext 6 1097 0 fifo_data_to_mem[0][2] ; agg_sram_tb/modular/agg_lake_top.sv:117
1465 uext 6 1095 0 fifo_data_to_mem[0][3] ; agg_sram_tb/modular/agg_lake_top.sv:117
1466 uext 1 252 0 fifo_empty ; agg_sram_tb/modular/agg_lake_top.sv:118
1467 uext 1 239 0 fifo_full ; agg_sram_tb/modular/agg_lake_top.sv:119
1468 uext 1 615 0 fifo_ren_to_mem ; agg_sram_tb/modular/agg_lake_top.sv:120
1469 uext 1 477 0 fifo_valid_out ; agg_sram_tb/modular/agg_lake_top.sv:121
1470 uext 1 621 0 fifo_wen_to_mem ; agg_sram_tb/modular/agg_lake_top.sv:122
1471 uext 1 547 0 gclk ; agg_sram_tb/modular/agg_lake_top.sv:123
1472 uext 1 547 0 mem_0_clk ; agg_sram_tb/modular/agg_lake_top.sv:124
1473 uext 1 988 0 mem_0_clk_en ; agg_sram_tb/modular/agg_lake_top.sv:125
1474 uext 9 1039 0 mem_0_mem_addr_in_bank ; agg_sram_tb/modular/agg_lake_top.sv:126
1475 uext 1 1004 0 mem_0_mem_cen_in_bank ; agg_sram_tb/modular/agg_lake_top.sv:127
1476 uext 6 986 0 mem_0_mem_data_in_bank[0] ; agg_sram_tb/modular/agg_lake_top.sv:128
1477 uext 6 984 0 mem_0_mem_data_in_bank[1] ; agg_sram_tb/modular/agg_lake_top.sv:128
1478 uext 6 982 0 mem_0_mem_data_in_bank[2] ; agg_sram_tb/modular/agg_lake_top.sv:128
1479 uext 6 980 0 mem_0_mem_data_in_bank[3] ; agg_sram_tb/modular/agg_lake_top.sv:128
1480 uext 6 267 0 mem_0_mem_data_out_bank[0][0] ; agg_sram_tb/modular/agg_lake_top.sv:129
1481 uext 6 534 0 mem_0_mem_data_out_bank[0][1] ; agg_sram_tb/modular/agg_lake_top.sv:129
1482 uext 6 531 0 mem_0_mem_data_out_bank[0][2] ; agg_sram_tb/modular/agg_lake_top.sv:129
1483 uext 6 527 0 mem_0_mem_data_out_bank[0][3] ; agg_sram_tb/modular/agg_lake_top.sv:129
1484 uext 1 639 0 mem_0_mem_wen_in_bank ; agg_sram_tb/modular/agg_lake_top.sv:130
1485 uext 9 1038 0 mem_addr_cfg ; agg_sram_tb/modular/agg_lake_top.sv:131
1486 uext 9 1035 0 mem_addr_dp[0][0] ; agg_sram_tb/modular/agg_lake_top.sv:132
1487 uext 9 1039 0 mem_addr_in[0][0] ; agg_sram_tb/modular/agg_lake_top.sv:133
1488 uext 1 1002 0 mem_cen_dp ; agg_sram_tb/modular/agg_lake_top.sv:134
1489 uext 1 1004 0 mem_cen_in ; agg_sram_tb/modular/agg_lake_top.sv:135
1490 uext 6 1374 0 mem_data_cfg[0] ; agg_sram_tb/modular/agg_lake_top.sv:136
1491 uext 6 1372 0 mem_data_cfg[1] ; agg_sram_tb/modular/agg_lake_top.sv:136
1492 uext 6 1370 0 mem_data_cfg[2] ; agg_sram_tb/modular/agg_lake_top.sv:136
1493 uext 6 1368 0 mem_data_cfg[3] ; agg_sram_tb/modular/agg_lake_top.sv:136
1494 slice 6 972 15 0
1495 uext 6 1494 0 mem_data_dp[0][0][0] ; agg_sram_tb/modular/agg_lake_top.sv:137
1496 slice 6 972 31 16
1497 uext 6 1496 0 mem_data_dp[0][0][1] ; agg_sram_tb/modular/agg_lake_top.sv:137
1498 slice 6 972 47 32
1499 uext 6 1498 0 mem_data_dp[0][0][2] ; agg_sram_tb/modular/agg_lake_top.sv:137
1500 slice 6 972 63 48
1501 uext 6 1500 0 mem_data_dp[0][0][3] ; agg_sram_tb/modular/agg_lake_top.sv:137
1502 uext 6 986 0 mem_data_in[0][0][0] ; agg_sram_tb/modular/agg_lake_top.sv:138
1503 uext 6 984 0 mem_data_in[0][0][1] ; agg_sram_tb/modular/agg_lake_top.sv:138
1504 uext 6 982 0 mem_data_in[0][0][2] ; agg_sram_tb/modular/agg_lake_top.sv:138
1505 uext 6 980 0 mem_data_in[0][0][3] ; agg_sram_tb/modular/agg_lake_top.sv:138
1506 uext 6 267 0 mem_data_low_pt[0][0] ; agg_sram_tb/modular/agg_lake_top.sv:139
1507 uext 6 534 0 mem_data_low_pt[0][1] ; agg_sram_tb/modular/agg_lake_top.sv:139
1508 uext 6 531 0 mem_data_low_pt[0][2] ; agg_sram_tb/modular/agg_lake_top.sv:139
1509 uext 6 527 0 mem_data_low_pt[0][3] ; agg_sram_tb/modular/agg_lake_top.sv:139
1510 uext 6 267 0 mem_data_out[0][0][0] ; agg_sram_tb/modular/agg_lake_top.sv:140
1511 uext 6 534 0 mem_data_out[0][0][1] ; agg_sram_tb/modular/agg_lake_top.sv:140
1512 uext 6 531 0 mem_data_out[0][0][2] ; agg_sram_tb/modular/agg_lake_top.sv:140
1513 uext 6 527 0 mem_data_out[0][0][3] ; agg_sram_tb/modular/agg_lake_top.sv:140
1514 uext 1 22 0 mem_ren_cfg ; agg_sram_tb/modular/agg_lake_top.sv:141
1515 uext 1 637 0 mem_wen_cfg ; agg_sram_tb/modular/agg_lake_top.sv:142
1516 uext 1 631 0 mem_wen_dp ; agg_sram_tb/modular/agg_lake_top.sv:143
1517 uext 1 639 0 mem_wen_in ; agg_sram_tb/modular/agg_lake_top.sv:144
1518 uext 1 297 0 mode_mask
1519 uext 9 1024 0 sram_addr_to_mem[0] ; agg_sram_tb/modular/agg_lake_top.sv:146
1520 uext 1 547 0 sram_ctrl_clk ; agg_sram_tb/modular/agg_lake_top.sv:147
1521 uext 6 24 0 sram_ctrl_data_in ; agg_sram_tb/modular/agg_lake_top.sv:148
1522 uext 6 7 0 sram_ctrl_rd_addr_in ; agg_sram_tb/modular/agg_lake_top.sv:149
1523 uext 1 201 0 sram_ctrl_ren ; agg_sram_tb/modular/agg_lake_top.sv:150
1524 uext 1 227 0 sram_ctrl_wen ; agg_sram_tb/modular/agg_lake_top.sv:151
1525 uext 6 7 0 sram_ctrl_wr_addr_in ; agg_sram_tb/modular/agg_lake_top.sv:152
1526 uext 6 287 0 sram_data_out ; agg_sram_tb/modular/agg_lake_top.sv:153
1527 uext 6 1226 0 sram_data_to_mem[0][0] ; agg_sram_tb/modular/agg_lake_top.sv:154
1528 uext 6 1210 0 sram_data_to_mem[0][1] ; agg_sram_tb/modular/agg_lake_top.sv:154
1529 uext 6 1194 0 sram_data_to_mem[0][2] ; agg_sram_tb/modular/agg_lake_top.sv:154
1530 uext 6 1178 0 sram_data_to_mem[0][3] ; agg_sram_tb/modular/agg_lake_top.sv:154
1531 uext 1 994 0 sram_ren_to_mem ; agg_sram_tb/modular/agg_lake_top.sv:155
1532 uext 1 480 0 sram_valid_out ; agg_sram_tb/modular/agg_lake_top.sv:156
1533 uext 1 624 0 sram_wen_to_mem ; agg_sram_tb/modular/agg_lake_top.sv:157
1534 uext 4 5 0 strg_ub_accessor_output_top ; agg_sram_tb/modular/agg_lake_top.sv:158
1535 uext 9 10 0 strg_ub_addr_to_sram_top ; agg_sram_tb/modular/agg_lake_top.sv:159
1536 uext 1 11 0 strg_ub_cen_to_sram_top ; agg_sram_tb/modular/agg_lake_top.sv:160
1537 uext 1 547 0 strg_ub_clk ; agg_sram_tb/modular/agg_lake_top.sv:161
1538 uext 6 26 0 strg_ub_data_out_top[0] ; agg_sram_tb/modular/agg_lake_top.sv:162
1539 uext 6 27 0 strg_ub_data_out_top[1] ; agg_sram_tb/modular/agg_lake_top.sv:162
1540 uext 6 28 0 strg_ub_data_to_sram_top[0] ; agg_sram_tb/modular/agg_lake_top.sv:163
1541 uext 6 29 0 strg_ub_data_to_sram_top[1] ; agg_sram_tb/modular/agg_lake_top.sv:163
1542 uext 6 30 0 strg_ub_data_to_sram_top[2] ; agg_sram_tb/modular/agg_lake_top.sv:163
1543 uext 6 31 0 strg_ub_data_to_sram_top[3] ; agg_sram_tb/modular/agg_lake_top.sv:163
1544 uext 34 35 0 strg_ub_loops_sram2tb_mux_sel_top[0] ; agg_sram_tb/modular/agg_lake_top.sv:164
1545 uext 34 36 0 strg_ub_loops_sram2tb_mux_sel_top[1] ; agg_sram_tb/modular/agg_lake_top.sv:164
1546 uext 4 37 0 strg_ub_loops_sram2tb_restart_top ; agg_sram_tb/modular/agg_lake_top.sv:165
1547 uext 34 39 0 strg_ub_mux_sel_d1_top[0] ; agg_sram_tb/modular/agg_lake_top.sv:166
1548 uext 34 40 0 strg_ub_mux_sel_d1_top[1] ; agg_sram_tb/modular/agg_lake_top.sv:166
1549 uext 4 42 0 strg_ub_restart_d1_top ; agg_sram_tb/modular/agg_lake_top.sv:167
1550 uext 4 133 0 strg_ub_t_read_d1_top ; agg_sram_tb/modular/agg_lake_top.sv:168
1551 uext 4 134 0 strg_ub_t_read_out_top ; agg_sram_tb/modular/agg_lake_top.sv:169
1552 uext 1 137 0 strg_ub_wen_to_sram_top ; agg_sram_tb/modular/agg_lake_top.sv:170
1553 uext 9 10 0 ub_addr_to_mem[0][0] ; agg_sram_tb/modular/agg_lake_top.sv:171
1554 uext 1 11 0 ub_cen_to_mem ; agg_sram_tb/modular/agg_lake_top.sv:172
1555 uext 6 26 0 ub_data_out[0] ; agg_sram_tb/modular/agg_lake_top.sv:173
1556 uext 6 27 0 ub_data_out[1] ; agg_sram_tb/modular/agg_lake_top.sv:173
1557 uext 6 28 0 ub_data_to_mem[0][0][0] ; agg_sram_tb/modular/agg_lake_top.sv:174
1558 uext 6 29 0 ub_data_to_mem[0][0][1] ; agg_sram_tb/modular/agg_lake_top.sv:174
1559 uext 6 30 0 ub_data_to_mem[0][0][2] ; agg_sram_tb/modular/agg_lake_top.sv:174
1560 uext 6 31 0 ub_data_to_mem[0][0][3] ; agg_sram_tb/modular/agg_lake_top.sv:174
1561 concat 4 2 3
1562 uext 4 1561 0 ub_valid_out ; agg_sram_tb/modular/agg_lake_top.sv:175
1563 uext 1 137 0 ub_wen_to_mem ; agg_sram_tb/modular/agg_lake_top.sv:176
1564 sort array 9 138
1565 state 1564 mem_0.mem_0.data_array
1566 init 1564 1565 139
1567 read 138 1565 1039
1568 not 1 639
1569 and 1 1004 1568 $techmap\mem_0.mem_0.$verific$i11$agg_sram_tb/modular/agg_lake_top.sv:1189$7187 ; agg_sram_tb/modular/agg_lake_top.sv:1189
1570 ite 138 1569 1567 140 $techmap\mem_0.mem_0.$verific$mux_12$agg_sram_tb/modular/agg_lake_top.sv:1191$7189 ; agg_sram_tb/modular/agg_lake_top.sv:1191
1571 ite 138 988 1570 140 $techmap\mem_0.mem_0.$verific$mux_13$agg_sram_tb/modular/agg_lake_top.sv:1192$7190 ; agg_sram_tb/modular/agg_lake_top.sv:1192
1572 next 138 140 1571 $techmap\mem_0.mem_0.$verific$dff_14$agg_sram_tb/modular/agg_lake_top.sv:1193$7191 ; agg_sram_tb/modular/agg_lake_top.sv:1193
1573 ite 4 988 634 147 $techmap\config_seq.$verific$mux_22$agg_sram_tb/modular/agg_lake_top.sv:1254$2291 ; agg_sram_tb/modular/agg_lake_top.sv:1254
1574 ite 4 33 143 1573 $techmap\config_seq.$verific$mux_23$agg_sram_tb/modular/agg_lake_top.sv:1254$2292 ; agg_sram_tb/modular/agg_lake_top.sv:1254
1575 ite 4 146 143 1574 $techmap\config_seq.$auto$async2sync.cc:108:execute$7332
1576 next 4 144 1575 $techmap\config_seq.$verific$dff_24$agg_sram_tb/modular/agg_lake_top.sv:1254$2290 ; agg_sram_tb/modular/agg_lake_top.sv:1254
1577 uext 44 191 3
1578 uext 44 500 2
1579 sll 44 1577 1578 $techmap\fifo_ctrl.back_rf.$verific$Decoder_33$agg_sram_tb/modular/agg_lake_top.sv:1055$6994 ; agg_sram_tb/modular/agg_lake_top.sv:1055
1580 slice 1 1579 0 0
1581 ite 6 1580 250 510 $techmap\fifo_ctrl.back_rf.$verific$mux_37$agg_sram_tb/modular/agg_lake_top.sv:1055$6998 ; agg_sram_tb/modular/agg_lake_top.sv:1055
1582 slice 1 1579 1 1
1583 ite 6 1582 250 508 $techmap\fifo_ctrl.back_rf.$verific$mux_36$agg_sram_tb/modular/agg_lake_top.sv:1055$6997 ; agg_sram_tb/modular/agg_lake_top.sv:1055
1584 slice 1 1579 2 2
1585 ite 6 1584 250 506 $techmap\fifo_ctrl.back_rf.$verific$mux_35$agg_sram_tb/modular/agg_lake_top.sv:1055$6996 ; agg_sram_tb/modular/agg_lake_top.sv:1055
1586 slice 1 1579 3 3
1587 ite 6 1586 250 504 $techmap\fifo_ctrl.back_rf.$verific$mux_34$agg_sram_tb/modular/agg_lake_top.sv:1055$6995 ; agg_sram_tb/modular/agg_lake_top.sv:1055
1588 concat 19 1583 1581
1589 concat 269 1585 1588
1590 concat 138 1587 1589
1591 slice 269 166 63 16
1592 concat 138 1591 250
1593 ite 138 157 1592 1590 $techmap\fifo_ctrl.back_rf.$verific$mux_38$agg_sram_tb/modular/agg_lake_top.sv:1055$6999 ; agg_sram_tb/modular/agg_lake_top.sv:1055
1594 ite 138 496 1593 166 $techmap\fifo_ctrl.back_rf.$verific$mux_39$agg_sram_tb/modular/agg_lake_top.sv:1056$7000 ; agg_sram_tb/modular/agg_lake_top.sv:1056
1595 concat 19 535 537
1596 concat 269 532 1595
1597 concat 138 529 1596
1598 ite 138 525 1597 1594 $techmap\fifo_ctrl.back_rf.$verific$mux_40$agg_sram_tb/modular/agg_lake_top.sv:1056$7001 ; agg_sram_tb/modular/agg_lake_top.sv:1056
1599 ite 138 16 1598 166 $techmap\fifo_ctrl.back_rf.$verific$mux_41$agg_sram_tb/modular/agg_lake_top.sv:1057$7002 ; agg_sram_tb/modular/agg_lake_top.sv:1057
1600 ite 138 33 139 1599 $techmap\fifo_ctrl.back_rf.$verific$mux_42$agg_sram_tb/modular/agg_lake_top.sv:1057$7003 ; agg_sram_tb/modular/agg_lake_top.sv:1057
1601 ite 138 165 139 1600 $techmap\fifo_ctrl.back_rf.$auto$async2sync.cc:108:execute$7316
1602 next 138 163 1601 $techmap\fifo_ctrl.back_rf.$verific$dff_43$agg_sram_tb/modular/agg_lake_top.sv:1057$6993 ; agg_sram_tb/modular/agg_lake_top.sv:1057
1603 uext 4 191 1
1604 add 4 169 1603 $techmap\fifo_ctrl.back_rf.$verific$add_59$agg_sram_tb/modular/agg_lake_top.sv:1095$7013 ; agg_sram_tb/modular/agg_lake_top.sv:1095
1605 ite 4 513 1604 169 $techmap\fifo_ctrl.back_rf.$verific$mux_60$agg_sram_tb/modular/agg_lake_top.sv:1096$7014 ; agg_sram_tb/modular/agg_lake_top.sv:1096
1606 or 1 525 157 $techmap\fifo_ctrl.back_rf.$verific$i59$agg_sram_tb/modular/agg_lake_top.sv:1091$7012 ; agg_sram_tb/modular/agg_lake_top.sv:1091
1607 ite 4 1606 143 1605 $techmap\fifo_ctrl.back_rf.$verific$mux_61$agg_sram_tb/modular/agg_lake_top.sv:1096$7015 ; agg_sram_tb/modular/agg_lake_top.sv:1096
1608 ite 4 16 1607 169 $techmap\fifo_ctrl.back_rf.$verific$mux_62$agg_sram_tb/modular/agg_lake_top.sv:1097$7016 ; agg_sram_tb/modular/agg_lake_top.sv:1097
1609 ite 4 33 143 1608 $techmap\fifo_ctrl.back_rf.$verific$mux_63$agg_sram_tb/modular/agg_lake_top.sv:1097$7017 ; agg_sram_tb/modular/agg_lake_top.sv:1097
1610 ite 4 165 143 1609 $techmap\fifo_ctrl.back_rf.$auto$async2sync.cc:108:execute$7324
1611 next 4 167 1610 $techmap\fifo_ctrl.back_rf.$verific$dff_64$agg_sram_tb/modular/agg_lake_top.sv:1097$7011 ; agg_sram_tb/modular/agg_lake_top.sv:1097
1612 uext 44 191 3
1613 uext 44 563 2
1614 sll 44 1612 1613 $techmap\fifo_ctrl.front_rf.$verific$Decoder_34$agg_sram_tb/modular/agg_lake_top.sv:920$6884 ; agg_sram_tb/modular/agg_lake_top.sv:920
1615 slice 1 1614 0 0
1616 ite 6 1615 24 573 $techmap\fifo_ctrl.front_rf.$verific$mux_38$agg_sram_tb/modular/agg_lake_top.sv:920$6888 ; agg_sram_tb/modular/agg_lake_top.sv:920
1617 slice 1 1614 1 1
1618 ite 6 1617 24 571 $techmap\fifo_ctrl.front_rf.$verific$mux_37$agg_sram_tb/modular/agg_lake_top.sv:920$6887 ; agg_sram_tb/modular/agg_lake_top.sv:920
1619 slice 1 1614 2 2
1620 ite 6 1619 24 569 $techmap\fifo_ctrl.front_rf.$verific$mux_36$agg_sram_tb/modular/agg_lake_top.sv:920$6886 ; agg_sram_tb/modular/agg_lake_top.sv:920
1621 slice 1 1614 3 3
1622 ite 6 1621 24 567 $techmap\fifo_ctrl.front_rf.$verific$mux_35$agg_sram_tb/modular/agg_lake_top.sv:920$6885 ; agg_sram_tb/modular/agg_lake_top.sv:920
1623 concat 19 1618 1616
1624 concat 269 1620 1623
1625 concat 138 1622 1624
1626 slice 269 177 63 16
1627 concat 138 1626 24
1628 ite 138 557 1627 1625 $techmap\fifo_ctrl.front_rf.$verific$mux_39$agg_sram_tb/modular/agg_lake_top.sv:920$6889 ; agg_sram_tb/modular/agg_lake_top.sv:920
1629 ite 138 559 1628 177 $techmap\fifo_ctrl.front_rf.$verific$mux_40$agg_sram_tb/modular/agg_lake_top.sv:921$6890 ; agg_sram_tb/modular/agg_lake_top.sv:921
1630 ite 138 157 139 1629 $techmap\fifo_ctrl.front_rf.$verific$mux_41$agg_sram_tb/modular/agg_lake_top.sv:921$6891 ; agg_sram_tb/modular/agg_lake_top.sv:921
1631 ite 138 16 1630 177 $techmap\fifo_ctrl.front_rf.$verific$mux_42$agg_sram_tb/modular/agg_lake_top.sv:922$6892 ; agg_sram_tb/modular/agg_lake_top.sv:922
1632 ite 138 33 139 1631 $techmap\fifo_ctrl.front_rf.$verific$mux_43$agg_sram_tb/modular/agg_lake_top.sv:922$6893 ; agg_sram_tb/modular/agg_lake_top.sv:922
1633 ite 138 176 139 1632 $techmap\fifo_ctrl.front_rf.$auto$async2sync.cc:108:execute$7300
1634 next 138 174 1633 $techmap\fifo_ctrl.front_rf.$verific$dff_44$agg_sram_tb/modular/agg_lake_top.sv:922$6883 ; agg_sram_tb/modular/agg_lake_top.sv:922
1635 uext 4 191 1
1636 add 4 180 1635 $techmap\fifo_ctrl.front_rf.$verific$add_60$agg_sram_tb/modular/agg_lake_top.sv:960$6903 ; agg_sram_tb/modular/agg_lake_top.sv:960
1637 ite 4 576 1636 180 $techmap\fifo_ctrl.front_rf.$verific$mux_61$agg_sram_tb/modular/agg_lake_top.sv:961$6904 ; agg_sram_tb/modular/agg_lake_top.sv:961
1638 or 1 157 557 $techmap\fifo_ctrl.front_rf.$verific$i60$agg_sram_tb/modular/agg_lake_top.sv:956$6902 ; agg_sram_tb/modular/agg_lake_top.sv:956
1639 ite 4 1638 143 1637 $techmap\fifo_ctrl.front_rf.$verific$mux_62$agg_sram_tb/modular/agg_lake_top.sv:961$6905 ; agg_sram_tb/modular/agg_lake_top.sv:961
1640 ite 4 16 1639 180 $techmap\fifo_ctrl.front_rf.$verific$mux_63$agg_sram_tb/modular/agg_lake_top.sv:962$6906 ; agg_sram_tb/modular/agg_lake_top.sv:962
1641 ite 4 33 143 1640 $techmap\fifo_ctrl.front_rf.$verific$mux_64$agg_sram_tb/modular/agg_lake_top.sv:962$6907 ; agg_sram_tb/modular/agg_lake_top.sv:962
1642 ite 4 176 143 1641 $techmap\fifo_ctrl.front_rf.$auto$async2sync.cc:108:execute$7308
1643 next 4 178 1642 $techmap\fifo_ctrl.front_rf.$verific$dff_65$agg_sram_tb/modular/agg_lake_top.sv:962$6901 ; agg_sram_tb/modular/agg_lake_top.sv:962
1644 uext 6 191 15
1645 sub 6 188 1644 $techmap\fifo_ctrl.$verific$sub_100$agg_sram_tb/modular/agg_lake_top.sv:1415$6465 ; agg_sram_tb/modular/agg_lake_top.sv:1415
1646 not 1 557
1647 and 1 196 1646 $techmap\fifo_ctrl.$verific$i100$agg_sram_tb/modular/agg_lake_top.sv:1414$6464 ; agg_sram_tb/modular/agg_lake_top.sv:1414
1648 ite 6 1647 1645 188 $techmap\fifo_ctrl.$verific$mux_101$agg_sram_tb/modular/agg_lake_top.sv:1416$6466 ; agg_sram_tb/modular/agg_lake_top.sv:1416
1649 uext 6 191 15
1650 add 6 188 1649 $techmap\fifo_ctrl.$verific$add_97$agg_sram_tb/modular/agg_lake_top.sv:1412$6462 ; agg_sram_tb/modular/agg_lake_top.sv:1412
1651 and 1 199 557 $techmap\fifo_ctrl.$verific$i97$agg_sram_tb/modular/agg_lake_top.sv:1411$6461 ; agg_sram_tb/modular/agg_lake_top.sv:1411
1652 ite 6 1651 1650 1648 $techmap\fifo_ctrl.$verific$mux_102$agg_sram_tb/modular/agg_lake_top.sv:1416$6467 ; agg_sram_tb/modular/agg_lake_top.sv:1416
1653 ite 6 33 153 1652 $techmap\fifo_ctrl.$verific$mux_103$agg_sram_tb/modular/agg_lake_top.sv:1416$6468 ; agg_sram_tb/modular/agg_lake_top.sv:1416
1654 ite 6 16 1653 188 $techmap\fifo_ctrl.$verific$mux_104$agg_sram_tb/modular/agg_lake_top.sv:1417$6469 ; agg_sram_tb/modular/agg_lake_top.sv:1417
1655 ite 6 187 153 1654 $techmap\fifo_ctrl.$auto$async2sync.cc:108:execute$7340
1656 next 6 185 1655 $techmap\fifo_ctrl.$verific$dff_105$agg_sram_tb/modular/agg_lake_top.sv:1417$6460 ; agg_sram_tb/modular/agg_lake_top.sv:1417
1657 ite 1 33 157 615 $techmap\fifo_ctrl.$verific$i46$agg_sram_tb/modular/agg_lake_top.sv:1366$6421 ; agg_sram_tb/modular/agg_lake_top.sv:1366
1658 ite 1 16 1657 196 $techmap\fifo_ctrl.$verific$i47$agg_sram_tb/modular/agg_lake_top.sv:1367$6422 ; agg_sram_tb/modular/agg_lake_top.sv:1367
1659 ite 1 187 157 1658 $techmap\fifo_ctrl.$auto$async2sync.cc:108:execute$7364
1660 next 1 194 1659 $techmap\fifo_ctrl.$verific$i48$agg_sram_tb/modular/agg_lake_top.sv:1367$6807 ; agg_sram_tb/modular/agg_lake_top.sv:1367
1661 uext 34 191 2
1662 sub 34 215 1661 $techmap\fifo_ctrl.$verific$sub_132$agg_sram_tb/modular/agg_lake_top.sv:1461$6489 ; agg_sram_tb/modular/agg_lake_top.sv:1461
1663 not 1 258
1664 and 1 1663 255 $techmap\fifo_ctrl.$verific$i132$agg_sram_tb/modular/agg_lake_top.sv:1460$6488 ; agg_sram_tb/modular/agg_lake_top.sv:1460
1665 ite 34 1664 1662 215 $techmap\fifo_ctrl.$verific$mux_133$agg_sram_tb/modular/agg_lake_top.sv:1462$6490 ; agg_sram_tb/modular/agg_lake_top.sv:1462
1666 uext 34 191 2
1667 add 34 215 1666 $techmap\fifo_ctrl.$verific$add_129$agg_sram_tb/modular/agg_lake_top.sv:1458$6486 ; agg_sram_tb/modular/agg_lake_top.sv:1458
1668 not 1 255
1669 and 1 258 1668 $techmap\fifo_ctrl.$verific$i129$agg_sram_tb/modular/agg_lake_top.sv:1457$6485 ; agg_sram_tb/modular/agg_lake_top.sv:1457
1670 ite 34 1669 1667 1665 $techmap\fifo_ctrl.$verific$mux_134$agg_sram_tb/modular/agg_lake_top.sv:1462$6491 ; agg_sram_tb/modular/agg_lake_top.sv:1462
1671 concat 34 143 258
1672 ite 34 209 1671 207 $techmap\fifo_ctrl.$verific$mux_126$agg_sram_tb/modular/agg_lake_top.sv:1455$6483 ; agg_sram_tb/modular/agg_lake_top.sv:1455
1673 ite 34 196 1672 1670 $techmap\fifo_ctrl.$verific$mux_135$agg_sram_tb/modular/agg_lake_top.sv:1462$6492 ; agg_sram_tb/modular/agg_lake_top.sv:1462
1674 ite 34 33 200 1673 $techmap\fifo_ctrl.$verific$mux_136$agg_sram_tb/modular/agg_lake_top.sv:1462$6493 ; agg_sram_tb/modular/agg_lake_top.sv:1462
1675 ite 34 16 1674 215 $techmap\fifo_ctrl.$verific$mux_137$agg_sram_tb/modular/agg_lake_top.sv:1463$6494 ; agg_sram_tb/modular/agg_lake_top.sv:1463
1676 ite 34 187 200 1675 $techmap\fifo_ctrl.$auto$async2sync.cc:108:execute$7348
1677 next 34 213 1676 $techmap\fifo_ctrl.$verific$dff_138$agg_sram_tb/modular/agg_lake_top.sv:1463$6482 ; agg_sram_tb/modular/agg_lake_top.sv:1463
1678 uext 34 191 2
1679 sub 34 223 1678 $techmap\fifo_ctrl.$verific$sub_115$agg_sram_tb/modular/agg_lake_top.sv:1438$6476 ; agg_sram_tb/modular/agg_lake_top.sv:1438
1680 not 1 242
1681 and 1 1680 229 $techmap\fifo_ctrl.$verific$i115$agg_sram_tb/modular/agg_lake_top.sv:1437$6475 ; agg_sram_tb/modular/agg_lake_top.sv:1437
1682 ite 34 1681 1679 223 $techmap\fifo_ctrl.$verific$mux_116$agg_sram_tb/modular/agg_lake_top.sv:1439$6477 ; agg_sram_tb/modular/agg_lake_top.sv:1439
1683 uext 34 191 2
1684 add 34 223 1683 $techmap\fifo_ctrl.$verific$add_112$agg_sram_tb/modular/agg_lake_top.sv:1435$6473 ; agg_sram_tb/modular/agg_lake_top.sv:1435
1685 and 1 242 556 $techmap\fifo_ctrl.$verific$i112$agg_sram_tb/modular/agg_lake_top.sv:1434$6472 ; agg_sram_tb/modular/agg_lake_top.sv:1434
1686 ite 34 1685 1684 1682 $techmap\fifo_ctrl.$verific$mux_117$agg_sram_tb/modular/agg_lake_top.sv:1439$6478 ; agg_sram_tb/modular/agg_lake_top.sv:1439
1687 concat 34 143 242
1688 ite 34 557 1687 1686 $techmap\fifo_ctrl.$verific$mux_118$agg_sram_tb/modular/agg_lake_top.sv:1439$6479 ; agg_sram_tb/modular/agg_lake_top.sv:1439
1689 ite 34 33 200 1688 $techmap\fifo_ctrl.$verific$mux_119$agg_sram_tb/modular/agg_lake_top.sv:1439$6480 ; agg_sram_tb/modular/agg_lake_top.sv:1439
1690 ite 34 16 1689 223 $techmap\fifo_ctrl.$verific$mux_120$agg_sram_tb/modular/agg_lake_top.sv:1440$6481 ; agg_sram_tb/modular/agg_lake_top.sv:1440
1691 ite 34 187 200 1690 $techmap\fifo_ctrl.$auto$async2sync.cc:108:execute$7344
1692 next 34 221 1691 $techmap\fifo_ctrl.$verific$dff_121$agg_sram_tb/modular/agg_lake_top.sv:1440$6470 ; agg_sram_tb/modular/agg_lake_top.sv:1440
1693 uext 34 191 2
1694 sub 34 246 1693 $techmap\fifo_ctrl.front_rf.$verific$sub_23$agg_sram_tb/modular/agg_lake_top.sv:900$6876 ; agg_sram_tb/modular/agg_lake_top.sv:900
1695 not 1 559
1696 and 1 1695 576 $techmap\fifo_ctrl.front_rf.$verific$i23$agg_sram_tb/modular/agg_lake_top.sv:899$6875 ; agg_sram_tb/modular/agg_lake_top.sv:899
1697 ite 34 1696 1694 246 $techmap\fifo_ctrl.front_rf.$verific$mux_24$agg_sram_tb/modular/agg_lake_top.sv:901$6877 ; agg_sram_tb/modular/agg_lake_top.sv:901
1698 uext 34 191 2
1699 add 34 246 1698 $techmap\fifo_ctrl.front_rf.$verific$add_20$agg_sram_tb/modular/agg_lake_top.sv:897$6873 ; agg_sram_tb/modular/agg_lake_top.sv:897
1700 not 1 576
1701 and 1 559 1700 $techmap\fifo_ctrl.front_rf.$verific$i20$agg_sram_tb/modular/agg_lake_top.sv:896$6872 ; agg_sram_tb/modular/agg_lake_top.sv:896
1702 ite 34 1701 1699 1697 $techmap\fifo_ctrl.front_rf.$verific$mux_25$agg_sram_tb/modular/agg_lake_top.sv:901$6878 ; agg_sram_tb/modular/agg_lake_top.sv:901
1703 ite 34 557 1687 1702 $techmap\fifo_ctrl.front_rf.$verific$mux_26$agg_sram_tb/modular/agg_lake_top.sv:901$6879 ; agg_sram_tb/modular/agg_lake_top.sv:901
1704 redor 1 200
1705 not 1 1704
1706 ite 34 1705 1687 200 $techmap\fifo_ctrl.front_rf.$verific$mux_16$agg_sram_tb/modular/agg_lake_top.sv:888$6870 ; agg_sram_tb/modular/agg_lake_top.sv:888
1707 ite 34 157 1706 1703 $techmap\fifo_ctrl.front_rf.$verific$mux_27$agg_sram_tb/modular/agg_lake_top.sv:901$6880 ; agg_sram_tb/modular/agg_lake_top.sv:901
1708 ite 34 16 1707 246 $techmap\fifo_ctrl.front_rf.$verific$mux_28$agg_sram_tb/modular/agg_lake_top.sv:902$6881 ; agg_sram_tb/modular/agg_lake_top.sv:902
1709 ite 34 33 200 1708 $techmap\fifo_ctrl.front_rf.$verific$mux_29$agg_sram_tb/modular/agg_lake_top.sv:902$6882 ; agg_sram_tb/modular/agg_lake_top.sv:902
1710 ite 34 176 200 1709 $techmap\fifo_ctrl.front_rf.$auto$async2sync.cc:108:execute$7296
1711 next 34 244 1710 $techmap\fifo_ctrl.front_rf.$verific$dff_30$agg_sram_tb/modular/agg_lake_top.sv:902$6918 ; agg_sram_tb/modular/agg_lake_top.sv:902
1712 uext 34 191 2
1713 sub 34 262 1712 $techmap\fifo_ctrl.back_rf.$verific$sub_22$agg_sram_tb/modular/agg_lake_top.sv:1035$6986 ; agg_sram_tb/modular/agg_lake_top.sv:1035
1714 not 1 496
1715 and 1 1714 513 $techmap\fifo_ctrl.back_rf.$verific$i22$agg_sram_tb/modular/agg_lake_top.sv:1034$6985 ; agg_sram_tb/modular/agg_lake_top.sv:1034
1716 ite 34 1715 1713 262 $techmap\fifo_ctrl.back_rf.$verific$mux_23$agg_sram_tb/modular/agg_lake_top.sv:1036$6987 ; agg_sram_tb/modular/agg_lake_top.sv:1036
1717 uext 34 191 2
1718 add 34 262 1717 $techmap\fifo_ctrl.back_rf.$verific$add_19$agg_sram_tb/modular/agg_lake_top.sv:1032$6983 ; agg_sram_tb/modular/agg_lake_top.sv:1032
1719 not 1 513
1720 and 1 496 1719 $techmap\fifo_ctrl.back_rf.$verific$i19$agg_sram_tb/modular/agg_lake_top.sv:1031$6982 ; agg_sram_tb/modular/agg_lake_top.sv:1031
1721 ite 34 1720 1718 1716 $techmap\fifo_ctrl.back_rf.$verific$mux_24$agg_sram_tb/modular/agg_lake_top.sv:1036$6988 ; agg_sram_tb/modular/agg_lake_top.sv:1036
1722 ite 34 157 1671 1721 $techmap\fifo_ctrl.back_rf.$verific$mux_25$agg_sram_tb/modular/agg_lake_top.sv:1036$6989 ; agg_sram_tb/modular/agg_lake_top.sv:1036
1723 redor 1 207
1724 not 1 1723
1725 ite 34 1724 1671 207 $techmap\fifo_ctrl.back_rf.$verific$mux_15$agg_sram_tb/modular/agg_lake_top.sv:1023$6980 ; agg_sram_tb/modular/agg_lake_top.sv:1023
1726 ite 34 525 1725 1722 $techmap\fifo_ctrl.back_rf.$verific$mux_26$agg_sram_tb/modular/agg_lake_top.sv:1036$6990 ; agg_sram_tb/modular/agg_lake_top.sv:1036
1727 ite 34 16 1726 262 $techmap\fifo_ctrl.back_rf.$verific$mux_27$agg_sram_tb/modular/agg_lake_top.sv:1037$6991 ; agg_sram_tb/modular/agg_lake_top.sv:1037
1728 ite 34 33 200 1727 $techmap\fifo_ctrl.back_rf.$verific$mux_28$agg_sram_tb/modular/agg_lake_top.sv:1037$6992 ; agg_sram_tb/modular/agg_lake_top.sv:1037
1729 ite 34 165 200 1728 $techmap\fifo_ctrl.back_rf.$auto$async2sync.cc:108:execute$7312
1730 next 34 260 1729 $techmap\fifo_ctrl.back_rf.$verific$dff_29$agg_sram_tb/modular/agg_lake_top.sv:1037$7028 ; agg_sram_tb/modular/agg_lake_top.sv:1037
1731 ite 6 33 153 7 $techmap\sram_ctrl.$verific$mux_23$agg_sram_tb/modular/agg_lake_top.sv:1646$6186 ; agg_sram_tb/modular/agg_lake_top.sv:1646
1732 ite 6 16 1731 274 $techmap\sram_ctrl.$verific$mux_24$agg_sram_tb/modular/agg_lake_top.sv:1647$6187 ; agg_sram_tb/modular/agg_lake_top.sv:1647
1733 ite 6 273 153 1732 $techmap\sram_ctrl.$auto$async2sync.cc:108:execute$7380
1734 next 6 271 1733 $techmap\sram_ctrl.$verific$dff_25$agg_sram_tb/modular/agg_lake_top.sv:1647$6185 ; agg_sram_tb/modular/agg_lake_top.sv:1647
1735 ite 4 273 143 1159 $techmap\sram_ctrl.$auto$async2sync.cc:108:execute$7372
1736 next 4 281 1735 $techmap\sram_ctrl.$verific$dff_105$agg_sram_tb/modular/agg_lake_top.sv:1690$6188 ; agg_sram_tb/modular/agg_lake_top.sv:1690
1737 uext 4 191 1
1738 add 4 500 1737 $techmap\fifo_ctrl.back_rf.$verific$add_48$agg_sram_tb/modular/agg_lake_top.sv:1078$7005 ; agg_sram_tb/modular/agg_lake_top.sv:1078
1739 ite 4 496 1738 500 $techmap\fifo_ctrl.back_rf.$verific$mux_49$agg_sram_tb/modular/agg_lake_top.sv:1079$7006 ; agg_sram_tb/modular/agg_lake_top.sv:1079
1740 concat 4 157 258
1741 ite 4 157 1740 1739 $techmap\fifo_ctrl.back_rf.$verific$mux_50$agg_sram_tb/modular/agg_lake_top.sv:1079$7007 ; agg_sram_tb/modular/agg_lake_top.sv:1079
1742 slice 4 207 1 0
1743 ite 4 525 1742 1741 $techmap\fifo_ctrl.back_rf.$verific$mux_51$agg_sram_tb/modular/agg_lake_top.sv:1079$7008 ; agg_sram_tb/modular/agg_lake_top.sv:1079
1744 ite 4 16 1743 500 $techmap\fifo_ctrl.back_rf.$verific$mux_52$agg_sram_tb/modular/agg_lake_top.sv:1080$7009 ; agg_sram_tb/modular/agg_lake_top.sv:1080
1745 ite 4 33 143 1744 $techmap\fifo_ctrl.back_rf.$verific$mux_53$agg_sram_tb/modular/agg_lake_top.sv:1080$7010 ; agg_sram_tb/modular/agg_lake_top.sv:1080
1746 ite 4 165 143 1745 $techmap\fifo_ctrl.back_rf.$auto$async2sync.cc:108:execute$7320
1747 next 4 498 1746 $techmap\fifo_ctrl.back_rf.$verific$dff_54$agg_sram_tb/modular/agg_lake_top.sv:1080$7004 ; agg_sram_tb/modular/agg_lake_top.sv:1080
1748 uext 4 191 1
1749 add 4 563 1748 $techmap\fifo_ctrl.front_rf.$verific$add_49$agg_sram_tb/modular/agg_lake_top.sv:943$6895 ; agg_sram_tb/modular/agg_lake_top.sv:943
1750 ite 4 559 1749 563 $techmap\fifo_ctrl.front_rf.$verific$mux_50$agg_sram_tb/modular/agg_lake_top.sv:944$6896 ; agg_sram_tb/modular/agg_lake_top.sv:944
1751 concat 4 157 242
1752 ite 4 557 1751 1750 $techmap\fifo_ctrl.front_rf.$verific$mux_51$agg_sram_tb/modular/agg_lake_top.sv:944$6897 ; agg_sram_tb/modular/agg_lake_top.sv:944
1753 ite 4 157 143 1752 $techmap\fifo_ctrl.front_rf.$verific$mux_52$agg_sram_tb/modular/agg_lake_top.sv:944$6898 ; agg_sram_tb/modular/agg_lake_top.sv:944
1754 ite 4 16 1753 563 $techmap\fifo_ctrl.front_rf.$verific$mux_53$agg_sram_tb/modular/agg_lake_top.sv:945$6899 ; agg_sram_tb/modular/agg_lake_top.sv:945
1755 ite 4 33 143 1754 $techmap\fifo_ctrl.front_rf.$verific$mux_54$agg_sram_tb/modular/agg_lake_top.sv:945$6900 ; agg_sram_tb/modular/agg_lake_top.sv:945
1756 ite 4 176 143 1755 $techmap\fifo_ctrl.front_rf.$auto$async2sync.cc:108:execute$7304
1757 next 4 561 1756 $techmap\fifo_ctrl.front_rf.$verific$dff_55$agg_sram_tb/modular/agg_lake_top.sv:945$6894 ; agg_sram_tb/modular/agg_lake_top.sv:945
1758 ite 1 621 157 619 $techmap\fifo_ctrl.$verific$i84$agg_sram_tb/modular/agg_lake_top.sv:1399$6452 ; agg_sram_tb/modular/agg_lake_top.sv:1399
1759 not 1 621
1760 and 1 557 1759 $techmap\fifo_ctrl.$verific$i81$agg_sram_tb/modular/agg_lake_top.sv:1393$6450 ; agg_sram_tb/modular/agg_lake_top.sv:1393
1761 ite 1 1760 191 1758 $techmap\fifo_ctrl.$verific$i86$agg_sram_tb/modular/agg_lake_top.sv:1399$6454 ; agg_sram_tb/modular/agg_lake_top.sv:1399
1762 ite 1 33 157 1761 $techmap\fifo_ctrl.$verific$i88$agg_sram_tb/modular/agg_lake_top.sv:1399$6456 ; agg_sram_tb/modular/agg_lake_top.sv:1399
1763 ite 1 16 1762 619 $techmap\fifo_ctrl.$verific$i90$agg_sram_tb/modular/agg_lake_top.sv:1400$6458 ; agg_sram_tb/modular/agg_lake_top.sv:1400
1764 ite 1 187 157 1763 $techmap\fifo_ctrl.$auto$async2sync.cc:108:execute$7368
1765 next 1 617 1764 $techmap\fifo_ctrl.$verific$i92$agg_sram_tb/modular/agg_lake_top.sv:1400$6459 ; agg_sram_tb/modular/agg_lake_top.sv:1400
1766 uext 4 191 1
1767 add 4 634 1766 $techmap\config_seq.$verific$add_14$agg_sram_tb/modular/agg_lake_top.sv:1240$2286 ; agg_sram_tb/modular/agg_lake_top.sv:1240
1768 or 1 23 22 $techmap\config_seq.$verific$i12$agg_sram_tb/modular/agg_lake_top.sv:1239$2283 ; agg_sram_tb/modular/agg_lake_top.sv:1239
1769 redor 1 21 $techmap\config_seq.$verific$reduce_or_12$agg_sram_tb/modular/agg_lake_top.sv:1239$2284 ; agg_sram_tb/modular/agg_lake_top.sv:1239
1770 and 1 1768 1769 $techmap\config_seq.$verific$i14$agg_sram_tb/modular/agg_lake_top.sv:1239$2285 ; agg_sram_tb/modular/agg_lake_top.sv:1239
1771 ite 4 1770 1767 634 $techmap\config_seq.$verific$mux_15$agg_sram_tb/modular/agg_lake_top.sv:1241$2287 ; agg_sram_tb/modular/agg_lake_top.sv:1241
1772 ite 4 988 1771 634 $techmap\config_seq.$verific$mux_16$agg_sram_tb/modular/agg_lake_top.sv:1242$2288 ; agg_sram_tb/modular/agg_lake_top.sv:1242
1773 ite 4 33 143 1772 $techmap\config_seq.$verific$mux_17$agg_sram_tb/modular/agg_lake_top.sv:1242$2289 ; agg_sram_tb/modular/agg_lake_top.sv:1242
1774 ite 4 146 143 1773 $techmap\config_seq.$auto$async2sync.cc:108:execute$7328
1775 next 4 632 1774 $techmap\config_seq.$verific$dff_18$agg_sram_tb/modular/agg_lake_top.sv:1242$2313 ; agg_sram_tb/modular/agg_lake_top.sv:1242
1776 ite 138 1760 674 677 $techmap\fifo_ctrl.$verific$mux_84$agg_sram_tb/modular/agg_lake_top.sv:1399$6453 ; agg_sram_tb/modular/agg_lake_top.sv:1399
1777 ite 138 33 139 1776 $techmap\fifo_ctrl.$verific$mux_86$agg_sram_tb/modular/agg_lake_top.sv:1399$6455 ; agg_sram_tb/modular/agg_lake_top.sv:1399
1778 ite 138 16 1777 677 $techmap\fifo_ctrl.$verific$mux_88$agg_sram_tb/modular/agg_lake_top.sv:1400$6457 ; agg_sram_tb/modular/agg_lake_top.sv:1400
1779 ite 138 187 139 1778 $techmap\fifo_ctrl.$auto$async2sync.cc:108:execute$7360
1780 next 138 675 1779 $techmap\fifo_ctrl.$verific$dff_90$agg_sram_tb/modular/agg_lake_top.sv:1400$6423 ; agg_sram_tb/modular/agg_lake_top.sv:1400
1781 ite 6 33 153 24 $techmap\sram_ctrl.$verific$mux_17$agg_sram_tb/modular/agg_lake_top.sv:1634$6183 ; agg_sram_tb/modular/agg_lake_top.sv:1634
1782 ite 6 16 1781 682 $techmap\sram_ctrl.$verific$mux_18$agg_sram_tb/modular/agg_lake_top.sv:1635$6184 ; agg_sram_tb/modular/agg_lake_top.sv:1635
1783 ite 6 273 153 1782 $techmap\sram_ctrl.$auto$async2sync.cc:108:execute$7376
1784 next 6 680 1783 $techmap\sram_ctrl.$verific$dff_19$agg_sram_tb/modular/agg_lake_top.sv:1635$6182 ; agg_sram_tb/modular/agg_lake_top.sv:1635
1785 uext 34 191 2
1786 uext 34 634 1
1787 sll 34 1785 1786 $techmap\config_seq.$verific$Decoder_32$agg_sram_tb/modular/agg_lake_top.sv:1268$2298 ; agg_sram_tb/modular/agg_lake_top.sv:1268
1788 slice 1 1787 0 0
1789 ite 6 1788 1368 1374 $techmap\config_seq.$verific$mux_35$agg_sram_tb/modular/agg_lake_top.sv:1268$2302 ; agg_sram_tb/modular/agg_lake_top.sv:1268
1790 slice 1 1787 1 1
1791 ite 6 1790 1368 1372 $techmap\config_seq.$verific$mux_34$agg_sram_tb/modular/agg_lake_top.sv:1268$2301 ; agg_sram_tb/modular/agg_lake_top.sv:1268
1792 slice 1 1787 2 2
1793 ite 6 1792 1368 1370 $techmap\config_seq.$verific$mux_33$agg_sram_tb/modular/agg_lake_top.sv:1268$2300 ; agg_sram_tb/modular/agg_lake_top.sv:1268
1794 concat 19 1791 1789
1795 concat 269 1793 1794
1796 ult 1 634 635 $techmap\config_seq.$verific$LessThan_30$agg_sram_tb/modular/agg_lake_top.sv:1267$2296 ; agg_sram_tb/modular/agg_lake_top.sv:1267
1797 and 1 23 1796 $techmap\config_seq.$verific$i32$agg_sram_tb/modular/agg_lake_top.sv:1267$2297 ; agg_sram_tb/modular/agg_lake_top.sv:1267
1798 ite 269 1797 1795 976 $techmap\config_seq.$verific$mux_36$agg_sram_tb/modular/agg_lake_top.sv:1269$2303 ; agg_sram_tb/modular/agg_lake_top.sv:1269
1799 ite 269 988 1798 976 $techmap\config_seq.$verific$mux_37$agg_sram_tb/modular/agg_lake_top.sv:1270$2304 ; agg_sram_tb/modular/agg_lake_top.sv:1270
1800 ite 269 33 973 1799 $techmap\config_seq.$verific$mux_38$agg_sram_tb/modular/agg_lake_top.sv:1270$2305 ; agg_sram_tb/modular/agg_lake_top.sv:1270
1801 ite 269 146 973 1800 $techmap\config_seq.$auto$async2sync.cc:108:execute$7336
1802 next 269 974 1801 $techmap\config_seq.$verific$dff_39$agg_sram_tb/modular/agg_lake_top.sv:1270$2293 ; agg_sram_tb/modular/agg_lake_top.sv:1270
1803 uext 9 191 8
1804 add 9 1014 1803 $techmap\fifo_ctrl.$verific$add_172$agg_sram_tb/modular/agg_lake_top.sv:1519$6512 ; agg_sram_tb/modular/agg_lake_top.sv:1519
1805 ite 9 615 1804 1014 $techmap\fifo_ctrl.$verific$mux_173$agg_sram_tb/modular/agg_lake_top.sv:1520$6513 ; agg_sram_tb/modular/agg_lake_top.sv:1520
1806 ite 9 33 1011 1805 $techmap\fifo_ctrl.$verific$mux_174$agg_sram_tb/modular/agg_lake_top.sv:1520$6514 ; agg_sram_tb/modular/agg_lake_top.sv:1520
1807 ite 9 16 1806 1014 $techmap\fifo_ctrl.$verific$mux_175$agg_sram_tb/modular/agg_lake_top.sv:1521$6515 ; agg_sram_tb/modular/agg_lake_top.sv:1521
1808 ite 9 187 1011 1807 $techmap\fifo_ctrl.$auto$async2sync.cc:108:execute$7356
1809 next 9 1012 1808 $techmap\fifo_ctrl.$verific$dff_176$agg_sram_tb/modular/agg_lake_top.sv:1521$6511 ; agg_sram_tb/modular/agg_lake_top.sv:1521
1810 uext 9 191 8
1811 add 9 1017 1810 $techmap\fifo_ctrl.$verific$add_164$agg_sram_tb/modular/agg_lake_top.sv:1505$6507 ; agg_sram_tb/modular/agg_lake_top.sv:1505
1812 ite 9 621 1811 1017 $techmap\fifo_ctrl.$verific$mux_165$agg_sram_tb/modular/agg_lake_top.sv:1506$6508 ; agg_sram_tb/modular/agg_lake_top.sv:1506
1813 ite 9 33 1011 1812 $techmap\fifo_ctrl.$verific$mux_166$agg_sram_tb/modular/agg_lake_top.sv:1506$6509 ; agg_sram_tb/modular/agg_lake_top.sv:1506
1814 ite 9 16 1813 1017 $techmap\fifo_ctrl.$verific$mux_167$agg_sram_tb/modular/agg_lake_top.sv:1507$6510 ; agg_sram_tb/modular/agg_lake_top.sv:1507
1815 ite 9 187 1011 1814 $techmap\fifo_ctrl.$auto$async2sync.cc:108:execute$7352
1816 next 9 1015 1815 $techmap\fifo_ctrl.$verific$dff_168$agg_sram_tb/modular/agg_lake_top.sv:1507$6498 ; agg_sram_tb/modular/agg_lake_top.sv:1507
1817 and 1 1004 639 $techmap\mem_0.mem_0.$verific$i5$agg_sram_tb/modular/agg_lake_top.sv:1181$7183 ; agg_sram_tb/modular/agg_lake_top.sv:1181
1818 ite 1 988 1817 157 $techmap\mem_0.mem_0.$verific$i8$agg_sram_tb/modular/agg_lake_top.sv:1184$7185 ; agg_sram_tb/modular/agg_lake_top.sv:1184
1819 concat 4 1818 1818
1820 concat 34 1818 1819
1821 concat 44 1818 1820
1822 concat 365 1818 1821
1823 concat 148 1818 1822
1824 concat 368 1818 1823
1825 concat 17 1818 1824
1826 concat 9 1818 1825
1827 concat 372 1818 1826
1828 concat 374 1818 1827
1829 concat 376 1818 1828
1830 concat 378 1818 1829
1831 concat 230 1818 1830
1832 concat 381 1818 1831
1833 concat 6 1818 1832
1834 sort bitvec 17
1835 concat 1834 1818 1833
1836 sort bitvec 18
1837 concat 1836 1818 1835
1838 sort bitvec 19
1839 concat 1838 1818 1837
1840 sort bitvec 20
1841 concat 1840 1818 1839
1842 sort bitvec 21
1843 concat 1842 1818 1841
1844 sort bitvec 22
1845 concat 1844 1818 1843
1846 sort bitvec 23
1847 concat 1846 1818 1845
1848 sort bitvec 24
1849 concat 1848 1818 1847
1850 concat 1026 1818 1849
1851 sort bitvec 26
1852 concat 1851 1818 1850
1853 sort bitvec 27
1854 concat 1853 1818 1852
1855 sort bitvec 28
1856 concat 1855 1818 1854
1857 sort bitvec 29
1858 concat 1857 1818 1856
1859 sort bitvec 30
1860 concat 1859 1818 1858
1861 sort bitvec 31
1862 concat 1861 1818 1860
1863 concat 19 1818 1862
1864 sort bitvec 33
1865 concat 1864 1818 1863
1866 sort bitvec 34
1867 concat 1866 1818 1865
1868 sort bitvec 35
1869 concat 1868 1818 1867
1870 sort bitvec 36
1871 concat 1870 1818 1869
1872 sort bitvec 37
1873 concat 1872 1818 1871
1874 sort bitvec 38
1875 concat 1874 1818 1873
1876 sort bitvec 39
1877 concat 1876 1818 1875
1878 sort bitvec 40
1879 concat 1878 1818 1877
1880 concat 1029 1818 1879
1881 sort bitvec 42
1882 concat 1881 1818 1880
1883 sort bitvec 43
1884 concat 1883 1818 1882
1885 sort bitvec 44
1886 concat 1885 1818 1884
1887 sort bitvec 45
1888 concat 1887 1818 1886
1889 sort bitvec 46
1890 concat 1889 1818 1888
1891 sort bitvec 47
1892 concat 1891 1818 1890
1893 concat 269 1818 1892
1894 sort bitvec 49
1895 concat 1894 1818 1893
1896 sort bitvec 50
1897 concat 1896 1818 1895
1898 sort bitvec 51
1899 concat 1898 1818 1897
1900 sort bitvec 52
1901 concat 1900 1818 1899
1902 sort bitvec 53
1903 concat 1902 1818 1901
1904 sort bitvec 54
1905 concat 1904 1818 1903
1906 sort bitvec 55
1907 concat 1906 1818 1905
1908 sort bitvec 56
1909 concat 1908 1818 1907
1910 concat 1006 1818 1909
1911 sort bitvec 58
1912 concat 1911 1818 1910
1913 sort bitvec 59
1914 concat 1913 1818 1912
1915 sort bitvec 60
1916 concat 1915 1818 1914
1917 sort bitvec 61
1918 concat 1917 1818 1916
1919 sort bitvec 62
1920 concat 1919 1818 1918
1921 sort bitvec 63
1922 concat 1921 1818 1920
1923 concat 138 1818 1922
1924 read 138 1565 1039
1925 not 138 1923
1926 and 138 1924 1925
1927 and 138 979 1923
1928 or 138 1927 1926
1929 write 1564 1565 1039 1928
1930 redor 1 1923
1931 ite 1564 1930 1929 1565
1932 next 1564 1565 1931 mem_0.mem_0.data_array
; end of yosys output
