INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Tue Jul 23 14:13:23 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : iir
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 muli0/multiply_unit/q2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            muli0/multiply_unit/q1_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.864ns  (logic 1.092ns (38.133%)  route 1.772ns (61.867%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=864, unset)          0.537     0.537    muli0/multiply_unit/clk
                         FDRE                                         r  muli0/multiply_unit/q2_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.175     0.712 r  muli0/multiply_unit/q2_reg[3]/Q
                         net (fo=2, unplaced)         0.507     1.219    addi0/q2_reg__0[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.273     1.492 r  addi0/dataOutArray[0]_carry/CO[3]
                         net (fo=1, unplaced)         0.007     1.499    addi0/dataOutArray[0]_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.553 r  addi0/dataOutArray[0]_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     1.553    addi0/dataOutArray[0]_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.607 r  addi0/dataOutArray[0]_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     1.607    addi0/dataOutArray[0]_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.661 r  addi0/dataOutArray[0]_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     1.661    addi0/dataOutArray[0]_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.715 r  addi0/dataOutArray[0]_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     1.715    addi0/dataOutArray[0]_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.769 r  addi0/dataOutArray[0]_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     1.769    addi0/dataOutArray[0]_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.823 r  addi0/dataOutArray[0]_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     1.823    addi0/dataOutArray[0]_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157     1.980 r  addi0/dataOutArray[0]_carry__6/O[3]
                         net (fo=5, unplaced)         0.522     2.502    mc_load0/Buffer_2/in_data[0][31]
                         LUT6 (Prop_lut6_I3_O)        0.120     2.622 r  mc_load0/Buffer_2/q1_reg_i_16/O
                         net (fo=1, unplaced)         0.270     2.892    tehb7/q1_reg_27
                         LUT6 (Prop_lut6_I0_O)        0.043     2.935 r  tehb7/q1_reg_i_1/O
                         net (fo=4, unplaced)         0.466     3.401    muli0/multiply_unit/b[31]
                         DSP48E1                                      r  muli0/multiply_unit/q1_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=864, unset)          0.510     4.510    muli0/multiply_unit/clk
                         DSP48E1                                      r  muli0/multiply_unit/q1_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.317     4.158    muli0/multiply_unit/q1_reg
  -------------------------------------------------------------------
                         required time                          4.158    
                         arrival time                          -3.401    
  -------------------------------------------------------------------
                         slack                                  0.757    




report_timing: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2489.344 ; gain = 270.895 ; free physical = 204378 ; free virtual = 248598
