<html xmlns="http://www.w3.org/1999/xhtml">

<head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
    <title>ISICAS2021 - Program</title>
	<link rel="shortcut icon" href="../images/isicas_icon.png" />
    <link rel="stylesheet" href="../index.css" type="text/css" />
</head>

<body>

    <div id="body">

        <div id="header">
            <div id="title">
            </div><!--title-->
        </div><!--header-->


        <div id="content">

            <div id="sidemenu">
                <div id="navcontainer">
                    <ul>
                        <li><a href="../index.html">Home</a></li>
                        <!--<li><a href="../keynote/index.html">Keynotes</a></li>
                        <li><a href="../tutorial/index.html">Tutorials</a></li>-->
                        <!--<li><a href="../sigda_srf/index.html">Student Research Forum</a></li>-->
                        <li><a href="../author/index.html">Call for Papers</a></li>
                        <li><a href="../welcome/index.html">Welcome Message</a></li>						
                        <li><a href="../keynote/index.html">Keynotes</a></li>										
                        <li><a href="../program/index.html">Technical Program</a></li>
                        <li><a href="../accepted/index.html">Aurthor Instruction</a></li>
                        <li><a href="../registration/index.html">Registration</a></li>
                        <li><a href="../presentation/index.html">Presentation Instruction</a></li>
                        <li><a href="../live/index.html">Live Sessions</a></li>
                        <!--<li><a href="../cft/index.html">Call for Tutorials</a></li>
                        <li><a href="../cfp/index.html">Call for Papers</a></li>-->
                        <!--<li><a href="../cfd/index.html">Call for Designs</a></li>-->
                        <!--<li><a href="../visa/index.html">Visa Information</a></li>-->
                        <li><a href="../hotel/index.html">Hotel Reservation</a></li>
                        <li><a href="../transportation/index.html">Transportation</a></li>
                        <li><a href="../travel/index.html">Travel Information</a></li>
                        <li><a href="../committee/index.html">Committees</a></li>						
                        <li><a href="../history/index.html">ISICAS History</a></li>
                        <!--<li><a href="http://www.aspdac.com/awardarchive/" target="_blank">ASP-DAC Award History</a></li>-->
                        <!--<li><a href="../assoc_conf/index.html">Sister Conferences</a></li>-->
                        <li><a href="../sponsor/index.html">Sponsors / Supporters</a></li>
                        <li><a href="../contact/index.html">Contacts</a></li>
                        <!--<li><a href="../policy/index.html">Policies</a></li>-->    
                    </ul>
                </div> <!--navcontainer-->
                Sponsored by:
                <table align="right" border="0" cellpadding="0" cellspacing="10">
                    <tbody>
                        <tr>
                            <td>
                                <a href="http://ieee-cas.org/" target="_blank">
                                    <!--<img width="45" src="./images/CAS_logo.jpg" alt="IEEE CAS"><br>
                                    <img width="45" src="./images/IEEE.jpg" alt="IEEE">-->
									<img width="150" src="../images/test.png" alt="IEEE CAS">
                                </a>
                            </td>
                        </tr>
                    </tbody>
                </table>

                <br clear="right">
				Social Media:
				<table align="right" border="0" cellpadding="0" cellspacing="10">
                    <tbody>
                        <tr>
                            <td>
								<a href="https://www.linkedin.com/company/isicas" target="blank">
									<img height="30" src="../images/logo-linkedin.jpg"></a>
                                <a href="https://www.twitter.com/ieeeisicas" target="_blank">
									<img height="30" src="../images/twitter.png">
                                </a>
                            </td>
                        </tr>
                    </tbody>
                </table>
            </div><!--sidemenu-->

            <div id="main">
                <h1>ISICAS 2021 Technical Program</h1>
                <p align=justify>
                    Conference will be held Singapore Standard Time (UTC+8 hours) <br/>
					<a href="https://www.timeanddate.com/worldclock/meeting.html" target="_blank">
					Time Converter</a>
                </p>

                <p align=justify>
				<b>Important Note:</b> All program schedules are preliminary, and subject to changes in order to accommodate the fluid situation surrounding the event. We will update the program schedule with the latest information, once it is available.
				</p>
                <h2>Day 1: 9th Dec. 2021 (Thursday)</h2>
                <center>
                    <table width='100%' cellpadding='5' cellspacing='2'>
                        <tr>
                            <td class='bgtitle' colspan='1'><strong>Time</strong></td>
                            <td class='bgtitle' colspan='1'><strong>Keynote Speakers</strong></td>
                            <td class='bgtitle' colspan='1'><strong>Title</strong></td>
                        </tr>
                        <tr>
                            <td class='bgleft2' colspan='1'>09:00-10:00</td>
                            <td class='bgleft2' colspan='1'>Professor Antonio Liscidini <br> University of Toronto, Canada</td>
                            <td class='bgleft2' colspan='1'>Quantized-Analog Signal Processing</td>
                        </tr>
                        <tr>
                            <td class='bgleft3' colspan='1'>10:00-11:00</td>
                            <td class='bgleft3' colspan='1'>Professor Gert Cauwenberghs <br>
UC San Diego, USA </td>
                            <td class='bgleft3' colspan='1'>Silicon Integrated Circuits and Systems for Neuromorphic Intelligence</td>
                        </tr>
                        <tr>
                            <td class='bgleft2' colspan='1'>11:00-12:00</td>
                            <td class='bgleft2' colspan='1'>Professor Massimo Alioto <br>Department of Electrical and Computer Engineering, National University of Singapore, Singapore</td>
                            <td class='bgleft2' colspan='1'>Silicon Systems for a Greener and Smarter World - Without a Single Battery</td>
                        </tr>
                        <tr>
                            <td class='bgleft3'>15:00-18:00</td>
                            <td class='bgleft3' colspan='2'>Replay of the 3 keynotes will be broadcast in the afternoon.</td>
                        </tr>
					</table>
                </center>
				* Virtual keynote speeches are open to all. They will be recorded and made available in resource center.
               <h2>Day 2: 10th Dec. 2021 (Friday)</h2>
			   On Friday, the hybrid event will be held at Marina Bay Sands Hotel, Singapore. On-site speakers and participants will be hosted at the Conference Venue. The morning session will be broadcast live to online participants.
                <center>
                    <table width='100%' cellpadding='5' cellspacing='2'>
                        <tr>
                            <td class='bgtitle' colspan='1'><strong>Time</strong></td>
                            <td class='bgtitle' colspan='1'><strong>MBS Hotel Singapore</strong></td>
                            <td class='bgtitle' colspan='1'><strong>Virtual Room A</strong></td>
                            <td class='bgtitle' colspan='1'><strong>Virtual Room B</strong></td>
                        </tr>
                        <tr>
                            <td class='bgleft2'>09:00-09:30</td>
                            <td class='bgleft2' colspan='1'>Morning Refreshments</td>
                            <td class='bgleft2' colspan='1'>-</td>
                            <td class='bgleft2' colspan='1'>-</td>
                        </tr>
                        <tr>
                            <td class='bgleft3'>09:30-9:40</td>
                            <td class='bgleft3' colspan='3'>Live Broadcast via online platform <br>
															Opening address by Prof Amara Amara, President, IEEE CASS<br>
															Opening address by Prof Bah Hwee GWEE, General Co-Chair</td>
                        </tr>
                        <tr>
                            <td class='bgleft2'>9:40-10:15</td>
                            <td class='bgleft2' colspan='3'>Live Broadcast via online platform<br>
															Presentation of CASS Mentoring Program, by Prof Yong Lian, CASS Past President<br>
															Presentation of CASS Student Support, by Prof Yoshifumi Nishio, CASS VP RAM</td>
                        </tr>
                        <tr>
                            <td class='bgleft3'>10:15-12:00</td>
                            <td class='bgleft3' colspan='3'><a href="#S0">Live Broadcast via online platform <br>
												Session 1, held at MBS Hotel Singapore</td>
                        </tr>
                        <tr>
                            <td class='bgleft2'>12:00-13:30</td>
                            <td class='bgleft2' colspan='3'>Lunch Break</td>
                        </tr>
                        <tr>
                            <td class='bgleft3'>13:30-15:00</td>
                            <td class='bgleft3'>Graduate Student Poster Special Session at MBS Hotel Singapore</td>
                            <td class='bgleft3'><a href="#S1"><font size=2>Session 2-A<br>Novel Biomedical Circuits and Systems for Bio-signal Sensing</font></a></td>
                            <td class='bgleft3'><a href="#S2"><font size=2>Session 2-B<br>Communication I</font></a></td>
                        </tr>
                        <tr>
                            <td class='bgleft2'>15:00-15:30</td>
                            <td class='bgleft2' colspan='1'>Afternoon Refreshments</td>
							<td class='bgleft2'> - </td>
							<td class='bgleft2'> - </td>
                        </tr>
                        <tr>
                            <td class='bgleft3'>15:30-17:00</td>
                            <td class='bgleft3'>-<br>
                            <td class='bgleft3'><a href="#S3"><font size=2>Session 3-A<br>Communication II</font></a></td>
                            <td class='bgleft3'><a href="#S4"><font size=2>Session 3-B<br>Converters II</font></a></td>
                        </tr>
                        <tr>
                            <td class='bgleft2'>18:00-21:30</td>
                            <td class='bgleft2' colspan='1'>Gala Dinner at Marina Bay Sands Hotel Singapore</td>
							<td class='bgleft2'> - </td>
							<td class='bgleft2'> - </td>
                        </tr>
					</table>
                </center>
               <h2>Day 3: 11th Dec. 2021 (Saturday)</h2>
			   On Saturday, the event will be fully virtual. All speakers and participants will connect via the online platform. Please keep in mind that given the uncertainties due to the Covid-19, the technical program may need some adjustments.
                <center>
                    <table width='100%' cellpadding='5' cellspacing='2'>
                        <tr>
                            <td class='bgtitle' colspan='1'><strong>Time</strong></td>
                            <td class='bgtitle' colspan='1'><strong>Virtual Room A</strong></td>
                            <td class='bgtitle' colspan='1'><strong>Virtual Room B</strong></td>
                            <td class='bgtitle' colspan='1'><strong>Virtual Room C</strong></td>
                        </tr>
                        <tr>
                            <td class='bgleft3'>09:00-10:30</td>
                            <td class='bgleft3'><a href="#S5"><font size=2>Session 4-A<br>Low Power Circuits for IoT Applications</font></a></td>
                            <td class='bgleft3'><a href="#S6"><font size=2>Session 4-B<br>Communication III</font></a></td>
                            <td class='bgleft3'><a href="#S7"><font size=2>Session 4-C<br>Analog Circuits</font></a></td>
                        </tr>
                        <tr>
                            <td class='bgleft2'>10:30-11:00</td>
                            <td class='bgleft2' colspan='3'>Break</td>
                        </tr>
                        <tr>
                            <td class='bgleft3'>11:00-12:30</td>
                            <td class='bgleft3'><a href="#S8"><font size=2>Session 5-A<br>Low Power Analog Circuits</font></a></td>
                            <td class='bgleft3'><a href="#S9"><font size=2>Session 5-B<br>Communication IV</font></a></td>
                            <td class='bgleft3'><a href="#S10"><font size=2>Session 5-C<br>Low Power and Low Voltage circuits</font></a></td>
                        </tr>
                        <tr>
                            <td class='bgleft2'>12:30-13:30</td>
                            <td class='bgleft2' colspan='3'>Break</td>
                        </tr>
                        <tr>
                            <td class='bgleft3'>13:30-15:00</td>
                            <td class='bgleft3'><a href="#S11"><font size=2>Session 6-A<br>Wearable Medical Devices</font></a></td>
                            <td class='bgleft3'><a href="#S12"><font size=2>Session 6-B<br>Sensors and Low Power Circuits</font></a></td>
                            <td class='bgleft3'><a href="#S13"><font size=2>Session 6-C<br>Low Power Digital Circuits</font></a></td>
                        </tr>
                        <tr>
                            <td class='bgleft2'>15:00-15:30</td>
                            <td class='bgleft2' colspan='3'>Break</td>
                        </tr>
                        <tr>
                            <td class='bgleft3'>15:30-17:00</td>
                            <td class='bgleft3'><a href="#S14"><font size=2>Session 7-A<br>Converters I</font></a></td>
                            <td class='bgleft3'><a href="#S15"><font size=2>Session 7-B<br>FPGA and Memory circuits and Systems</font></a></td>
                            <td class='bgleft3'><a href="#S16"><font size=2>Session 7-C<br>Security-Machine Learning</font></a></td>
                        </tr>
                        <tr>
                            <td class='bgleft2'>17:00-18:00</td>
                            <td class='bgleft2' colspan='3'>Closing Ceremony Annoucement on ISICAS 2022</td>
                        </tr>
					</table>
                </center>
                <h2>Day 2: 10th Dec. 2021 (Friday)</h2>
                <h3 id="S0"><b><em><font color="blue">Session 1</font></b></em></h3>
				<p align=justify>
				Room: MBS Hotel<br>
				Chair:  <br>
				<strong>Paper 1</strong><br>
				<strong>Title: </strong>A 0.6-to-1.8V Trimming-Less CMOS Current Reference with Near-100% Power Utilization<br>
				<strong>Paper 2</strong><br>
				<strong>Title: </strong>An Ultra-Low Quiescent Current Tri-mode DC-DC Buck Converter with 92.1% Peak Efficiency for IoT Applications<br>
				<strong>Paper 3</strong><br>
				<strong>Title: </strong>Vau da Muntanialas: Energy-Efficient Multi-Die Scalable Acceleration of RNN Inference<br>
				<strong>Paper 4</strong><br>
				<strong>Title: </strong>A 0.007 mm2 0.6 V 6 MS/s Low-Power Double Rail-to-Rail SAR ADC in 65-nm CMOS<br>
				<br>

                <h3 id="S1"><b><em><font color="blue">Session 2-A: Novel Biomedical Circuits and Systems for Bio-signal Sensing</font></b></em></h3>
				<p align=justify>
				Room: Virtual Room A<br>
				Chair:  <br>
				<strong>Paper 1</strong><br>
				<strong>Title: </strong>A 4-µW Analog Front End Achieving 2.4 NEF for Long-Term ECG Monitoring<br>
				<strong>Paper 2</strong><br>
				<strong>Title: </strong>Current-mode Dielectric Spectroscopy for Liquid Permittivity Measurement<br>
				<strong>Paper 3</strong><br>
				<strong>Title: </strong>RISC-V CNN Coprocessor for Real-Time Epilepsy Detection in Wearable Application<br>
				<strong>Paper 4</strong><br>
				<strong>Title: </strong>A Mixed-Signal Chip-Based Configurable Coherent Photoacoustic-Radar Sensing Platform for In Vivo Temperature Monitoring and Vital Signs Detection<br>
				<br>	
				
                <h3 id="S2"><b><em><font color="blue">Session 2-B: Communication I</font></b></em></h3>
				<p align=justify>
				Room: Virtual Room B<br>
				Chair:  <br>
				<strong>Paper 1</strong><br>
				<strong>Title: </strong>Bayesian Neural Networks for Identification and Classification of Radio Frequency Transmitters Using Power Amplifiers’ Nonlinearity Signatures<br>
				<strong>Paper 2</strong><br>
				<strong>Title: </strong>Low-Latency Lattice-Reduction-Aided One-Bit Precoding Processor for 64-QAM 4×64 MU--MIMO Systems<br>
				<strong>Paper 3</strong><br>
				<strong>Title: </strong>A High-Efficiency Segmented Reconfigurable Cyclic Shifter for 5G QC-LDPC Decoder<br>
				<strong>Paper 4</strong><br>
				<strong>Title: </strong>An Interference-Tolerant Synchronization Scheme for Wireless Communication Systems Based on Direct Sequence Spread Spectrum<br>
				<strong>Paper 5</strong><br>
				<strong>Title: </strong>A Wideband Sliding Correlation Channel Sounder in 65 nm CMOS as a Single-board Solution<br>				
				<br>				

                <h3 id="S3"><b><em><font color="blue">Session 3-A: Communication II</font></b></em></h3>
				<p align=justify>
				Room: Virtual Room A<br>
				Chair:  <br>
				<strong>Paper 1</strong><br>
				<strong>Title:</strong>A 26GHz Fractional-N Digital Frequency Synthesizer Leveraging Noise Profiles of Three Functional Stages<br>
				<strong>Paper 2</strong><br>
				<strong>Title:</strong>A Goertzel Filter Based System for Simultaneous Multi-Frequency EIS<br>
				<strong>Paper 3</strong><br>
				<strong>Title:</strong>A 529 μW Fractional-N All-Digital PLL Using TDC Gain Auto-Calibration and an Inverse-Class-F DCO in 65-nm CMOS<br>
				<strong>Paper 4</strong><br>
				<strong>Title:</strong>A Novel Module-Sign Low-Power Implementation for the DLMS Adaptive Filter with Low Steady-State Error<br>
				<strong>Paper 5</strong><br>
				<strong>Title:</strong>Arithmetic and Logic Circuits Based on ITO-Stabilized ZnO TFT for Transparent Electronics<br>
				<br>		
				
                <h3 id="S4"><b><em><font color="blue">Session 3-B: Converters II</font></b></em></h3>
				<p align=justify>
				Room: Virtual Room B<br>
				Chair:  <br>
				<strong>Paper 1</strong><br>
				<strong>Title: </strong>64 dB Dynamic-Range 810 µW 90 MHz Fully-Differential Flipped-Source-Follower Analog Filter in CMOS 28 nm<br>
				<strong>Paper 2</strong><br>
				<strong>Title: </strong>A 38.6-fJ/Conv.-Step Inverter-Based Continuous-Time Bandpass ∆Σ ADC in 28 nm Using Asynchronous SAR Quantizer<br>
				<strong>Paper 3</strong><br>
				<strong>Title: </strong>On The Linearity of BJT-Based Current-Mode DAC Drivers<br>
				<strong>Paper 4</strong><br>
				<strong>Title: </strong>A Supply Voltage Noise Immunity Enhancement Design for High-Voltage Gate Driver IC based on Bootstrap Circuit<br>
				<br>		
				
                <h2>Day 3: 11th Dec. 2021 (Saturday)</h2>
                <h3 id="S5"><b><em><font color="blue">Session 4-A: Low Power Circuits for IoT Applications</font></b></em></h3>
				<p align=justify>
				Room: Virtual Room A<br>
				Chair:  <br>
				<strong>Paper 1</strong><br>
				<strong>Title: </strong>A 10 nA Ultra-low Quiescent Current and 60 ns Fast Transient Response Low-dropout Regulator for Internet-of-Things<br>
				<strong>Paper 2</strong><br>
				<strong>Title: </strong>A Sub-μW Reversed-Body-Bias 8-bit Processor on 65-nm Silicon-On-Thin-Box (SOTB) for IoT Applications<br>
				<strong>Paper 3</strong><br>
				<strong>Title: </strong>A 4.82nJ/pixel Stereo-depth Coprocessor with Pixel-level Pipeline and Region-Optimized Semi-Global Matching for IoT Application<br>
				<strong>Paper 4</strong><br>
				<strong>Title: </strong>A Low-Power Asynchronous RISC-V Processor with Propagated Timing Constraints Method<br>
				<br>		

                <h3 id="S6"><b><em><font color="blue">Session 4-B: Communication III</font></b></em></h3>
				<p align=justify>
				Room: Virtual Room B<br>
				Chair:  <br>
				<strong>Paper 1</strong><br>
				<strong>Title: </strong>High-Precision Sub-Nyquist Sampling System based on Modulated Wideband Converter for Communication Device Testing<br>
				<strong>Paper 2</strong><br>
				<strong>Title: </strong>A Broadband Fully Integrated Power Amplifier Using Waveform Shaping Multi-Resonance Harmonic Matching Network<br>
				<strong>Paper 3</strong><br>
				<strong>Title: </strong>A 28 GHz Sub-Sampling PLL with a Reduced-Area, Capacitor-Only Loop Filter and Polarity-Switched Transconductor<br>
				<strong>Paper 4</strong><br>
				<strong>Title: </strong>A Millimeter-Wave CMOS VCO Featuring a Mode-Ambiguity-Aware Multi-Resonant-RLCM Tank <br>
				<strong>Paper 5</strong><br>
				<strong>Title: </strong>A Broadband Differential Linear Driver with Channel Mismatch Cancellation and Bandwidth Extension for B-PLC Applications<br>
				<br>		

                <h3 id="S7"><b><em><font color="blue">Session 4-C: Analog Circuits</font></b></em></h3>
				<p align=justify>
				Room: Virtual Room C<br>
				Chair:  <br>
				<strong>Paper 1</strong><br>
				<strong>Title: </strong>Mismatch Analysis of DTCs with an Improved BIST-TDC in 28nm CMOS<br>
				<strong>Paper 2</strong><br>
				<strong>Title: </strong>Accurate and Fast On-wafer Test Circuitry Integrated with a 140-dB-Input-Range Current Digitizer for Parameter Tests in WAT<br>
				<strong>Paper 3</strong><br>
				<strong>Title: </strong>A 0.02–2-GHz Inductorless Two-Fold Noise-Canceling Low-Noise Amplifier in 28-nm CMOS<br>
				<strong>Paper 4</strong><br>
				<strong>Title: </strong>An Independent Dynamic Dead-Time Control for Reliable High-Voltage High-Frequency Half-Bridge Converters<br>
				<br>		

                <h3 id="S8"><b><em><font color="blue">Session 5-A: Low Power Analog Circuits</font></b></em></h3>
				<p align=justify>
				Room: Virtual Room A<br>
				Chair:  <br>
				<strong>Paper 1</strong><br>
				<strong>Title: </strong>A 0.22μW Time-Domain Sensor-to-Digital Front-End with Reduced Supply Sensitivity for Energy Harvesting Applications<br>
				<strong>Paper 2</strong><br>
				<strong>Title: </strong>A High-Sensitivity Wide Input-Power-Range Ultra-Low-Power RF Energy Harvester for IoT Applications<br>
				<strong>Paper 3</strong><br>
				<strong>Title: </strong>Slew-Rate Booster and Frequency Compensation Circuit for Automotive LDOs<br>
				<strong>Paper 4</strong><br>
				<strong>Title: </strong>Automotive Switched-Capacitor DC-DC Converter with High BW Power Mirror and Dual Supply Driver<br>
				<strong>Paper 5</strong><br>
				<strong>Title: </strong>A Switched-Capacitor Bandgap Voltage Reference for IoT Applications<br>
				<br>		

                <h3 id="S9"><b><em><font color="blue">Session 5-B: Communication IV</font></b></em></h3>
				<p align=justify>
				Room: Virtual Room B<br>
				Chair:  <br>
				<strong>Paper 1</strong><br>
				<strong>Title: </strong>Compact E-band I/Q Receiver in SiGe BiCMOS for 5G backhauling applications<br>
				<strong>Paper 2</strong><br>
				<strong>Title: </strong>A 56-Gb/s PAM4 Analog Front-End with Fixed Peaking Frequency and Bandwidth in 40-nm CMOS<br>
				<strong>Paper 3</strong><br>
				<strong>Title: </strong>A 600-μm2 Ring-VCO-Based Hybrid PLL Using a 30-μW Charge-Sharing Integrator in 28-nm CMOS<br>
				<strong>Paper 4</strong><br>
				<strong>Title: </strong>A 3.36-GHz Locking-Tuned Type-I Sampling PLL with -78.6-dBc Reference Spur Merging Single-Path Reference-Feedthrough-Suppression and Narrow-Pulse-Shielding Techniques<br>
				<strong>Paper 5</strong><br>
				<strong>Title: </strong>Exploiting Parasitic Capacitances in 3-D Inductors to Design RF CMOS Quasi-Elliptic-Type Broad-Band Bandpass Filters<br>
				<br>		

                <h3 id="S10"><b><em><font color="blue">Session 5-C: Low Power and Low Voltage circuits</font></b></em></h3>
				<p align=justify>
				Room: Virtual Room C<br>
				Chair:  <br>
				<strong>Paper 1</strong><br>
				<strong>Title: </strong>A -40 ℃ to 140 ℃ Picowatt CMOS Voltage Reference with 0.25-V Power Supply<br>
				<strong>Paper 2</strong><br>
				<strong>Title: </strong>High-Speed Dynamic Level Shifter for High-Side Bootstrapped Gate Driver in High-Voltage Buck Regulators<br>
				<strong>Paper 3</strong><br>
				<strong>Title: </strong>A 300mV-Supply, sub-nW-Power Digital-Based Operational Transconductance Amplifier<br>
				<strong>Paper 4</strong><br>
				<strong>Title: </strong>Adaptive Maximum Power Point Tracking with Model-Based Negative Feedback Control and Improved V-f Model<br>
				<strong>Paper 5</strong><br>
				<strong>Title: </strong>A New Energy-Efficient and High Throughput Two-Phase Multi-Bit Per Cycle Ring Oscillator-based True Random Number Generator<br>
				<br>	

                <h3 id="S11"><b><em><font color="blue">Session 6-A: Wearable Medical Devices</font></b></em></h3>
				<p align=justify>
				Room: Virtual Room A<br>
				Chair:  <br>
				<strong>Paper 1</strong><br>
				<strong>Title: </strong>A Low-Power Sigma-Delta Modulator for Healthcare and Medical Diagnostic Applications<br>
				<strong>Paper 2</strong><br>
				<strong>Title: </strong>A 1.3 µW Event-Driven ANN Core for Cardiac Arrhythmia Classification in Wearable Sensors<br>
				<strong>Paper 3</strong><br>
				<strong>Title: </strong>A 19―48.3-GHz 6th-order Transformer-based Injection-locked Frequency Divider with 87.1% Locking Range in 40-nm CMOS<br>
				<strong>Paper 4</strong><br>
				<strong>Title: </strong>Ternary LDPC Error Correction for Arrhythmia Classification in Wireless Wearable Electrocardiogram Sensors<br>
				<strong>Paper 5</strong><br>
				<strong>Title: </strong>A MEMS-CMOS Microsystem for Contact-less Human Body Temperature Measurements and Presence, Motion and Proximity Detection<br>
				<br>	

                <h3 id="S12"><b><em><font color="blue">Session 6-B: Sensors and Low Power Circuits</font></b></em></h3>
				<p align=justify>
				Room: Virtual Room B<br>
				Chair:  <br>
				<strong>Paper 1</strong><br>
				<strong>Title: </strong>Senputing: An Ultra-Low-Power Always-On Vision Perception Chip Featuring the Deep Fusion of Sensing and Computing<br>
				<strong>Paper 2</strong><br>
				<strong>Title: </strong>A Raw Image-based End-to-end Object Detection Accelerator using HOG Features<br>
				<strong>Paper 3</strong><br>
				<strong>Title: </strong>NS-MD: Near-Sensor Motion Detection with Energy Harvesting Image Sensor for Always-On Visual Perception<br>
				<strong>Paper 4</strong><br>
				<strong>Title: </strong>Flexible Multi-Channel Analog-Frontend for Ultra-Low Power Environmental Sensing<br>
				<strong>Paper 5</strong><br>
				<strong>Title: </strong>A High-Efficiency Dual-Antenna RF Energy Harvesting System using Full-Energy Extraction with Improved Input Power Response.<br>
				<br>	

                <h3 id="S13"><b><em><font color="blue">Session 6-C: Low Power Digital Circuits</font></b></em></h3>
				<p align=justify>
				Room: Virtual Room C<br>
				Chair:  <br>
				<strong>Paper 1</strong><br>
				<strong>Title: </strong>A Time-Domain Binary CNN Engine with Error-Detection based Resilience in 28nm CMOS<br>
				<strong>Paper 2</strong><br>
				<strong>Title: </strong>Energy Efficient 0.5V 4.8pJ/SOP 0.93µW Leakage/Core Neuromorphic Processor Design<br>
				<strong>Paper 3</strong><br>
				<strong>Title: </strong>Balancing the Cost and Performance Trade-offs in SNN Processors<br>
				<strong>Paper 4</strong><br>
				<strong>Title: </strong>MuGRA: A Scalable Multi-Grained Reconfigurable Accelerator Powered by Elastic Neural Network<br>
				<br>	
				
                <h3 id="S14"><b><em><font color="blue">Session 7-A: Converters I</font></b></em></h3>
				<p align=justify>
				Room: Virtual Room A<br>
				Chair:  <br>
				<strong>Paper 1</strong><br>
				<strong>Title: </strong>Multi-channel Analog-to-Digital Conversion Using a Delta-Sigma Modulator Without Reset and a Modulated-Sinc-Sum Filter<br>
				<strong>Paper 2</strong><br>
				<strong>Title: </strong>A 16-bit Calibration-Free SAR ADC with Binary-Window and Capacitor-Swapping DAC Switching Schemes<br>
				<strong>Paper 3</strong><br>
				<strong>Title: </strong>A Single-Opamp Third Order CT ΔΣ Modulator with SAB-ELD-Merged Integrator and Three-Stage Hybrid Compensation Opamp<br>
				<strong>Paper 4</strong><br>
				<strong>Title: </strong>A SiGe HBT 6th-order 10GHz Inductor-less Anti-aliasing Low-pass Filter for High-speed ATI Digitizers<br>
				<br>	

                <h3 id="S15"><b><em><font color="blue">Session 7-B: FPGA and Memory circuits and Systems</font></b></em></h3>
				<p align=justify>
				Room: Virtual Room B<br>
				Chair:  <br>
				<strong>Paper 1</strong><br>
				<strong>Title: </strong>HAMBug: A Hybrid CPU-FPGA System to Detect Race Conditions<br>
				<strong>Paper 2</strong><br>
				<strong>Title: </strong>An Optimized FPGA-Based Real-Time NDT for 3D-LiDAR Localization in Smart Vehicles<br>
				<strong>Paper 3</strong><br>
				<strong>Title: </strong>An FPGA-Based Energy-Efficient Reconfigurable Convolutional Neural Network Accelerator for Object Recognition Applications<br>
				<strong>Paper 4</strong><br>
				<strong>Title: </strong>200-MHz Single-ended 6T 1-kb SRAM with 0.2313 pJ Energy/Access Using 40-nm CMOS Logic Process<br>
				<strong>Paper 5</strong><br>
				<strong>Title: </strong>In-Situ Aging-aware Error Monitoring Scheme for IMPLY-based Memristive Computing-in-Memory Systems<br>
				<br>	

                <h3 id="S16"><b><em><font color="blue">Session 7-C: Security-Machine Learning</font></b></em></h3>
				<p align=justify>
				Room: Virtual Room C<br>
				Chair:  <br>
				<strong>Paper 1</strong><br>
				<strong>Title: </strong>A Wide-Range Area-Efficient Physically Unclonable Function with High Machine Learning Attack Resilience in 28-nm CMOS<br>
				<strong>Paper 2</strong><br>
				<strong>Title: </strong>A Low-Power Multiband Blocker-Tolerant Receiver with a Steep Filtering Slope Using an N-Path LNA with Feedforward OB Blocker Cancellation and Filtering-By-Aliasing Baseband<br>
				<strong>Paper 3</strong><br>
				<strong>Title: </strong>A 4T/Cell Amplifier-Chain-Based XOR PUF With Strong Machine Learning Attack Resilience<br>
				<strong>Paper 4</strong><br>
				<strong>Title: </strong>A Dual-Entropy-Superposed PUF with In-Cell Entropy Sign Based Stabilization<br>
				<strong>Paper 5</strong><br>
				<strong>Title: </strong>Self-Healing Router Approach for High-Performance Network-on-Chip<br>
				<br>	

                <h6>Last Updated on: Dec. 2, 2021</h6>

            </div><!--main-->
            <div class="clear">&nbsp;</div>
        </div><!--content-->

        <div id="footer">

        </div><!--footer-->

    </div><!--body-->
</body>
</html>
