<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2016.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="14" Path="/home/francesca/xil_proj/trig_testbench_F/project_1.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="c9b7a2d05ef04b44936c96c8e916fb81"/>
    <Option Name="Part" Val="xc7z030ffg676-2"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/ip_develop/fc_l2/L2triggerv5/solution1/impl"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../l2_trigger/solution1/impl"/>
    <Option Name="EnableCoreContainer" Val="TRUE"/>
    <Option Name="XPMLibraries" Val="XPM_CDC"/>
    <Option Name="XPMLibraries" Val="XPM_MEMORY"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/project_1.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/project_1.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="16"/>
    <Option Name="WTModelSimExportSim" Val="16"/>
    <Option Name="WTQuestaExportSim" Val="16"/>
    <Option Name="WTIesExportSim" Val="16"/>
    <Option Name="WTVcsExportSim" Val="16"/>
    <Option Name="WTRivieraExportSim" Val="16"/>
    <Option Name="WTActivehdlExportSim" Val="16"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/design_fc/design_fc.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="design_fc.bd" FileRelPathName="ip/design_fc_auto_us_0/design_fc_auto_us_0.xci">
          <Proxy FileSetName="design_fc_auto_us_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_fc.bd" FileRelPathName="ip/design_fc_auto_pc_1/design_fc_auto_pc_1.xci">
          <Proxy FileSetName="design_fc_auto_pc_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_fc.bd" FileRelPathName="ip/design_fc_auto_pc_0/design_fc_auto_pc_0.xci">
          <Proxy FileSetName="design_fc_auto_pc_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_fc.bd" FileRelPathName="ip/design_fc_l2_trigger_0_0/design_fc_l2_trigger_0_0.xci">
          <Proxy FileSetName="design_fc_l2_trigger_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_fc.bd" FileRelPathName="ip/design_fc_axi_gpio_0_0/design_fc_axi_gpio_0_0.xci">
          <Proxy FileSetName="design_fc_axi_gpio_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_fc.bd" FileRelPathName="ip/design_fc_util_vector_logic_0_0/design_fc_util_vector_logic_0_0.xci">
          <Proxy FileSetName="design_fc_util_vector_logic_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_fc.bd" FileRelPathName="ip/design_fc_xlslice_0_0/design_fc_xlslice_0_0.xci">
          <Proxy FileSetName="design_fc_xlslice_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_fc.bd" FileRelPathName="ip/design_fc_c_counter_binary_0_0/design_fc_c_counter_binary_0_0.xci">
          <Proxy FileSetName="design_fc_c_counter_binary_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_fc.bd" FileRelPathName="ip/design_fc_axi_dma_0_1/design_fc_axi_dma_0_1.xci">
          <Proxy FileSetName="design_fc_axi_dma_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_fc.bd" FileRelPathName="ip/design_fc_rst_processing_system7_0_100M_0/design_fc_rst_processing_system7_0_100M_0.xci">
          <Proxy FileSetName="design_fc_rst_processing_system7_0_100M_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_fc.bd" FileRelPathName="ip/design_fc_xbar_1/design_fc_xbar_1.xci">
          <Proxy FileSetName="design_fc_xbar_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_fc.bd" FileRelPathName="ip/design_fc_xbar_0/design_fc_xbar_0.xci">
          <Proxy FileSetName="design_fc_xbar_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_fc.bd" FileRelPathName="ip/design_fc_processing_system7_0_0/design_fc_processing_system7_0_0.xci">
          <Proxy FileSetName="design_fc_processing_system7_0_0"/>
        </CompFileExtendedInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/design_fc/hdl/design_fc_wrapper.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/pattern_checker.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/clk_diff_to_200.xcix">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/clk_diff_to_200/clk_diff_to_200.xci">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="design_fc_wrapper"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/new/chipscope.xdc">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/new/cs_dma.xdc">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/new/cs_slowcontrol.xdc">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/new/pins.xdc">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="write_bitstream"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/new/top.xdc">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="synthesis"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="design_fc_wrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SimMode" Val="post-implementation"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="pattern_checker" Type="Constrs" RelSrcDir="$PSRCDIR/pattern_checker">
      <File Path="$PSRCDIR/pattern_checker/new/pattern_checker.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/pattern_checker/new/chipscope.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/pattern_checker/new/pattern_checker.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="design_fc_processing_system7_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_fc_processing_system7_0_0">
      <Config>
        <Option Name="TopModule" Val="design_fc_processing_system7_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_fc_xbar_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_fc_xbar_0">
      <Config>
        <Option Name="TopModule" Val="design_fc_xbar_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_fc_xbar_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_fc_xbar_1">
      <Config>
        <Option Name="TopModule" Val="design_fc_xbar_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_fc_rst_processing_system7_0_100M_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_fc_rst_processing_system7_0_100M_0">
      <Config>
        <Option Name="TopModule" Val="design_fc_rst_processing_system7_0_100M_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_fc_axi_dma_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_fc_axi_dma_0_1">
      <Config>
        <Option Name="TopModule" Val="design_fc_axi_dma_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_fc_xlslice_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_fc_xlslice_0_0">
      <Config>
        <Option Name="TopModule" Val="design_fc_xlslice_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_fc_axi_gpio_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_fc_axi_gpio_0_0">
      <Config>
        <Option Name="TopModule" Val="design_fc_axi_gpio_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_fc_util_vector_logic_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_fc_util_vector_logic_0_0">
      <Config>
        <Option Name="TopModule" Val="design_fc_util_vector_logic_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_fc_c_counter_binary_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_fc_c_counter_binary_0_0">
      <Config>
        <Option Name="TopModule" Val="design_fc_c_counter_binary_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_fc_l2_trigger_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_fc_l2_trigger_0_0">
      <Config>
        <Option Name="TopModule" Val="design_fc_l2_trigger_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_fc_auto_pc_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_fc_auto_pc_0">
      <Config>
        <Option Name="TopModule" Val="design_fc_auto_pc_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_fc_auto_pc_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_fc_auto_pc_1">
      <Config>
        <Option Name="TopModule" Val="design_fc_auto_pc_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_fc_auto_us_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_fc_auto_us_0">
      <Config>
        <Option Name="TopModule" Val="design_fc_auto_us_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z030ffg676-2" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="design_fc_processing_system7_0_0_synth_1" Type="Ft3:Synth" SrcSet="design_fc_processing_system7_0_0" Part="xc7z030ffg676-2" ConstrsSet="design_fc_processing_system7_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_fc_processing_system7_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="design_fc_xbar_0_synth_1" Type="Ft3:Synth" SrcSet="design_fc_xbar_0" Part="xc7z030ffg676-2" ConstrsSet="design_fc_xbar_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_fc_xbar_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="design_fc_xbar_1_synth_1" Type="Ft3:Synth" SrcSet="design_fc_xbar_1" Part="xc7z030ffg676-2" ConstrsSet="design_fc_xbar_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_fc_xbar_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="design_fc_rst_processing_system7_0_100M_0_synth_1" Type="Ft3:Synth" SrcSet="design_fc_rst_processing_system7_0_100M_0" Part="xc7z030ffg676-2" ConstrsSet="design_fc_rst_processing_system7_0_100M_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_fc_rst_processing_system7_0_100M_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="design_fc_axi_dma_0_1_synth_1" Type="Ft3:Synth" SrcSet="design_fc_axi_dma_0_1" Part="xc7z030ffg676-2" ConstrsSet="design_fc_axi_dma_0_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_fc_axi_dma_0_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="design_fc_xlslice_0_0_synth_1" Type="Ft3:Synth" SrcSet="design_fc_xlslice_0_0" Part="xc7z030ffg676-2" ConstrsSet="design_fc_xlslice_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_fc_xlslice_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="design_fc_axi_gpio_0_0_synth_1" Type="Ft3:Synth" SrcSet="design_fc_axi_gpio_0_0" Part="xc7z030ffg676-2" ConstrsSet="design_fc_axi_gpio_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_fc_axi_gpio_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="design_fc_util_vector_logic_0_0_synth_1" Type="Ft3:Synth" SrcSet="design_fc_util_vector_logic_0_0" Part="xc7z030ffg676-2" ConstrsSet="design_fc_util_vector_logic_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_fc_util_vector_logic_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="design_fc_c_counter_binary_0_0_synth_1" Type="Ft3:Synth" SrcSet="design_fc_c_counter_binary_0_0" Part="xc7z030ffg676-2" ConstrsSet="design_fc_c_counter_binary_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_fc_c_counter_binary_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="design_fc_l2_trigger_0_0_synth_1" Type="Ft3:Synth" SrcSet="design_fc_l2_trigger_0_0" Part="xc7z030ffg676-2" ConstrsSet="design_fc_l2_trigger_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_fc_l2_trigger_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="design_fc_auto_pc_0_synth_1" Type="Ft3:Synth" SrcSet="design_fc_auto_pc_0" Part="xc7z030ffg676-2" ConstrsSet="design_fc_auto_pc_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_fc_auto_pc_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="design_fc_auto_pc_1_synth_1" Type="Ft3:Synth" SrcSet="design_fc_auto_pc_1" Part="xc7z030ffg676-2" ConstrsSet="design_fc_auto_pc_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_fc_auto_pc_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="design_fc_auto_us_0_synth_1" Type="Ft3:Synth" SrcSet="design_fc_auto_us_0" Part="xc7z030ffg676-2" ConstrsSet="design_fc_auto_us_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_fc_auto_us_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z030ffg676-2" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="design_fc_processing_system7_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z030ffg676-2" ConstrsSet="design_fc_processing_system7_0_0" Description="Default settings for Implementation." SynthRun="design_fc_processing_system7_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="design_fc_xbar_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z030ffg676-2" ConstrsSet="design_fc_xbar_0" Description="Default settings for Implementation." SynthRun="design_fc_xbar_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="design_fc_xbar_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z030ffg676-2" ConstrsSet="design_fc_xbar_1" Description="Default settings for Implementation." SynthRun="design_fc_xbar_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="design_fc_rst_processing_system7_0_100M_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z030ffg676-2" ConstrsSet="design_fc_rst_processing_system7_0_100M_0" Description="Default settings for Implementation." SynthRun="design_fc_rst_processing_system7_0_100M_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="design_fc_axi_dma_0_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z030ffg676-2" ConstrsSet="design_fc_axi_dma_0_1" Description="Default settings for Implementation." SynthRun="design_fc_axi_dma_0_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="design_fc_xlslice_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z030ffg676-2" ConstrsSet="design_fc_xlslice_0_0" Description="Default settings for Implementation." SynthRun="design_fc_xlslice_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="design_fc_axi_gpio_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z030ffg676-2" ConstrsSet="design_fc_axi_gpio_0_0" Description="Default settings for Implementation." SynthRun="design_fc_axi_gpio_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="design_fc_util_vector_logic_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z030ffg676-2" ConstrsSet="design_fc_util_vector_logic_0_0" Description="Default settings for Implementation." SynthRun="design_fc_util_vector_logic_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="design_fc_c_counter_binary_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z030ffg676-2" ConstrsSet="design_fc_c_counter_binary_0_0" Description="Default settings for Implementation." SynthRun="design_fc_c_counter_binary_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="design_fc_l2_trigger_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z030ffg676-2" ConstrsSet="design_fc_l2_trigger_0_0" Description="Default settings for Implementation." SynthRun="design_fc_l2_trigger_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="design_fc_auto_pc_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z030ffg676-2" ConstrsSet="design_fc_auto_pc_0" Description="Default settings for Implementation." SynthRun="design_fc_auto_pc_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="design_fc_auto_pc_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z030ffg676-2" ConstrsSet="design_fc_auto_pc_1" Description="Default settings for Implementation." SynthRun="design_fc_auto_pc_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="design_fc_auto_us_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z030ffg676-2" ConstrsSet="design_fc_auto_us_0" Description="Default settings for Implementation." SynthRun="design_fc_auto_us_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="Labtoolstcl 44-513"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="8"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="1"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
    <MsgAttr Name="StringsToMatch" Val="ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/000013ccf85701"/>
  </MsgRule>
</Project>
