// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design internal header
// See Vtop.h for the primary calling header

#ifndef VERILATED_VTOP___024ROOT_H_
#define VERILATED_VTOP___024ROOT_H_  // guard

#include "verilated.h"
#include "verilated_timing.h"
class Vtop_MUX8;


class Vtop__Syms;

class alignas(VL_CACHE_LINE_BYTES) Vtop___024root final : public VerilatedModule {
  public:
    // CELLS
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fO_sdram_ras_n_d_s__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fO_sdram_cas_n_d_s__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fO_sdram_wen_n_d_s__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fO_sdram_addr_d_10_s__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fO_sdram_addr_d_9_s__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fO_sdram_addr_d_8_s__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fO_sdram_addr_d_7_s__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fO_sdram_addr_d_6_s__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fO_sdram_addr_d_4_s__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fO_sdram_addr_d_3_s__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fO_sdram_addr_d_2_s__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fO_sdram_addr_d_1_s__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fO_sdram_addr_d_0_s__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fO_sdram_ba_d_1_s__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fO_sdram_ba_d_0_s__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn202_s1__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn153_s11__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn153_s11__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn155_s12__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn155_s12__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn157_s12__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn157_s12__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn159_s12__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn159_s12__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn163_s12__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn169_s12__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn171_s13__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn64_s0__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn63_s0__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn63_s0__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn153_s12__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn153_s12__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn155_s13__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn155_s13__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn157_s13__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn157_s13__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn163_s13__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn163_s13__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn153_s13__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn153_s13__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn167_s13__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn167_s13__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn165_s14__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn165_s14__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn200_s2__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn200_s2__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn67_s2__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn67_s2__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn179_s0__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn180_s0__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn180_s0__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn181_s0__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn181_s0__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn182_s0__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn182_s0__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn183_s0__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn184_s0__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn184_s0__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn185_s0__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn185_s0__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn186_s0__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_wr_data_valid_s3__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn80_s25__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn590_s27__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn592_s27__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn592_s27__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn997_s12__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn997_s12__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1003_s12__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1003_s12__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn580_s28__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn582_s27__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn582_s27__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn584_s28__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn586_s27__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn588_s27__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn596_s29__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn596_s29__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn598_s29__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn602_s28__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn604_s27__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn604_s27__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1000_s13__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1000_s13__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1005_s14__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1005_s14__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1007_s14__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1009_s14__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1009_s14__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1011_s14__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1011_s14__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1013_s14__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1013_s14__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1015_s14__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1017_s14__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1019_s14__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1021_s14__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1023_s14__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1025_s14__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1027_s14__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1029_s14__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn80_s26__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn606_s9__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn606_s9__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn618_s8__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn618_s8__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn85_s0__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn84_s0__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn84_s0__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn99_s0__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn98_s0__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn98_s0__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn179_s1__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn179_s2__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn182_s2__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn182_s2__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn183_s2__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn183_s2__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn184_s1__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_wr_data_valid_s4__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn80_s27__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn590_s28__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn590_s28__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn590_s29__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn592_s31__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn997_s13__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn997_s14__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn997_s14__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1003_s13__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1003_s13__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1003_s14__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1003_s14__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn582_s28__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn582_s28__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn582_s29__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn582_s29__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn582_s30__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn582_s30__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn582_s31__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn582_s31__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn584_s29__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn586_s28__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn586_s29__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn586_s29__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn588_s28__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn598_s30__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn598_s30__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1000_s14__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1000_s15__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1000_s15__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1005_s15__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1005_s15__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1005_s16__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1005_s16__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1005_s17__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1005_s17__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1007_s15__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1007_s16__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1007_s16__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1009_s16__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1009_s16__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1011_s15__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1011_s15__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1013_s15__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1013_s15__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1015_s15__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1015_s15__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1015_s16__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1015_s16__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1017_s15__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1017_s15__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1017_s16__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1017_s16__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1019_s15__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1019_s15__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1019_s16__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1019_s16__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1021_s15__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1021_s15__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1021_s16__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1021_s16__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1023_s15__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1023_s15__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1023_s16__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1023_s16__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1025_s15__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1025_s15__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1025_s16__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1025_s16__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1027_s15__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1027_s15__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1027_s16__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1027_s16__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1029_s15__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1029_s15__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1029_s16__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1029_s16__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn80_s28__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn80_s28__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn80_s29__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn80_s29__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn614_s9__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn614_s9__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn616_s9__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdram_cke_s6__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdram_cke_s6__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn181_s3__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn181_s3__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn993_s2__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn993_s2__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_wr_data_valid_s5__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_wr_data_valid_s5__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_wr_data_valid_s6__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_wr_data_valid_s6__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_wr_data_valid_s7__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn590_s30__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn590_s30__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn997_s15__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn997_s15__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1003_s18__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1003_s18__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn582_s32__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn582_s32__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn582_s34__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn582_s34__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn582_s36__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn582_s36__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn582_s37__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn582_s37__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn582_s38__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn586_s30__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1000_s16__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1000_s16__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1000_s17__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1000_s17__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1005_s18__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1005_s18__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1007_s17__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1007_s17__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1007_s18__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1007_s18__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1009_s17__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1009_s17__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1011_s16__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1011_s16__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1013_s16__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1013_s16__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1015_s17__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1015_s17__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1017_s17__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1017_s17__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1019_s17__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1019_s17__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1021_s17__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1021_s17__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1023_s17__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1023_s17__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1025_s17__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1025_s17__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1027_s17__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1027_s17__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1029_s17__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1029_s17__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn80_s30__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn80_s30__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_wr_data_valid_s8__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_wr_data_valid_s8__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_wr_data_valid_s9__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_wr_data_valid_s9__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn590_s31__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn590_s31__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn582_s39__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn582_s39__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn582_s40__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn582_s40__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn582_s42__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn582_s42__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn582_s43__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn582_s43__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn582_s45__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn582_s45__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn582_s46__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1005_s19__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1005_s20__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1009_s18__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1015_s18__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1015_s18__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1017_s18__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1017_s18__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1019_s18__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1019_s18__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1019_s19__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1019_s19__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1021_s18__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1021_s18__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1023_s18__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1023_s18__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1025_s18__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1025_s18__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1027_s18__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1027_s18__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1029_s18__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1029_s18__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn997_s18__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn997_s18__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn181_s4__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn180_s4__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn179_s4__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn183_s3__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn183_s3__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn592_s33__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn610_s10__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn612_s10__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn612_s10__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn582_s47__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn582_s47__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn993_s3__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn993_s3__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn584_s31__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn584_s31__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn580_s31__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn580_s31__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fReset_cmd_count_s1__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fReset_cmd_count_s1__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1003_s20__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn759_s3__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn759_s3__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn997_s19__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn997_s19__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn582_s48__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1009_s19__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn1009_s19__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn80_s32__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn592_s34__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn592_s34__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn620_s9__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn620_s9__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn616_s10__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn616_s10__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn614_s10__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn614_s10__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn610_s11__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn610_s11__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn608_s9__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn608_s9__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_fsm_addr_col_wrd_7_s5__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn622_s11__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn622_s11__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn606_s11__DOT__lut_3;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn180_s5__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn180_s5__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn606_s12__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn606_s12__DOT__lut_4__DOT__mux8_2;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn580_s32__DOT__lut_4__DOT__mux8_1;
    Vtop_MUX8* __PVT__top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fn580_s32__DOT__lut_4__DOT__mux8_2;

    // DESIGN SPECIFIC STATE
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        VL_IN8(clk,0,0);
        CData/*0:0*/ top__DOT__reset;
        CData/*0:0*/ top__DOT__O_sdram_clk;
        CData/*0:0*/ top__DOT__sdram__DOT__Sys_clk;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__cpu_clk;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_clk;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn26_2;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn25_2;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn24_2;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn23_2;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn22_2;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn21_2;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn20_2;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn19_2;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn18_2;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn17_2;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn16_2;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn15_2;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn14_2;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn13_2;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fInit_cnt_14_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fInit_cnt_13_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fInit_cnt_12_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fInit_cnt_11_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fInit_cnt_10_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fInit_cnt_9_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fInit_cnt_8_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fInit_cnt_7_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fInit_cnt_6_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fInit_cnt_5_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fInit_cnt_4_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fInit_cnt_3_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fInit_cnt_2_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fInit_cnt_1_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fInit_cnt_15_s1__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fInit_cnt_0_s2__DOT__Q_reg;
        VL_OUT8(LCD_CLK,0,0);
        VL_OUT8(LCD_HYNC,0,0);
        VL_OUT8(LCD_SYNC,0,0);
        VL_OUT8(LCD_DEN,0,0);
        VL_OUT8(LCD_R,4,0);
        VL_OUT8(LCD_G,5,0);
        VL_OUT8(LCD_B,4,0);
        VL_IN8(flashMiso,0,0);
        VL_OUT8(flashClk,0,0);
        VL_OUT8(flashMosi,0,0);
        VL_OUT8(flashCs,0,0);
        VL_IN8(uart_rx,0,0);
        VL_OUT8(uart_tx,0,0);
        VL_IN8(btnDownL,0,0);
        VL_IN8(btnUpL,0,0);
        VL_IN8(btnLeftL,0,0);
        VL_IN8(btnRightL,0,0);
        VL_IN8(btnDownR,0,0);
        VL_IN8(btnUpR,0,0);
        VL_IN8(btnLeftR,0,0);
        VL_IN8(btnRightR,0,0);
        CData/*5:0*/ top__DOT__led;
        CData/*0:0*/ top__DOT__cpuclk;
        CData/*0:0*/ top__DOT__overflow;
        CData/*0:0*/ top__DOT__ren;
        CData/*1:0*/ top__DOT____Vcellout__cpu_1__debug_error;
        CData/*0:0*/ top__DOT__mem_ren;
        CData/*0:0*/ top__DOT__mem_wen;
    };
    struct {
        CData/*0:0*/ top__DOT__screen_wen;
        CData/*0:0*/ top__DOT__memReady;
        CData/*0:0*/ top__DOT__debug;
        CData/*0:0*/ top__DOT__second_stage_mem_ren;
        CData/*0:0*/ top__DOT__second_stage_mem_wen;
        CData/*0:0*/ top__DOT__program_mem_ren;
        CData/*0:0*/ top__DOT__program_mem_wen;
        CData/*0:0*/ top__DOT__uart_ren;
        CData/*0:0*/ top__DOT__uart_wen;
        CData/*0:0*/ top__DOT__usb_ren;
        CData/*0:0*/ top__DOT__clint_ren;
        CData/*0:0*/ top__DOT__clint_wen;
        CData/*0:0*/ top__DOT__mtimer_irq;
        CData/*0:0*/ top__DOT__sdram_clk;
        CData/*0:0*/ top__DOT__rpll_lock;
        CData/*3:0*/ top__DOT__O_sdram_dqm;
        CData/*7:0*/ top__DOT__sdram_mask;
        CData/*3:0*/ top__DOT__sdram_len;
        CData/*0:0*/ top__DOT__sdram_ready;
        CData/*0:0*/ top__DOT__btn_ren;
        CData/*0:0*/ top__DOT__btn_out;
        CData/*0:0*/ top__DOT__flash_ren;
        CData/*0:0*/ top__DOT__flash_wen;
        CData/*7:0*/ top__DOT__pixelData;
        CData/*0:0*/ top__DOT__error;
        CData/*4:0*/ top__DOT__R_tmp;
        CData/*5:0*/ top__DOT__G_tmp;
        CData/*4:0*/ top__DOT__B_tmp;
        CData/*2:0*/ top__DOT__state;
        CData/*0:0*/ top__DOT__counter27M;
        CData/*0:0*/ top__DOT__sram_len;
        CData/*0:0*/ top__DOT__cpu_1__DOT__inA_is_PC;
        CData/*0:0*/ top__DOT__cpu_1__DOT__branch_taken;
        CData/*2:0*/ top__DOT__cpu_1__DOT__IDEX_funct3;
        CData/*6:0*/ top__DOT__cpu_1__DOT__IDEX_funct7;
        CData/*4:0*/ top__DOT__cpu_1__DOT__IDEX_instr_rs2;
        CData/*4:0*/ top__DOT__cpu_1__DOT__IDEX_instr_rs1;
        CData/*4:0*/ top__DOT__cpu_1__DOT__IDEX_instr_rd;
        CData/*0:0*/ top__DOT__cpu_1__DOT__IDEX_RegDst;
        CData/*0:0*/ top__DOT__cpu_1__DOT__IDEX_ALUSrc;
        CData/*0:0*/ top__DOT__cpu_1__DOT__IDEX_inA_is_PC;
        CData/*0:0*/ top__DOT__cpu_1__DOT__IDEX_Jump;
        CData/*0:0*/ top__DOT__cpu_1__DOT__IDEX_JumpJALR;
        CData/*1:0*/ top__DOT__cpu_1__DOT__IDEX_reg_type;
        CData/*2:0*/ top__DOT__cpu_1__DOT__IDEX_ALUcntrl;
        CData/*0:0*/ top__DOT__cpu_1__DOT__IDEX_MemRead;
        CData/*0:0*/ top__DOT__cpu_1__DOT__IDEX_MemWrite;
        CData/*0:0*/ top__DOT__cpu_1__DOT__IDEX_MemToReg;
        CData/*0:0*/ top__DOT__cpu_1__DOT__IDEX_RegWrite;
        CData/*2:0*/ top__DOT__cpu_1__DOT__EXMEM_funct3;
        CData/*2:0*/ top__DOT__cpu_1__DOT__MEMWB_funct3;
        CData/*4:0*/ top__DOT__cpu_1__DOT__EXMEM_RegWriteAddr;
        CData/*1:0*/ top__DOT__cpu_1__DOT__EXMEM_reg_type;
        CData/*0:0*/ top__DOT__cpu_1__DOT__EXMEM_Zero;
        CData/*0:0*/ top__DOT__cpu_1__DOT__EXMEM_JumpJALR;
        CData/*3:0*/ top__DOT__cpu_1__DOT__byte_select_vector;
        CData/*0:0*/ top__DOT__cpu_1__DOT__EXMEM_MemRead;
        CData/*0:0*/ top__DOT__cpu_1__DOT__EXMEM_MemWrite;
        CData/*0:0*/ top__DOT__cpu_1__DOT__EXMEM_RegWrite;
        CData/*0:0*/ top__DOT__cpu_1__DOT__EXMEM_MemToReg;
        CData/*4:0*/ top__DOT__cpu_1__DOT__MEMWB_RegWriteAddr;
        CData/*0:0*/ top__DOT__cpu_1__DOT__MEMWB_MemToReg;
        CData/*0:0*/ top__DOT__cpu_1__DOT__MEMWB_RegWrite;
        CData/*1:0*/ top__DOT__cpu_1__DOT__MEMWB_reg_type;
    };
    struct {
        CData/*0:0*/ top__DOT__cpu_1__DOT__RegDst;
        CData/*0:0*/ top__DOT__cpu_1__DOT__MemRead;
        CData/*0:0*/ top__DOT__cpu_1__DOT__MemWrite;
        CData/*0:0*/ top__DOT__cpu_1__DOT__MemToReg;
        CData/*0:0*/ top__DOT__cpu_1__DOT__ALUSrc;
        CData/*0:0*/ top__DOT__cpu_1__DOT__PCSrc;
        CData/*0:0*/ top__DOT__cpu_1__DOT__RegWrite;
        CData/*0:0*/ top__DOT__cpu_1__DOT__Jump;
        CData/*0:0*/ top__DOT__cpu_1__DOT__JumpJALR;
        CData/*1:0*/ top__DOT__cpu_1__DOT__reg_type;
        CData/*0:0*/ top__DOT__cpu_1__DOT__Branch;
        CData/*0:0*/ top__DOT__cpu_1__DOT__IDEX_Branch;
        CData/*0:0*/ top__DOT__cpu_1__DOT__EXMEM_Branch;
        CData/*0:0*/ top__DOT__cpu_1__DOT__bubble_ifid;
        CData/*0:0*/ top__DOT__cpu_1__DOT__bubble_idex;
        CData/*0:0*/ top__DOT__cpu_1__DOT__bubble_exmem;
        CData/*0:0*/ top__DOT__cpu_1__DOT__bubble_memwb;
        CData/*0:0*/ top__DOT__cpu_1__DOT__write_ifid;
        CData/*0:0*/ top__DOT__cpu_1__DOT__write_idex;
        CData/*0:0*/ top__DOT__cpu_1__DOT__write_exmem;
        CData/*0:0*/ top__DOT__cpu_1__DOT__write_memwb;
        CData/*0:0*/ top__DOT__cpu_1__DOT__write_pc;
        CData/*2:0*/ top__DOT__cpu_1__DOT__ALUcntrl;
        CData/*0:0*/ top__DOT__cpu_1__DOT__IDEX_csr_write_allowed;
        CData/*0:0*/ top__DOT__cpu_1__DOT__EXMEM_csr_write_allowed;
        CData/*0:0*/ top__DOT__cpu_1__DOT__MEMWB_csr_write_allowed;
        CData/*0:0*/ top__DOT__cpu_1__DOT__csr_immidiate;
        CData/*0:0*/ top__DOT__cpu_1__DOT__IDEX_csr_immidiate;
        CData/*0:0*/ top__DOT__cpu_1__DOT__EXMEM_csr_immidiate;
        CData/*0:0*/ top__DOT__cpu_1__DOT__MEMWB_csr_immidiate;
        CData/*3:0*/ top__DOT__cpu_1__DOT__ALUOp;
        CData/*1:0*/ top__DOT__cpu_1__DOT__bypassA;
        CData/*1:0*/ top__DOT__cpu_1__DOT__bypassB;
        CData/*0:0*/ top__DOT__cpu_1__DOT__keepDelayInstr;
        CData/*0:0*/ top__DOT__cpu_1__DOT__int_taken;
        CData/*0:0*/ top__DOT__cpu_1__DOT__syscall;
        CData/*0:0*/ top__DOT__cpu_1__DOT__trap_waiting;
        CData/*0:0*/ top__DOT__cpu_1__DOT__trap_in_ID;
        CData/*0:0*/ top__DOT__cpu_1__DOT__write_pc_delayed;
        CData/*0:0*/ top__DOT__cpu_1__DOT__bubble_ifid_delayed;
        CData/*0:0*/ top__DOT__cpu_1__DOT__pc_jumped;
        CData/*0:0*/ top__DOT__cpu_1__DOT__mepc_state;
        CData/*0:0*/ top__DOT__cpu_1__DOT__flushPipeline;
        CData/*2:0*/ top__DOT__cpu_1__DOT__csrFile__DOT__enableInterrupts;
        CData/*3:0*/ top__DOT__cpu_1__DOT__csrFile__DOT__pipeline_flush_count;
        CData/*0:0*/ top__DOT__cpu_1__DOT__control_stall_id__DOT__bubble_memwb;
        CData/*0:0*/ top__DOT__cpu_1__DOT__control_stall_id__DOT__memStalled;
        CData/*0:0*/ top__DOT__cpu_1__DOT__control_stall_id__DOT__suppressTrap;
        CData/*3:0*/ top__DOT__cpu_1__DOT__control_stall_id__DOT__state;
        CData/*1:0*/ top__DOT__cpu_1__DOT__control_bypass_ex__DOT__bypassA;
        CData/*1:0*/ top__DOT__cpu_1__DOT__control_bypass_ex__DOT__bypassB;
        CData/*7:0*/ top__DOT__cpu_1__DOT__mem_read_selector__DOT__byte_sel;
        CData/*0:0*/ top__DOT__bu__DOT__usb_ren;
        CData/*0:0*/ top__DOT__clint_inst__DOT__msip;
        CData/*1:0*/ top__DOT__mem__DOT__state;
        CData/*4:0*/ top__DOT__mem__DOT__cnt;
        CData/*0:0*/ top__DOT__mem__DOT__debug_reg;
        CData/*7:0*/ top__DOT__mem__DOT____Vlvbound_h32cf64f4__0;
        CData/*7:0*/ top__DOT__mem__DOT____Vlvbound_h32cddf14__0;
        CData/*7:0*/ top__DOT__mem__DOT____Vlvbound_h32d26f01__0;
        CData/*7:0*/ top__DOT__mem__DOT____Vlvbound_h32d0f0f5__0;
        CData/*3:0*/ top__DOT__sdram__DOT__Dqm_reg0;
        CData/*3:0*/ top__DOT__sdram__DOT__Dqm_reg1;
        CData/*7:0*/ top__DOT__sdram__DOT__Col_temp;
    };
    struct {
        CData/*7:0*/ top__DOT__sdram__DOT__Burst_counter;
        CData/*0:0*/ top__DOT__sdram__DOT__Act_b0;
        CData/*0:0*/ top__DOT__sdram__DOT__Act_b1;
        CData/*0:0*/ top__DOT__sdram__DOT__Act_b2;
        CData/*0:0*/ top__DOT__sdram__DOT__Act_b3;
        CData/*0:0*/ top__DOT__sdram__DOT__Pc_b0;
        CData/*0:0*/ top__DOT__sdram__DOT__Pc_b1;
        CData/*0:0*/ top__DOT__sdram__DOT__Pc_b2;
        CData/*0:0*/ top__DOT__sdram__DOT__Pc_b3;
        CData/*1:0*/ top__DOT__sdram__DOT__RW_interrupt_bank;
        CData/*0:0*/ top__DOT__sdram__DOT__Data_in_enable;
        CData/*0:0*/ top__DOT__sdram__DOT__Data_out_enable;
        CData/*1:0*/ top__DOT__sdram__DOT__Bank;
        CData/*1:0*/ top__DOT__sdram__DOT__Prev_bank;
        CData/*7:0*/ top__DOT__sdram__DOT__Col;
        CData/*7:0*/ top__DOT__sdram__DOT__Col_brst;
        CData/*0:0*/ top__DOT__sdram__DOT__CkeZ;
        CData/*0:0*/ top__DOT__sdram__DOT__Burst_length_1;
        CData/*0:0*/ top__DOT__sdram__DOT__Burst_length_2;
        CData/*0:0*/ top__DOT__sdram__DOT__Burst_length_4;
        CData/*0:0*/ top__DOT__sdram__DOT__Burst_length_8;
        CData/*0:0*/ top__DOT__sdram__DOT__Cas_latency_1;
        CData/*0:0*/ top__DOT__sdram__DOT__Cas_latency_2;
        CData/*0:0*/ top__DOT__sdram__DOT__Cas_latency_3;
        CData/*0:0*/ top__DOT__sdram__DOT__Write_burst_mode;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__I_sdrc_cmd_en;
        CData/*2:0*/ top__DOT__ram_controller_inst__DOT__I_sdrc_cmd;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__I_sdrc_precharge_ctrl;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__I_sdram_power_down;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__I_sdram_selfrefresh;
        CData/*3:0*/ top__DOT__ram_controller_inst__DOT__I_sdrc_dqm;
        CData/*7:0*/ top__DOT__ram_controller_inst__DOT__I_sdrc_data_len;
        CData/*2:0*/ top__DOT__ram_controller_inst__DOT__state;
        CData/*2:0*/ top__DOT__ram_controller_inst__DOT__next_state;
        CData/*2:0*/ top__DOT__ram_controller_inst__DOT__read_cnt;
        CData/*3:0*/ top__DOT__ram_controller_inst__DOT__ptr;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn25_1;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn24_1;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn23_1;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn22_1;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn21_1;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn20_1;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn19_1;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn18_1;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn17_1;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn16_1;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn15_1;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn14_1;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn13_1;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn12_1;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fCount_init_delay_3_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fCount_init_delay_2_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fCount_init_delay_1_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fCount_init_delay_0_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fCmd_init_state__02eINIT_STATE_PRECHARGEALL_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fCmd_init_state__02eINIT_STATE_AUTOREFRESH1_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fCmd_init_state__02eINIT_STATE_AUTOREFRESH2_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fCmd_init_state__02eINIT_STATE_LOAD_MODEREG_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fCmd_init_state__02eINIT_STATE_PRECHARGE_DELAY_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fCmd_init_state__02eINIT_STATE_AUTOREFRESH1_DELAY_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fCmd_init_state__02eINIT_STATE_AUTOREFRESH2_DELAY_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fCmd_init_state__02eINIT_STATE_LOAD_MODEREG_DELAY_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fCmd_init_state__02eINIT_STATE_INIT_DONE_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fInit_finish_s0__DOT__Q_reg;
    };
    struct {
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fSdram_cmd_init_2_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fSdram_cmd_init_1_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fSdram_cmd_init_0_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fSdram_ba_init_1_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fCmd_init_state__02eINIT_STATE_IDLE_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fU_ODDR_clk__DOT__Dd0_0;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fU_ODDR_clk__DOT__Dd0_1;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fU_ODDR_clk__DOT__Dd0_2;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fU_ODDR_clk__DOT__Dd1_0;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fU_ODDR_clk__DOT__Dd1_1;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fU_ODDR_clk__DOT__Dd1_2;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fU_ODDR_clk__DOT__Ttx0;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fU_ODDR_clk__DOT__Ttx1;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fU_ODDR_clk__DOT__DT0;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fU_ODDR_clk__DOT__DT1;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fn26_s__DOT__S;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCount_cmd_delay_3_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCount_cmd_delay_2_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCount_cmd_delay_1_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCount_cmd_delay_0_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCount_cmd_delay2_3_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCount_cmd_delay2_2_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCount_cmd_delay2_1_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCount_cmd_delay2_0_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_fsm_data_31_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_fsm_data_30_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_fsm_data_29_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_fsm_data_28_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_fsm_data_27_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_fsm_data_26_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_fsm_data_25_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_fsm_data_24_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_fsm_data_23_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_fsm_data_22_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_fsm_data_21_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_fsm_data_20_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_fsm_data_19_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_fsm_data_18_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_fsm_data_17_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_fsm_data_16_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_fsm_data_15_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_fsm_data_14_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_fsm_data_13_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_fsm_data_12_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_fsm_data_11_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_fsm_data_10_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_fsm_data_9_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_fsm_data_8_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_fsm_data_7_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_fsm_data_6_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_fsm_data_5_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_fsm_data_4_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_fsm_data_3_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_fsm_data_2_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_fsm_data_1_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_fsm_data_0_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdram_dqm_3_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdram_dqm_2_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdram_dqm_1_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdram_dqm_0_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fPrecharge_flag_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fSdrc_wrd_len_7_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fSdrc_wrd_len_6_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fSdrc_wrd_len_5_s0__DOT__Q_reg;
    };
    struct {
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fSdrc_wrd_len_4_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fSdrc_wrd_len_3_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fSdrc_wrd_len_2_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fSdrc_wrd_len_1_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fSdrc_wrd_len_0_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_fsm_addr_bk_wrd_1_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_fsm_addr_bk_wrd_0_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCmd_fsm_state__02eSDRC_STATE_AUTOREFRESH_DELAY_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCmd_fsm_state__02eSDRC_STATE_IDLE_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCmd_fsm_state__02eSDRC_STATE_ACTIVE2RW_DELAY_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCmd_fsm_state__02eSDRC_STATE_READ_WITHOUT_AUTOPRE_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCmd_fsm_state__02eSDRC_STATE_WRITE_WITHOUT_AUTOPRE_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCmd_fsm_state__02eSDRC_STATE_DATAIN2ACTIVE_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCmd_fsm_state__02eSDRC_STATE_PRECHARGE_DELAY_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCmd_fsm_state__02eSDRC_STATE_INIT_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCmd_fsm_state__02eSDRC_STATE_POWER_DOWN_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCmd_fsm_state__02eSDRC_STATE_SELFREFRESH_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCmd_fsm_state__02eSDRC_STATE_SELFREFRESH_WAIT_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCmd_fsm_state__02eSDRC_STATE_SELFREFRESH_EXIT_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdrc_data_31_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdrc_data_30_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdrc_data_29_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdrc_data_28_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdrc_data_27_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdrc_data_26_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdrc_data_25_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdrc_data_24_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdrc_data_23_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdrc_data_22_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdrc_data_21_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdrc_data_20_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdrc_data_19_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdrc_data_18_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdrc_data_17_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdrc_data_16_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdrc_data_15_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdrc_data_14_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdrc_data_13_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdrc_data_12_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdrc_data_11_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdrc_data_10_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdrc_data_9_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdrc_data_8_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdrc_data_7_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdrc_data_6_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdrc_data_5_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdrc_data_4_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdrc_data_3_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdrc_data_2_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdrc_data_1_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdrc_data_0_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdram_wen_n_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdram_cas_n_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdram_ras_n_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdram_ba_1_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdram_ba_0_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdram_addr_10_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdram_addr_9_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdram_addr_8_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdram_addr_7_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdram_addr_6_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdram_addr_5_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdram_addr_4_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdram_addr_3_s0__DOT__Q_reg;
    };
    struct {
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdram_addr_2_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdram_addr_1_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdram_addr_0_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdram_cs_n_s0__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_fsm_addr_col_wrd_7_s1__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_fsm_addr_col_wrd_6_s1__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_fsm_addr_col_wrd_5_s1__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_fsm_addr_col_wrd_4_s1__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_fsm_addr_col_wrd_3_s1__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_fsm_addr_col_wrd_2_s1__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_fsm_addr_col_wrd_1_s1__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_fsm_addr_col_wrd_0_s1__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCtrl_wr_data_valid_s1__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdrc_cmd_ack_s4__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCount_burst_num_8_s1__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCount_burst_num_7_s1__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCount_burst_num_6_s1__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCount_burst_num_5_s1__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCount_burst_num_4_s1__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCount_burst_num_3_s1__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCount_burst_num_2_s1__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCount_burst_num_1_s1__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fO_sdram_cke_s3__DOT__Q_reg;
        CData/*0:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fu_sdrc_control_fsm__02fCount_burst_num_0_s2__DOT__Q_reg;
        CData/*0:0*/ top__DOT__bm__DOT__stableDownL;
        CData/*0:0*/ top__DOT__bm__DOT__stableUpL;
        CData/*0:0*/ top__DOT__bm__DOT__stableLeftL;
        CData/*0:0*/ top__DOT__bm__DOT__stableRightL;
        CData/*0:0*/ top__DOT__bm__DOT__stableDownR;
        CData/*0:0*/ top__DOT__bm__DOT__stableUpR;
        CData/*0:0*/ top__DOT__bm__DOT__stableLeftR;
        CData/*0:0*/ top__DOT__bm__DOT__stableRightR;
        CData/*1:0*/ top__DOT__bm__DOT__debounceDownL__DOT__state;
        CData/*0:0*/ top__DOT__bm__DOT__debounceDownL__DOT__btn_last;
        CData/*0:0*/ top__DOT__bm__DOT__debounceDownL__DOT__newChange;
        CData/*0:0*/ top__DOT__bm__DOT__debounceDownL__DOT__dff1;
        CData/*0:0*/ top__DOT__bm__DOT__debounceDownL__DOT__dff2;
        CData/*0:0*/ top__DOT__bm__DOT__debounceDownL__DOT__dff3;
        CData/*1:0*/ top__DOT__bm__DOT__debounceUpL__DOT__state;
        CData/*0:0*/ top__DOT__bm__DOT__debounceUpL__DOT__btn_last;
        CData/*0:0*/ top__DOT__bm__DOT__debounceUpL__DOT__newChange;
        CData/*0:0*/ top__DOT__bm__DOT__debounceUpL__DOT__dff1;
        CData/*0:0*/ top__DOT__bm__DOT__debounceUpL__DOT__dff2;
        CData/*0:0*/ top__DOT__bm__DOT__debounceUpL__DOT__dff3;
        CData/*1:0*/ top__DOT__bm__DOT__debounceLeftL__DOT__state;
        CData/*0:0*/ top__DOT__bm__DOT__debounceLeftL__DOT__btn_last;
        CData/*0:0*/ top__DOT__bm__DOT__debounceLeftL__DOT__newChange;
        CData/*0:0*/ top__DOT__bm__DOT__debounceLeftL__DOT__dff1;
        CData/*0:0*/ top__DOT__bm__DOT__debounceLeftL__DOT__dff2;
        CData/*0:0*/ top__DOT__bm__DOT__debounceLeftL__DOT__dff3;
        CData/*1:0*/ top__DOT__bm__DOT__debounceRightL__DOT__state;
        CData/*0:0*/ top__DOT__bm__DOT__debounceRightL__DOT__btn_last;
        CData/*0:0*/ top__DOT__bm__DOT__debounceRightL__DOT__newChange;
        CData/*0:0*/ top__DOT__bm__DOT__debounceRightL__DOT__dff1;
        CData/*0:0*/ top__DOT__bm__DOT__debounceRightL__DOT__dff2;
        CData/*0:0*/ top__DOT__bm__DOT__debounceRightL__DOT__dff3;
        CData/*1:0*/ top__DOT__bm__DOT__debounceDownR__DOT__state;
        CData/*0:0*/ top__DOT__bm__DOT__debounceDownR__DOT__btn_last;
        CData/*0:0*/ top__DOT__bm__DOT__debounceDownR__DOT__newChange;
        CData/*0:0*/ top__DOT__bm__DOT__debounceDownR__DOT__dff1;
        CData/*0:0*/ top__DOT__bm__DOT__debounceDownR__DOT__dff2;
        CData/*0:0*/ top__DOT__bm__DOT__debounceDownR__DOT__dff3;
        CData/*1:0*/ top__DOT__bm__DOT__debounceUpR__DOT__state;
        CData/*0:0*/ top__DOT__bm__DOT__debounceUpR__DOT__btn_last;
    };
    struct {
        CData/*0:0*/ top__DOT__bm__DOT__debounceUpR__DOT__newChange;
        CData/*0:0*/ top__DOT__bm__DOT__debounceUpR__DOT__dff1;
        CData/*0:0*/ top__DOT__bm__DOT__debounceUpR__DOT__dff2;
        CData/*0:0*/ top__DOT__bm__DOT__debounceUpR__DOT__dff3;
        CData/*1:0*/ top__DOT__bm__DOT__debounceLeftR__DOT__state;
        CData/*0:0*/ top__DOT__bm__DOT__debounceLeftR__DOT__btn_last;
        CData/*0:0*/ top__DOT__bm__DOT__debounceLeftR__DOT__newChange;
        CData/*0:0*/ top__DOT__bm__DOT__debounceLeftR__DOT__dff1;
        CData/*0:0*/ top__DOT__bm__DOT__debounceLeftR__DOT__dff2;
        CData/*0:0*/ top__DOT__bm__DOT__debounceLeftR__DOT__dff3;
        CData/*1:0*/ top__DOT__bm__DOT__debounceRightR__DOT__state;
        CData/*0:0*/ top__DOT__bm__DOT__debounceRightR__DOT__btn_last;
        CData/*0:0*/ top__DOT__bm__DOT__debounceRightR__DOT__newChange;
        CData/*0:0*/ top__DOT__bm__DOT__debounceRightR__DOT__dff1;
        CData/*0:0*/ top__DOT__bm__DOT__debounceRightR__DOT__dff2;
        CData/*0:0*/ top__DOT__bm__DOT__debounceRightR__DOT__dff3;
        CData/*0:0*/ top__DOT__flashController__DOT__flash_enable;
        CData/*0:0*/ top__DOT__flashController__DOT__flash_wen;
        CData/*0:0*/ top__DOT__flashController__DOT__flash_ren;
        CData/*0:0*/ top__DOT__flashController__DOT__flash_ready;
        CData/*4:0*/ top__DOT__flashController__DOT__stateDebug;
        CData/*7:0*/ top__DOT__flashController__DOT__navigator__DOT__currentByteOut;
        CData/*7:0*/ top__DOT__flashController__DOT__navigator__DOT__currentByteNum;
        CData/*0:0*/ top__DOT__flashController__DOT__navigator__DOT__enabling_done;
        CData/*3:0*/ top__DOT__flashController__DOT__navigator__DOT__state;
        CData/*3:0*/ top__DOT__flashController__DOT__navigator__DOT__returnState;
        CData/*0:0*/ top__DOT__flashController__DOT__navigator__DOT__dataReady;
        CData/*0:0*/ top__DOT__flashController__DOT__navigator__DOT__write_progress;
        CData/*0:0*/ top__DOT__SecondStageRAM__DOT__debug_reg;
        CData/*0:0*/ top__DOT__RAM__DOT__debug_reg;
        CData/*0:0*/ top__DOT__ppu_inst__DOT__textEn;
        CData/*0:0*/ top__DOT__ppu_inst__DOT__spritesEn;
        CData/*7:0*/ top__DOT__ppu_inst__DOT__writeAttr;
        CData/*7:0*/ top__DOT__ppu_inst__DOT__writeText;
        CData/*7:0*/ top__DOT__ppu_inst__DOT__writeSprite;
        CData/*7:0*/ top__DOT__ppu_inst__DOT__dataOutTxt;
        CData/*7:0*/ top__DOT__ppu_inst__DOT__dataOutAttr;
        CData/*7:0*/ top__DOT__ppu_inst__DOT__dataOutSprite;
        CData/*6:0*/ top__DOT__ppu_inst__DOT__spriteID;
        CData/*0:0*/ top__DOT__ppu_inst__DOT__hblank;
        CData/*7:0*/ top__DOT__ppu_inst__DOT__r;
        CData/*7:0*/ top__DOT__ppu_inst__DOT__g;
        CData/*7:0*/ top__DOT__ppu_inst__DOT__b;
        CData/*4:0*/ top__DOT__ppu_inst__DOT__cur_sprite_buf;
        CData/*0:0*/ top__DOT__ppu_inst__DOT__hasStarted;
        CData/*7:0*/ top__DOT__ppu_inst__DOT____Vlvbound_hef58082d__0;
        CData/*7:0*/ top__DOT__ppu_inst__DOT____Vlvbound_hef58852e__0;
        CData/*7:0*/ top__DOT__ppu_inst__DOT__text_Buffer__DOT__din_b;
        CData/*7:0*/ top__DOT__ppu_inst__DOT__text_Buffer__DOT__dout_a;
        CData/*7:0*/ top__DOT__ppu_inst__DOT__attributes_Buffer__DOT__din_b;
        CData/*7:0*/ top__DOT__ppu_inst__DOT__attributes_Buffer__DOT__dout_a;
        CData/*7:0*/ top__DOT__ppu_inst__DOT__sprite_BRAM__DOT__din_b;
        CData/*7:0*/ top__DOT__ppu_inst__DOT__sprite_BRAM__DOT__dout_a;
        CData/*7:0*/ top__DOT__VGA__DOT__dataOutTxt;
        CData/*7:0*/ top__DOT__VGA__DOT__dataOutAttr;
        CData/*7:0*/ top__DOT__text__DOT____Vlvbound_h835a9cca__0;
        CData/*7:0*/ top__DOT__text__DOT____Vlvbound_h5244a299__0;
        CData/*7:0*/ top__DOT__uart_controller__DOT__data_in;
        CData/*7:0*/ top__DOT__uart_controller__DOT__byte_out;
        CData/*0:0*/ top__DOT__uart_controller__DOT__rx_rdy;
        CData/*0:0*/ top__DOT__uart_controller__DOT__tx_busy;
        CData/*7:0*/ top__DOT__uart_controller__DOT__rx_data;
        CData/*7:0*/ top__DOT__uart_controller__DOT__tx_data;
        CData/*0:0*/ top__DOT__uart_controller__DOT__ena_tx;
    };
    struct {
        CData/*7:0*/ top__DOT__uart_controller__DOT__ier;
        CData/*7:0*/ top__DOT__uart_controller__DOT__lcr;
        CData/*7:0*/ top__DOT__uart_controller__DOT__lsr;
        CData/*7:0*/ top__DOT__uart_controller__DOT__dll;
        CData/*7:0*/ top__DOT__uart_controller__DOT__dlm;
        CData/*0:0*/ top__DOT__uart_controller__DOT__dlab;
        CData/*0:0*/ top__DOT__uart_controller__DOT__uart_inst__DOT__rx_sample_pulse;
        CData/*3:0*/ top__DOT__uart_controller__DOT__uart_inst__DOT__rx_position;
        CData/*0:0*/ top__DOT__uart_controller__DOT__uart_inst__DOT__rxd_reg;
        CData/*0:0*/ top__DOT__uart_controller__DOT__uart_inst__DOT__last_rxd;
        CData/*0:0*/ top__DOT__uart_controller__DOT__uart_inst__DOT__rx_busy;
        CData/*0:0*/ top__DOT__uart_controller__DOT__uart_inst__DOT__rx_last_busy;
        CData/*3:0*/ top__DOT__uart_controller__DOT__uart_inst__DOT__tx_position;
        CData/*7:0*/ top__DOT__uart_controller__DOT__uart_inst__DOT__tx_data_reg;
        CData/*0:0*/ top__DOT__uart_controller__DOT__uart_inst__DOT__tx_run;
        CData/*0:0*/ top__DOT__uart_controller__DOT__uart_inst__DOT__rx_trigger;
        CData/*2:0*/ __Vdly__top__DOT__state;
        CData/*0:0*/ __Vdly__top__DOT__flashController__DOT__flash_ready;
        CData/*3:0*/ __Vdly__top__DOT__flashController__DOT__navigator__DOT__state;
        CData/*7:0*/ __Vdly__top__DOT__flashController__DOT__navigator__DOT__currentByteNum;
        CData/*7:0*/ __Vdly__top__DOT__flashController__DOT__navigator__DOT__currentByteOut;
        CData/*0:0*/ __Vdly__top__DOT__flashController__DOT__navigator__DOT__enabling_done;
        CData/*3:0*/ __Vdly__top__DOT__flashController__DOT__navigator__DOT__returnState;
        CData/*0:0*/ __Vdly__top__DOT__uart_controller__DOT__uart_inst__DOT__rx_busy;
        CData/*3:0*/ __Vdly__top__DOT__uart_controller__DOT__uart_inst__DOT__rx_position;
        CData/*2:0*/ __Vdly__top__DOT__ram_controller_inst__DOT__state;
        CData/*3:0*/ __Vdly__top__DOT__ram_controller_inst__DOT__ptr;
        CData/*0:0*/ __Vdly__top__DOT__ppu_inst__DOT__hblank;
        CData/*0:0*/ __VdlySet__top__DOT__sdram__DOT__Dq_reg__v0;
        CData/*4:0*/ __VdlyDim0__top__DOT__ppu_inst__DOT__objectAttributes__v0;
        CData/*0:0*/ __VdlySet__top__DOT__ppu_inst__DOT__objectAttributes__v0;
        CData/*7:0*/ __VdlyVal__top__DOT__ppu_inst__DOT__lineBuffer__v0;
        CData/*4:0*/ __VdlyDim0__top__DOT__ppu_inst__DOT__lineBuffer__v0;
        CData/*0:0*/ __VdlySet__top__DOT__ppu_inst__DOT__lineBuffer__v0;
        CData/*7:0*/ __VdlyVal__top__DOT__ppu_inst__DOT__lineBuffer__v1;
        CData/*4:0*/ __VdlyDim0__top__DOT__ppu_inst__DOT__lineBuffer__v1;
        CData/*0:0*/ __VdlySet__top__DOT__ppu_inst__DOT__lineBuffer__v1;
        CData/*0:0*/ __VdlySet__top__DOT__ppu_inst__DOT__lineBuffer__v2;
        CData/*7:0*/ __VdlyVal__top__DOT__ppu_inst__DOT__text_Buffer__DOT__mem__v0;
        CData/*0:0*/ __VdlySet__top__DOT__ppu_inst__DOT__text_Buffer__DOT__mem__v0;
        CData/*7:0*/ __VdlyVal__top__DOT__ppu_inst__DOT__attributes_Buffer__DOT__mem__v0;
        CData/*0:0*/ __VdlySet__top__DOT__ppu_inst__DOT__attributes_Buffer__DOT__mem__v0;
        CData/*7:0*/ __VdlyVal__top__DOT__ppu_inst__DOT__sprite_BRAM__DOT__mem__v0;
        CData/*0:0*/ __VdlySet__top__DOT__ppu_inst__DOT__sprite_BRAM__DOT__mem__v0;
        CData/*0:0*/ __VstlFirstIteration;
        CData/*0:0*/ __VicoFirstIteration;
        CData/*0:0*/ __Vtrigprevexpr___TOP__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__top__DOT__reset__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__top__DOT__ram_controller_inst__DOT__cpu_clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__top__DOT__ram_controller_inst__DOT__sdram_clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__top__DOT__sdram__DOT__Sys_clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__top__DOT__O_sdram_clk__0;
        CData/*0:0*/ __VactDidInit;
        CData/*0:0*/ __VactContinue;
        SData/*9:0*/ top__DOT__pixelAddress;
        SData/*13:0*/ top__DOT__xcursor;
        SData/*13:0*/ top__DOT__ycursor;
        SData/*11:0*/ top__DOT__cpu_1__DOT__IDEX_csr_addr;
        SData/*11:0*/ top__DOT__cpu_1__DOT__EXMEM_csr_addr;
        SData/*11:0*/ top__DOT__cpu_1__DOT__MEMWB_csr_addr;
        SData/*15:0*/ top__DOT__cpu_1__DOT__mem_read_selector__DOT__half;
        SData/*10:0*/ top__DOT__sdram__DOT__B0_row_addr;
        SData/*10:0*/ top__DOT__sdram__DOT__B1_row_addr;
        SData/*10:0*/ top__DOT__sdram__DOT__B2_row_addr;
    };
    struct {
        SData/*10:0*/ top__DOT__sdram__DOT__B3_row_addr;
        SData/*10:0*/ top__DOT__sdram__DOT__Mode_reg;
        SData/*10:0*/ top__DOT__sdram__DOT__Row;
        SData/*9:0*/ top__DOT__ram_controller_inst__DOT__auto_refresh_counter;
        SData/*15:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__u_sdrc_hs_top__02fInit_cnt;
        SData/*8:0*/ top__DOT__flashController__DOT__navigator__DOT__bitsToSend;
        SData/*14:0*/ top__DOT__ppu_inst__DOT__spritePointer;
        SData/*9:0*/ top__DOT__ppu_inst__DOT__objectPointer;
        SData/*15:0*/ top__DOT__ppu_inst__DOT__data_in_half;
        SData/*10:0*/ top__DOT__ppu_inst__DOT____Vcellinp__attributes_Buffer__addr_b;
        SData/*8:0*/ top__DOT__ppu_inst__DOT__buffer_counter;
        SData/*15:0*/ top__DOT__ppu_inst__DOT__obj_line_buffer;
        SData/*14:0*/ top__DOT__VGA__DOT__currentPixel;
        SData/*15:0*/ top__DOT__uart_controller__DOT__uart_inst__DOT__rx_period;
        SData/*9:0*/ top__DOT__uart_controller__DOT__uart_inst__DOT__rx_byte;
        SData/*15:0*/ top__DOT__uart_controller__DOT__uart_inst__DOT__tx_period;
        SData/*9:0*/ top__DOT__uart_controller__DOT__uart_inst__DOT__tx_byte;
        SData/*10:0*/ top__DOT__counter1mhz__DOT__subCounter;
        SData/*10:0*/ top__DOT__counter50mhz__DOT__subCounter;
        SData/*8:0*/ __Vdly__top__DOT__flashController__DOT__navigator__DOT__bitsToSend;
        SData/*15:0*/ __Vdly__top__DOT__uart_controller__DOT__uart_inst__DOT__rx_period;
        SData/*9:0*/ __Vdly__top__DOT__uart_controller__DOT__uart_inst__DOT__rx_byte;
        SData/*9:0*/ __Vdly__top__DOT__ram_controller_inst__DOT__auto_refresh_counter;
        SData/*9:0*/ __Vdly__top__DOT__ppu_inst__DOT__objectPointer;
        SData/*13:0*/ __Vdly__top__DOT__ycursor;
        SData/*13:0*/ __Vdly__top__DOT__xcursor;
        SData/*10:0*/ __VdlyDim0__top__DOT__ppu_inst__DOT__text_Buffer__DOT__mem__v0;
        SData/*10:0*/ __VdlyDim0__top__DOT__ppu_inst__DOT__attributes_Buffer__DOT__mem__v0;
        SData/*13:0*/ __VdlyDim0__top__DOT__ppu_inst__DOT__sprite_BRAM__DOT__mem__v0;
        SData/*13:0*/ __Vtrigprevexpr___TOP__top__DOT__xcursor__0;
        SData/*13:0*/ __Vtrigprevexpr___TOP__top__DOT__ycursor__0;
        IData/*31:0*/ top__DOT__instr;
        IData/*31:0*/ top__DOT__data_addr;
        IData/*31:0*/ top__DOT__data_read;
        IData/*31:0*/ top__DOT__boot_data_out;
        IData/*31:0*/ top__DOT__boot_instr;
        IData/*31:0*/ top__DOT__second_stage_instr;
        IData/*31:0*/ top__DOT__second_stage_mem_out;
        IData/*31:0*/ top__DOT__program_instr;
        IData/*31:0*/ top__DOT__program_mem_out;
        IData/*31:0*/ top__DOT__usb_data_out;
        IData/*31:0*/ top__DOT__clint_data_out;
        IData/*31:0*/ top__DOT__IO_sdram_dq;
        VlWide<16>/*511:0*/ top__DOT__sdram_data_out;
        IData/*31:0*/ top__DOT__sdram_addr;
        IData/*31:0*/ top__DOT__flash_data_out;
        IData/*31:0*/ top__DOT__counter1M;
        IData/*31:0*/ top__DOT__counter50M;
        IData/*22:0*/ top__DOT__txCounter;
        IData/*23:0*/ top__DOT__counter;
        IData/*31:0*/ top__DOT__cpu_1__DOT__IFID_instr;
        IData/*31:0*/ top__DOT__cpu_1__DOT__PC_IF2;
        IData/*31:0*/ top__DOT__cpu_1__DOT__PC;
        IData/*31:0*/ top__DOT__cpu_1__DOT__PC_OLD;
        IData/*31:0*/ top__DOT__cpu_1__DOT__IFID_PC;
        IData/*31:0*/ top__DOT__cpu_1__DOT__IDEX_PC;
        IData/*31:0*/ top__DOT__cpu_1__DOT__EXMEM_PC;
        IData/*31:0*/ top__DOT__cpu_1__DOT__MEMWB_PC;
        IData/*31:0*/ top__DOT__cpu_1__DOT__PCplus4;
        IData/*31:0*/ top__DOT__cpu_1__DOT__PC_new;
        IData/*31:0*/ top__DOT__cpu_1__DOT__IDEX_instr;
        IData/*31:0*/ top__DOT__cpu_1__DOT__EXMEM_instr;
        IData/*31:0*/ top__DOT__cpu_1__DOT__MEMWB_instr;
        IData/*31:0*/ top__DOT__cpu_1__DOT__delayed_instr;
    };
    struct {
        IData/*31:0*/ top__DOT__cpu_1__DOT__IDEX_signExtend;
        IData/*31:0*/ top__DOT__cpu_1__DOT__signExtend;
        IData/*31:0*/ top__DOT__cpu_1__DOT__IDEX_rdA;
        IData/*31:0*/ top__DOT__cpu_1__DOT__IDEX_rdB;
        IData/*31:0*/ top__DOT__cpu_1__DOT__EXMEM_ALUOut;
        IData/*31:0*/ top__DOT__cpu_1__DOT__EXMEM_BranchALUOut;
        IData/*31:0*/ top__DOT__cpu_1__DOT__EXMEM_MemWriteData;
        IData/*31:0*/ top__DOT__cpu_1__DOT__MemWriteData;
        IData/*31:0*/ top__DOT__cpu_1__DOT__MEMWB_DMemOut;
        IData/*31:0*/ top__DOT__cpu_1__DOT__MEMWB_ALUOut;
        IData/*31:0*/ top__DOT__cpu_1__DOT__ALUInA;
        IData/*31:0*/ top__DOT__cpu_1__DOT__ALUInB;
        IData/*31:0*/ top__DOT__cpu_1__DOT__bypassOutA;
        IData/*31:0*/ top__DOT__cpu_1__DOT__bypassOutB;
        IData/*31:0*/ top__DOT__cpu_1__DOT__MemOut;
        IData/*31:0*/ top__DOT__cpu_1__DOT__wRegData;
        IData/*31:0*/ top__DOT__cpu_1__DOT__WB_csr_data;
        IData/*31:0*/ top__DOT__cpu_1__DOT__csr_data;
        IData/*31:0*/ top__DOT__cpu_1__DOT__EXMEM_csr_data;
        IData/*31:0*/ top__DOT__cpu_1__DOT__MEMWB_csr_data;
        IData/*31:0*/ top__DOT__cpu_1__DOT__imm_i;
        IData/*31:0*/ top__DOT__cpu_1__DOT__trap_vector;
        VlWide<5>/*159:0*/ top__DOT__cpu_1__DOT__debug_str;
        IData/*31:0*/ top__DOT__cpu_1__DOT__PCPrevious;
        IData/*31:0*/ top__DOT__cpu_1__DOT__newmepc;
        VlWide<64>/*2039:0*/ top__DOT__cpu_1__DOT__pc_string;
        IData/*31:0*/ top__DOT__cpu_1__DOT__cpu_regs__DOT__i;
        IData/*31:0*/ top__DOT__cpu_1__DOT__csrFile__DOT__i;
        IData/*31:0*/ top__DOT__cpu_1__DOT__csrFile__DOT__mstatus;
        IData/*31:0*/ top__DOT__cpu_1__DOT__csrFile__DOT__mstatush;
        IData/*31:0*/ top__DOT__cpu_1__DOT__csrFile__DOT__misa;
        IData/*31:0*/ top__DOT__cpu_1__DOT__csrFile__DOT__mie;
        IData/*31:0*/ top__DOT__cpu_1__DOT__csrFile__DOT__mtvec;
        IData/*31:0*/ top__DOT__cpu_1__DOT__csrFile__DOT__mscratch;
        IData/*31:0*/ top__DOT__cpu_1__DOT__csrFile__DOT__mepc;
        IData/*31:0*/ top__DOT__cpu_1__DOT__csrFile__DOT__mcause;
        IData/*31:0*/ top__DOT__cpu_1__DOT__csrFile__DOT__mtval;
        IData/*31:0*/ top__DOT__cpu_1__DOT__csrFile__DOT__mip;
        VlWide<10>/*319:0*/ top__DOT__cpu_1__DOT__csrFile__DOT__debug;
        VlWide<10>/*319:0*/ top__DOT__cpu_1__DOT__csrFile__DOT__debug2;
        IData/*31:0*/ top__DOT__cpu_1__DOT__csrFile__DOT__trap_vector_reg;
        IData/*31:0*/ top__DOT__cpu_1__DOT__cpu_alu__DOT__out_val;
        IData/*31:0*/ top__DOT__bu__DOT__usb_out;
        IData/*31:0*/ top__DOT__mem__DOT__i;
        IData/*19:0*/ top__DOT__mem__DOT__saved_data_addr;
        IData/*31:0*/ top__DOT__mem__DOT____Vlvbound_h03e4b710__0;
        IData/*31:0*/ top__DOT__sdram__DOT__Dq_reg;
        IData/*31:0*/ top__DOT__sdram__DOT__Dq_dqm;
        IData/*31:0*/ top__DOT__sdram__DOT__Dq_dqm__strong__out1;
        IData/*31:0*/ top__DOT__sdram__DOT__Dq_dqm__strong__out2;
        IData/*31:0*/ top__DOT__sdram__DOT__Dq_dqm__strong__out3;
        IData/*31:0*/ top__DOT__sdram__DOT__Dq_dqm__strong__out4;
        IData/*31:0*/ top__DOT__sdram__DOT__Dq_dqm__strong__out5;
        IData/*31:0*/ top__DOT__sdram__DOT__Dq_dqm__strong__out6;
        IData/*31:0*/ top__DOT__sdram__DOT__Dq_dqm__strong__out7;
        IData/*31:0*/ top__DOT__sdram__DOT__Dq_dqm__strong__out8;
        IData/*31:0*/ top__DOT__sdram__DOT__Dq_dqm__strong__out9;
        IData/*31:0*/ top__DOT__sdram__DOT__Dq_dqm__strong__out10;
        IData/*31:0*/ top__DOT__sdram__DOT__Dq_dqm__strong__out11;
        IData/*31:0*/ top__DOT__sdram__DOT__Dq_dqm__strong__out12;
        IData/*20:0*/ top__DOT__ram_controller_inst__DOT__I_sdrc_addr;
        IData/*31:0*/ top__DOT__ram_controller_inst__DOT__I_sdrc_data;
        VlWide<26>/*800:0*/ top__DOT__ram_controller_inst__DOT__test_str;
        IData/*31:0*/ top__DOT__ram_controller_inst__DOT__IO_sdram_dq__en0;
    };
    struct {
        IData/*31:0*/ top__DOT__ram_controller_inst__DOT__IO_sdram_dq__out__strong__out1;
        IData/*31:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__IO_sdram_dq__out__strong__out32;
        IData/*31:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__IO_sdram_dq__out__strong__out33;
        IData/*31:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__IO_sdram_dq__out__strong__out34;
        IData/*31:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__IO_sdram_dq__out__strong__out35;
        IData/*31:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__IO_sdram_dq__out__strong__out36;
        IData/*31:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__IO_sdram_dq__out__strong__out37;
        IData/*31:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__IO_sdram_dq__out__strong__out38;
        IData/*31:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__IO_sdram_dq__out__strong__out39;
        IData/*31:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__IO_sdram_dq__out__strong__out40;
        IData/*31:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__IO_sdram_dq__out__strong__out41;
        IData/*31:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__IO_sdram_dq__out__strong__out42;
        IData/*31:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__IO_sdram_dq__out__strong__out43;
        IData/*31:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__IO_sdram_dq__out__strong__out44;
        IData/*31:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__IO_sdram_dq__out__strong__out45;
        IData/*31:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__IO_sdram_dq__out__strong__out46;
        IData/*31:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__IO_sdram_dq__out__strong__out47;
        IData/*31:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__IO_sdram_dq__out__strong__out48;
        IData/*31:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__IO_sdram_dq__out__strong__out49;
        IData/*31:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__IO_sdram_dq__out__strong__out50;
        IData/*31:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__IO_sdram_dq__out__strong__out51;
        IData/*31:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__IO_sdram_dq__out__strong__out52;
        IData/*31:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__IO_sdram_dq__out__strong__out53;
        IData/*31:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__IO_sdram_dq__out__strong__out54;
        IData/*31:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__IO_sdram_dq__out__strong__out55;
        IData/*31:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__IO_sdram_dq__out__strong__out56;
        IData/*31:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__IO_sdram_dq__out__strong__out57;
        IData/*31:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__IO_sdram_dq__out__strong__out58;
        IData/*31:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__IO_sdram_dq__out__strong__out59;
        IData/*31:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__IO_sdram_dq__out__strong__out60;
        IData/*31:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__IO_sdram_dq__out__strong__out61;
        IData/*31:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__IO_sdram_dq__out__strong__out62;
        IData/*31:0*/ top__DOT__ram_controller_inst__DOT__sdram_controller__DOT__IO_sdram_dq__out__strong__out63;
        IData/*21:0*/ top__DOT__bm__DOT__debounceDownL__DOT__counter;
        IData/*21:0*/ top__DOT__bm__DOT__debounceUpL__DOT__counter;
        IData/*21:0*/ top__DOT__bm__DOT__debounceLeftL__DOT__counter;
        IData/*21:0*/ top__DOT__bm__DOT__debounceRightL__DOT__counter;
        IData/*21:0*/ top__DOT__bm__DOT__debounceDownR__DOT__counter;
        IData/*21:0*/ top__DOT__bm__DOT__debounceUpR__DOT__counter;
        IData/*21:0*/ top__DOT__bm__DOT__debounceLeftR__DOT__counter;
        IData/*21:0*/ top__DOT__bm__DOT__debounceRightR__DOT__counter;
        IData/*23:0*/ top__DOT__flashController__DOT__flash_address;
        IData/*31:0*/ top__DOT__flashController__DOT__flash_data_in;
        IData/*31:0*/ top__DOT__flashController__DOT__flash_data_out;
        VlWide<8>/*255:0*/ top__DOT__flashController__DOT__navigator__DOT__dataIn;
        VlWide<8>/*255:0*/ top__DOT__flashController__DOT__navigator__DOT__dataInBuffer;
        IData/*23:0*/ top__DOT__flashController__DOT__navigator__DOT__dataToSend;
        IData/*31:0*/ top__DOT__SecondStageRAM__DOT__i;
        IData/*31:0*/ top__DOT__RAM__DOT__i;
        IData/*31:0*/ top__DOT__ppu_inst__DOT__text_address;
        IData/*31:0*/ top__DOT__ppu_inst__DOT__i;
        IData/*31:0*/ top__DOT__ppu_inst__DOT____Vlvbound_h4cbb62ca__0;
        VlWide<4>/*127:0*/ top__DOT__VGA__DOT__charMem;
        IData/*31:0*/ top__DOT__text__DOT__i;
        IData/*31:0*/ top__DOT__text__DOT__j;
        IData/*31:0*/ __Vintraval_h26db0b2c__0;
        IData/*31:0*/ __Vintraval_hf24f60bd__0;
        IData/*22:0*/ __Vdly__top__DOT__txCounter;
        IData/*23:0*/ __Vdly__top__DOT__flashController__DOT__navigator__DOT__dataToSend;
        VlWide<8>/*255:0*/ __Vdly__top__DOT__flashController__DOT__navigator__DOT__dataIn;
        IData/*31:0*/ __VdlyVal__top__DOT__ppu_inst__DOT__objectAttributes__v0;
        IData/*31:0*/ __VactIterCount;
        QData/*63:0*/ top__DOT__cpu_1__DOT__cpu_alu__DOT__debug_string;
        QData/*63:0*/ top__DOT__cpu_1__DOT__control_alu__DOT__debug_string;
    };
    struct {
        QData/*63:0*/ top__DOT__clint_inst__DOT__mtime;
        QData/*63:0*/ top__DOT__clint_inst__DOT__mtimecmp;
        QData/*63:0*/ top__DOT__sdram__DOT__MRD_chk;
        QData/*63:0*/ top__DOT__sdram__DOT__RFC_chk;
        QData/*63:0*/ top__DOT__sdram__DOT__RRD_chk;
        QData/*63:0*/ top__DOT__sdram__DOT__RC_chk0;
        QData/*63:0*/ top__DOT__sdram__DOT__RC_chk1;
        QData/*63:0*/ top__DOT__sdram__DOT__RC_chk2;
        QData/*63:0*/ top__DOT__sdram__DOT__RC_chk3;
        QData/*63:0*/ top__DOT__sdram__DOT__RAS_chk0;
        QData/*63:0*/ top__DOT__sdram__DOT__RAS_chk1;
        QData/*63:0*/ top__DOT__sdram__DOT__RAS_chk2;
        QData/*63:0*/ top__DOT__sdram__DOT__RAS_chk3;
        QData/*63:0*/ top__DOT__sdram__DOT__RCD_chk0;
        QData/*63:0*/ top__DOT__sdram__DOT__RCD_chk1;
        QData/*63:0*/ top__DOT__sdram__DOT__RCD_chk2;
        QData/*63:0*/ top__DOT__sdram__DOT__RCD_chk3;
        QData/*63:0*/ top__DOT__sdram__DOT__RP_chk0;
        QData/*63:0*/ top__DOT__sdram__DOT__RP_chk1;
        QData/*63:0*/ top__DOT__sdram__DOT__RP_chk2;
        QData/*63:0*/ top__DOT__sdram__DOT__RP_chk3;
        QData/*32:0*/ top__DOT__flashController__DOT__navigator__DOT__counter;
        QData/*32:0*/ __Vdly__top__DOT__flashController__DOT__navigator__DOT__counter;
        VlUnpacked<IData/*31:0*/, 32> top__DOT__cpu_1__DOT__cpu_regs__DOT__data;
        VlUnpacked<IData/*31:0*/, 8194> top__DOT__mem__DOT__data_mem;
        VlUnpacked<IData/*31:0*/, 524288> top__DOT__sdram__DOT__Bank0;
        VlUnpacked<IData/*31:0*/, 524288> top__DOT__sdram__DOT__Bank1;
        VlUnpacked<IData/*31:0*/, 524288> top__DOT__sdram__DOT__Bank2;
        VlUnpacked<IData/*31:0*/, 524288> top__DOT__sdram__DOT__Bank3;
        VlUnpacked<CData/*1:0*/, 4> top__DOT__sdram__DOT__Bank_addr;
        VlUnpacked<CData/*7:0*/, 4> top__DOT__sdram__DOT__Col_addr;
        VlUnpacked<CData/*3:0*/, 4> top__DOT__sdram__DOT__Command;
        VlUnpacked<CData/*1:0*/, 4> top__DOT__sdram__DOT__Bank_precharge;
        VlUnpacked<CData/*0:0*/, 4> top__DOT__sdram__DOT__A10_precharge;
        VlUnpacked<CData/*0:0*/, 4> top__DOT__sdram__DOT__Auto_precharge;
        VlUnpacked<CData/*0:0*/, 4> top__DOT__sdram__DOT__Read_precharge;
        VlUnpacked<CData/*0:0*/, 4> top__DOT__sdram__DOT__Write_precharge;
        VlUnpacked<CData/*0:0*/, 4> top__DOT__sdram__DOT__RW_interrupt_read;
        VlUnpacked<CData/*0:0*/, 4> top__DOT__sdram__DOT__RW_interrupt_write;
        VlUnpacked<IData/*31:0*/, 4> top__DOT__sdram__DOT__RW_interrupt_counter;
        VlUnpacked<IData/*31:0*/, 4> top__DOT__sdram__DOT__Count_precharge;
        VlUnpacked<QData/*63:0*/, 4> top__DOT__sdram__DOT__WR_chkm;
        VlUnpacked<CData/*7:0*/, 4> top__DOT__flashController__DOT__navigator__DOT__stored_characters;
        VlUnpacked<IData/*31:0*/, 262144> top__DOT__SecondStageRAM__DOT__data_mem;
        VlUnpacked<IData/*31:0*/, 262144> top__DOT__RAM__DOT__data_mem;
        VlUnpacked<IData/*31:0*/, 20> top__DOT__ppu_inst__DOT__objectAttributes;
        VlUnpacked<SData/*15:0*/, 20> top__DOT__ppu_inst__DOT__lineBuffer;
        VlUnpacked<CData/*7:0*/, 2048> top__DOT__ppu_inst__DOT__text_Buffer__DOT__mem;
        VlUnpacked<CData/*7:0*/, 2048> top__DOT__ppu_inst__DOT__attributes_Buffer__DOT__mem;
        VlUnpacked<CData/*7:0*/, 16384> top__DOT__ppu_inst__DOT__sprite_BRAM__DOT__mem;
        VlUnpacked<VlWide<16>/*511:0*/, 20> top__DOT__text__DOT__charMemory;
        VlUnpacked<CData/*0:0*/, 16> __Vm_traceActivity;
    };
    VlNBACommitQueue<VlUnpacked<VlWide<16>/*511:0*/, 20>, true, VlWide<16>/*511:0*/, 1> __VdlyCommitQueuetop__DOT__text__DOT__charMemory;
    VlTriggerScheduler __VtrigSched_h77dcafd1__0;
    VlTriggerScheduler __VtrigSched_h77dcaf80__0;
    VlDelayScheduler __VdlySched;
    VlTriggerScheduler __VtrigSched_h1462465a__0;
    VlTriggerVec<1> __VstlTriggered;
    VlTriggerVec<1> __VicoTriggered;
    VlTriggerVec<11> __VactTriggered;
    VlTriggerVec<11> __VnbaTriggered;

    // INTERNAL VARIABLES
    Vtop__Syms* const vlSymsp;

    // CONSTRUCTORS
    Vtop___024root(Vtop__Syms* symsp, const char* v__name);
    ~Vtop___024root();
    VL_UNCOPYABLE(Vtop___024root);

    // INTERNAL METHODS
    void __Vconfigure(bool first);
};


#endif  // guard
