
STM32_Final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010dc0  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000021d8  08011060  08011060  00012060  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08013238  08013238  00014238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08013240  08013240  00014240  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08013244  08013244  00014244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001d8  24000000  08013248  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000a64  240001d8  08013420  000151d8  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24000c3c  08013420  00015c3c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000151d8  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001b112  00000000  00000000  00015206  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002f42  00000000  00000000  00030318  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001478  00000000  00000000  00033260  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 0000108f  00000000  00000000  000346d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00039235  00000000  00000000  00035767  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00020a27  00000000  00000000  0006e99c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0016b49e  00000000  00000000  0008f3c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001fa861  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000069e8  00000000  00000000  001fa8a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000008a  00000000  00000000  0020128c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001d8 	.word	0x240001d8
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08011048 	.word	0x08011048

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001dc 	.word	0x240001dc
 80002dc:	08011048 	.word	0x08011048

080002e0 <strcmp>:
 80002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002e8:	2a01      	cmp	r2, #1
 80002ea:	bf28      	it	cs
 80002ec:	429a      	cmpcs	r2, r3
 80002ee:	d0f7      	beq.n	80002e0 <strcmp>
 80002f0:	1ad0      	subs	r0, r2, r3
 80002f2:	4770      	bx	lr
	...

08000300 <memchr>:
 8000300:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000304:	2a10      	cmp	r2, #16
 8000306:	db2b      	blt.n	8000360 <memchr+0x60>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	d008      	beq.n	8000320 <memchr+0x20>
 800030e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000312:	3a01      	subs	r2, #1
 8000314:	428b      	cmp	r3, r1
 8000316:	d02d      	beq.n	8000374 <memchr+0x74>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	b342      	cbz	r2, 8000370 <memchr+0x70>
 800031e:	d1f6      	bne.n	800030e <memchr+0xe>
 8000320:	b4f0      	push	{r4, r5, r6, r7}
 8000322:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000326:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800032a:	f022 0407 	bic.w	r4, r2, #7
 800032e:	f07f 0700 	mvns.w	r7, #0
 8000332:	2300      	movs	r3, #0
 8000334:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000338:	3c08      	subs	r4, #8
 800033a:	ea85 0501 	eor.w	r5, r5, r1
 800033e:	ea86 0601 	eor.w	r6, r6, r1
 8000342:	fa85 f547 	uadd8	r5, r5, r7
 8000346:	faa3 f587 	sel	r5, r3, r7
 800034a:	fa86 f647 	uadd8	r6, r6, r7
 800034e:	faa5 f687 	sel	r6, r5, r7
 8000352:	b98e      	cbnz	r6, 8000378 <memchr+0x78>
 8000354:	d1ee      	bne.n	8000334 <memchr+0x34>
 8000356:	bcf0      	pop	{r4, r5, r6, r7}
 8000358:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800035c:	f002 0207 	and.w	r2, r2, #7
 8000360:	b132      	cbz	r2, 8000370 <memchr+0x70>
 8000362:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000366:	3a01      	subs	r2, #1
 8000368:	ea83 0301 	eor.w	r3, r3, r1
 800036c:	b113      	cbz	r3, 8000374 <memchr+0x74>
 800036e:	d1f8      	bne.n	8000362 <memchr+0x62>
 8000370:	2000      	movs	r0, #0
 8000372:	4770      	bx	lr
 8000374:	3801      	subs	r0, #1
 8000376:	4770      	bx	lr
 8000378:	2d00      	cmp	r5, #0
 800037a:	bf06      	itte	eq
 800037c:	4635      	moveq	r5, r6
 800037e:	3803      	subeq	r0, #3
 8000380:	3807      	subne	r0, #7
 8000382:	f015 0f01 	tst.w	r5, #1
 8000386:	d107      	bne.n	8000398 <memchr+0x98>
 8000388:	3001      	adds	r0, #1
 800038a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800038e:	bf02      	ittt	eq
 8000390:	3001      	addeq	r0, #1
 8000392:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000396:	3001      	addeq	r0, #1
 8000398:	bcf0      	pop	{r4, r5, r6, r7}
 800039a:	3801      	subs	r0, #1
 800039c:	4770      	bx	lr
 800039e:	bf00      	nop

080003a0 <strlen>:
 80003a0:	4603      	mov	r3, r0
 80003a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003a6:	2a00      	cmp	r2, #0
 80003a8:	d1fb      	bne.n	80003a2 <strlen+0x2>
 80003aa:	1a18      	subs	r0, r3, r0
 80003ac:	3801      	subs	r0, #1
 80003ae:	4770      	bx	lr

080003b0 <__aeabi_drsub>:
 80003b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003b4:	e002      	b.n	80003bc <__adddf3>
 80003b6:	bf00      	nop

080003b8 <__aeabi_dsub>:
 80003b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003bc <__adddf3>:
 80003bc:	b530      	push	{r4, r5, lr}
 80003be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003c6:	ea94 0f05 	teq	r4, r5
 80003ca:	bf08      	it	eq
 80003cc:	ea90 0f02 	teqeq	r0, r2
 80003d0:	bf1f      	itttt	ne
 80003d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e2:	f000 80e2 	beq.w	80005aa <__adddf3+0x1ee>
 80003e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ee:	bfb8      	it	lt
 80003f0:	426d      	neglt	r5, r5
 80003f2:	dd0c      	ble.n	800040e <__adddf3+0x52>
 80003f4:	442c      	add	r4, r5
 80003f6:	ea80 0202 	eor.w	r2, r0, r2
 80003fa:	ea81 0303 	eor.w	r3, r1, r3
 80003fe:	ea82 0000 	eor.w	r0, r2, r0
 8000402:	ea83 0101 	eor.w	r1, r3, r1
 8000406:	ea80 0202 	eor.w	r2, r0, r2
 800040a:	ea81 0303 	eor.w	r3, r1, r3
 800040e:	2d36      	cmp	r5, #54	@ 0x36
 8000410:	bf88      	it	hi
 8000412:	bd30      	pophi	{r4, r5, pc}
 8000414:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000418:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800041c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000420:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000424:	d002      	beq.n	800042c <__adddf3+0x70>
 8000426:	4240      	negs	r0, r0
 8000428:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800042c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000430:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000434:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000438:	d002      	beq.n	8000440 <__adddf3+0x84>
 800043a:	4252      	negs	r2, r2
 800043c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000440:	ea94 0f05 	teq	r4, r5
 8000444:	f000 80a7 	beq.w	8000596 <__adddf3+0x1da>
 8000448:	f1a4 0401 	sub.w	r4, r4, #1
 800044c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000450:	db0d      	blt.n	800046e <__adddf3+0xb2>
 8000452:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000456:	fa22 f205 	lsr.w	r2, r2, r5
 800045a:	1880      	adds	r0, r0, r2
 800045c:	f141 0100 	adc.w	r1, r1, #0
 8000460:	fa03 f20e 	lsl.w	r2, r3, lr
 8000464:	1880      	adds	r0, r0, r2
 8000466:	fa43 f305 	asr.w	r3, r3, r5
 800046a:	4159      	adcs	r1, r3
 800046c:	e00e      	b.n	800048c <__adddf3+0xd0>
 800046e:	f1a5 0520 	sub.w	r5, r5, #32
 8000472:	f10e 0e20 	add.w	lr, lr, #32
 8000476:	2a01      	cmp	r2, #1
 8000478:	fa03 fc0e 	lsl.w	ip, r3, lr
 800047c:	bf28      	it	cs
 800047e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000482:	fa43 f305 	asr.w	r3, r3, r5
 8000486:	18c0      	adds	r0, r0, r3
 8000488:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800048c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000490:	d507      	bpl.n	80004a2 <__adddf3+0xe6>
 8000492:	f04f 0e00 	mov.w	lr, #0
 8000496:	f1dc 0c00 	rsbs	ip, ip, #0
 800049a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800049e:	eb6e 0101 	sbc.w	r1, lr, r1
 80004a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004a6:	d31b      	bcc.n	80004e0 <__adddf3+0x124>
 80004a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004ac:	d30c      	bcc.n	80004c8 <__adddf3+0x10c>
 80004ae:	0849      	lsrs	r1, r1, #1
 80004b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004b8:	f104 0401 	add.w	r4, r4, #1
 80004bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004c4:	f080 809a 	bcs.w	80005fc <__adddf3+0x240>
 80004c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004cc:	bf08      	it	eq
 80004ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004d2:	f150 0000 	adcs.w	r0, r0, #0
 80004d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004da:	ea41 0105 	orr.w	r1, r1, r5
 80004de:	bd30      	pop	{r4, r5, pc}
 80004e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004e4:	4140      	adcs	r0, r0
 80004e6:	eb41 0101 	adc.w	r1, r1, r1
 80004ea:	3c01      	subs	r4, #1
 80004ec:	bf28      	it	cs
 80004ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004f2:	d2e9      	bcs.n	80004c8 <__adddf3+0x10c>
 80004f4:	f091 0f00 	teq	r1, #0
 80004f8:	bf04      	itt	eq
 80004fa:	4601      	moveq	r1, r0
 80004fc:	2000      	moveq	r0, #0
 80004fe:	fab1 f381 	clz	r3, r1
 8000502:	bf08      	it	eq
 8000504:	3320      	addeq	r3, #32
 8000506:	f1a3 030b 	sub.w	r3, r3, #11
 800050a:	f1b3 0220 	subs.w	r2, r3, #32
 800050e:	da0c      	bge.n	800052a <__adddf3+0x16e>
 8000510:	320c      	adds	r2, #12
 8000512:	dd08      	ble.n	8000526 <__adddf3+0x16a>
 8000514:	f102 0c14 	add.w	ip, r2, #20
 8000518:	f1c2 020c 	rsb	r2, r2, #12
 800051c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000520:	fa21 f102 	lsr.w	r1, r1, r2
 8000524:	e00c      	b.n	8000540 <__adddf3+0x184>
 8000526:	f102 0214 	add.w	r2, r2, #20
 800052a:	bfd8      	it	le
 800052c:	f1c2 0c20 	rsble	ip, r2, #32
 8000530:	fa01 f102 	lsl.w	r1, r1, r2
 8000534:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000538:	bfdc      	itt	le
 800053a:	ea41 010c 	orrle.w	r1, r1, ip
 800053e:	4090      	lslle	r0, r2
 8000540:	1ae4      	subs	r4, r4, r3
 8000542:	bfa2      	ittt	ge
 8000544:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000548:	4329      	orrge	r1, r5
 800054a:	bd30      	popge	{r4, r5, pc}
 800054c:	ea6f 0404 	mvn.w	r4, r4
 8000550:	3c1f      	subs	r4, #31
 8000552:	da1c      	bge.n	800058e <__adddf3+0x1d2>
 8000554:	340c      	adds	r4, #12
 8000556:	dc0e      	bgt.n	8000576 <__adddf3+0x1ba>
 8000558:	f104 0414 	add.w	r4, r4, #20
 800055c:	f1c4 0220 	rsb	r2, r4, #32
 8000560:	fa20 f004 	lsr.w	r0, r0, r4
 8000564:	fa01 f302 	lsl.w	r3, r1, r2
 8000568:	ea40 0003 	orr.w	r0, r0, r3
 800056c:	fa21 f304 	lsr.w	r3, r1, r4
 8000570:	ea45 0103 	orr.w	r1, r5, r3
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f1c4 040c 	rsb	r4, r4, #12
 800057a:	f1c4 0220 	rsb	r2, r4, #32
 800057e:	fa20 f002 	lsr.w	r0, r0, r2
 8000582:	fa01 f304 	lsl.w	r3, r1, r4
 8000586:	ea40 0003 	orr.w	r0, r0, r3
 800058a:	4629      	mov	r1, r5
 800058c:	bd30      	pop	{r4, r5, pc}
 800058e:	fa21 f004 	lsr.w	r0, r1, r4
 8000592:	4629      	mov	r1, r5
 8000594:	bd30      	pop	{r4, r5, pc}
 8000596:	f094 0f00 	teq	r4, #0
 800059a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800059e:	bf06      	itte	eq
 80005a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005a4:	3401      	addeq	r4, #1
 80005a6:	3d01      	subne	r5, #1
 80005a8:	e74e      	b.n	8000448 <__adddf3+0x8c>
 80005aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ae:	bf18      	it	ne
 80005b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005b4:	d029      	beq.n	800060a <__adddf3+0x24e>
 80005b6:	ea94 0f05 	teq	r4, r5
 80005ba:	bf08      	it	eq
 80005bc:	ea90 0f02 	teqeq	r0, r2
 80005c0:	d005      	beq.n	80005ce <__adddf3+0x212>
 80005c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005c6:	bf04      	itt	eq
 80005c8:	4619      	moveq	r1, r3
 80005ca:	4610      	moveq	r0, r2
 80005cc:	bd30      	pop	{r4, r5, pc}
 80005ce:	ea91 0f03 	teq	r1, r3
 80005d2:	bf1e      	ittt	ne
 80005d4:	2100      	movne	r1, #0
 80005d6:	2000      	movne	r0, #0
 80005d8:	bd30      	popne	{r4, r5, pc}
 80005da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005de:	d105      	bne.n	80005ec <__adddf3+0x230>
 80005e0:	0040      	lsls	r0, r0, #1
 80005e2:	4149      	adcs	r1, r1
 80005e4:	bf28      	it	cs
 80005e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ea:	bd30      	pop	{r4, r5, pc}
 80005ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005f0:	bf3c      	itt	cc
 80005f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005f6:	bd30      	popcc	{r4, r5, pc}
 80005f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000600:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000604:	f04f 0000 	mov.w	r0, #0
 8000608:	bd30      	pop	{r4, r5, pc}
 800060a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800060e:	bf1a      	itte	ne
 8000610:	4619      	movne	r1, r3
 8000612:	4610      	movne	r0, r2
 8000614:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000618:	bf1c      	itt	ne
 800061a:	460b      	movne	r3, r1
 800061c:	4602      	movne	r2, r0
 800061e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000622:	bf06      	itte	eq
 8000624:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000628:	ea91 0f03 	teqeq	r1, r3
 800062c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000630:	bd30      	pop	{r4, r5, pc}
 8000632:	bf00      	nop

08000634 <__aeabi_ui2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f04f 0500 	mov.w	r5, #0
 800064c:	f04f 0100 	mov.w	r1, #0
 8000650:	e750      	b.n	80004f4 <__adddf3+0x138>
 8000652:	bf00      	nop

08000654 <__aeabi_i2d>:
 8000654:	f090 0f00 	teq	r0, #0
 8000658:	bf04      	itt	eq
 800065a:	2100      	moveq	r1, #0
 800065c:	4770      	bxeq	lr
 800065e:	b530      	push	{r4, r5, lr}
 8000660:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000664:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000668:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800066c:	bf48      	it	mi
 800066e:	4240      	negmi	r0, r0
 8000670:	f04f 0100 	mov.w	r1, #0
 8000674:	e73e      	b.n	80004f4 <__adddf3+0x138>
 8000676:	bf00      	nop

08000678 <__aeabi_f2d>:
 8000678:	0042      	lsls	r2, r0, #1
 800067a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800067e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000682:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000686:	bf1f      	itttt	ne
 8000688:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800068c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000690:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000694:	4770      	bxne	lr
 8000696:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800069a:	bf08      	it	eq
 800069c:	4770      	bxeq	lr
 800069e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006a2:	bf04      	itt	eq
 80006a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006a8:	4770      	bxeq	lr
 80006aa:	b530      	push	{r4, r5, lr}
 80006ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006b8:	e71c      	b.n	80004f4 <__adddf3+0x138>
 80006ba:	bf00      	nop

080006bc <__aeabi_ul2d>:
 80006bc:	ea50 0201 	orrs.w	r2, r0, r1
 80006c0:	bf08      	it	eq
 80006c2:	4770      	bxeq	lr
 80006c4:	b530      	push	{r4, r5, lr}
 80006c6:	f04f 0500 	mov.w	r5, #0
 80006ca:	e00a      	b.n	80006e2 <__aeabi_l2d+0x16>

080006cc <__aeabi_l2d>:
 80006cc:	ea50 0201 	orrs.w	r2, r0, r1
 80006d0:	bf08      	it	eq
 80006d2:	4770      	bxeq	lr
 80006d4:	b530      	push	{r4, r5, lr}
 80006d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006da:	d502      	bpl.n	80006e2 <__aeabi_l2d+0x16>
 80006dc:	4240      	negs	r0, r0
 80006de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ee:	f43f aed8 	beq.w	80004a2 <__adddf3+0xe6>
 80006f2:	f04f 0203 	mov.w	r2, #3
 80006f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006fa:	bf18      	it	ne
 80006fc:	3203      	addne	r2, #3
 80006fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000702:	bf18      	it	ne
 8000704:	3203      	addne	r2, #3
 8000706:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800070a:	f1c2 0320 	rsb	r3, r2, #32
 800070e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000712:	fa20 f002 	lsr.w	r0, r0, r2
 8000716:	fa01 fe03 	lsl.w	lr, r1, r3
 800071a:	ea40 000e 	orr.w	r0, r0, lr
 800071e:	fa21 f102 	lsr.w	r1, r1, r2
 8000722:	4414      	add	r4, r2
 8000724:	e6bd      	b.n	80004a2 <__adddf3+0xe6>
 8000726:	bf00      	nop

08000728 <__aeabi_uldivmod>:
 8000728:	b953      	cbnz	r3, 8000740 <__aeabi_uldivmod+0x18>
 800072a:	b94a      	cbnz	r2, 8000740 <__aeabi_uldivmod+0x18>
 800072c:	2900      	cmp	r1, #0
 800072e:	bf08      	it	eq
 8000730:	2800      	cmpeq	r0, #0
 8000732:	bf1c      	itt	ne
 8000734:	f04f 31ff 	movne.w	r1, #4294967295
 8000738:	f04f 30ff 	movne.w	r0, #4294967295
 800073c:	f000 b9c0 	b.w	8000ac0 <__aeabi_idiv0>
 8000740:	f1ad 0c08 	sub.w	ip, sp, #8
 8000744:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000748:	f000 f83e 	bl	80007c8 <__udivmoddi4>
 800074c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000750:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000754:	b004      	add	sp, #16
 8000756:	4770      	bx	lr

08000758 <__aeabi_d2lz>:
 8000758:	b508      	push	{r3, lr}
 800075a:	4602      	mov	r2, r0
 800075c:	460b      	mov	r3, r1
 800075e:	ec43 2b17 	vmov	d7, r2, r3
 8000762:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800076a:	d403      	bmi.n	8000774 <__aeabi_d2lz+0x1c>
 800076c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000770:	f000 b80a 	b.w	8000788 <__aeabi_d2ulz>
 8000774:	eeb1 7b47 	vneg.f64	d7, d7
 8000778:	ec51 0b17 	vmov	r0, r1, d7
 800077c:	f000 f804 	bl	8000788 <__aeabi_d2ulz>
 8000780:	4240      	negs	r0, r0
 8000782:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000786:	bd08      	pop	{r3, pc}

08000788 <__aeabi_d2ulz>:
 8000788:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80007b8 <__aeabi_d2ulz+0x30>
 800078c:	ec41 0b17 	vmov	d7, r0, r1
 8000790:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007c0 <__aeabi_d2ulz+0x38>
 8000794:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000798:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800079c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007a0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007a4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007a8:	ee16 1a10 	vmov	r1, s12
 80007ac:	ee17 0a90 	vmov	r0, s15
 80007b0:	4770      	bx	lr
 80007b2:	bf00      	nop
 80007b4:	f3af 8000 	nop.w
 80007b8:	00000000 	.word	0x00000000
 80007bc:	3df00000 	.word	0x3df00000
 80007c0:	00000000 	.word	0x00000000
 80007c4:	41f00000 	.word	0x41f00000

080007c8 <__udivmoddi4>:
 80007c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007cc:	9d08      	ldr	r5, [sp, #32]
 80007ce:	468e      	mov	lr, r1
 80007d0:	4604      	mov	r4, r0
 80007d2:	4688      	mov	r8, r1
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d14a      	bne.n	800086e <__udivmoddi4+0xa6>
 80007d8:	428a      	cmp	r2, r1
 80007da:	4617      	mov	r7, r2
 80007dc:	d962      	bls.n	80008a4 <__udivmoddi4+0xdc>
 80007de:	fab2 f682 	clz	r6, r2
 80007e2:	b14e      	cbz	r6, 80007f8 <__udivmoddi4+0x30>
 80007e4:	f1c6 0320 	rsb	r3, r6, #32
 80007e8:	fa01 f806 	lsl.w	r8, r1, r6
 80007ec:	fa20 f303 	lsr.w	r3, r0, r3
 80007f0:	40b7      	lsls	r7, r6
 80007f2:	ea43 0808 	orr.w	r8, r3, r8
 80007f6:	40b4      	lsls	r4, r6
 80007f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007fc:	fa1f fc87 	uxth.w	ip, r7
 8000800:	fbb8 f1fe 	udiv	r1, r8, lr
 8000804:	0c23      	lsrs	r3, r4, #16
 8000806:	fb0e 8811 	mls	r8, lr, r1, r8
 800080a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800080e:	fb01 f20c 	mul.w	r2, r1, ip
 8000812:	429a      	cmp	r2, r3
 8000814:	d909      	bls.n	800082a <__udivmoddi4+0x62>
 8000816:	18fb      	adds	r3, r7, r3
 8000818:	f101 30ff 	add.w	r0, r1, #4294967295
 800081c:	f080 80ea 	bcs.w	80009f4 <__udivmoddi4+0x22c>
 8000820:	429a      	cmp	r2, r3
 8000822:	f240 80e7 	bls.w	80009f4 <__udivmoddi4+0x22c>
 8000826:	3902      	subs	r1, #2
 8000828:	443b      	add	r3, r7
 800082a:	1a9a      	subs	r2, r3, r2
 800082c:	b2a3      	uxth	r3, r4
 800082e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000832:	fb0e 2210 	mls	r2, lr, r0, r2
 8000836:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800083a:	fb00 fc0c 	mul.w	ip, r0, ip
 800083e:	459c      	cmp	ip, r3
 8000840:	d909      	bls.n	8000856 <__udivmoddi4+0x8e>
 8000842:	18fb      	adds	r3, r7, r3
 8000844:	f100 32ff 	add.w	r2, r0, #4294967295
 8000848:	f080 80d6 	bcs.w	80009f8 <__udivmoddi4+0x230>
 800084c:	459c      	cmp	ip, r3
 800084e:	f240 80d3 	bls.w	80009f8 <__udivmoddi4+0x230>
 8000852:	443b      	add	r3, r7
 8000854:	3802      	subs	r0, #2
 8000856:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800085a:	eba3 030c 	sub.w	r3, r3, ip
 800085e:	2100      	movs	r1, #0
 8000860:	b11d      	cbz	r5, 800086a <__udivmoddi4+0xa2>
 8000862:	40f3      	lsrs	r3, r6
 8000864:	2200      	movs	r2, #0
 8000866:	e9c5 3200 	strd	r3, r2, [r5]
 800086a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800086e:	428b      	cmp	r3, r1
 8000870:	d905      	bls.n	800087e <__udivmoddi4+0xb6>
 8000872:	b10d      	cbz	r5, 8000878 <__udivmoddi4+0xb0>
 8000874:	e9c5 0100 	strd	r0, r1, [r5]
 8000878:	2100      	movs	r1, #0
 800087a:	4608      	mov	r0, r1
 800087c:	e7f5      	b.n	800086a <__udivmoddi4+0xa2>
 800087e:	fab3 f183 	clz	r1, r3
 8000882:	2900      	cmp	r1, #0
 8000884:	d146      	bne.n	8000914 <__udivmoddi4+0x14c>
 8000886:	4573      	cmp	r3, lr
 8000888:	d302      	bcc.n	8000890 <__udivmoddi4+0xc8>
 800088a:	4282      	cmp	r2, r0
 800088c:	f200 8105 	bhi.w	8000a9a <__udivmoddi4+0x2d2>
 8000890:	1a84      	subs	r4, r0, r2
 8000892:	eb6e 0203 	sbc.w	r2, lr, r3
 8000896:	2001      	movs	r0, #1
 8000898:	4690      	mov	r8, r2
 800089a:	2d00      	cmp	r5, #0
 800089c:	d0e5      	beq.n	800086a <__udivmoddi4+0xa2>
 800089e:	e9c5 4800 	strd	r4, r8, [r5]
 80008a2:	e7e2      	b.n	800086a <__udivmoddi4+0xa2>
 80008a4:	2a00      	cmp	r2, #0
 80008a6:	f000 8090 	beq.w	80009ca <__udivmoddi4+0x202>
 80008aa:	fab2 f682 	clz	r6, r2
 80008ae:	2e00      	cmp	r6, #0
 80008b0:	f040 80a4 	bne.w	80009fc <__udivmoddi4+0x234>
 80008b4:	1a8a      	subs	r2, r1, r2
 80008b6:	0c03      	lsrs	r3, r0, #16
 80008b8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008bc:	b280      	uxth	r0, r0
 80008be:	b2bc      	uxth	r4, r7
 80008c0:	2101      	movs	r1, #1
 80008c2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008c6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ce:	fb04 f20c 	mul.w	r2, r4, ip
 80008d2:	429a      	cmp	r2, r3
 80008d4:	d907      	bls.n	80008e6 <__udivmoddi4+0x11e>
 80008d6:	18fb      	adds	r3, r7, r3
 80008d8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008dc:	d202      	bcs.n	80008e4 <__udivmoddi4+0x11c>
 80008de:	429a      	cmp	r2, r3
 80008e0:	f200 80e0 	bhi.w	8000aa4 <__udivmoddi4+0x2dc>
 80008e4:	46c4      	mov	ip, r8
 80008e6:	1a9b      	subs	r3, r3, r2
 80008e8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008ec:	fb0e 3312 	mls	r3, lr, r2, r3
 80008f0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008f4:	fb02 f404 	mul.w	r4, r2, r4
 80008f8:	429c      	cmp	r4, r3
 80008fa:	d907      	bls.n	800090c <__udivmoddi4+0x144>
 80008fc:	18fb      	adds	r3, r7, r3
 80008fe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000902:	d202      	bcs.n	800090a <__udivmoddi4+0x142>
 8000904:	429c      	cmp	r4, r3
 8000906:	f200 80ca 	bhi.w	8000a9e <__udivmoddi4+0x2d6>
 800090a:	4602      	mov	r2, r0
 800090c:	1b1b      	subs	r3, r3, r4
 800090e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000912:	e7a5      	b.n	8000860 <__udivmoddi4+0x98>
 8000914:	f1c1 0620 	rsb	r6, r1, #32
 8000918:	408b      	lsls	r3, r1
 800091a:	fa22 f706 	lsr.w	r7, r2, r6
 800091e:	431f      	orrs	r7, r3
 8000920:	fa0e f401 	lsl.w	r4, lr, r1
 8000924:	fa20 f306 	lsr.w	r3, r0, r6
 8000928:	fa2e fe06 	lsr.w	lr, lr, r6
 800092c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000930:	4323      	orrs	r3, r4
 8000932:	fa00 f801 	lsl.w	r8, r0, r1
 8000936:	fa1f fc87 	uxth.w	ip, r7
 800093a:	fbbe f0f9 	udiv	r0, lr, r9
 800093e:	0c1c      	lsrs	r4, r3, #16
 8000940:	fb09 ee10 	mls	lr, r9, r0, lr
 8000944:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000948:	fb00 fe0c 	mul.w	lr, r0, ip
 800094c:	45a6      	cmp	lr, r4
 800094e:	fa02 f201 	lsl.w	r2, r2, r1
 8000952:	d909      	bls.n	8000968 <__udivmoddi4+0x1a0>
 8000954:	193c      	adds	r4, r7, r4
 8000956:	f100 3aff 	add.w	sl, r0, #4294967295
 800095a:	f080 809c 	bcs.w	8000a96 <__udivmoddi4+0x2ce>
 800095e:	45a6      	cmp	lr, r4
 8000960:	f240 8099 	bls.w	8000a96 <__udivmoddi4+0x2ce>
 8000964:	3802      	subs	r0, #2
 8000966:	443c      	add	r4, r7
 8000968:	eba4 040e 	sub.w	r4, r4, lr
 800096c:	fa1f fe83 	uxth.w	lr, r3
 8000970:	fbb4 f3f9 	udiv	r3, r4, r9
 8000974:	fb09 4413 	mls	r4, r9, r3, r4
 8000978:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800097c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000980:	45a4      	cmp	ip, r4
 8000982:	d908      	bls.n	8000996 <__udivmoddi4+0x1ce>
 8000984:	193c      	adds	r4, r7, r4
 8000986:	f103 3eff 	add.w	lr, r3, #4294967295
 800098a:	f080 8082 	bcs.w	8000a92 <__udivmoddi4+0x2ca>
 800098e:	45a4      	cmp	ip, r4
 8000990:	d97f      	bls.n	8000a92 <__udivmoddi4+0x2ca>
 8000992:	3b02      	subs	r3, #2
 8000994:	443c      	add	r4, r7
 8000996:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800099a:	eba4 040c 	sub.w	r4, r4, ip
 800099e:	fba0 ec02 	umull	lr, ip, r0, r2
 80009a2:	4564      	cmp	r4, ip
 80009a4:	4673      	mov	r3, lr
 80009a6:	46e1      	mov	r9, ip
 80009a8:	d362      	bcc.n	8000a70 <__udivmoddi4+0x2a8>
 80009aa:	d05f      	beq.n	8000a6c <__udivmoddi4+0x2a4>
 80009ac:	b15d      	cbz	r5, 80009c6 <__udivmoddi4+0x1fe>
 80009ae:	ebb8 0203 	subs.w	r2, r8, r3
 80009b2:	eb64 0409 	sbc.w	r4, r4, r9
 80009b6:	fa04 f606 	lsl.w	r6, r4, r6
 80009ba:	fa22 f301 	lsr.w	r3, r2, r1
 80009be:	431e      	orrs	r6, r3
 80009c0:	40cc      	lsrs	r4, r1
 80009c2:	e9c5 6400 	strd	r6, r4, [r5]
 80009c6:	2100      	movs	r1, #0
 80009c8:	e74f      	b.n	800086a <__udivmoddi4+0xa2>
 80009ca:	fbb1 fcf2 	udiv	ip, r1, r2
 80009ce:	0c01      	lsrs	r1, r0, #16
 80009d0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009d4:	b280      	uxth	r0, r0
 80009d6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009da:	463b      	mov	r3, r7
 80009dc:	4638      	mov	r0, r7
 80009de:	463c      	mov	r4, r7
 80009e0:	46b8      	mov	r8, r7
 80009e2:	46be      	mov	lr, r7
 80009e4:	2620      	movs	r6, #32
 80009e6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009ea:	eba2 0208 	sub.w	r2, r2, r8
 80009ee:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009f2:	e766      	b.n	80008c2 <__udivmoddi4+0xfa>
 80009f4:	4601      	mov	r1, r0
 80009f6:	e718      	b.n	800082a <__udivmoddi4+0x62>
 80009f8:	4610      	mov	r0, r2
 80009fa:	e72c      	b.n	8000856 <__udivmoddi4+0x8e>
 80009fc:	f1c6 0220 	rsb	r2, r6, #32
 8000a00:	fa2e f302 	lsr.w	r3, lr, r2
 8000a04:	40b7      	lsls	r7, r6
 8000a06:	40b1      	lsls	r1, r6
 8000a08:	fa20 f202 	lsr.w	r2, r0, r2
 8000a0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a10:	430a      	orrs	r2, r1
 8000a12:	fbb3 f8fe 	udiv	r8, r3, lr
 8000a16:	b2bc      	uxth	r4, r7
 8000a18:	fb0e 3318 	mls	r3, lr, r8, r3
 8000a1c:	0c11      	lsrs	r1, r2, #16
 8000a1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a22:	fb08 f904 	mul.w	r9, r8, r4
 8000a26:	40b0      	lsls	r0, r6
 8000a28:	4589      	cmp	r9, r1
 8000a2a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a2e:	b280      	uxth	r0, r0
 8000a30:	d93e      	bls.n	8000ab0 <__udivmoddi4+0x2e8>
 8000a32:	1879      	adds	r1, r7, r1
 8000a34:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a38:	d201      	bcs.n	8000a3e <__udivmoddi4+0x276>
 8000a3a:	4589      	cmp	r9, r1
 8000a3c:	d81f      	bhi.n	8000a7e <__udivmoddi4+0x2b6>
 8000a3e:	eba1 0109 	sub.w	r1, r1, r9
 8000a42:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a46:	fb09 f804 	mul.w	r8, r9, r4
 8000a4a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a4e:	b292      	uxth	r2, r2
 8000a50:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a54:	4542      	cmp	r2, r8
 8000a56:	d229      	bcs.n	8000aac <__udivmoddi4+0x2e4>
 8000a58:	18ba      	adds	r2, r7, r2
 8000a5a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a5e:	d2c4      	bcs.n	80009ea <__udivmoddi4+0x222>
 8000a60:	4542      	cmp	r2, r8
 8000a62:	d2c2      	bcs.n	80009ea <__udivmoddi4+0x222>
 8000a64:	f1a9 0102 	sub.w	r1, r9, #2
 8000a68:	443a      	add	r2, r7
 8000a6a:	e7be      	b.n	80009ea <__udivmoddi4+0x222>
 8000a6c:	45f0      	cmp	r8, lr
 8000a6e:	d29d      	bcs.n	80009ac <__udivmoddi4+0x1e4>
 8000a70:	ebbe 0302 	subs.w	r3, lr, r2
 8000a74:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a78:	3801      	subs	r0, #1
 8000a7a:	46e1      	mov	r9, ip
 8000a7c:	e796      	b.n	80009ac <__udivmoddi4+0x1e4>
 8000a7e:	eba7 0909 	sub.w	r9, r7, r9
 8000a82:	4449      	add	r1, r9
 8000a84:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a88:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a8c:	fb09 f804 	mul.w	r8, r9, r4
 8000a90:	e7db      	b.n	8000a4a <__udivmoddi4+0x282>
 8000a92:	4673      	mov	r3, lr
 8000a94:	e77f      	b.n	8000996 <__udivmoddi4+0x1ce>
 8000a96:	4650      	mov	r0, sl
 8000a98:	e766      	b.n	8000968 <__udivmoddi4+0x1a0>
 8000a9a:	4608      	mov	r0, r1
 8000a9c:	e6fd      	b.n	800089a <__udivmoddi4+0xd2>
 8000a9e:	443b      	add	r3, r7
 8000aa0:	3a02      	subs	r2, #2
 8000aa2:	e733      	b.n	800090c <__udivmoddi4+0x144>
 8000aa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000aa8:	443b      	add	r3, r7
 8000aaa:	e71c      	b.n	80008e6 <__udivmoddi4+0x11e>
 8000aac:	4649      	mov	r1, r9
 8000aae:	e79c      	b.n	80009ea <__udivmoddi4+0x222>
 8000ab0:	eba1 0109 	sub.w	r1, r1, r9
 8000ab4:	46c4      	mov	ip, r8
 8000ab6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000aba:	fb09 f804 	mul.w	r8, r9, r4
 8000abe:	e7c4      	b.n	8000a4a <__udivmoddi4+0x282>

08000ac0 <__aeabi_idiv0>:
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <SSD1680_Reset>:
/**
 * @brief Hardware reset the display
 * @details Ties !RESET line to GND for 2 ms
 * @param[in] hepd: SSD1680 handle pointer
 */
void SSD1680_Reset(SSD1680_HandleTypeDef *hepd) {
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b082      	sub	sp, #8
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
  HAL_GPIO_WritePin(hepd->RESET_Port, hepd->RESET_Pin, GPIO_PIN_RESET);
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	6998      	ldr	r0, [r3, #24]
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	8b9b      	ldrh	r3, [r3, #28]
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	4619      	mov	r1, r3
 8000ad8:	f003 fe72 	bl	80047c0 <HAL_GPIO_WritePin>
  HAL_Delay(2);
 8000adc:	2002      	movs	r0, #2
 8000ade:	f002 fb25 	bl	800312c <HAL_Delay>
  HAL_GPIO_WritePin(hepd->RESET_Port, hepd->RESET_Pin, GPIO_PIN_SET);
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	6998      	ldr	r0, [r3, #24]
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	8b9b      	ldrh	r3, [r3, #28]
 8000aea:	2201      	movs	r2, #1
 8000aec:	4619      	mov	r1, r3
 8000aee:	f003 fe67 	bl	80047c0 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 8000af2:	200a      	movs	r0, #10
 8000af4:	f002 fb1a 	bl	800312c <HAL_Delay>
}
 8000af8:	bf00      	nop
 8000afa:	3708      	adds	r7, #8
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}

08000b00 <SSD1680_Wait>:
/**
 * @brief Wait for display ready
 * @details Waits for BUSY line to become low. Spins with 2ms delay while not yet.
 * @param[in] hepd: SSD1680 handle pointer
 */
void SSD1680_Wait(SSD1680_HandleTypeDef *hepd) {
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b082      	sub	sp, #8
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
  while (HAL_GPIO_ReadPin(hepd->BUSY_Port, hepd->BUSY_Pin) == GPIO_PIN_SET)
 8000b08:	e002      	b.n	8000b10 <SSD1680_Wait+0x10>
    HAL_Delay(2);
 8000b0a:	2002      	movs	r0, #2
 8000b0c:	f002 fb0e 	bl	800312c <HAL_Delay>
  while (HAL_GPIO_ReadPin(hepd->BUSY_Port, hepd->BUSY_Pin) == GPIO_PIN_SET)
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	6a1a      	ldr	r2, [r3, #32]
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8000b18:	4619      	mov	r1, r3
 8000b1a:	4610      	mov	r0, r2
 8000b1c:	f003 fe30 	bl	8004780 <HAL_GPIO_ReadPin>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b01      	cmp	r3, #1
 8000b24:	d0f1      	beq.n	8000b0a <SSD1680_Wait+0xa>
}
 8000b26:	bf00      	nop
 8000b28:	bf00      	nop
 8000b2a:	3708      	adds	r7, #8
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bd80      	pop	{r7, pc}

08000b30 <SSD1680_Send>:
 * @param[in] size: size of command arguments
 * @return HAL status
 * @see https://v4.cecdn.yun300.cn/100001_1909185147/SSD1680.pdf page 20 for full command list.
 *
 */
HAL_StatusTypeDef SSD1680_Send(SSD1680_HandleTypeDef *hepd, const uint8_t command, const uint8_t *pData, const size_t size) {
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b086      	sub	sp, #24
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	60f8      	str	r0, [r7, #12]
 8000b38:	607a      	str	r2, [r7, #4]
 8000b3a:	603b      	str	r3, [r7, #0]
 8000b3c:	460b      	mov	r3, r1
 8000b3e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8000b40:	2300      	movs	r3, #0
 8000b42:	75fb      	strb	r3, [r7, #23]
#if defined(DEBUG)
  if (hepd->LED_Port)
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d007      	beq.n	8000b5c <SSD1680_Send+0x2c>
    HAL_GPIO_WritePin(hepd->LED_Port, hepd->LED_Pin, GPIO_PIN_RESET);
 8000b4c:	68fb      	ldr	r3, [r7, #12]
 8000b4e:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8000b54:	2200      	movs	r2, #0
 8000b56:	4619      	mov	r1, r3
 8000b58:	f003 fe32 	bl	80047c0 <HAL_GPIO_WritePin>
#endif
  HAL_GPIO_WritePin(hepd->CS_Port, hepd->CS_Pin, GPIO_PIN_RESET);
 8000b5c:	68fb      	ldr	r3, [r7, #12]
 8000b5e:	6898      	ldr	r0, [r3, #8]
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	899b      	ldrh	r3, [r3, #12]
 8000b64:	2200      	movs	r2, #0
 8000b66:	4619      	mov	r1, r3
 8000b68:	f003 fe2a 	bl	80047c0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(hepd->DC_Port, hepd->DC_Pin, GPIO_PIN_RESET);
 8000b6c:	68fb      	ldr	r3, [r7, #12]
 8000b6e:	6918      	ldr	r0, [r3, #16]
 8000b70:	68fb      	ldr	r3, [r7, #12]
 8000b72:	8a9b      	ldrh	r3, [r3, #20]
 8000b74:	2200      	movs	r2, #0
 8000b76:	4619      	mov	r1, r3
 8000b78:	f003 fe22 	bl	80047c0 <HAL_GPIO_WritePin>
  if ((status = HAL_SPI_Transmit(hepd->SPI_Handle, (uint8_t *)&command, sizeof(command), hepd->SPI_Timeout))) {
 8000b7c:	68fb      	ldr	r3, [r7, #12]
 8000b7e:	6818      	ldr	r0, [r3, #0]
 8000b80:	68fb      	ldr	r3, [r7, #12]
 8000b82:	685b      	ldr	r3, [r3, #4]
 8000b84:	f107 010b 	add.w	r1, r7, #11
 8000b88:	2201      	movs	r2, #1
 8000b8a:	f007 fea9 	bl	80088e0 <HAL_SPI_Transmit>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	75fb      	strb	r3, [r7, #23]
 8000b92:	7dfb      	ldrb	r3, [r7, #23]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d01d      	beq.n	8000bd4 <SSD1680_Send+0xa4>
    HAL_GPIO_WritePin(hepd->DC_Port, hepd->DC_Pin, GPIO_PIN_SET);
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	6918      	ldr	r0, [r3, #16]
 8000b9c:	68fb      	ldr	r3, [r7, #12]
 8000b9e:	8a9b      	ldrh	r3, [r3, #20]
 8000ba0:	2201      	movs	r2, #1
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	f003 fe0c 	bl	80047c0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(hepd->CS_Port, hepd->CS_Pin, GPIO_PIN_SET);
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	6898      	ldr	r0, [r3, #8]
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	899b      	ldrh	r3, [r3, #12]
 8000bb0:	2201      	movs	r2, #1
 8000bb2:	4619      	mov	r1, r3
 8000bb4:	f003 fe04 	bl	80047c0 <HAL_GPIO_WritePin>
#if defined(DEBUG)
    if (hepd->LED_Port)
 8000bb8:	68fb      	ldr	r3, [r7, #12]
 8000bba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d007      	beq.n	8000bd0 <SSD1680_Send+0xa0>
      HAL_GPIO_WritePin(hepd->LED_Port, hepd->LED_Pin, GPIO_PIN_SET);
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8000bc4:	68fb      	ldr	r3, [r7, #12]
 8000bc6:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8000bc8:	2201      	movs	r2, #1
 8000bca:	4619      	mov	r1, r3
 8000bcc:	f003 fdf8 	bl	80047c0 <HAL_GPIO_WritePin>
#endif
    return status;
 8000bd0:	7dfb      	ldrb	r3, [r7, #23]
 8000bd2:	e02a      	b.n	8000c2a <SSD1680_Send+0xfa>
  }
  HAL_GPIO_WritePin(hepd->DC_Port, hepd->DC_Pin, GPIO_PIN_SET);
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	6918      	ldr	r0, [r3, #16]
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	8a9b      	ldrh	r3, [r3, #20]
 8000bdc:	2201      	movs	r2, #1
 8000bde:	4619      	mov	r1, r3
 8000be0:	f003 fdee 	bl	80047c0 <HAL_GPIO_WritePin>
  if (size > 0) {
 8000be4:	683b      	ldr	r3, [r7, #0]
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d00a      	beq.n	8000c00 <SSD1680_Send+0xd0>
    status = HAL_SPI_Transmit(hepd->SPI_Handle, (uint8_t *)pData, size, hepd->SPI_Timeout);
 8000bea:	68fb      	ldr	r3, [r7, #12]
 8000bec:	6818      	ldr	r0, [r3, #0]
 8000bee:	683b      	ldr	r3, [r7, #0]
 8000bf0:	b29a      	uxth	r2, r3
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	685b      	ldr	r3, [r3, #4]
 8000bf6:	6879      	ldr	r1, [r7, #4]
 8000bf8:	f007 fe72 	bl	80088e0 <HAL_SPI_Transmit>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	75fb      	strb	r3, [r7, #23]
  }
  HAL_GPIO_WritePin(hepd->CS_Port, hepd->CS_Pin, GPIO_PIN_SET);
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	6898      	ldr	r0, [r3, #8]
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	899b      	ldrh	r3, [r3, #12]
 8000c08:	2201      	movs	r2, #1
 8000c0a:	4619      	mov	r1, r3
 8000c0c:	f003 fdd8 	bl	80047c0 <HAL_GPIO_WritePin>
#if defined(DEBUG)
  if (hepd->LED_Port)
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d007      	beq.n	8000c28 <SSD1680_Send+0xf8>
    HAL_GPIO_WritePin(hepd->LED_Port, hepd->LED_Pin, GPIO_PIN_SET);
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8000c1c:	68fb      	ldr	r3, [r7, #12]
 8000c1e:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8000c20:	2201      	movs	r2, #1
 8000c22:	4619      	mov	r1, r3
 8000c24:	f003 fdcc 	bl	80047c0 <HAL_GPIO_WritePin>
#endif
  return status;
 8000c28:	7dfb      	ldrb	r3, [r7, #23]
}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	3718      	adds	r7, #24
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}

08000c32 <SSD1680_UpdateControl>:
 * @details Not intended to be used outside of SSD1680_Refresh
 * @param[in] hepd: SSD1680 handle pointer
 * @return HAL status
 * @see SSD1680_Refresh
 */
HAL_StatusTypeDef SSD1680_UpdateControl(SSD1680_HandleTypeDef *hepd) {
 8000c32:	b580      	push	{r7, lr}
 8000c34:	b084      	sub	sp, #16
 8000c36:	af00      	add	r7, sp, #0
 8000c38:	6078      	str	r0, [r7, #4]
  const uint8_t inverseR = 0;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	73fb      	strb	r3, [r7, #15]
  const uint8_t bypassR = hepd->Color_Depth & 0x01;
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8000c44:	f003 0301 	and.w	r3, r3, #1
 8000c48:	73bb      	strb	r3, [r7, #14]
  const uint8_t inverseK = 0;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	737b      	strb	r3, [r7, #13]
  const uint8_t bypassK = 0;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	733b      	strb	r3, [r7, #12]
    uint8_t bypassR:1;
    uint8_t inverseR:1;
    // MSB
    uint8_t reserved0:7;
    uint8_t sourceMode:1;
  } updateControl1 = { 0, bypassK, inverseK, 0, bypassR, inverseR, 0, hepd->Scan_Mode };
 8000c52:	7a3b      	ldrb	r3, [r7, #8]
 8000c54:	f023 0303 	bic.w	r3, r3, #3
 8000c58:	723b      	strb	r3, [r7, #8]
 8000c5a:	7b3b      	ldrb	r3, [r7, #12]
 8000c5c:	f003 0301 	and.w	r3, r3, #1
 8000c60:	b2da      	uxtb	r2, r3
 8000c62:	7a3b      	ldrb	r3, [r7, #8]
 8000c64:	f362 0382 	bfi	r3, r2, #2, #1
 8000c68:	723b      	strb	r3, [r7, #8]
 8000c6a:	7b7b      	ldrb	r3, [r7, #13]
 8000c6c:	f003 0301 	and.w	r3, r3, #1
 8000c70:	b2da      	uxtb	r2, r3
 8000c72:	7a3b      	ldrb	r3, [r7, #8]
 8000c74:	f362 03c3 	bfi	r3, r2, #3, #1
 8000c78:	723b      	strb	r3, [r7, #8]
 8000c7a:	7a3b      	ldrb	r3, [r7, #8]
 8000c7c:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000c80:	723b      	strb	r3, [r7, #8]
 8000c82:	7bbb      	ldrb	r3, [r7, #14]
 8000c84:	f003 0301 	and.w	r3, r3, #1
 8000c88:	b2da      	uxtb	r2, r3
 8000c8a:	7a3b      	ldrb	r3, [r7, #8]
 8000c8c:	f362 1386 	bfi	r3, r2, #6, #1
 8000c90:	723b      	strb	r3, [r7, #8]
 8000c92:	7bfb      	ldrb	r3, [r7, #15]
 8000c94:	f003 0301 	and.w	r3, r3, #1
 8000c98:	b2da      	uxtb	r2, r3
 8000c9a:	7a3b      	ldrb	r3, [r7, #8]
 8000c9c:	f362 13c7 	bfi	r3, r2, #7, #1
 8000ca0:	723b      	strb	r3, [r7, #8]
 8000ca2:	7a7b      	ldrb	r3, [r7, #9]
 8000ca4:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8000ca8:	727b      	strb	r3, [r7, #9]
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 8000cb0:	f003 0301 	and.w	r3, r3, #1
 8000cb4:	b2da      	uxtb	r2, r3
 8000cb6:	7a7b      	ldrb	r3, [r7, #9]
 8000cb8:	f362 13c7 	bfi	r3, r2, #7, #1
 8000cbc:	727b      	strb	r3, [r7, #9]
#pragma pack(pop)
  return SSD1680_Send(hepd, SSD1680_UPDATE_CONTROL_1, (uint8_t *)&updateControl1, sizeof(updateControl1));  // 0x21
 8000cbe:	f107 0208 	add.w	r2, r7, #8
 8000cc2:	2302      	movs	r3, #2
 8000cc4:	2121      	movs	r1, #33	@ 0x21
 8000cc6:	6878      	ldr	r0, [r7, #4]
 8000cc8:	f7ff ff32 	bl	8000b30 <SSD1680_Send>
 8000ccc:	4603      	mov	r3, r0
}
 8000cce:	4618      	mov	r0, r3
 8000cd0:	3710      	adds	r7, #16
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}

08000cd6 <SSD1680_Init>:
 * @li Setup voltage sources
 * @li Set data entry mode to @ref RightThenDown
 * @param[in] hepd: SSD1680 handle pointer
 */
void SSD1680_Init(SSD1680_HandleTypeDef *hepd)
{
 8000cd6:	b580      	push	{r7, lr}
 8000cd8:	b088      	sub	sp, #32
 8000cda:	af00      	add	r7, sp, #0
 8000cdc:	6078      	str	r0, [r7, #4]
  HAL_GPIO_WritePin(hepd->RESET_Port, hepd->RESET_Pin, GPIO_PIN_RESET);
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	6998      	ldr	r0, [r3, #24]
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	8b9b      	ldrh	r3, [r3, #28]
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	4619      	mov	r1, r3
 8000cea:	f003 fd69 	bl	80047c0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(hepd->CS_Port, hepd->CS_Pin, GPIO_PIN_SET);
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	6898      	ldr	r0, [r3, #8]
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	899b      	ldrh	r3, [r3, #12]
 8000cf6:	2201      	movs	r2, #1
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	f003 fd61 	bl	80047c0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(hepd->DC_Port, hepd->DC_Pin, GPIO_PIN_SET);
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	6918      	ldr	r0, [r3, #16]
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	8a9b      	ldrh	r3, [r3, #20]
 8000d06:	2201      	movs	r2, #1
 8000d08:	4619      	mov	r1, r3
 8000d0a:	f003 fd59 	bl	80047c0 <HAL_GPIO_WritePin>
  HAL_Delay(2);
 8000d0e:	2002      	movs	r0, #2
 8000d10:	f002 fa0c 	bl	800312c <HAL_Delay>
  HAL_GPIO_WritePin(hepd->RESET_Port, hepd->RESET_Pin, GPIO_PIN_SET);
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	6998      	ldr	r0, [r3, #24]
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	8b9b      	ldrh	r3, [r3, #28]
 8000d1c:	2201      	movs	r2, #1
 8000d1e:	4619      	mov	r1, r3
 8000d20:	f003 fd4e 	bl	80047c0 <HAL_GPIO_WritePin>
  HAL_Delay(20);
 8000d24:	2014      	movs	r0, #20
 8000d26:	f002 fa01 	bl	800312c <HAL_Delay>

  // 硬體重置
  SSD1680_Reset(hepd);
 8000d2a:	6878      	ldr	r0, [r7, #4]
 8000d2c:	f7ff feca 	bl	8000ac4 <SSD1680_Reset>
  SSD1680_Send(hepd, SSD1680_SW_RESET, 0, 0);
 8000d30:	2300      	movs	r3, #0
 8000d32:	2200      	movs	r2, #0
 8000d34:	2112      	movs	r1, #18
 8000d36:	6878      	ldr	r0, [r7, #4]
 8000d38:	f7ff fefa 	bl	8000b30 <SSD1680_Send>
  SSD1680_Wait(hepd);
 8000d3c:	6878      	ldr	r0, [r7, #4]
 8000d3e:	f7ff fedf 	bl	8000b00 <SSD1680_Wait>

  // ===== Driver Output Control =====
  uint8_t driverOutput[3];
  driverOutput[0] = (hepd->Resolution_Y - 1) & 0xFF;        // 295 = 0x27
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8000d46:	b2db      	uxtb	r3, r3
 8000d48:	3b01      	subs	r3, #1
 8000d4a:	b2db      	uxtb	r3, r3
 8000d4c:	773b      	strb	r3, [r7, #28]
  driverOutput[1] = ((hepd->Resolution_Y - 1) >> 8) & 0x01; // 0x01
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8000d52:	3b01      	subs	r3, #1
 8000d54:	121b      	asrs	r3, r3, #8
 8000d56:	b2db      	uxtb	r3, r3
 8000d58:	f003 0301 	and.w	r3, r3, #1
 8000d5c:	b2db      	uxtb	r3, r3
 8000d5e:	777b      	strb	r3, [r7, #29]
  driverOutput[2] = 0x00;  // GD=0, SM=0, TB=0
 8000d60:	2300      	movs	r3, #0
 8000d62:	77bb      	strb	r3, [r7, #30]
  SSD1680_Send(hepd, SSD1680_GATE_SCAN, driverOutput, sizeof(driverOutput));
 8000d64:	f107 021c 	add.w	r2, r7, #28
 8000d68:	2303      	movs	r3, #3
 8000d6a:	2101      	movs	r1, #1
 8000d6c:	6878      	ldr	r0, [r7, #4]
 8000d6e:	f7ff fedf 	bl	8000b30 <SSD1680_Send>

  // ===== Data Entry Mode =====
  const uint8_t dataEntry = 0x03;
 8000d72:	2303      	movs	r3, #3
 8000d74:	76fb      	strb	r3, [r7, #27]
  SSD1680_Send(hepd, SSD1680_DATA_ENTRY_MODE, &dataEntry, sizeof(dataEntry));
 8000d76:	f107 021b 	add.w	r2, r7, #27
 8000d7a:	2301      	movs	r3, #1
 8000d7c:	2111      	movs	r1, #17
 8000d7e:	6878      	ldr	r0, [r7, #4]
 8000d80:	f7ff fed6 	bl	8000b30 <SSD1680_Send>

  // ===== RAM X Range ===== (關鍵修正!)
  // 152 / 8 = 19,所以範圍是 0-18
  uint8_t ramXRange[2];
  ramXRange[0] = 1;
 8000d84:	2301      	movs	r3, #1
 8000d86:	763b      	strb	r3, [r7, #24]
  ramXRange[1] = (hepd -> Resolution_X / 8);  // 152/8-1 = 18
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8000d8e:	08db      	lsrs	r3, r3, #3
 8000d90:	b2db      	uxtb	r3, r3
 8000d92:	767b      	strb	r3, [r7, #25]
  SSD1680_Send(hepd, SSD1680_RAM_X_RANGE, ramXRange, sizeof(ramXRange));
 8000d94:	f107 0218 	add.w	r2, r7, #24
 8000d98:	2302      	movs	r3, #2
 8000d9a:	2144      	movs	r1, #68	@ 0x44
 8000d9c:	6878      	ldr	r0, [r7, #4]
 8000d9e:	f7ff fec7 	bl	8000b30 <SSD1680_Send>

  // ===== RAM Y Range =====
  uint8_t ramYRange[4];
  ramYRange[0] = 0;
 8000da2:	2300      	movs	r3, #0
 8000da4:	753b      	strb	r3, [r7, #20]
  ramYRange[1] = 0;
 8000da6:	2300      	movs	r3, #0
 8000da8:	757b      	strb	r3, [r7, #21]
  ramYRange[2] = (hepd->Resolution_Y - 1) & 0xFF;        // 0x27
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8000dae:	b2db      	uxtb	r3, r3
 8000db0:	3b01      	subs	r3, #1
 8000db2:	b2db      	uxtb	r3, r3
 8000db4:	75bb      	strb	r3, [r7, #22]
  ramYRange[3] = ((hepd->Resolution_Y - 1) >> 8) & 0x01; // 0x01
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8000dba:	3b01      	subs	r3, #1
 8000dbc:	121b      	asrs	r3, r3, #8
 8000dbe:	b2db      	uxtb	r3, r3
 8000dc0:	f003 0301 	and.w	r3, r3, #1
 8000dc4:	b2db      	uxtb	r3, r3
 8000dc6:	75fb      	strb	r3, [r7, #23]
  SSD1680_Send(hepd, SSD1680_RAM_Y_RANGE, ramYRange, sizeof(ramYRange));
 8000dc8:	f107 0214 	add.w	r2, r7, #20
 8000dcc:	2304      	movs	r3, #4
 8000dce:	2145      	movs	r1, #69	@ 0x45
 8000dd0:	6878      	ldr	r0, [r7, #4]
 8000dd2:	f7ff fead 	bl	8000b30 <SSD1680_Send>

  // ===== Set RAM address counter =====
  uint8_t ramX = 0;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	74fb      	strb	r3, [r7, #19]
  SSD1680_Send(hepd, SSD1680_RAM_X, &ramX, sizeof(ramX));
 8000dda:	f107 0213 	add.w	r2, r7, #19
 8000dde:	2301      	movs	r3, #1
 8000de0:	214e      	movs	r1, #78	@ 0x4e
 8000de2:	6878      	ldr	r0, [r7, #4]
 8000de4:	f7ff fea4 	bl	8000b30 <SSD1680_Send>

  uint8_t ramY[2] = {0, 0};
 8000de8:	2300      	movs	r3, #0
 8000dea:	823b      	strh	r3, [r7, #16]
  SSD1680_Send(hepd, SSD1680_RAM_Y, ramY, sizeof(ramY));
 8000dec:	f107 0210 	add.w	r2, r7, #16
 8000df0:	2302      	movs	r3, #2
 8000df2:	214f      	movs	r1, #79	@ 0x4f
 8000df4:	6878      	ldr	r0, [r7, #4]
 8000df6:	f7ff fe9b 	bl	8000b30 <SSD1680_Send>

  // ===== Border Waveform Control =====
  const uint8_t border = 0x05;  // White border
 8000dfa:	2305      	movs	r3, #5
 8000dfc:	73fb      	strb	r3, [r7, #15]
  SSD1680_Send(hepd, SSD1680_BORDER, &border, sizeof(border));
 8000dfe:	f107 020f 	add.w	r2, r7, #15
 8000e02:	2301      	movs	r3, #1
 8000e04:	213c      	movs	r1, #60	@ 0x3c
 8000e06:	6878      	ldr	r0, [r7, #4]
 8000e08:	f7ff fe92 	bl	8000b30 <SSD1680_Send>

  // ===== Temperature Sensor =====
  // 寫入溫度暫存器
  const uint8_t temp[] = { 0x64 };
 8000e0c:	2364      	movs	r3, #100	@ 0x64
 8000e0e:	733b      	strb	r3, [r7, #12]
  SSD1680_Send(hepd, SSD1680_WRITE_TEMP, temp, sizeof(temp));
 8000e10:	f107 020c 	add.w	r2, r7, #12
 8000e14:	2301      	movs	r3, #1
 8000e16:	211a      	movs	r1, #26
 8000e18:	6878      	ldr	r0, [r7, #4]
 8000e1a:	f7ff fe89 	bl	8000b30 <SSD1680_Send>

  // 載入溫度值
  const uint8_t temp2[] = { 0x91 };
 8000e1e:	2391      	movs	r3, #145	@ 0x91
 8000e20:	723b      	strb	r3, [r7, #8]
  SSD1680_Send(hepd, SSD1680_UPDATE_CONTROL_2, temp2, sizeof(temp2));
 8000e22:	f107 0208 	add.w	r2, r7, #8
 8000e26:	2301      	movs	r3, #1
 8000e28:	2122      	movs	r1, #34	@ 0x22
 8000e2a:	6878      	ldr	r0, [r7, #4]
 8000e2c:	f7ff fe80 	bl	8000b30 <SSD1680_Send>
  SSD1680_Send(hepd, SSD1680_MASTER_ACTIVATION, NULL, 0);
 8000e30:	2300      	movs	r3, #0
 8000e32:	2200      	movs	r2, #0
 8000e34:	2120      	movs	r1, #32
 8000e36:	6878      	ldr	r0, [r7, #4]
 8000e38:	f7ff fe7a 	bl	8000b30 <SSD1680_Send>
  SSD1680_Wait(hepd);
 8000e3c:	6878      	ldr	r0, [r7, #4]
 8000e3e:	f7ff fe5f 	bl	8000b00 <SSD1680_Wait>

  // ===== Display Update Control =====
  SSD1680_UpdateControl(hepd);
 8000e42:	6878      	ldr	r0, [r7, #4]
 8000e44:	f7ff fef5 	bl	8000c32 <SSD1680_UpdateControl>

  #if defined(DEBUG)
     if (hepd->LED_Port)
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d007      	beq.n	8000e60 <SSD1680_Init+0x18a>
      HAL_GPIO_WritePin(hepd->LED_Port, hepd->LED_Pin, GPIO_PIN_SET);
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8000e58:	2201      	movs	r2, #1
 8000e5a:	4619      	mov	r1, r3
 8000e5c:	f003 fcb0 	bl	80047c0 <HAL_GPIO_WritePin>
  #endif
}
 8000e60:	bf00      	nop
 8000e62:	3720      	adds	r7, #32
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}

08000e68 <SSD1680_RAMXRange>:
 * @param[in] width: width of the range. Must be multiple of 8.
 * @return HAL status
 * @see SSD1680_SSD1680_DataEntryMode
 * @see SSD1680_RAMYRange
 */
HAL_StatusTypeDef SSD1680_RAMXRange(SSD1680_HandleTypeDef *hepd, const uint8_t left, const uint8_t width) {
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b084      	sub	sp, #16
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
 8000e70:	460b      	mov	r3, r1
 8000e72:	70fb      	strb	r3, [r7, #3]
 8000e74:	4613      	mov	r3, r2
 8000e76:	70bb      	strb	r3, [r7, #2]
  if (left % 8 + width % 8)
 8000e78:	78fb      	ldrb	r3, [r7, #3]
 8000e7a:	f003 0207 	and.w	r2, r3, #7
 8000e7e:	78bb      	ldrb	r3, [r7, #2]
 8000e80:	f003 0307 	and.w	r3, r3, #7
 8000e84:	4413      	add	r3, r2
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d001      	beq.n	8000e8e <SSD1680_RAMXRange+0x26>
    return HAL_ERROR;
 8000e8a:	2301      	movs	r3, #1
 8000e8c:	e018      	b.n	8000ec0 <SSD1680_RAMXRange+0x58>
  uint8_t start = (left / 8) + 1;
 8000e8e:	78fb      	ldrb	r3, [r7, #3]
 8000e90:	08db      	lsrs	r3, r3, #3
 8000e92:	b2db      	uxtb	r3, r3
 8000e94:	3301      	adds	r3, #1
 8000e96:	73fb      	strb	r3, [r7, #15]
  uint8_t end = ((left + width) / 8); // 簡化後就是 (left+width)/8
 8000e98:	78fa      	ldrb	r2, [r7, #3]
 8000e9a:	78bb      	ldrb	r3, [r7, #2]
 8000e9c:	4413      	add	r3, r2
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	da00      	bge.n	8000ea4 <SSD1680_RAMXRange+0x3c>
 8000ea2:	3307      	adds	r3, #7
 8000ea4:	10db      	asrs	r3, r3, #3
 8000ea6:	73bb      	strb	r3, [r7, #14]

  const uint8_t ramXRange[] = { start, end };
 8000ea8:	7bfb      	ldrb	r3, [r7, #15]
 8000eaa:	733b      	strb	r3, [r7, #12]
 8000eac:	7bbb      	ldrb	r3, [r7, #14]
 8000eae:	737b      	strb	r3, [r7, #13]
  return SSD1680_Send(hepd, SSD1680_RAM_X_RANGE, ramXRange, sizeof(ramXRange));  // 0x44
 8000eb0:	f107 020c 	add.w	r2, r7, #12
 8000eb4:	2302      	movs	r3, #2
 8000eb6:	2144      	movs	r1, #68	@ 0x44
 8000eb8:	6878      	ldr	r0, [r7, #4]
 8000eba:	f7ff fe39 	bl	8000b30 <SSD1680_Send>
 8000ebe:	4603      	mov	r3, r0
}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	3710      	adds	r7, #16
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}

08000ec8 <SSD1680_RAMYRange>:
 * @param[in] height: height of the range.
 * @return HAL status
 * @see SSD1680_SSD1680_DataEntryMode
 * @see SSD1680_RAMXRange
 */
HAL_StatusTypeDef SSD1680_RAMYRange(SSD1680_HandleTypeDef *hepd, const uint16_t top, const uint16_t height) {
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b084      	sub	sp, #16
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
 8000ed0:	460b      	mov	r3, r1
 8000ed2:	807b      	strh	r3, [r7, #2]
 8000ed4:	4613      	mov	r3, r2
 8000ed6:	803b      	strh	r3, [r7, #0]
  const uint16_t ramYRange[] = { top, (top + height) - 1};
 8000ed8:	887b      	ldrh	r3, [r7, #2]
 8000eda:	81bb      	strh	r3, [r7, #12]
 8000edc:	887a      	ldrh	r2, [r7, #2]
 8000ede:	883b      	ldrh	r3, [r7, #0]
 8000ee0:	4413      	add	r3, r2
 8000ee2:	b29b      	uxth	r3, r3
 8000ee4:	3b01      	subs	r3, #1
 8000ee6:	b29b      	uxth	r3, r3
 8000ee8:	81fb      	strh	r3, [r7, #14]
  return SSD1680_Send(hepd, SSD1680_RAM_Y_RANGE, (uint8_t *)ramYRange, sizeof(ramYRange));   // 0x45
 8000eea:	f107 020c 	add.w	r2, r7, #12
 8000eee:	2304      	movs	r3, #4
 8000ef0:	2145      	movs	r1, #69	@ 0x45
 8000ef2:	6878      	ldr	r0, [r7, #4]
 8000ef4:	f7ff fe1c 	bl	8000b30 <SSD1680_Send>
 8000ef8:	4603      	mov	r3, r0
}
 8000efa:	4618      	mov	r0, r3
 8000efc:	3710      	adds	r7, #16
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}

08000f02 <SSD1680_RAMFill>:
 * @param[in] color: color of the top-left pixel
 * @return HAL status
 * @note Slow. Waits for display ready.
 * @see SSD1680_Checker for common test pattern
 */
HAL_StatusTypeDef SSD1680_RAMFill(SSD1680_HandleTypeDef *hepd, const enum SSD1680_Pattern kx, const enum SSD1680_Pattern ky, const enum SSD1680_Pattern rx, const enum SSD1680_Pattern ry, const enum SSD1680_Color color) {
 8000f02:	b580      	push	{r7, lr}
 8000f04:	b084      	sub	sp, #16
 8000f06:	af00      	add	r7, sp, #0
 8000f08:	6078      	str	r0, [r7, #4]
 8000f0a:	4608      	mov	r0, r1
 8000f0c:	4611      	mov	r1, r2
 8000f0e:	461a      	mov	r2, r3
 8000f10:	4603      	mov	r3, r0
 8000f12:	70fb      	strb	r3, [r7, #3]
 8000f14:	460b      	mov	r3, r1
 8000f16:	70bb      	strb	r3, [r7, #2]
 8000f18:	4613      	mov	r3, r2
 8000f1a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status = HAL_OK;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	73fb      	strb	r3, [r7, #15]
  if ((status = SSD1680_RAMXRange(hepd, 0, hepd->Resolution_X)))
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8000f26:	461a      	mov	r2, r3
 8000f28:	2100      	movs	r1, #0
 8000f2a:	6878      	ldr	r0, [r7, #4]
 8000f2c:	f7ff ff9c 	bl	8000e68 <SSD1680_RAMXRange>
 8000f30:	4603      	mov	r3, r0
 8000f32:	73fb      	strb	r3, [r7, #15]
 8000f34:	7bfb      	ldrb	r3, [r7, #15]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d001      	beq.n	8000f3e <SSD1680_RAMFill+0x3c>
    return status;
 8000f3a:	7bfb      	ldrb	r3, [r7, #15]
 8000f3c:	e053      	b.n	8000fe6 <SSD1680_RAMFill+0xe4>
  if ((status = SSD1680_RAMYRange(hepd, 0, hepd->Resolution_Y)))
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8000f42:	461a      	mov	r2, r3
 8000f44:	2100      	movs	r1, #0
 8000f46:	6878      	ldr	r0, [r7, #4]
 8000f48:	f7ff ffbe 	bl	8000ec8 <SSD1680_RAMYRange>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	73fb      	strb	r3, [r7, #15]
 8000f50:	7bfb      	ldrb	r3, [r7, #15]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d001      	beq.n	8000f5a <SSD1680_RAMFill+0x58>
    return status;
 8000f56:	7bfb      	ldrb	r3, [r7, #15]
 8000f58:	e045      	b.n	8000fe6 <SSD1680_RAMFill+0xe4>
  uint8_t pattern = (ky << 4) | kx | ((color & 1) << 7);
 8000f5a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8000f5e:	011b      	lsls	r3, r3, #4
 8000f60:	b25a      	sxtb	r2, r3
 8000f62:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000f66:	4313      	orrs	r3, r2
 8000f68:	b25a      	sxtb	r2, r3
 8000f6a:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8000f6e:	01db      	lsls	r3, r3, #7
 8000f70:	b25b      	sxtb	r3, r3
 8000f72:	4313      	orrs	r3, r2
 8000f74:	b25b      	sxtb	r3, r3
 8000f76:	b2db      	uxtb	r3, r3
 8000f78:	73bb      	strb	r3, [r7, #14]
  if ((status = SSD1680_Send(hepd, SSD1680_PATTERN_BLACK, &pattern, sizeof(pattern))))  // 0x47
 8000f7a:	f107 020e 	add.w	r2, r7, #14
 8000f7e:	2301      	movs	r3, #1
 8000f80:	2147      	movs	r1, #71	@ 0x47
 8000f82:	6878      	ldr	r0, [r7, #4]
 8000f84:	f7ff fdd4 	bl	8000b30 <SSD1680_Send>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	73fb      	strb	r3, [r7, #15]
 8000f8c:	7bfb      	ldrb	r3, [r7, #15]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d001      	beq.n	8000f96 <SSD1680_RAMFill+0x94>
    return status;
 8000f92:	7bfb      	ldrb	r3, [r7, #15]
 8000f94:	e027      	b.n	8000fe6 <SSD1680_RAMFill+0xe4>
  SSD1680_Wait(hepd);
 8000f96:	6878      	ldr	r0, [r7, #4]
 8000f98:	f7ff fdb2 	bl	8000b00 <SSD1680_Wait>
  pattern = (ry << 4) | rx | ((color & 2) << 6);
 8000f9c:	f997 3018 	ldrsb.w	r3, [r7, #24]
 8000fa0:	011b      	lsls	r3, r3, #4
 8000fa2:	b25a      	sxtb	r2, r3
 8000fa4:	f997 3001 	ldrsb.w	r3, [r7, #1]
 8000fa8:	4313      	orrs	r3, r2
 8000faa:	b25a      	sxtb	r2, r3
 8000fac:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8000fb0:	019b      	lsls	r3, r3, #6
 8000fb2:	b25b      	sxtb	r3, r3
 8000fb4:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8000fb8:	b25b      	sxtb	r3, r3
 8000fba:	4313      	orrs	r3, r2
 8000fbc:	b25b      	sxtb	r3, r3
 8000fbe:	b2db      	uxtb	r3, r3
 8000fc0:	73bb      	strb	r3, [r7, #14]
  if ((status = SSD1680_Send(hepd, SSD1680_PATTERN_RED, &pattern, sizeof(pattern))))  // 0x46
 8000fc2:	f107 020e 	add.w	r2, r7, #14
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	2146      	movs	r1, #70	@ 0x46
 8000fca:	6878      	ldr	r0, [r7, #4]
 8000fcc:	f7ff fdb0 	bl	8000b30 <SSD1680_Send>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	73fb      	strb	r3, [r7, #15]
 8000fd4:	7bfb      	ldrb	r3, [r7, #15]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d001      	beq.n	8000fde <SSD1680_RAMFill+0xdc>
    return status;
 8000fda:	7bfb      	ldrb	r3, [r7, #15]
 8000fdc:	e003      	b.n	8000fe6 <SSD1680_RAMFill+0xe4>
  SSD1680_Wait(hepd);
 8000fde:	6878      	ldr	r0, [r7, #4]
 8000fe0:	f7ff fd8e 	bl	8000b00 <SSD1680_Wait>
  return status;
 8000fe4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	3710      	adds	r7, #16
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}

08000fee <SSD1680_Clear>:
 * @param[in] hepd: SSD1680 handle pointer
 * @param[in] color: color to fill the screen
 * @return HAL status
 * @note Slow. Waits for display ready.
 */
HAL_StatusTypeDef SSD1680_Clear(SSD1680_HandleTypeDef *hepd, const enum SSD1680_Color color) {
 8000fee:	b580      	push	{r7, lr}
 8000ff0:	b084      	sub	sp, #16
 8000ff2:	af02      	add	r7, sp, #8
 8000ff4:	6078      	str	r0, [r7, #4]
 8000ff6:	460b      	mov	r3, r1
 8000ff8:	70fb      	strb	r3, [r7, #3]
  return SSD1680_RAMFill(hepd, PatternSolid, PatternSolid, PatternSolid, PatternSolid, color);
 8000ffa:	78fb      	ldrb	r3, [r7, #3]
 8000ffc:	9301      	str	r3, [sp, #4]
 8000ffe:	2307      	movs	r3, #7
 8001000:	9300      	str	r3, [sp, #0]
 8001002:	2307      	movs	r3, #7
 8001004:	2207      	movs	r2, #7
 8001006:	2107      	movs	r1, #7
 8001008:	6878      	ldr	r0, [r7, #4]
 800100a:	f7ff ff7a 	bl	8000f02 <SSD1680_RAMFill>
 800100e:	4603      	mov	r3, r0
}
 8001010:	4618      	mov	r0, r3
 8001012:	3708      	adds	r7, #8
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}

08001018 <SSD1680_Refresh>:
 * @param[in] hepd: SSD1680 handle pointer
 * @param[in] mode: Refresh mode
 * @return HAL status
 * @note Slow. Waits for display to complete operation.
 */
HAL_StatusTypeDef SSD1680_Refresh(SSD1680_HandleTypeDef *hepd, const enum SSD1680_RefreshMode mode) {
 8001018:	b580      	push	{r7, lr}
 800101a:	b084      	sub	sp, #16
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
 8001020:	460b      	mov	r3, r1
 8001022:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8001024:	2300      	movs	r3, #0
 8001026:	73fb      	strb	r3, [r7, #15]
  const uint8_t boosterSoftStart[] = { 0x80, 0x90, 0x90, 0x00 };
 8001028:	4b18      	ldr	r3, [pc, #96]	@ (800108c <SSD1680_Refresh+0x74>)
 800102a:	60bb      	str	r3, [r7, #8]
  if ((status = SSD1680_Send(hepd, SSD1680_BOOSTER_SOFT_START, boosterSoftStart, sizeof(boosterSoftStart))))    // 0x0C
 800102c:	f107 0208 	add.w	r2, r7, #8
 8001030:	2304      	movs	r3, #4
 8001032:	210c      	movs	r1, #12
 8001034:	6878      	ldr	r0, [r7, #4]
 8001036:	f7ff fd7b 	bl	8000b30 <SSD1680_Send>
 800103a:	4603      	mov	r3, r0
 800103c:	73fb      	strb	r3, [r7, #15]
 800103e:	7bfb      	ldrb	r3, [r7, #15]
 8001040:	2b00      	cmp	r3, #0
 8001042:	d001      	beq.n	8001048 <SSD1680_Refresh+0x30>
    return status;
 8001044:	7bfb      	ldrb	r3, [r7, #15]
 8001046:	e01d      	b.n	8001084 <SSD1680_Refresh+0x6c>
  if ((status = SSD1680_Send(hepd, SSD1680_UPDATE_CONTROL_2, &mode, sizeof(mode))))	// 0x22
 8001048:	1cfa      	adds	r2, r7, #3
 800104a:	2301      	movs	r3, #1
 800104c:	2122      	movs	r1, #34	@ 0x22
 800104e:	6878      	ldr	r0, [r7, #4]
 8001050:	f7ff fd6e 	bl	8000b30 <SSD1680_Send>
 8001054:	4603      	mov	r3, r0
 8001056:	73fb      	strb	r3, [r7, #15]
 8001058:	7bfb      	ldrb	r3, [r7, #15]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d001      	beq.n	8001062 <SSD1680_Refresh+0x4a>
	  return status;
 800105e:	7bfb      	ldrb	r3, [r7, #15]
 8001060:	e010      	b.n	8001084 <SSD1680_Refresh+0x6c>
  if ((status = SSD1680_Send(hepd, SSD1680_MASTER_ACTIVATION, 0, 0)))   // 0x20
 8001062:	2300      	movs	r3, #0
 8001064:	2200      	movs	r2, #0
 8001066:	2120      	movs	r1, #32
 8001068:	6878      	ldr	r0, [r7, #4]
 800106a:	f7ff fd61 	bl	8000b30 <SSD1680_Send>
 800106e:	4603      	mov	r3, r0
 8001070:	73fb      	strb	r3, [r7, #15]
 8001072:	7bfb      	ldrb	r3, [r7, #15]
 8001074:	2b00      	cmp	r3, #0
 8001076:	d001      	beq.n	800107c <SSD1680_Refresh+0x64>
    return status;
 8001078:	7bfb      	ldrb	r3, [r7, #15]
 800107a:	e003      	b.n	8001084 <SSD1680_Refresh+0x6c>
  SSD1680_Wait(hepd);
 800107c:	6878      	ldr	r0, [r7, #4]
 800107e:	f7ff fd3f 	bl	8000b00 <SSD1680_Wait>
  return status;
 8001082:	7bfb      	ldrb	r3, [r7, #15]
}
 8001084:	4618      	mov	r0, r3
 8001086:	3710      	adds	r7, #16
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}
 800108c:	00909080 	.word	0x00909080

08001090 <SSD1680_Border>:
 * @brief Set border color
 * @param[in] hepd: SSD1680 handle pointer
 * @param[in] color: border color
 * @return HAL status
 */
HAL_StatusTypeDef SSD1680_Border(SSD1680_HandleTypeDef *hepd, const enum SSD1680_Color color) {
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
 8001098:	460b      	mov	r3, r1
 800109a:	70fb      	strb	r3, [r7, #3]
    uint8_t LUT:2;
    uint8_t transition:1;
    uint8_t reserved:1;
    uint8_t level:2;
    uint8_t mode:2;
  } border = { color, 1, 0, 0, 0 };
 800109c:	78fb      	ldrb	r3, [r7, #3]
 800109e:	f003 0303 	and.w	r3, r3, #3
 80010a2:	b2da      	uxtb	r2, r3
 80010a4:	7b3b      	ldrb	r3, [r7, #12]
 80010a6:	f362 0301 	bfi	r3, r2, #0, #2
 80010aa:	733b      	strb	r3, [r7, #12]
 80010ac:	7b3b      	ldrb	r3, [r7, #12]
 80010ae:	f043 0304 	orr.w	r3, r3, #4
 80010b2:	733b      	strb	r3, [r7, #12]
 80010b4:	7b3b      	ldrb	r3, [r7, #12]
 80010b6:	f023 0308 	bic.w	r3, r3, #8
 80010ba:	733b      	strb	r3, [r7, #12]
 80010bc:	7b3b      	ldrb	r3, [r7, #12]
 80010be:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80010c2:	733b      	strb	r3, [r7, #12]
 80010c4:	7b3b      	ldrb	r3, [r7, #12]
 80010c6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80010ca:	733b      	strb	r3, [r7, #12]
#pragma pack(pop)
  return SSD1680_Send(hepd, SSD1680_BORDER, (uint8_t *)&border, sizeof(border));
 80010cc:	f107 020c 	add.w	r2, r7, #12
 80010d0:	2301      	movs	r3, #1
 80010d2:	213c      	movs	r1, #60	@ 0x3c
 80010d4:	6878      	ldr	r0, [r7, #4]
 80010d6:	f7ff fd2b 	bl	8000b30 <SSD1680_Send>
 80010da:	4603      	mov	r3, r0
}
 80010dc:	4618      	mov	r0, r3
 80010de:	3710      	adds	r7, #16
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}

080010e4 <SSD1680_StartAddress>:
 * @param[in] y: row
 * @return HAL status
 * @see SSD1680_GetRegion
 * @see SSD1680_SetRegion
 */
HAL_StatusTypeDef SSD1680_StartAddress(SSD1680_HandleTypeDef *hepd, const uint8_t x, const uint16_t y) {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
 80010ec:	460b      	mov	r3, r1
 80010ee:	70fb      	strb	r3, [r7, #3]
 80010f0:	4613      	mov	r3, r2
 80010f2:	803b      	strh	r3, [r7, #0]
  if (x % 8)
 80010f4:	78fb      	ldrb	r3, [r7, #3]
 80010f6:	f003 0307 	and.w	r3, r3, #7
 80010fa:	b2db      	uxtb	r3, r3
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d001      	beq.n	8001104 <SSD1680_StartAddress+0x20>
    return HAL_ERROR;
 8001100:	2301      	movs	r3, #1
 8001102:	e023      	b.n	800114c <SSD1680_StartAddress+0x68>
  HAL_StatusTypeDef status = HAL_OK;
 8001104:	2300      	movs	r3, #0
 8001106:	73fb      	strb	r3, [r7, #15]
  const uint8_t xaddr = x / 8 + 1;
 8001108:	78fb      	ldrb	r3, [r7, #3]
 800110a:	08db      	lsrs	r3, r3, #3
 800110c:	b2db      	uxtb	r3, r3
 800110e:	3301      	adds	r3, #1
 8001110:	b2db      	uxtb	r3, r3
 8001112:	73bb      	strb	r3, [r7, #14]
  if ((status = SSD1680_Send(hepd, SSD1680_RAM_X, &xaddr, sizeof(xaddr))))   // 0x4E
 8001114:	f107 020e 	add.w	r2, r7, #14
 8001118:	2301      	movs	r3, #1
 800111a:	214e      	movs	r1, #78	@ 0x4e
 800111c:	6878      	ldr	r0, [r7, #4]
 800111e:	f7ff fd07 	bl	8000b30 <SSD1680_Send>
 8001122:	4603      	mov	r3, r0
 8001124:	73fb      	strb	r3, [r7, #15]
 8001126:	7bfb      	ldrb	r3, [r7, #15]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <SSD1680_StartAddress+0x4c>
    return status;
 800112c:	7bfb      	ldrb	r3, [r7, #15]
 800112e:	e00d      	b.n	800114c <SSD1680_StartAddress+0x68>
  if ((status = SSD1680_Send(hepd, SSD1680_RAM_Y, (uint8_t *)&y, sizeof(y))))   // 0x4F
 8001130:	463a      	mov	r2, r7
 8001132:	2302      	movs	r3, #2
 8001134:	214f      	movs	r1, #79	@ 0x4f
 8001136:	6878      	ldr	r0, [r7, #4]
 8001138:	f7ff fcfa 	bl	8000b30 <SSD1680_Send>
 800113c:	4603      	mov	r3, r0
 800113e:	73fb      	strb	r3, [r7, #15]
 8001140:	7bfb      	ldrb	r3, [r7, #15]
 8001142:	2b00      	cmp	r3, #0
 8001144:	d001      	beq.n	800114a <SSD1680_StartAddress+0x66>
    return status;
 8001146:	7bfb      	ldrb	r3, [r7, #15]
 8001148:	e000      	b.n	800114c <SSD1680_StartAddress+0x68>
  return status;
 800114a:	7bfb      	ldrb	r3, [r7, #15]
}
 800114c:	4618      	mov	r0, r3
 800114e:	3710      	adds	r7, #16
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}

08001154 <SSD1680_SetRegion>:
 * Buffer must be at least `width / 8 * height` bytes.
 * Set to NULL to skip updating secondary RAM bank.
 * @return HAL status
 * @see SSD1680_GetRegion
 */
HAL_StatusTypeDef SSD1680_SetRegion(SSD1680_HandleTypeDef *hepd, const uint8_t left, const uint16_t top, const uint8_t width, const uint16_t height, const uint8_t *data_k, const uint8_t *data_r) {
 8001154:	b580      	push	{r7, lr}
 8001156:	b084      	sub	sp, #16
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
 800115c:	4608      	mov	r0, r1
 800115e:	4611      	mov	r1, r2
 8001160:	461a      	mov	r2, r3
 8001162:	4603      	mov	r3, r0
 8001164:	70fb      	strb	r3, [r7, #3]
 8001166:	460b      	mov	r3, r1
 8001168:	803b      	strh	r3, [r7, #0]
 800116a:	4613      	mov	r3, r2
 800116c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800116e:	2300      	movs	r3, #0
 8001170:	73fb      	strb	r3, [r7, #15]
  if ((status = SSD1680_RAMXRange(hepd, left, width)))
 8001172:	78ba      	ldrb	r2, [r7, #2]
 8001174:	78fb      	ldrb	r3, [r7, #3]
 8001176:	4619      	mov	r1, r3
 8001178:	6878      	ldr	r0, [r7, #4]
 800117a:	f7ff fe75 	bl	8000e68 <SSD1680_RAMXRange>
 800117e:	4603      	mov	r3, r0
 8001180:	73fb      	strb	r3, [r7, #15]
 8001182:	7bfb      	ldrb	r3, [r7, #15]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d001      	beq.n	800118c <SSD1680_SetRegion+0x38>
    return status;
 8001188:	7bfb      	ldrb	r3, [r7, #15]
 800118a:	e053      	b.n	8001234 <SSD1680_SetRegion+0xe0>
  if ((status = SSD1680_RAMYRange(hepd, top, height)))
 800118c:	8b3a      	ldrh	r2, [r7, #24]
 800118e:	883b      	ldrh	r3, [r7, #0]
 8001190:	4619      	mov	r1, r3
 8001192:	6878      	ldr	r0, [r7, #4]
 8001194:	f7ff fe98 	bl	8000ec8 <SSD1680_RAMYRange>
 8001198:	4603      	mov	r3, r0
 800119a:	73fb      	strb	r3, [r7, #15]
 800119c:	7bfb      	ldrb	r3, [r7, #15]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <SSD1680_SetRegion+0x52>
    return status;
 80011a2:	7bfb      	ldrb	r3, [r7, #15]
 80011a4:	e046      	b.n	8001234 <SSD1680_SetRegion+0xe0>

  if (data_k) {
 80011a6:	69fb      	ldr	r3, [r7, #28]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d01f      	beq.n	80011ec <SSD1680_SetRegion+0x98>
    if ((status = SSD1680_StartAddress(hepd, left, top)))
 80011ac:	883a      	ldrh	r2, [r7, #0]
 80011ae:	78fb      	ldrb	r3, [r7, #3]
 80011b0:	4619      	mov	r1, r3
 80011b2:	6878      	ldr	r0, [r7, #4]
 80011b4:	f7ff ff96 	bl	80010e4 <SSD1680_StartAddress>
 80011b8:	4603      	mov	r3, r0
 80011ba:	73fb      	strb	r3, [r7, #15]
 80011bc:	7bfb      	ldrb	r3, [r7, #15]
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d001      	beq.n	80011c6 <SSD1680_SetRegion+0x72>
      return status;
 80011c2:	7bfb      	ldrb	r3, [r7, #15]
 80011c4:	e036      	b.n	8001234 <SSD1680_SetRegion+0xe0>
    if ((status = SSD1680_Send(hepd, SSD1680_WRITE_BLACK, data_k, width / 8 * height))) // 0x24
 80011c6:	78bb      	ldrb	r3, [r7, #2]
 80011c8:	08db      	lsrs	r3, r3, #3
 80011ca:	b2db      	uxtb	r3, r3
 80011cc:	461a      	mov	r2, r3
 80011ce:	8b3b      	ldrh	r3, [r7, #24]
 80011d0:	fb02 f303 	mul.w	r3, r2, r3
 80011d4:	69fa      	ldr	r2, [r7, #28]
 80011d6:	2124      	movs	r1, #36	@ 0x24
 80011d8:	6878      	ldr	r0, [r7, #4]
 80011da:	f7ff fca9 	bl	8000b30 <SSD1680_Send>
 80011de:	4603      	mov	r3, r0
 80011e0:	73fb      	strb	r3, [r7, #15]
 80011e2:	7bfb      	ldrb	r3, [r7, #15]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d001      	beq.n	80011ec <SSD1680_SetRegion+0x98>
      return status;
 80011e8:	7bfb      	ldrb	r3, [r7, #15]
 80011ea:	e023      	b.n	8001234 <SSD1680_SetRegion+0xe0>
  }
  if (data_r) {
 80011ec:	6a3b      	ldr	r3, [r7, #32]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d01f      	beq.n	8001232 <SSD1680_SetRegion+0xde>
    if ((status = SSD1680_StartAddress(hepd, left, top)))
 80011f2:	883a      	ldrh	r2, [r7, #0]
 80011f4:	78fb      	ldrb	r3, [r7, #3]
 80011f6:	4619      	mov	r1, r3
 80011f8:	6878      	ldr	r0, [r7, #4]
 80011fa:	f7ff ff73 	bl	80010e4 <SSD1680_StartAddress>
 80011fe:	4603      	mov	r3, r0
 8001200:	73fb      	strb	r3, [r7, #15]
 8001202:	7bfb      	ldrb	r3, [r7, #15]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d001      	beq.n	800120c <SSD1680_SetRegion+0xb8>
      return status;
 8001208:	7bfb      	ldrb	r3, [r7, #15]
 800120a:	e013      	b.n	8001234 <SSD1680_SetRegion+0xe0>
    if ((status = SSD1680_Send(hepd, SSD1680_WRITE_RED, data_r, width / 8 * height))) // 0x26
 800120c:	78bb      	ldrb	r3, [r7, #2]
 800120e:	08db      	lsrs	r3, r3, #3
 8001210:	b2db      	uxtb	r3, r3
 8001212:	461a      	mov	r2, r3
 8001214:	8b3b      	ldrh	r3, [r7, #24]
 8001216:	fb02 f303 	mul.w	r3, r2, r3
 800121a:	6a3a      	ldr	r2, [r7, #32]
 800121c:	2126      	movs	r1, #38	@ 0x26
 800121e:	6878      	ldr	r0, [r7, #4]
 8001220:	f7ff fc86 	bl	8000b30 <SSD1680_Send>
 8001224:	4603      	mov	r3, r0
 8001226:	73fb      	strb	r3, [r7, #15]
 8001228:	7bfb      	ldrb	r3, [r7, #15]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d001      	beq.n	8001232 <SSD1680_SetRegion+0xde>
      return status;
 800122e:	7bfb      	ldrb	r3, [r7, #15]
 8001230:	e000      	b.n	8001234 <SSD1680_SetRegion+0xe0>
  }
  return status;
 8001232:	7bfb      	ldrb	r3, [r7, #15]
}
 8001234:	4618      	mov	r0, r3
 8001236:	3710      	adds	r7, #16
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}

0800123c <SSD1680_DrawBitmap>:
  }
  return HAL_OK;
}

HAL_StatusTypeDef SSD1680_DrawBitmap(SSD1680_HandleTypeDef *hepd, const uint8_t x, const uint16_t y, const uint8_t *pData_k, const uint8_t width, const uint16_t height)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b08a      	sub	sp, #40	@ 0x28
 8001240:	af04      	add	r7, sp, #16
 8001242:	60f8      	str	r0, [r7, #12]
 8001244:	607b      	str	r3, [r7, #4]
 8001246:	460b      	mov	r3, r1
 8001248:	72fb      	strb	r3, [r7, #11]
 800124a:	4613      	mov	r3, r2
 800124c:	813b      	strh	r3, [r7, #8]
    HAL_StatusTypeDef status = HAL_OK;
 800124e:	2300      	movs	r3, #0
 8001250:	75fb      	strb	r3, [r7, #23]

    status = SSD1680_SetRegion(hepd, x, y, width, height, pData_k, NULL);
 8001252:	f897 0020 	ldrb.w	r0, [r7, #32]
 8001256:	893a      	ldrh	r2, [r7, #8]
 8001258:	7af9      	ldrb	r1, [r7, #11]
 800125a:	2300      	movs	r3, #0
 800125c:	9302      	str	r3, [sp, #8]
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	9301      	str	r3, [sp, #4]
 8001262:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001264:	9300      	str	r3, [sp, #0]
 8001266:	4603      	mov	r3, r0
 8001268:	68f8      	ldr	r0, [r7, #12]
 800126a:	f7ff ff73 	bl	8001154 <SSD1680_SetRegion>
 800126e:	4603      	mov	r3, r0
 8001270:	75fb      	strb	r3, [r7, #23]
    if (status != HAL_OK)
 8001272:	7dfb      	ldrb	r3, [r7, #23]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d001      	beq.n	800127c <SSD1680_DrawBitmap+0x40>
    {
        return status;
 8001278:	7dfb      	ldrb	r3, [r7, #23]
 800127a:	e000      	b.n	800127e <SSD1680_DrawBitmap+0x42>
    }

    return 0;
 800127c:	2300      	movs	r3, #0
}
 800127e:	4618      	mov	r0, r3
 8001280:	3718      	adds	r7, #24
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
	...

08001288 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001288:	b5b0      	push	{r4, r5, r7, lr}
 800128a:	b0d6      	sub	sp, #344	@ 0x158
 800128c:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 800128e:	f001 f9c1 	bl	8002614 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001292:	f001 feb9 	bl	8003008 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001296:	f000 f91d 	bl	80014d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800129a:	f000 fc0d 	bl	8001ab8 <MX_GPIO_Init>
  MX_SPI1_Init();
 800129e:	f000 f995 	bl	80015cc <MX_SPI1_Init>
  MX_TIM1_Init();
 80012a2:	f000 f9eb 	bl	800167c <MX_TIM1_Init>
  MX_TIM2_Init();
 80012a6:	f000 fa3d 	bl	8001724 <MX_TIM2_Init>
  MX_UART4_Init();
 80012aa:	f000 fa89 	bl	80017c0 <MX_UART4_Init>
  MX_UART5_Init();
 80012ae:	f000 fad3 	bl	8001858 <MX_UART5_Init>
  MX_UART7_Init();
 80012b2:	f000 fb1d 	bl	80018f0 <MX_UART7_Init>
  MX_USART2_UART_Init();
 80012b6:	f000 fb67 	bl	8001988 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80012ba:	f000 fbb1 	bl	8001a20 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  MX_SSD1680_Init();
 80012be:	f000 fccb 	bl	8001c58 <MX_SSD1680_Init>

  SSD1680_Border(&hepd, ColorWhite);
 80012c2:	2101      	movs	r1, #1
 80012c4:	4876      	ldr	r0, [pc, #472]	@ (80014a0 <main+0x218>)
 80012c6:	f7ff fee3 	bl	8001090 <SSD1680_Border>
  SSD1680_Clear(&hepd, ColorWhite);
 80012ca:	2101      	movs	r1, #1
 80012cc:	4874      	ldr	r0, [pc, #464]	@ (80014a0 <main+0x218>)
 80012ce:	f7ff fe8e 	bl	8000fee <SSD1680_Clear>
  SSD1680_Refresh(&hepd, REFRESH_MODE);
 80012d2:	21c7      	movs	r1, #199	@ 0xc7
 80012d4:	4872      	ldr	r0, [pc, #456]	@ (80014a0 <main+0x218>)
 80012d6:	f7ff fe9f 	bl	8001018 <SSD1680_Refresh>

  HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 80012da:	2200      	movs	r2, #0
 80012dc:	2100      	movs	r1, #0
 80012de:	2019      	movs	r0, #25
 80012e0:	f002 f844 	bl	800336c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80012e4:	2019      	movs	r0, #25
 80012e6:	f002 f86b 	bl	80033c0 <HAL_NVIC_EnableIRQ>
  HAL_TIM_Base_Start_IT(&htim1);
 80012ea:	486e      	ldr	r0, [pc, #440]	@ (80014a4 <main+0x21c>)
 80012ec:	f007 ff06 	bl	80090fc <HAL_TIM_Base_Start_IT>

  HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80012f0:	2200      	movs	r2, #0
 80012f2:	2100      	movs	r1, #0
 80012f4:	201c      	movs	r0, #28
 80012f6:	f002 f839 	bl	800336c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80012fa:	201c      	movs	r0, #28
 80012fc:	f002 f860 	bl	80033c0 <HAL_NVIC_EnableIRQ>
  HAL_TIM_Base_Start_IT(&htim2);
 8001300:	4869      	ldr	r0, [pc, #420]	@ (80014a8 <main+0x220>)
 8001302:	f007 fefb 	bl	80090fc <HAL_TIM_Base_Start_IT>

  HAL_NVIC_SetPriority(UART5_IRQn, 1, 0);
 8001306:	2200      	movs	r2, #0
 8001308:	2101      	movs	r1, #1
 800130a:	2035      	movs	r0, #53	@ 0x35
 800130c:	f002 f82e 	bl	800336c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(UART5_IRQn);
 8001310:	2035      	movs	r0, #53	@ 0x35
 8001312:	f002 f855 	bl	80033c0 <HAL_NVIC_EnableIRQ>
      uint16_t pin;
      GPIO_PinState state;
  }
  GpioSet;

  GpioSet list[] =
 8001316:	4a65      	ldr	r2, [pc, #404]	@ (80014ac <main+0x224>)
 8001318:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 800131c:	4611      	mov	r1, r2
 800131e:	2248      	movs	r2, #72	@ 0x48
 8001320:	4618      	mov	r0, r3
 8001322:	f00d fbec 	bl	800eafe <memcpy>
      {EC_LED_GPIO_Port,   EC_LED_Pin,   GPIO_PIN_SET},
      {EC_RELAY_GPIO_Port, EC_RELAY_Pin, GPIO_PIN_RESET},
	  {EPD_EN_GPIO_Port,   EPD_EN_Pin,   GPIO_PIN_RESET}
  };

  for (int i = 0; i < sizeof(list)/sizeof(list[0]); i++)
 8001326:	2300      	movs	r3, #0
 8001328:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 800132c:	e01f      	b.n	800136e <main+0xe6>
  {
      HAL_GPIO_WritePin(list[i].port, list[i].pin, list[i].state);
 800132e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8001332:	00db      	lsls	r3, r3, #3
 8001334:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001338:	443b      	add	r3, r7
 800133a:	f853 0c4c 	ldr.w	r0, [r3, #-76]
 800133e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8001342:	00db      	lsls	r3, r3, #3
 8001344:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001348:	443b      	add	r3, r7
 800134a:	f833 1c48 	ldrh.w	r1, [r3, #-72]
 800134e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8001352:	00db      	lsls	r3, r3, #3
 8001354:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001358:	443b      	add	r3, r7
 800135a:	f813 3c46 	ldrb.w	r3, [r3, #-70]
 800135e:	461a      	mov	r2, r3
 8001360:	f003 fa2e 	bl	80047c0 <HAL_GPIO_WritePin>
  for (int i = 0; i < sizeof(list)/sizeof(list[0]); i++)
 8001364:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8001368:	3301      	adds	r3, #1
 800136a:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 800136e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8001372:	2b08      	cmp	r3, #8
 8001374:	d9db      	bls.n	800132e <main+0xa6>
  }
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_UART_Receive_IT(&huart4, BTBuffer, 1);
 8001376:	2201      	movs	r2, #1
 8001378:	494d      	ldr	r1, [pc, #308]	@ (80014b0 <main+0x228>)
 800137a:	484e      	ldr	r0, [pc, #312]	@ (80014b4 <main+0x22c>)
 800137c:	f009 f88c 	bl	800a498 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart5, WFBuffer, 1);
 8001380:	2201      	movs	r2, #1
 8001382:	494d      	ldr	r1, [pc, #308]	@ (80014b8 <main+0x230>)
 8001384:	484d      	ldr	r0, [pc, #308]	@ (80014bc <main+0x234>)
 8001386:	f009 f887 	bl	800a498 <HAL_UART_Receive_IT>
  //HAL_UART_Receive_IT(&huart7, (uint8_t*)GPSBuffer, 1);
  //HAL_UART_Receive_DMA(&huart3, (uint8_t *)p, 1);

  // Start Define Variable
  uint8_t msg[] = "STM32 is now on\n";
 800138a:	4b4d      	ldr	r3, [pc, #308]	@ (80014c0 <main+0x238>)
 800138c:	f107 04f0 	add.w	r4, r7, #240	@ 0xf0
 8001390:	461d      	mov	r5, r3
 8001392:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001394:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001396:	682b      	ldr	r3, [r5, #0]
 8001398:	7023      	strb	r3, [r4, #0]
  char input_train_type[10] = {0};
 800139a:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800139e:	2200      	movs	r2, #0
 80013a0:	601a      	str	r2, [r3, #0]
 80013a2:	605a      	str	r2, [r3, #4]
 80013a4:	811a      	strh	r2, [r3, #8]
  char input_train_kind[20] = {0};
 80013a6:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 80013aa:	2200      	movs	r2, #0
 80013ac:	601a      	str	r2, [r3, #0]
 80013ae:	605a      	str	r2, [r3, #4]
 80013b0:	609a      	str	r2, [r3, #8]
 80013b2:	60da      	str	r2, [r3, #12]
 80013b4:	611a      	str	r2, [r3, #16]
  char input_train_num[10] = {0};
 80013b6:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 80013ba:	2200      	movs	r2, #0
 80013bc:	601a      	str	r2, [r3, #0]
 80013be:	605a      	str	r2, [r3, #4]
 80013c0:	811a      	strh	r2, [r3, #8]
  char input_date[16] = {0};
 80013c2:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 80013c6:	2200      	movs	r2, #0
 80013c8:	601a      	str	r2, [r3, #0]
 80013ca:	605a      	str	r2, [r3, #4]
 80013cc:	609a      	str	r2, [r3, #8]
 80013ce:	60da      	str	r2, [r3, #12]
  char input_dept_time[10] = {0};
 80013d0:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 80013d4:	2200      	movs	r2, #0
 80013d6:	601a      	str	r2, [r3, #0]
 80013d8:	605a      	str	r2, [r3, #4]
 80013da:	811a      	strh	r2, [r3, #8]
  char input_arr_time[10] = {0};
 80013dc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80013e0:	2200      	movs	r2, #0
 80013e2:	601a      	str	r2, [r3, #0]
 80013e4:	605a      	str	r2, [r3, #4]
 80013e6:	811a      	strh	r2, [r3, #8]
  char input_dept_sta[20] = {0};
 80013e8:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 80013ec:	2200      	movs	r2, #0
 80013ee:	601a      	str	r2, [r3, #0]
 80013f0:	605a      	str	r2, [r3, #4]
 80013f2:	609a      	str	r2, [r3, #8]
 80013f4:	60da      	str	r2, [r3, #12]
 80013f6:	611a      	str	r2, [r3, #16]
  char input_arr_sta[20] = {0};
 80013f8:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80013fc:	2200      	movs	r2, #0
 80013fe:	601a      	str	r2, [r3, #0]
 8001400:	605a      	str	r2, [r3, #4]
 8001402:	609a      	str	r2, [r3, #8]
 8001404:	60da      	str	r2, [r3, #12]
 8001406:	611a      	str	r2, [r3, #16]
  char input_car[10] = {0};
 8001408:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800140c:	2200      	movs	r2, #0
 800140e:	601a      	str	r2, [r3, #0]
 8001410:	605a      	str	r2, [r3, #4]
 8001412:	811a      	strh	r2, [r3, #8]
  char input_seat[10] = {0};
 8001414:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001418:	2200      	movs	r2, #0
 800141a:	601a      	str	r2, [r3, #0]
 800141c:	605a      	str	r2, [r3, #4]
 800141e:	811a      	strh	r2, [r3, #8]
  char input_price[10] = {0};
 8001420:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8001424:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001428:	2200      	movs	r2, #0
 800142a:	601a      	str	r2, [r3, #0]
 800142c:	605a      	str	r2, [r3, #4]
 800142e:	811a      	strh	r2, [r3, #8]
  //(char *train_type, char *train_kind, char *train_num, char *date, char *dept_time, char *dept_sta, char *arr_time, char *arr_sta, char *car, char *seat, char *price)

  double debug_array[9] = {24.167680, 120.653612, 17, 1072, 5, 1, 0, 0, 1};
 8001430:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8001434:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001438:	4a22      	ldr	r2, [pc, #136]	@ (80014c4 <main+0x23c>)
 800143a:	4618      	mov	r0, r3
 800143c:	4611      	mov	r1, r2
 800143e:	2348      	movs	r3, #72	@ 0x48
 8001440:	461a      	mov	r2, r3
 8001442:	f00d fb5c 	bl	800eafe <memcpy>
	  "N50049351999418ZZZZ10803300ZZZZZ3ZP1VLUP1VNI161NA004y1VHEA49", //桃園->台中
	  "0720412420244007936860000849004202508301834470072025083019154701000000300000030030030000000540006001INTIRS000020250830109ABE",  //台中->板橋
	  "0421511450742087503470000333004202505252215520072025052522475201000000100000080020010000000540006000INTETS000020250525101909",  //桃園->台中
	  "2902100093118070992280000845007202601091817000082026010918270001000000100000040100050000000130006001INTETS000020260109105067",
  };*/
  char *debug_ticket[1] = {"A50111562576561ZZZZ33203300ZZZZZ6ZP7UNxP7UNx15VNA000V7UF0F07",};
 8001446:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800144a:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800144e:	4a1e      	ldr	r2, [pc, #120]	@ (80014c8 <main+0x240>)
 8001450:	601a      	str	r2, [r3, #0]
  // End Define Variable

  if (1)
  {
	  HAL_GPIO_WritePin(EPD_EN_GPIO_Port, EPD_EN_Pin, GPIO_PIN_SET);
 8001452:	2201      	movs	r2, #1
 8001454:	2101      	movs	r1, #1
 8001456:	481d      	ldr	r0, [pc, #116]	@ (80014cc <main+0x244>)
 8001458:	f003 f9b2 	bl	80047c0 <HAL_GPIO_WritePin>
	  	HAL_Delay(100);
 800145c:	2064      	movs	r0, #100	@ 0x64
 800145e:	f001 fe65 	bl	800312c <HAL_Delay>
	  	SSD1680_Clear(&hepd, ColorWhite);
 8001462:	2101      	movs	r1, #1
 8001464:	480e      	ldr	r0, [pc, #56]	@ (80014a0 <main+0x218>)
 8001466:	f7ff fdc2 	bl	8000fee <SSD1680_Clear>
	  	SSD1680_DrawBitmap(&hepd,  0, 0, einvoice, 152, 296);
 800146a:	f44f 7394 	mov.w	r3, #296	@ 0x128
 800146e:	9301      	str	r3, [sp, #4]
 8001470:	2398      	movs	r3, #152	@ 0x98
 8001472:	9300      	str	r3, [sp, #0]
 8001474:	4b16      	ldr	r3, [pc, #88]	@ (80014d0 <main+0x248>)
 8001476:	2200      	movs	r2, #0
 8001478:	2100      	movs	r1, #0
 800147a:	4809      	ldr	r0, [pc, #36]	@ (80014a0 <main+0x218>)
 800147c:	f7ff fede 	bl	800123c <SSD1680_DrawBitmap>
	  	SSD1680_Refresh(&hepd, REFRESH_MODE);
 8001480:	21c7      	movs	r1, #199	@ 0xc7
 8001482:	4807      	ldr	r0, [pc, #28]	@ (80014a0 <main+0x218>)
 8001484:	f7ff fdc8 	bl	8001018 <SSD1680_Refresh>
	  	HAL_Delay(2000);
 8001488:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800148c:	f001 fe4e 	bl	800312c <HAL_Delay>
	  	HAL_GPIO_WritePin(EPD_EN_GPIO_Port, EPD_EN_Pin, GPIO_PIN_RESET);
 8001490:	2200      	movs	r2, #0
 8001492:	2101      	movs	r1, #1
 8001494:	480d      	ldr	r0, [pc, #52]	@ (80014cc <main+0x244>)
 8001496:	f003 f993 	bl	80047c0 <HAL_GPIO_WritePin>
	SSD1680_Clear(&hepd, ColorWhite);
	SSD1680_DrawBitmap(&hepd,  0, 0, einvoice, 152, 296);
	SSD1680_Refresh(&hepd, REFRESH_MODE);
	HAL_Delay(2000);
	HAL_GPIO_WritePin(EPD_EN_GPIO_Port, EPD_EN_Pin, GPIO_PIN_RESET);}
  while (1)
 800149a:	bf00      	nop
 800149c:	e7fd      	b.n	800149a <main+0x212>
 800149e:	bf00      	nop
 80014a0:	24000ab0 	.word	0x24000ab0
 80014a4:	2400027c 	.word	0x2400027c
 80014a8:	240002c8 	.word	0x240002c8
 80014ac:	080110a0 	.word	0x080110a0
 80014b0:	240006fc 	.word	0x240006fc
 80014b4:	24000314 	.word	0x24000314
 80014b8:	24000700 	.word	0x24000700
 80014bc:	240003a8 	.word	0x240003a8
 80014c0:	080110e8 	.word	0x080110e8
 80014c4:	08011100 	.word	0x08011100
 80014c8:	08011060 	.word	0x08011060
 80014cc:	58021000 	.word	0x58021000
 80014d0:	08011780 	.word	0x08011780

080014d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b09c      	sub	sp, #112	@ 0x70
 80014d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014de:	224c      	movs	r2, #76	@ 0x4c
 80014e0:	2100      	movs	r1, #0
 80014e2:	4618      	mov	r0, r3
 80014e4:	f00d f9e7 	bl	800e8b6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014e8:	1d3b      	adds	r3, r7, #4
 80014ea:	2220      	movs	r2, #32
 80014ec:	2100      	movs	r1, #0
 80014ee:	4618      	mov	r0, r3
 80014f0:	f00d f9e1 	bl	800e8b6 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80014f4:	2002      	movs	r0, #2
 80014f6:	f003 f9b1 	bl	800485c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80014fa:	2300      	movs	r3, #0
 80014fc:	603b      	str	r3, [r7, #0]
 80014fe:	4b31      	ldr	r3, [pc, #196]	@ (80015c4 <SystemClock_Config+0xf0>)
 8001500:	699b      	ldr	r3, [r3, #24]
 8001502:	4a30      	ldr	r2, [pc, #192]	@ (80015c4 <SystemClock_Config+0xf0>)
 8001504:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001508:	6193      	str	r3, [r2, #24]
 800150a:	4b2e      	ldr	r3, [pc, #184]	@ (80015c4 <SystemClock_Config+0xf0>)
 800150c:	699b      	ldr	r3, [r3, #24]
 800150e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001512:	603b      	str	r3, [r7, #0]
 8001514:	4b2c      	ldr	r3, [pc, #176]	@ (80015c8 <SystemClock_Config+0xf4>)
 8001516:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001518:	4a2b      	ldr	r2, [pc, #172]	@ (80015c8 <SystemClock_Config+0xf4>)
 800151a:	f043 0301 	orr.w	r3, r3, #1
 800151e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001520:	4b29      	ldr	r3, [pc, #164]	@ (80015c8 <SystemClock_Config+0xf4>)
 8001522:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001524:	f003 0301 	and.w	r3, r3, #1
 8001528:	603b      	str	r3, [r7, #0]
 800152a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800152c:	bf00      	nop
 800152e:	4b25      	ldr	r3, [pc, #148]	@ (80015c4 <SystemClock_Config+0xf0>)
 8001530:	699b      	ldr	r3, [r3, #24]
 8001532:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001536:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800153a:	d1f8      	bne.n	800152e <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800153c:	2302      	movs	r3, #2
 800153e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8001540:	2301      	movs	r3, #1
 8001542:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001544:	2340      	movs	r3, #64	@ 0x40
 8001546:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001548:	2302      	movs	r3, #2
 800154a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800154c:	2300      	movs	r3, #0
 800154e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001550:	2304      	movs	r3, #4
 8001552:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 60;
 8001554:	233c      	movs	r3, #60	@ 0x3c
 8001556:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001558:	2302      	movs	r3, #2
 800155a:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 5;
 800155c:	2305      	movs	r3, #5
 800155e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001560:	2302      	movs	r3, #2
 8001562:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001564:	230c      	movs	r3, #12
 8001566:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001568:	2300      	movs	r3, #0
 800156a:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800156c:	2300      	movs	r3, #0
 800156e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001570:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001574:	4618      	mov	r0, r3
 8001576:	f003 f9b7 	bl	80048e8 <HAL_RCC_OscConfig>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	d001      	beq.n	8001584 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8001580:	f001 f874 	bl	800266c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001584:	233f      	movs	r3, #63	@ 0x3f
 8001586:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001588:	2303      	movs	r3, #3
 800158a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800158c:	2300      	movs	r3, #0
 800158e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001590:	2308      	movs	r3, #8
 8001592:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001594:	2340      	movs	r3, #64	@ 0x40
 8001596:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001598:	2340      	movs	r3, #64	@ 0x40
 800159a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800159c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80015a0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80015a2:	2340      	movs	r3, #64	@ 0x40
 80015a4:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80015a6:	1d3b      	adds	r3, r7, #4
 80015a8:	2104      	movs	r1, #4
 80015aa:	4618      	mov	r0, r3
 80015ac:	f003 ff4c 	bl	8005448 <HAL_RCC_ClockConfig>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d001      	beq.n	80015ba <SystemClock_Config+0xe6>
  {
    Error_Handler();
 80015b6:	f001 f859 	bl	800266c <Error_Handler>
  }
}
 80015ba:	bf00      	nop
 80015bc:	3770      	adds	r7, #112	@ 0x70
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	58024800 	.word	0x58024800
 80015c8:	58000400 	.word	0x58000400

080015cc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80015d0:	4b28      	ldr	r3, [pc, #160]	@ (8001674 <MX_SPI1_Init+0xa8>)
 80015d2:	4a29      	ldr	r2, [pc, #164]	@ (8001678 <MX_SPI1_Init+0xac>)
 80015d4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80015d6:	4b27      	ldr	r3, [pc, #156]	@ (8001674 <MX_SPI1_Init+0xa8>)
 80015d8:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80015dc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 80015de:	4b25      	ldr	r3, [pc, #148]	@ (8001674 <MX_SPI1_Init+0xa8>)
 80015e0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80015e4:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80015e6:	4b23      	ldr	r3, [pc, #140]	@ (8001674 <MX_SPI1_Init+0xa8>)
 80015e8:	2207      	movs	r2, #7
 80015ea:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80015ec:	4b21      	ldr	r3, [pc, #132]	@ (8001674 <MX_SPI1_Init+0xa8>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80015f2:	4b20      	ldr	r3, [pc, #128]	@ (8001674 <MX_SPI1_Init+0xa8>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80015f8:	4b1e      	ldr	r3, [pc, #120]	@ (8001674 <MX_SPI1_Init+0xa8>)
 80015fa:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80015fe:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001600:	4b1c      	ldr	r3, [pc, #112]	@ (8001674 <MX_SPI1_Init+0xa8>)
 8001602:	f04f 42c0 	mov.w	r2, #1610612736	@ 0x60000000
 8001606:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001608:	4b1a      	ldr	r3, [pc, #104]	@ (8001674 <MX_SPI1_Init+0xa8>)
 800160a:	2200      	movs	r2, #0
 800160c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800160e:	4b19      	ldr	r3, [pc, #100]	@ (8001674 <MX_SPI1_Init+0xa8>)
 8001610:	2200      	movs	r2, #0
 8001612:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001614:	4b17      	ldr	r3, [pc, #92]	@ (8001674 <MX_SPI1_Init+0xa8>)
 8001616:	2200      	movs	r2, #0
 8001618:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 800161a:	4b16      	ldr	r3, [pc, #88]	@ (8001674 <MX_SPI1_Init+0xa8>)
 800161c:	2200      	movs	r2, #0
 800161e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001620:	4b14      	ldr	r3, [pc, #80]	@ (8001674 <MX_SPI1_Init+0xa8>)
 8001622:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001626:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001628:	4b12      	ldr	r3, [pc, #72]	@ (8001674 <MX_SPI1_Init+0xa8>)
 800162a:	2200      	movs	r2, #0
 800162c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800162e:	4b11      	ldr	r3, [pc, #68]	@ (8001674 <MX_SPI1_Init+0xa8>)
 8001630:	2200      	movs	r2, #0
 8001632:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001634:	4b0f      	ldr	r3, [pc, #60]	@ (8001674 <MX_SPI1_Init+0xa8>)
 8001636:	2200      	movs	r2, #0
 8001638:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800163a:	4b0e      	ldr	r3, [pc, #56]	@ (8001674 <MX_SPI1_Init+0xa8>)
 800163c:	2200      	movs	r2, #0
 800163e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001640:	4b0c      	ldr	r3, [pc, #48]	@ (8001674 <MX_SPI1_Init+0xa8>)
 8001642:	2200      	movs	r2, #0
 8001644:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001646:	4b0b      	ldr	r3, [pc, #44]	@ (8001674 <MX_SPI1_Init+0xa8>)
 8001648:	2200      	movs	r2, #0
 800164a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800164c:	4b09      	ldr	r3, [pc, #36]	@ (8001674 <MX_SPI1_Init+0xa8>)
 800164e:	2200      	movs	r2, #0
 8001650:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001652:	4b08      	ldr	r3, [pc, #32]	@ (8001674 <MX_SPI1_Init+0xa8>)
 8001654:	2200      	movs	r2, #0
 8001656:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001658:	4b06      	ldr	r3, [pc, #24]	@ (8001674 <MX_SPI1_Init+0xa8>)
 800165a:	2200      	movs	r2, #0
 800165c:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800165e:	4805      	ldr	r0, [pc, #20]	@ (8001674 <MX_SPI1_Init+0xa8>)
 8001660:	f006 fe6e 	bl	8008340 <HAL_SPI_Init>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d001      	beq.n	800166e <MX_SPI1_Init+0xa2>
  {
    Error_Handler();
 800166a:	f000 ffff 	bl	800266c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800166e:	bf00      	nop
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	240001f4 	.word	0x240001f4
 8001678:	40013000 	.word	0x40013000

0800167c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b088      	sub	sp, #32
 8001680:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001682:	f107 0310 	add.w	r3, r7, #16
 8001686:	2200      	movs	r2, #0
 8001688:	601a      	str	r2, [r3, #0]
 800168a:	605a      	str	r2, [r3, #4]
 800168c:	609a      	str	r2, [r3, #8]
 800168e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001690:	1d3b      	adds	r3, r7, #4
 8001692:	2200      	movs	r2, #0
 8001694:	601a      	str	r2, [r3, #0]
 8001696:	605a      	str	r2, [r3, #4]
 8001698:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800169a:	4b20      	ldr	r3, [pc, #128]	@ (800171c <MX_TIM1_Init+0xa0>)
 800169c:	4a20      	ldr	r2, [pc, #128]	@ (8001720 <MX_TIM1_Init+0xa4>)
 800169e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 47999;
 80016a0:	4b1e      	ldr	r3, [pc, #120]	@ (800171c <MX_TIM1_Init+0xa0>)
 80016a2:	f64b 327f 	movw	r2, #47999	@ 0xbb7f
 80016a6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016a8:	4b1c      	ldr	r3, [pc, #112]	@ (800171c <MX_TIM1_Init+0xa0>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9999;
 80016ae:	4b1b      	ldr	r3, [pc, #108]	@ (800171c <MX_TIM1_Init+0xa0>)
 80016b0:	f242 720f 	movw	r2, #9999	@ 0x270f
 80016b4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016b6:	4b19      	ldr	r3, [pc, #100]	@ (800171c <MX_TIM1_Init+0xa0>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80016bc:	4b17      	ldr	r3, [pc, #92]	@ (800171c <MX_TIM1_Init+0xa0>)
 80016be:	2200      	movs	r2, #0
 80016c0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016c2:	4b16      	ldr	r3, [pc, #88]	@ (800171c <MX_TIM1_Init+0xa0>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80016c8:	4814      	ldr	r0, [pc, #80]	@ (800171c <MX_TIM1_Init+0xa0>)
 80016ca:	f007 fbf7 	bl	8008ebc <HAL_TIM_Base_Init>
 80016ce:	4603      	mov	r3, r0
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d001      	beq.n	80016d8 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 80016d4:	f000 ffca 	bl	800266c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016dc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80016de:	f107 0310 	add.w	r3, r7, #16
 80016e2:	4619      	mov	r1, r3
 80016e4:	480d      	ldr	r0, [pc, #52]	@ (800171c <MX_TIM1_Init+0xa0>)
 80016e6:	f007 fedf 	bl	80094a8 <HAL_TIM_ConfigClockSource>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d001      	beq.n	80016f4 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 80016f0:	f000 ffbc 	bl	800266c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016f4:	2300      	movs	r3, #0
 80016f6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80016f8:	2300      	movs	r3, #0
 80016fa:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016fc:	2300      	movs	r3, #0
 80016fe:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001700:	1d3b      	adds	r3, r7, #4
 8001702:	4619      	mov	r1, r3
 8001704:	4805      	ldr	r0, [pc, #20]	@ (800171c <MX_TIM1_Init+0xa0>)
 8001706:	f008 fbe7 	bl	8009ed8 <HAL_TIMEx_MasterConfigSynchronization>
 800170a:	4603      	mov	r3, r0
 800170c:	2b00      	cmp	r3, #0
 800170e:	d001      	beq.n	8001714 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001710:	f000 ffac 	bl	800266c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001714:	bf00      	nop
 8001716:	3720      	adds	r7, #32
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}
 800171c:	2400027c 	.word	0x2400027c
 8001720:	40010000 	.word	0x40010000

08001724 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b088      	sub	sp, #32
 8001728:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800172a:	f107 0310 	add.w	r3, r7, #16
 800172e:	2200      	movs	r2, #0
 8001730:	601a      	str	r2, [r3, #0]
 8001732:	605a      	str	r2, [r3, #4]
 8001734:	609a      	str	r2, [r3, #8]
 8001736:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001738:	1d3b      	adds	r3, r7, #4
 800173a:	2200      	movs	r2, #0
 800173c:	601a      	str	r2, [r3, #0]
 800173e:	605a      	str	r2, [r3, #4]
 8001740:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001742:	4b1e      	ldr	r3, [pc, #120]	@ (80017bc <MX_TIM2_Init+0x98>)
 8001744:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001748:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 47999;
 800174a:	4b1c      	ldr	r3, [pc, #112]	@ (80017bc <MX_TIM2_Init+0x98>)
 800174c:	f64b 327f 	movw	r2, #47999	@ 0xbb7f
 8001750:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001752:	4b1a      	ldr	r3, [pc, #104]	@ (80017bc <MX_TIM2_Init+0x98>)
 8001754:	2200      	movs	r2, #0
 8001756:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 49999;
 8001758:	4b18      	ldr	r3, [pc, #96]	@ (80017bc <MX_TIM2_Init+0x98>)
 800175a:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 800175e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001760:	4b16      	ldr	r3, [pc, #88]	@ (80017bc <MX_TIM2_Init+0x98>)
 8001762:	2200      	movs	r2, #0
 8001764:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001766:	4b15      	ldr	r3, [pc, #84]	@ (80017bc <MX_TIM2_Init+0x98>)
 8001768:	2200      	movs	r2, #0
 800176a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800176c:	4813      	ldr	r0, [pc, #76]	@ (80017bc <MX_TIM2_Init+0x98>)
 800176e:	f007 fba5 	bl	8008ebc <HAL_TIM_Base_Init>
 8001772:	4603      	mov	r3, r0
 8001774:	2b00      	cmp	r3, #0
 8001776:	d001      	beq.n	800177c <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001778:	f000 ff78 	bl	800266c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800177c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001780:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001782:	f107 0310 	add.w	r3, r7, #16
 8001786:	4619      	mov	r1, r3
 8001788:	480c      	ldr	r0, [pc, #48]	@ (80017bc <MX_TIM2_Init+0x98>)
 800178a:	f007 fe8d 	bl	80094a8 <HAL_TIM_ConfigClockSource>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d001      	beq.n	8001798 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001794:	f000 ff6a 	bl	800266c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001798:	2300      	movs	r3, #0
 800179a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800179c:	2300      	movs	r3, #0
 800179e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80017a0:	1d3b      	adds	r3, r7, #4
 80017a2:	4619      	mov	r1, r3
 80017a4:	4805      	ldr	r0, [pc, #20]	@ (80017bc <MX_TIM2_Init+0x98>)
 80017a6:	f008 fb97 	bl	8009ed8 <HAL_TIMEx_MasterConfigSynchronization>
 80017aa:	4603      	mov	r3, r0
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d001      	beq.n	80017b4 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 80017b0:	f000 ff5c 	bl	800266c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80017b4:	bf00      	nop
 80017b6:	3720      	adds	r7, #32
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	240002c8 	.word	0x240002c8

080017c0 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80017c4:	4b22      	ldr	r3, [pc, #136]	@ (8001850 <MX_UART4_Init+0x90>)
 80017c6:	4a23      	ldr	r2, [pc, #140]	@ (8001854 <MX_UART4_Init+0x94>)
 80017c8:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 80017ca:	4b21      	ldr	r3, [pc, #132]	@ (8001850 <MX_UART4_Init+0x90>)
 80017cc:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80017d0:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80017d2:	4b1f      	ldr	r3, [pc, #124]	@ (8001850 <MX_UART4_Init+0x90>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80017d8:	4b1d      	ldr	r3, [pc, #116]	@ (8001850 <MX_UART4_Init+0x90>)
 80017da:	2200      	movs	r2, #0
 80017dc:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80017de:	4b1c      	ldr	r3, [pc, #112]	@ (8001850 <MX_UART4_Init+0x90>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80017e4:	4b1a      	ldr	r3, [pc, #104]	@ (8001850 <MX_UART4_Init+0x90>)
 80017e6:	220c      	movs	r2, #12
 80017e8:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017ea:	4b19      	ldr	r3, [pc, #100]	@ (8001850 <MX_UART4_Init+0x90>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80017f0:	4b17      	ldr	r3, [pc, #92]	@ (8001850 <MX_UART4_Init+0x90>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017f6:	4b16      	ldr	r3, [pc, #88]	@ (8001850 <MX_UART4_Init+0x90>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80017fc:	4b14      	ldr	r3, [pc, #80]	@ (8001850 <MX_UART4_Init+0x90>)
 80017fe:	2200      	movs	r2, #0
 8001800:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001802:	4b13      	ldr	r3, [pc, #76]	@ (8001850 <MX_UART4_Init+0x90>)
 8001804:	2200      	movs	r2, #0
 8001806:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001808:	4811      	ldr	r0, [pc, #68]	@ (8001850 <MX_UART4_Init+0x90>)
 800180a:	f008 fce9 	bl	800a1e0 <HAL_UART_Init>
 800180e:	4603      	mov	r3, r0
 8001810:	2b00      	cmp	r3, #0
 8001812:	d001      	beq.n	8001818 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8001814:	f000 ff2a 	bl	800266c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001818:	2100      	movs	r1, #0
 800181a:	480d      	ldr	r0, [pc, #52]	@ (8001850 <MX_UART4_Init+0x90>)
 800181c:	f00b fb42 	bl	800cea4 <HAL_UARTEx_SetTxFifoThreshold>
 8001820:	4603      	mov	r3, r0
 8001822:	2b00      	cmp	r3, #0
 8001824:	d001      	beq.n	800182a <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8001826:	f000 ff21 	bl	800266c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800182a:	2100      	movs	r1, #0
 800182c:	4808      	ldr	r0, [pc, #32]	@ (8001850 <MX_UART4_Init+0x90>)
 800182e:	f00b fbd3 	bl	800cfd8 <HAL_UARTEx_SetRxFifoThreshold>
 8001832:	4603      	mov	r3, r0
 8001834:	2b00      	cmp	r3, #0
 8001836:	d001      	beq.n	800183c <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8001838:	f000 ff18 	bl	800266c <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart4) != HAL_OK)
 800183c:	4804      	ldr	r0, [pc, #16]	@ (8001850 <MX_UART4_Init+0x90>)
 800183e:	f00b fa41 	bl	800ccc4 <HAL_UARTEx_EnableFifoMode>
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	d001      	beq.n	800184c <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8001848:	f000 ff10 	bl	800266c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800184c:	bf00      	nop
 800184e:	bd80      	pop	{r7, pc}
 8001850:	24000314 	.word	0x24000314
 8001854:	40004c00 	.word	0x40004c00

08001858 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 800185c:	4b22      	ldr	r3, [pc, #136]	@ (80018e8 <MX_UART5_Init+0x90>)
 800185e:	4a23      	ldr	r2, [pc, #140]	@ (80018ec <MX_UART5_Init+0x94>)
 8001860:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8001862:	4b21      	ldr	r3, [pc, #132]	@ (80018e8 <MX_UART5_Init+0x90>)
 8001864:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001868:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800186a:	4b1f      	ldr	r3, [pc, #124]	@ (80018e8 <MX_UART5_Init+0x90>)
 800186c:	2200      	movs	r2, #0
 800186e:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001870:	4b1d      	ldr	r3, [pc, #116]	@ (80018e8 <MX_UART5_Init+0x90>)
 8001872:	2200      	movs	r2, #0
 8001874:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001876:	4b1c      	ldr	r3, [pc, #112]	@ (80018e8 <MX_UART5_Init+0x90>)
 8001878:	2200      	movs	r2, #0
 800187a:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 800187c:	4b1a      	ldr	r3, [pc, #104]	@ (80018e8 <MX_UART5_Init+0x90>)
 800187e:	220c      	movs	r2, #12
 8001880:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001882:	4b19      	ldr	r3, [pc, #100]	@ (80018e8 <MX_UART5_Init+0x90>)
 8001884:	2200      	movs	r2, #0
 8001886:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001888:	4b17      	ldr	r3, [pc, #92]	@ (80018e8 <MX_UART5_Init+0x90>)
 800188a:	2200      	movs	r2, #0
 800188c:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800188e:	4b16      	ldr	r3, [pc, #88]	@ (80018e8 <MX_UART5_Init+0x90>)
 8001890:	2200      	movs	r2, #0
 8001892:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001894:	4b14      	ldr	r3, [pc, #80]	@ (80018e8 <MX_UART5_Init+0x90>)
 8001896:	2200      	movs	r2, #0
 8001898:	625a      	str	r2, [r3, #36]	@ 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800189a:	4b13      	ldr	r3, [pc, #76]	@ (80018e8 <MX_UART5_Init+0x90>)
 800189c:	2200      	movs	r2, #0
 800189e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80018a0:	4811      	ldr	r0, [pc, #68]	@ (80018e8 <MX_UART5_Init+0x90>)
 80018a2:	f008 fc9d 	bl	800a1e0 <HAL_UART_Init>
 80018a6:	4603      	mov	r3, r0
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d001      	beq.n	80018b0 <MX_UART5_Init+0x58>
  {
    Error_Handler();
 80018ac:	f000 fede 	bl	800266c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80018b0:	2100      	movs	r1, #0
 80018b2:	480d      	ldr	r0, [pc, #52]	@ (80018e8 <MX_UART5_Init+0x90>)
 80018b4:	f00b faf6 	bl	800cea4 <HAL_UARTEx_SetTxFifoThreshold>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d001      	beq.n	80018c2 <MX_UART5_Init+0x6a>
  {
    Error_Handler();
 80018be:	f000 fed5 	bl	800266c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80018c2:	2100      	movs	r1, #0
 80018c4:	4808      	ldr	r0, [pc, #32]	@ (80018e8 <MX_UART5_Init+0x90>)
 80018c6:	f00b fb87 	bl	800cfd8 <HAL_UARTEx_SetRxFifoThreshold>
 80018ca:	4603      	mov	r3, r0
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d001      	beq.n	80018d4 <MX_UART5_Init+0x7c>
  {
    Error_Handler();
 80018d0:	f000 fecc 	bl	800266c <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart5) != HAL_OK)
 80018d4:	4804      	ldr	r0, [pc, #16]	@ (80018e8 <MX_UART5_Init+0x90>)
 80018d6:	f00b f9f5 	bl	800ccc4 <HAL_UARTEx_EnableFifoMode>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d001      	beq.n	80018e4 <MX_UART5_Init+0x8c>
  {
    Error_Handler();
 80018e0:	f000 fec4 	bl	800266c <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80018e4:	bf00      	nop
 80018e6:	bd80      	pop	{r7, pc}
 80018e8:	240003a8 	.word	0x240003a8
 80018ec:	40005000 	.word	0x40005000

080018f0 <MX_UART7_Init>:
  * @brief UART7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART7_Init(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 80018f4:	4b22      	ldr	r3, [pc, #136]	@ (8001980 <MX_UART7_Init+0x90>)
 80018f6:	4a23      	ldr	r2, [pc, #140]	@ (8001984 <MX_UART7_Init+0x94>)
 80018f8:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 9600;
 80018fa:	4b21      	ldr	r3, [pc, #132]	@ (8001980 <MX_UART7_Init+0x90>)
 80018fc:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001900:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8001902:	4b1f      	ldr	r3, [pc, #124]	@ (8001980 <MX_UART7_Init+0x90>)
 8001904:	2200      	movs	r2, #0
 8001906:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8001908:	4b1d      	ldr	r3, [pc, #116]	@ (8001980 <MX_UART7_Init+0x90>)
 800190a:	2200      	movs	r2, #0
 800190c:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 800190e:	4b1c      	ldr	r3, [pc, #112]	@ (8001980 <MX_UART7_Init+0x90>)
 8001910:	2200      	movs	r2, #0
 8001912:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8001914:	4b1a      	ldr	r3, [pc, #104]	@ (8001980 <MX_UART7_Init+0x90>)
 8001916:	220c      	movs	r2, #12
 8001918:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800191a:	4b19      	ldr	r3, [pc, #100]	@ (8001980 <MX_UART7_Init+0x90>)
 800191c:	2200      	movs	r2, #0
 800191e:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8001920:	4b17      	ldr	r3, [pc, #92]	@ (8001980 <MX_UART7_Init+0x90>)
 8001922:	2200      	movs	r2, #0
 8001924:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001926:	4b16      	ldr	r3, [pc, #88]	@ (8001980 <MX_UART7_Init+0x90>)
 8001928:	2200      	movs	r2, #0
 800192a:	621a      	str	r2, [r3, #32]
  huart7.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800192c:	4b14      	ldr	r3, [pc, #80]	@ (8001980 <MX_UART7_Init+0x90>)
 800192e:	2200      	movs	r2, #0
 8001930:	625a      	str	r2, [r3, #36]	@ 0x24
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001932:	4b13      	ldr	r3, [pc, #76]	@ (8001980 <MX_UART7_Init+0x90>)
 8001934:	2200      	movs	r2, #0
 8001936:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8001938:	4811      	ldr	r0, [pc, #68]	@ (8001980 <MX_UART7_Init+0x90>)
 800193a:	f008 fc51 	bl	800a1e0 <HAL_UART_Init>
 800193e:	4603      	mov	r3, r0
 8001940:	2b00      	cmp	r3, #0
 8001942:	d001      	beq.n	8001948 <MX_UART7_Init+0x58>
  {
    Error_Handler();
 8001944:	f000 fe92 	bl	800266c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart7, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001948:	2100      	movs	r1, #0
 800194a:	480d      	ldr	r0, [pc, #52]	@ (8001980 <MX_UART7_Init+0x90>)
 800194c:	f00b faaa 	bl	800cea4 <HAL_UARTEx_SetTxFifoThreshold>
 8001950:	4603      	mov	r3, r0
 8001952:	2b00      	cmp	r3, #0
 8001954:	d001      	beq.n	800195a <MX_UART7_Init+0x6a>
  {
    Error_Handler();
 8001956:	f000 fe89 	bl	800266c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart7, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800195a:	2100      	movs	r1, #0
 800195c:	4808      	ldr	r0, [pc, #32]	@ (8001980 <MX_UART7_Init+0x90>)
 800195e:	f00b fb3b 	bl	800cfd8 <HAL_UARTEx_SetRxFifoThreshold>
 8001962:	4603      	mov	r3, r0
 8001964:	2b00      	cmp	r3, #0
 8001966:	d001      	beq.n	800196c <MX_UART7_Init+0x7c>
  {
    Error_Handler();
 8001968:	f000 fe80 	bl	800266c <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart7) != HAL_OK)
 800196c:	4804      	ldr	r0, [pc, #16]	@ (8001980 <MX_UART7_Init+0x90>)
 800196e:	f00b f9a9 	bl	800ccc4 <HAL_UARTEx_EnableFifoMode>
 8001972:	4603      	mov	r3, r0
 8001974:	2b00      	cmp	r3, #0
 8001976:	d001      	beq.n	800197c <MX_UART7_Init+0x8c>
  {
    Error_Handler();
 8001978:	f000 fe78 	bl	800266c <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 800197c:	bf00      	nop
 800197e:	bd80      	pop	{r7, pc}
 8001980:	2400043c 	.word	0x2400043c
 8001984:	40007800 	.word	0x40007800

08001988 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800198c:	4b22      	ldr	r3, [pc, #136]	@ (8001a18 <MX_USART2_UART_Init+0x90>)
 800198e:	4a23      	ldr	r2, [pc, #140]	@ (8001a1c <MX_USART2_UART_Init+0x94>)
 8001990:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001992:	4b21      	ldr	r3, [pc, #132]	@ (8001a18 <MX_USART2_UART_Init+0x90>)
 8001994:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001998:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800199a:	4b1f      	ldr	r3, [pc, #124]	@ (8001a18 <MX_USART2_UART_Init+0x90>)
 800199c:	2200      	movs	r2, #0
 800199e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80019a0:	4b1d      	ldr	r3, [pc, #116]	@ (8001a18 <MX_USART2_UART_Init+0x90>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80019a6:	4b1c      	ldr	r3, [pc, #112]	@ (8001a18 <MX_USART2_UART_Init+0x90>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80019ac:	4b1a      	ldr	r3, [pc, #104]	@ (8001a18 <MX_USART2_UART_Init+0x90>)
 80019ae:	220c      	movs	r2, #12
 80019b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019b2:	4b19      	ldr	r3, [pc, #100]	@ (8001a18 <MX_USART2_UART_Init+0x90>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80019b8:	4b17      	ldr	r3, [pc, #92]	@ (8001a18 <MX_USART2_UART_Init+0x90>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80019be:	4b16      	ldr	r3, [pc, #88]	@ (8001a18 <MX_USART2_UART_Init+0x90>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80019c4:	4b14      	ldr	r3, [pc, #80]	@ (8001a18 <MX_USART2_UART_Init+0x90>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80019ca:	4b13      	ldr	r3, [pc, #76]	@ (8001a18 <MX_USART2_UART_Init+0x90>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80019d0:	4811      	ldr	r0, [pc, #68]	@ (8001a18 <MX_USART2_UART_Init+0x90>)
 80019d2:	f008 fc05 	bl	800a1e0 <HAL_UART_Init>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d001      	beq.n	80019e0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80019dc:	f000 fe46 	bl	800266c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80019e0:	2100      	movs	r1, #0
 80019e2:	480d      	ldr	r0, [pc, #52]	@ (8001a18 <MX_USART2_UART_Init+0x90>)
 80019e4:	f00b fa5e 	bl	800cea4 <HAL_UARTEx_SetTxFifoThreshold>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d001      	beq.n	80019f2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80019ee:	f000 fe3d 	bl	800266c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80019f2:	2100      	movs	r1, #0
 80019f4:	4808      	ldr	r0, [pc, #32]	@ (8001a18 <MX_USART2_UART_Init+0x90>)
 80019f6:	f00b faef 	bl	800cfd8 <HAL_UARTEx_SetRxFifoThreshold>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d001      	beq.n	8001a04 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001a00:	f000 fe34 	bl	800266c <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart2) != HAL_OK)
 8001a04:	4804      	ldr	r0, [pc, #16]	@ (8001a18 <MX_USART2_UART_Init+0x90>)
 8001a06:	f00b f95d 	bl	800ccc4 <HAL_UARTEx_EnableFifoMode>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d001      	beq.n	8001a14 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001a10:	f000 fe2c 	bl	800266c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a14:	bf00      	nop
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	240004d0 	.word	0x240004d0
 8001a1c:	40004400 	.word	0x40004400

08001a20 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001a24:	4b22      	ldr	r3, [pc, #136]	@ (8001ab0 <MX_USART3_UART_Init+0x90>)
 8001a26:	4a23      	ldr	r2, [pc, #140]	@ (8001ab4 <MX_USART3_UART_Init+0x94>)
 8001a28:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001a2a:	4b21      	ldr	r3, [pc, #132]	@ (8001ab0 <MX_USART3_UART_Init+0x90>)
 8001a2c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001a30:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001a32:	4b1f      	ldr	r3, [pc, #124]	@ (8001ab0 <MX_USART3_UART_Init+0x90>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001a38:	4b1d      	ldr	r3, [pc, #116]	@ (8001ab0 <MX_USART3_UART_Init+0x90>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001a3e:	4b1c      	ldr	r3, [pc, #112]	@ (8001ab0 <MX_USART3_UART_Init+0x90>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001a44:	4b1a      	ldr	r3, [pc, #104]	@ (8001ab0 <MX_USART3_UART_Init+0x90>)
 8001a46:	220c      	movs	r2, #12
 8001a48:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a4a:	4b19      	ldr	r3, [pc, #100]	@ (8001ab0 <MX_USART3_UART_Init+0x90>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a50:	4b17      	ldr	r3, [pc, #92]	@ (8001ab0 <MX_USART3_UART_Init+0x90>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a56:	4b16      	ldr	r3, [pc, #88]	@ (8001ab0 <MX_USART3_UART_Init+0x90>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001a5c:	4b14      	ldr	r3, [pc, #80]	@ (8001ab0 <MX_USART3_UART_Init+0x90>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a62:	4b13      	ldr	r3, [pc, #76]	@ (8001ab0 <MX_USART3_UART_Init+0x90>)
 8001a64:	2200      	movs	r2, #0
 8001a66:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001a68:	4811      	ldr	r0, [pc, #68]	@ (8001ab0 <MX_USART3_UART_Init+0x90>)
 8001a6a:	f008 fbb9 	bl	800a1e0 <HAL_UART_Init>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d001      	beq.n	8001a78 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001a74:	f000 fdfa 	bl	800266c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001a78:	2100      	movs	r1, #0
 8001a7a:	480d      	ldr	r0, [pc, #52]	@ (8001ab0 <MX_USART3_UART_Init+0x90>)
 8001a7c:	f00b fa12 	bl	800cea4 <HAL_UARTEx_SetTxFifoThreshold>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d001      	beq.n	8001a8a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001a86:	f000 fdf1 	bl	800266c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001a8a:	2100      	movs	r1, #0
 8001a8c:	4808      	ldr	r0, [pc, #32]	@ (8001ab0 <MX_USART3_UART_Init+0x90>)
 8001a8e:	f00b faa3 	bl	800cfd8 <HAL_UARTEx_SetRxFifoThreshold>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d001      	beq.n	8001a9c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001a98:	f000 fde8 	bl	800266c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001a9c:	4804      	ldr	r0, [pc, #16]	@ (8001ab0 <MX_USART3_UART_Init+0x90>)
 8001a9e:	f00b f98b 	bl	800cdb8 <HAL_UARTEx_DisableFifoMode>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d001      	beq.n	8001aac <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001aa8:	f000 fde0 	bl	800266c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001aac:	bf00      	nop
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	24000564 	.word	0x24000564
 8001ab4:	40004800 	.word	0x40004800

08001ab8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b08c      	sub	sp, #48	@ 0x30
 8001abc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001abe:	f107 031c 	add.w	r3, r7, #28
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	601a      	str	r2, [r3, #0]
 8001ac6:	605a      	str	r2, [r3, #4]
 8001ac8:	609a      	str	r2, [r3, #8]
 8001aca:	60da      	str	r2, [r3, #12]
 8001acc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ace:	4b5d      	ldr	r3, [pc, #372]	@ (8001c44 <MX_GPIO_Init+0x18c>)
 8001ad0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ad4:	4a5b      	ldr	r2, [pc, #364]	@ (8001c44 <MX_GPIO_Init+0x18c>)
 8001ad6:	f043 0304 	orr.w	r3, r3, #4
 8001ada:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001ade:	4b59      	ldr	r3, [pc, #356]	@ (8001c44 <MX_GPIO_Init+0x18c>)
 8001ae0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ae4:	f003 0304 	and.w	r3, r3, #4
 8001ae8:	61bb      	str	r3, [r7, #24]
 8001aea:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001aec:	4b55      	ldr	r3, [pc, #340]	@ (8001c44 <MX_GPIO_Init+0x18c>)
 8001aee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001af2:	4a54      	ldr	r2, [pc, #336]	@ (8001c44 <MX_GPIO_Init+0x18c>)
 8001af4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001af8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001afc:	4b51      	ldr	r3, [pc, #324]	@ (8001c44 <MX_GPIO_Init+0x18c>)
 8001afe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b06:	617b      	str	r3, [r7, #20]
 8001b08:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b0a:	4b4e      	ldr	r3, [pc, #312]	@ (8001c44 <MX_GPIO_Init+0x18c>)
 8001b0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b10:	4a4c      	ldr	r2, [pc, #304]	@ (8001c44 <MX_GPIO_Init+0x18c>)
 8001b12:	f043 0301 	orr.w	r3, r3, #1
 8001b16:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001b1a:	4b4a      	ldr	r3, [pc, #296]	@ (8001c44 <MX_GPIO_Init+0x18c>)
 8001b1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b20:	f003 0301 	and.w	r3, r3, #1
 8001b24:	613b      	str	r3, [r7, #16]
 8001b26:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b28:	4b46      	ldr	r3, [pc, #280]	@ (8001c44 <MX_GPIO_Init+0x18c>)
 8001b2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b2e:	4a45      	ldr	r2, [pc, #276]	@ (8001c44 <MX_GPIO_Init+0x18c>)
 8001b30:	f043 0310 	orr.w	r3, r3, #16
 8001b34:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001b38:	4b42      	ldr	r3, [pc, #264]	@ (8001c44 <MX_GPIO_Init+0x18c>)
 8001b3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b3e:	f003 0310 	and.w	r3, r3, #16
 8001b42:	60fb      	str	r3, [r7, #12]
 8001b44:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b46:	4b3f      	ldr	r3, [pc, #252]	@ (8001c44 <MX_GPIO_Init+0x18c>)
 8001b48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b4c:	4a3d      	ldr	r2, [pc, #244]	@ (8001c44 <MX_GPIO_Init+0x18c>)
 8001b4e:	f043 0302 	orr.w	r3, r3, #2
 8001b52:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001b56:	4b3b      	ldr	r3, [pc, #236]	@ (8001c44 <MX_GPIO_Init+0x18c>)
 8001b58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b5c:	f003 0302 	and.w	r3, r3, #2
 8001b60:	60bb      	str	r3, [r7, #8]
 8001b62:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b64:	4b37      	ldr	r3, [pc, #220]	@ (8001c44 <MX_GPIO_Init+0x18c>)
 8001b66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b6a:	4a36      	ldr	r2, [pc, #216]	@ (8001c44 <MX_GPIO_Init+0x18c>)
 8001b6c:	f043 0308 	orr.w	r3, r3, #8
 8001b70:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001b74:	4b33      	ldr	r3, [pc, #204]	@ (8001c44 <MX_GPIO_Init+0x18c>)
 8001b76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b7a:	f003 0308 	and.w	r3, r3, #8
 8001b7e:	607b      	str	r3, [r7, #4]
 8001b80:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, STA_LED_Pin|WF_LED_Pin|BT_RLED_Pin|BT_BLED_Pin
 8001b82:	2200      	movs	r2, #0
 8001b84:	f44f 417f 	mov.w	r1, #65280	@ 0xff00
 8001b88:	482f      	ldr	r0, [pc, #188]	@ (8001c48 <MX_GPIO_Init+0x190>)
 8001b8a:	f002 fe19 	bl	80047c0 <HAL_GPIO_WritePin>
                          |EC_RELAY_Pin|EC_LED_Pin|EPD_RST_Pin|EPD_DC_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EPD_CS_GPIO_Port, EPD_CS_Pin, GPIO_PIN_RESET);
 8001b8e:	2200      	movs	r2, #0
 8001b90:	2140      	movs	r1, #64	@ 0x40
 8001b92:	482e      	ldr	r0, [pc, #184]	@ (8001c4c <MX_GPIO_Init+0x194>)
 8001b94:	f002 fe14 	bl	80047c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPS_RLED_Pin|GPS_GLED_Pin, GPIO_PIN_RESET);
 8001b98:	2200      	movs	r2, #0
 8001b9a:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8001b9e:	482c      	ldr	r0, [pc, #176]	@ (8001c50 <MX_GPIO_Init+0x198>)
 8001ba0:	f002 fe0e 	bl	80047c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EPD_EN_GPIO_Port, EPD_EN_Pin, GPIO_PIN_SET);
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	2101      	movs	r1, #1
 8001ba8:	482a      	ldr	r0, [pc, #168]	@ (8001c54 <MX_GPIO_Init+0x19c>)
 8001baa:	f002 fe09 	bl	80047c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : STA_LED_Pin WF_LED_Pin BT_RLED_Pin BT_BLED_Pin
                           EC_RELAY_Pin EC_LED_Pin EPD_RST_Pin EPD_DC_Pin */
  GPIO_InitStruct.Pin = STA_LED_Pin|WF_LED_Pin|BT_RLED_Pin|BT_BLED_Pin
 8001bae:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 8001bb2:	61fb      	str	r3, [r7, #28]
                          |EC_RELAY_Pin|EC_LED_Pin|EPD_RST_Pin|EPD_DC_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001bc0:	f107 031c 	add.w	r3, r7, #28
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	4820      	ldr	r0, [pc, #128]	@ (8001c48 <MX_GPIO_Init+0x190>)
 8001bc8:	f002 fb30 	bl	800422c <HAL_GPIO_Init>

  /*Configure GPIO pin : EPD_CS_Pin */
  GPIO_InitStruct.Pin = EPD_CS_Pin;
 8001bcc:	2340      	movs	r3, #64	@ 0x40
 8001bce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(EPD_CS_GPIO_Port, &GPIO_InitStruct);
 8001bdc:	f107 031c 	add.w	r3, r7, #28
 8001be0:	4619      	mov	r1, r3
 8001be2:	481a      	ldr	r0, [pc, #104]	@ (8001c4c <MX_GPIO_Init+0x194>)
 8001be4:	f002 fb22 	bl	800422c <HAL_GPIO_Init>

  /*Configure GPIO pin : EPD_BUSY_Pin */
  GPIO_InitStruct.Pin = EPD_BUSY_Pin;
 8001be8:	2380      	movs	r3, #128	@ 0x80
 8001bea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bec:	2300      	movs	r3, #0
 8001bee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(EPD_BUSY_GPIO_Port, &GPIO_InitStruct);
 8001bf4:	f107 031c 	add.w	r3, r7, #28
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	4814      	ldr	r0, [pc, #80]	@ (8001c4c <MX_GPIO_Init+0x194>)
 8001bfc:	f002 fb16 	bl	800422c <HAL_GPIO_Init>

  /*Configure GPIO pins : GPS_RLED_Pin GPS_GLED_Pin */
  GPIO_InitStruct.Pin = GPS_RLED_Pin|GPS_GLED_Pin;
 8001c00:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001c04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c06:	2301      	movs	r3, #1
 8001c08:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c12:	f107 031c 	add.w	r3, r7, #28
 8001c16:	4619      	mov	r1, r3
 8001c18:	480d      	ldr	r0, [pc, #52]	@ (8001c50 <MX_GPIO_Init+0x198>)
 8001c1a:	f002 fb07 	bl	800422c <HAL_GPIO_Init>

  /*Configure GPIO pin : EPD_EN_Pin */
  GPIO_InitStruct.Pin = EPD_EN_Pin;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c22:	2301      	movs	r3, #1
 8001c24:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c26:	2300      	movs	r3, #0
 8001c28:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(EPD_EN_GPIO_Port, &GPIO_InitStruct);
 8001c2e:	f107 031c 	add.w	r3, r7, #28
 8001c32:	4619      	mov	r1, r3
 8001c34:	4807      	ldr	r0, [pc, #28]	@ (8001c54 <MX_GPIO_Init+0x19c>)
 8001c36:	f002 faf9 	bl	800422c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001c3a:	bf00      	nop
 8001c3c:	3730      	adds	r7, #48	@ 0x30
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	58024400 	.word	0x58024400
 8001c48:	58020c00 	.word	0x58020c00
 8001c4c:	58020800 	.word	0x58020800
 8001c50:	58020000 	.word	0x58020000
 8001c54:	58021000 	.word	0x58021000

08001c58 <MX_SSD1680_Init>:

/* USER CODE BEGIN 4 */
static void MX_SSD1680_Init(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	af00      	add	r7, sp, #0
    hepd.SPI_Handle = &hspi1;
 8001c5c:	4b1a      	ldr	r3, [pc, #104]	@ (8001cc8 <MX_SSD1680_Init+0x70>)
 8001c5e:	4a1b      	ldr	r2, [pc, #108]	@ (8001ccc <MX_SSD1680_Init+0x74>)
 8001c60:	601a      	str	r2, [r3, #0]
    hepd.CS_Port = EPD_CS_GPIO_Port;
 8001c62:	4b19      	ldr	r3, [pc, #100]	@ (8001cc8 <MX_SSD1680_Init+0x70>)
 8001c64:	4a1a      	ldr	r2, [pc, #104]	@ (8001cd0 <MX_SSD1680_Init+0x78>)
 8001c66:	609a      	str	r2, [r3, #8]
    hepd.CS_Pin  = EPD_CS_Pin;
 8001c68:	4b17      	ldr	r3, [pc, #92]	@ (8001cc8 <MX_SSD1680_Init+0x70>)
 8001c6a:	2240      	movs	r2, #64	@ 0x40
 8001c6c:	819a      	strh	r2, [r3, #12]
    hepd.DC_Port = EPD_DC_GPIO_Port;
 8001c6e:	4b16      	ldr	r3, [pc, #88]	@ (8001cc8 <MX_SSD1680_Init+0x70>)
 8001c70:	4a18      	ldr	r2, [pc, #96]	@ (8001cd4 <MX_SSD1680_Init+0x7c>)
 8001c72:	611a      	str	r2, [r3, #16]
    hepd.DC_Pin  = EPD_DC_Pin;
 8001c74:	4b14      	ldr	r3, [pc, #80]	@ (8001cc8 <MX_SSD1680_Init+0x70>)
 8001c76:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001c7a:	829a      	strh	r2, [r3, #20]
    hepd.RESET_Port = EPD_RST_GPIO_Port;
 8001c7c:	4b12      	ldr	r3, [pc, #72]	@ (8001cc8 <MX_SSD1680_Init+0x70>)
 8001c7e:	4a15      	ldr	r2, [pc, #84]	@ (8001cd4 <MX_SSD1680_Init+0x7c>)
 8001c80:	619a      	str	r2, [r3, #24]
    hepd.RESET_Pin  = EPD_RST_Pin;
 8001c82:	4b11      	ldr	r3, [pc, #68]	@ (8001cc8 <MX_SSD1680_Init+0x70>)
 8001c84:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001c88:	839a      	strh	r2, [r3, #28]
    hepd.BUSY_Port  = EPD_BUSY_GPIO_Port;
 8001c8a:	4b0f      	ldr	r3, [pc, #60]	@ (8001cc8 <MX_SSD1680_Init+0x70>)
 8001c8c:	4a10      	ldr	r2, [pc, #64]	@ (8001cd0 <MX_SSD1680_Init+0x78>)
 8001c8e:	621a      	str	r2, [r3, #32]
    hepd.BUSY_Pin   = EPD_BUSY_Pin;
 8001c90:	4b0d      	ldr	r3, [pc, #52]	@ (8001cc8 <MX_SSD1680_Init+0x70>)
 8001c92:	2280      	movs	r2, #128	@ 0x80
 8001c94:	849a      	strh	r2, [r3, #36]	@ 0x24
    hepd.Color_Depth = 1;
 8001c96:	4b0c      	ldr	r3, [pc, #48]	@ (8001cc8 <MX_SSD1680_Init+0x70>)
 8001c98:	2201      	movs	r2, #1
 8001c9a:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
    hepd.SPI_Timeout = 100;
 8001c9e:	4b0a      	ldr	r3, [pc, #40]	@ (8001cc8 <MX_SSD1680_Init+0x70>)
 8001ca0:	2264      	movs	r2, #100	@ 0x64
 8001ca2:	605a      	str	r2, [r3, #4]
    hepd.Scan_Mode  = WideScan;
 8001ca4:	4b08      	ldr	r3, [pc, #32]	@ (8001cc8 <MX_SSD1680_Init+0x70>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
    hepd.Resolution_X = 152;
 8001cac:	4b06      	ldr	r3, [pc, #24]	@ (8001cc8 <MX_SSD1680_Init+0x70>)
 8001cae:	2298      	movs	r2, #152	@ 0x98
 8001cb0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    hepd.Resolution_Y = 296;
 8001cb4:	4b04      	ldr	r3, [pc, #16]	@ (8001cc8 <MX_SSD1680_Init+0x70>)
 8001cb6:	f44f 7294 	mov.w	r2, #296	@ 0x128
 8001cba:	855a      	strh	r2, [r3, #42]	@ 0x2a

    SSD1680_Init(&hepd);
 8001cbc:	4802      	ldr	r0, [pc, #8]	@ (8001cc8 <MX_SSD1680_Init+0x70>)
 8001cbe:	f7ff f80a 	bl	8000cd6 <SSD1680_Init>
}
 8001cc2:	bf00      	nop
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	24000ab0 	.word	0x24000ab0
 8001ccc:	240001f4 	.word	0x240001f4
 8001cd0:	58020800 	.word	0x58020800
 8001cd4:	58020c00 	.word	0x58020c00

08001cd8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b0c4      	sub	sp, #272	@ 0x110
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001ce2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001ce6:	6018      	str	r0, [r3, #0]
	uint8_t send_buf[256] = "Echo:";
 8001ce8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001cec:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001cf0:	495b      	ldr	r1, [pc, #364]	@ (8001e60 <HAL_UART_RxCpltCallback+0x188>)
 8001cf2:	461a      	mov	r2, r3
 8001cf4:	6808      	ldr	r0, [r1, #0]
 8001cf6:	6010      	str	r0, [r2, #0]
 8001cf8:	8889      	ldrh	r1, [r1, #4]
 8001cfa:	8091      	strh	r1, [r2, #4]
 8001cfc:	3306      	adds	r3, #6
 8001cfe:	22fa      	movs	r2, #250	@ 0xfa
 8001d00:	2100      	movs	r1, #0
 8001d02:	4618      	mov	r0, r3
 8001d04:	f00c fdd7 	bl	800e8b6 <memset>
    if (huart->Instance == UART4) // BT
 8001d08:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001d0c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a53      	ldr	r2, [pc, #332]	@ (8001e64 <HAL_UART_RxCpltCallback+0x18c>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d10a      	bne.n	8001d30 <HAL_UART_RxCpltCallback+0x58>
    {
		HM10_Process(BTBuffer[0]);
 8001d1a:	4b53      	ldr	r3, [pc, #332]	@ (8001e68 <HAL_UART_RxCpltCallback+0x190>)
 8001d1c:	781b      	ldrb	r3, [r3, #0]
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f000 fabe 	bl	80022a0 <HM10_Process>
		HAL_UART_Receive_IT(&huart4, BTBuffer, 1);
 8001d24:	2201      	movs	r2, #1
 8001d26:	4950      	ldr	r1, [pc, #320]	@ (8001e68 <HAL_UART_RxCpltCallback+0x190>)
 8001d28:	4850      	ldr	r0, [pc, #320]	@ (8001e6c <HAL_UART_RxCpltCallback+0x194>)
 8001d2a:	f008 fbb5 	bl	800a498 <HAL_UART_Receive_IT>
            }
        }
        HAL_UART_Receive_IT(&huart7, (uint8_t*)&GPSBuffer[0], 1);
    }

}
 8001d2e:	e092      	b.n	8001e56 <HAL_UART_RxCpltCallback+0x17e>
    else if (huart->Instance == UART5) // WiFi
 8001d30:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001d34:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a4c      	ldr	r2, [pc, #304]	@ (8001e70 <HAL_UART_RxCpltCallback+0x198>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d13e      	bne.n	8001dc0 <HAL_UART_RxCpltCallback+0xe8>
    	HAL_UART_Transmit(&huart2, WFBuffer, 1, 100);
 8001d42:	2364      	movs	r3, #100	@ 0x64
 8001d44:	2201      	movs	r2, #1
 8001d46:	494b      	ldr	r1, [pc, #300]	@ (8001e74 <HAL_UART_RxCpltCallback+0x19c>)
 8001d48:	484b      	ldr	r0, [pc, #300]	@ (8001e78 <HAL_UART_RxCpltCallback+0x1a0>)
 8001d4a:	f008 fb17 	bl	800a37c <HAL_UART_Transmit>
		HAL_UART_Receive_IT(&huart5, WFBuffer, 1);
 8001d4e:	2201      	movs	r2, #1
 8001d50:	4948      	ldr	r1, [pc, #288]	@ (8001e74 <HAL_UART_RxCpltCallback+0x19c>)
 8001d52:	484a      	ldr	r0, [pc, #296]	@ (8001e7c <HAL_UART_RxCpltCallback+0x1a4>)
 8001d54:	f008 fba0 	bl	800a498 <HAL_UART_Receive_IT>
		uint8_t byte = WFBuffer[wf_idx];
 8001d58:	4b49      	ldr	r3, [pc, #292]	@ (8001e80 <HAL_UART_RxCpltCallback+0x1a8>)
 8001d5a:	881b      	ldrh	r3, [r3, #0]
 8001d5c:	461a      	mov	r2, r3
 8001d5e:	4b45      	ldr	r3, [pc, #276]	@ (8001e74 <HAL_UART_RxCpltCallback+0x19c>)
 8001d60:	5c9b      	ldrb	r3, [r3, r2]
 8001d62:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
		if (wf_idx < WIFI_BUF_SIZE - 1)
 8001d66:	4b46      	ldr	r3, [pc, #280]	@ (8001e80 <HAL_UART_RxCpltCallback+0x1a8>)
 8001d68:	881b      	ldrh	r3, [r3, #0]
 8001d6a:	f5b3 7fff 	cmp.w	r3, #510	@ 0x1fe
 8001d6e:	d806      	bhi.n	8001d7e <HAL_UART_RxCpltCallback+0xa6>
			wf_idx++;
 8001d70:	4b43      	ldr	r3, [pc, #268]	@ (8001e80 <HAL_UART_RxCpltCallback+0x1a8>)
 8001d72:	881b      	ldrh	r3, [r3, #0]
 8001d74:	3301      	adds	r3, #1
 8001d76:	b29a      	uxth	r2, r3
 8001d78:	4b41      	ldr	r3, [pc, #260]	@ (8001e80 <HAL_UART_RxCpltCallback+0x1a8>)
 8001d7a:	801a      	strh	r2, [r3, #0]
 8001d7c:	e001      	b.n	8001d82 <HAL_UART_RxCpltCallback+0xaa>
			Process_WiFi_Data();
 8001d7e:	f000 fbf9 	bl	8002574 <Process_WiFi_Data>
		if (wf_idx >= 2 &&
 8001d82:	4b3f      	ldr	r3, [pc, #252]	@ (8001e80 <HAL_UART_RxCpltCallback+0x1a8>)
 8001d84:	881b      	ldrh	r3, [r3, #0]
 8001d86:	2b01      	cmp	r3, #1
 8001d88:	d90f      	bls.n	8001daa <HAL_UART_RxCpltCallback+0xd2>
			WFBuffer[wf_idx-2] == 'O' &&
 8001d8a:	4b3d      	ldr	r3, [pc, #244]	@ (8001e80 <HAL_UART_RxCpltCallback+0x1a8>)
 8001d8c:	881b      	ldrh	r3, [r3, #0]
 8001d8e:	3b02      	subs	r3, #2
 8001d90:	4a38      	ldr	r2, [pc, #224]	@ (8001e74 <HAL_UART_RxCpltCallback+0x19c>)
 8001d92:	5cd3      	ldrb	r3, [r2, r3]
		if (wf_idx >= 2 &&
 8001d94:	2b4f      	cmp	r3, #79	@ 0x4f
 8001d96:	d108      	bne.n	8001daa <HAL_UART_RxCpltCallback+0xd2>
			WFBuffer[wf_idx-1] == 'K')
 8001d98:	4b39      	ldr	r3, [pc, #228]	@ (8001e80 <HAL_UART_RxCpltCallback+0x1a8>)
 8001d9a:	881b      	ldrh	r3, [r3, #0]
 8001d9c:	3b01      	subs	r3, #1
 8001d9e:	4a35      	ldr	r2, [pc, #212]	@ (8001e74 <HAL_UART_RxCpltCallback+0x19c>)
 8001da0:	5cd3      	ldrb	r3, [r2, r3]
			WFBuffer[wf_idx-2] == 'O' &&
 8001da2:	2b4b      	cmp	r3, #75	@ 0x4b
 8001da4:	d101      	bne.n	8001daa <HAL_UART_RxCpltCallback+0xd2>
			Process_WiFi_Data();
 8001da6:	f000 fbe5 	bl	8002574 <Process_WiFi_Data>
		HAL_UART_Receive_IT(&huart5, &WFBuffer[wf_idx], 1);
 8001daa:	4b35      	ldr	r3, [pc, #212]	@ (8001e80 <HAL_UART_RxCpltCallback+0x1a8>)
 8001dac:	881b      	ldrh	r3, [r3, #0]
 8001dae:	461a      	mov	r2, r3
 8001db0:	4b30      	ldr	r3, [pc, #192]	@ (8001e74 <HAL_UART_RxCpltCallback+0x19c>)
 8001db2:	4413      	add	r3, r2
 8001db4:	2201      	movs	r2, #1
 8001db6:	4619      	mov	r1, r3
 8001db8:	4830      	ldr	r0, [pc, #192]	@ (8001e7c <HAL_UART_RxCpltCallback+0x1a4>)
 8001dba:	f008 fb6d 	bl	800a498 <HAL_UART_Receive_IT>
}
 8001dbe:	e04a      	b.n	8001e56 <HAL_UART_RxCpltCallback+0x17e>
    else if (huart->Instance == UART7) // GPS
 8001dc0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001dc4:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4a2d      	ldr	r2, [pc, #180]	@ (8001e84 <HAL_UART_RxCpltCallback+0x1ac>)
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	d141      	bne.n	8001e56 <HAL_UART_RxCpltCallback+0x17e>
    	HAL_UART_Receive_IT(&huart7, GPSBuffer, 1);
 8001dd2:	2201      	movs	r2, #1
 8001dd4:	492c      	ldr	r1, [pc, #176]	@ (8001e88 <HAL_UART_RxCpltCallback+0x1b0>)
 8001dd6:	482d      	ldr	r0, [pc, #180]	@ (8001e8c <HAL_UART_RxCpltCallback+0x1b4>)
 8001dd8:	f008 fb5e 	bl	800a498 <HAL_UART_Receive_IT>
        rx_byte = GPSBuffer[0];
 8001ddc:	4b2a      	ldr	r3, [pc, #168]	@ (8001e88 <HAL_UART_RxCpltCallback+0x1b0>)
 8001dde:	781a      	ldrb	r2, [r3, #0]
 8001de0:	4b2b      	ldr	r3, [pc, #172]	@ (8001e90 <HAL_UART_RxCpltCallback+0x1b8>)
 8001de2:	701a      	strb	r2, [r3, #0]
        if (rx_byte == '\n' || rx_byte == '\r')
 8001de4:	4b2a      	ldr	r3, [pc, #168]	@ (8001e90 <HAL_UART_RxCpltCallback+0x1b8>)
 8001de6:	781b      	ldrb	r3, [r3, #0]
 8001de8:	2b0a      	cmp	r3, #10
 8001dea:	d003      	beq.n	8001df4 <HAL_UART_RxCpltCallback+0x11c>
 8001dec:	4b28      	ldr	r3, [pc, #160]	@ (8001e90 <HAL_UART_RxCpltCallback+0x1b8>)
 8001dee:	781b      	ldrb	r3, [r3, #0]
 8001df0:	2b0d      	cmp	r3, #13
 8001df2:	d110      	bne.n	8001e16 <HAL_UART_RxCpltCallback+0x13e>
            if (idx > 0)
 8001df4:	4b27      	ldr	r3, [pc, #156]	@ (8001e94 <HAL_UART_RxCpltCallback+0x1bc>)
 8001df6:	881b      	ldrh	r3, [r3, #0]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d027      	beq.n	8001e4c <HAL_UART_RxCpltCallback+0x174>
                GPSBuffer[idx] = '\0';
 8001dfc:	4b25      	ldr	r3, [pc, #148]	@ (8001e94 <HAL_UART_RxCpltCallback+0x1bc>)
 8001dfe:	881b      	ldrh	r3, [r3, #0]
 8001e00:	461a      	mov	r2, r3
 8001e02:	4b21      	ldr	r3, [pc, #132]	@ (8001e88 <HAL_UART_RxCpltCallback+0x1b0>)
 8001e04:	2100      	movs	r1, #0
 8001e06:	5499      	strb	r1, [r3, r2]
                parse_gpgga(GPSBuffer);
 8001e08:	481f      	ldr	r0, [pc, #124]	@ (8001e88 <HAL_UART_RxCpltCallback+0x1b0>)
 8001e0a:	f000 f895 	bl	8001f38 <parse_gpgga>
                idx = 0;
 8001e0e:	4b21      	ldr	r3, [pc, #132]	@ (8001e94 <HAL_UART_RxCpltCallback+0x1bc>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	801a      	strh	r2, [r3, #0]
            if (idx > 0)
 8001e14:	e01a      	b.n	8001e4c <HAL_UART_RxCpltCallback+0x174>
        else if (rx_byte >= ' ' && rx_byte <= '~')
 8001e16:	4b1e      	ldr	r3, [pc, #120]	@ (8001e90 <HAL_UART_RxCpltCallback+0x1b8>)
 8001e18:	781b      	ldrb	r3, [r3, #0]
 8001e1a:	2b1f      	cmp	r3, #31
 8001e1c:	d916      	bls.n	8001e4c <HAL_UART_RxCpltCallback+0x174>
 8001e1e:	4b1c      	ldr	r3, [pc, #112]	@ (8001e90 <HAL_UART_RxCpltCallback+0x1b8>)
 8001e20:	781b      	ldrb	r3, [r3, #0]
 8001e22:	2b7e      	cmp	r3, #126	@ 0x7e
 8001e24:	d812      	bhi.n	8001e4c <HAL_UART_RxCpltCallback+0x174>
            if (idx < sizeof(GPSBuffer) - 1)
 8001e26:	4b1b      	ldr	r3, [pc, #108]	@ (8001e94 <HAL_UART_RxCpltCallback+0x1bc>)
 8001e28:	881b      	ldrh	r3, [r3, #0]
 8001e2a:	2bfe      	cmp	r3, #254	@ 0xfe
 8001e2c:	d80b      	bhi.n	8001e46 <HAL_UART_RxCpltCallback+0x16e>
                GPSBuffer[idx++] = rx_byte;
 8001e2e:	4b19      	ldr	r3, [pc, #100]	@ (8001e94 <HAL_UART_RxCpltCallback+0x1bc>)
 8001e30:	881b      	ldrh	r3, [r3, #0]
 8001e32:	1c5a      	adds	r2, r3, #1
 8001e34:	b291      	uxth	r1, r2
 8001e36:	4a17      	ldr	r2, [pc, #92]	@ (8001e94 <HAL_UART_RxCpltCallback+0x1bc>)
 8001e38:	8011      	strh	r1, [r2, #0]
 8001e3a:	461a      	mov	r2, r3
 8001e3c:	4b14      	ldr	r3, [pc, #80]	@ (8001e90 <HAL_UART_RxCpltCallback+0x1b8>)
 8001e3e:	7819      	ldrb	r1, [r3, #0]
 8001e40:	4b11      	ldr	r3, [pc, #68]	@ (8001e88 <HAL_UART_RxCpltCallback+0x1b0>)
 8001e42:	5499      	strb	r1, [r3, r2]
 8001e44:	e002      	b.n	8001e4c <HAL_UART_RxCpltCallback+0x174>
                idx = 0;
 8001e46:	4b13      	ldr	r3, [pc, #76]	@ (8001e94 <HAL_UART_RxCpltCallback+0x1bc>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	801a      	strh	r2, [r3, #0]
        HAL_UART_Receive_IT(&huart7, (uint8_t*)&GPSBuffer[0], 1);
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	490e      	ldr	r1, [pc, #56]	@ (8001e88 <HAL_UART_RxCpltCallback+0x1b0>)
 8001e50:	480e      	ldr	r0, [pc, #56]	@ (8001e8c <HAL_UART_RxCpltCallback+0x1b4>)
 8001e52:	f008 fb21 	bl	800a498 <HAL_UART_Receive_IT>
}
 8001e56:	bf00      	nop
 8001e58:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	08011148 	.word	0x08011148
 8001e64:	40004c00 	.word	0x40004c00
 8001e68:	240006fc 	.word	0x240006fc
 8001e6c:	24000314 	.word	0x24000314
 8001e70:	40005000 	.word	0x40005000
 8001e74:	24000700 	.word	0x24000700
 8001e78:	240004d0 	.word	0x240004d0
 8001e7c:	240003a8 	.word	0x240003a8
 8001e80:	24000900 	.word	0x24000900
 8001e84:	40007800 	.word	0x40007800
 8001e88:	240005f8 	.word	0x240005f8
 8001e8c:	2400043c 	.word	0x2400043c
 8001e90:	24000ae4 	.word	0x24000ae4
 8001e94:	240006f8 	.word	0x240006f8

08001e98 <HAL_TIM_PeriodElapsedCallback>:



void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b086      	sub	sp, #24
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM1)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4a1b      	ldr	r2, [pc, #108]	@ (8001f14 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d105      	bne.n	8001eb6 <HAL_TIM_PeriodElapsedCallback+0x1e>
	{
		HAL_GPIO_TogglePin(STA_LED_GPIO_Port, STA_LED_Pin);
 8001eaa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001eae:	481a      	ldr	r0, [pc, #104]	@ (8001f18 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001eb0:	f002 fcb2 	bl	8004818 <HAL_GPIO_TogglePin>
		uint8_t cmd[] = "AT+CWLAP\r\n";
		HAL_UART_Transmit(&huart5, cmd, sizeof(cmd)-1, 100);

		HAL_GPIO_TogglePin(WF_LED_GPIO_Port, WF_LED_Pin);
	}
}
 8001eb4:	e02a      	b.n	8001f0c <HAL_TIM_PeriodElapsedCallback+0x74>
	else if(htim->Instance == TIM2)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ebe:	d125      	bne.n	8001f0c <HAL_TIM_PeriodElapsedCallback+0x74>
		wf_idx = 0;
 8001ec0:	4b16      	ldr	r3, [pc, #88]	@ (8001f1c <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	801a      	strh	r2, [r3, #0]
		wifi_count = 0;
 8001ec6:	4b16      	ldr	r3, [pc, #88]	@ (8001f20 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	701a      	strb	r2, [r3, #0]
		memset(WFBuffer, 0, WIFI_BUF_SIZE);
 8001ecc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ed0:	2100      	movs	r1, #0
 8001ed2:	4814      	ldr	r0, [pc, #80]	@ (8001f24 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001ed4:	f00c fcef 	bl	800e8b6 <memset>
		memset(wifi_list, 0, sizeof(wifi_list));
 8001ed8:	22a5      	movs	r2, #165	@ 0xa5
 8001eda:	2100      	movs	r1, #0
 8001edc:	4812      	ldr	r0, [pc, #72]	@ (8001f28 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8001ede:	f00c fcea 	bl	800e8b6 <memset>
		uint8_t cmd[] = "AT+CWLAP\r\n";
 8001ee2:	4a12      	ldr	r2, [pc, #72]	@ (8001f2c <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001ee4:	f107 030c 	add.w	r3, r7, #12
 8001ee8:	ca07      	ldmia	r2, {r0, r1, r2}
 8001eea:	c303      	stmia	r3!, {r0, r1}
 8001eec:	801a      	strh	r2, [r3, #0]
 8001eee:	3302      	adds	r3, #2
 8001ef0:	0c12      	lsrs	r2, r2, #16
 8001ef2:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart5, cmd, sizeof(cmd)-1, 100);
 8001ef4:	f107 010c 	add.w	r1, r7, #12
 8001ef8:	2364      	movs	r3, #100	@ 0x64
 8001efa:	220a      	movs	r2, #10
 8001efc:	480c      	ldr	r0, [pc, #48]	@ (8001f30 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001efe:	f008 fa3d 	bl	800a37c <HAL_UART_Transmit>
		HAL_GPIO_TogglePin(WF_LED_GPIO_Port, WF_LED_Pin);
 8001f02:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001f06:	4804      	ldr	r0, [pc, #16]	@ (8001f18 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001f08:	f002 fc86 	bl	8004818 <HAL_GPIO_TogglePin>
}
 8001f0c:	bf00      	nop
 8001f0e:	3718      	adds	r7, #24
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}
 8001f14:	40010000 	.word	0x40010000
 8001f18:	58020c00 	.word	0x58020c00
 8001f1c:	24000900 	.word	0x24000900
 8001f20:	240009a9 	.word	0x240009a9
 8001f24:	24000700 	.word	0x24000700
 8001f28:	24000904 	.word	0x24000904
 8001f2c:	08011150 	.word	0x08011150
 8001f30:	240003a8 	.word	0x240003a8
 8001f34:	00000000 	.word	0x00000000

08001f38 <parse_gpgga>:

void parse_gpgga(uint8_t *line)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b092      	sub	sp, #72	@ 0x48
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
	if (strncmp((const char *)line, "$GPGGA", 6) != 0 && strncmp((const char *)line, "$GNGGA", 6) != 0)
 8001f40:	2206      	movs	r2, #6
 8001f42:	49c1      	ldr	r1, [pc, #772]	@ (8002248 <parse_gpgga+0x310>)
 8001f44:	6878      	ldr	r0, [r7, #4]
 8001f46:	f00c fccb 	bl	800e8e0 <strncmp>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d008      	beq.n	8001f62 <parse_gpgga+0x2a>
 8001f50:	2206      	movs	r2, #6
 8001f52:	49be      	ldr	r1, [pc, #760]	@ (800224c <parse_gpgga+0x314>)
 8001f54:	6878      	ldr	r0, [r7, #4]
 8001f56:	f00c fcc3 	bl	800e8e0 <strncmp>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	f040 8159 	bne.w	8002214 <parse_gpgga+0x2dc>
    {
        return;
    }

    int i = 0;
 8001f62:	2300      	movs	r3, #0
 8001f64:	647b      	str	r3, [r7, #68]	@ 0x44
    char *token = strtok((char *)line, ",");
 8001f66:	49ba      	ldr	r1, [pc, #744]	@ (8002250 <parse_gpgga+0x318>)
 8001f68:	6878      	ldr	r0, [r7, #4]
 8001f6a:	f00c fcdf 	bl	800e92c <strtok>
 8001f6e:	6438      	str	r0, [r7, #64]	@ 0x40

    while (token != NULL && i < 15) {
 8001f70:	e021      	b.n	8001fb6 <parse_gpgga+0x7e>
        size_t len = strlen(token);
 8001f72:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8001f74:	f7fe fa14 	bl	80003a0 <strlen>
 8001f78:	63f8      	str	r0, [r7, #60]	@ 0x3c
        if (len > 15) len = 15;
 8001f7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001f7c:	2b0f      	cmp	r3, #15
 8001f7e:	d901      	bls.n	8001f84 <parse_gpgga+0x4c>
 8001f80:	230f      	movs	r3, #15
 8001f82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        memcpy(parts[i], token, len);
 8001f84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f86:	011b      	lsls	r3, r3, #4
 8001f88:	4ab2      	ldr	r2, [pc, #712]	@ (8002254 <parse_gpgga+0x31c>)
 8001f8a:	4413      	add	r3, r2
 8001f8c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001f8e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001f90:	4618      	mov	r0, r3
 8001f92:	f00c fdb4 	bl	800eafe <memcpy>
        parts[i][len] = '\0';
 8001f96:	4aaf      	ldr	r2, [pc, #700]	@ (8002254 <parse_gpgga+0x31c>)
 8001f98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f9a:	011b      	lsls	r3, r3, #4
 8001f9c:	441a      	add	r2, r3
 8001f9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001fa0:	4413      	add	r3, r2
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	701a      	strb	r2, [r3, #0]
        i++;
 8001fa6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001fa8:	3301      	adds	r3, #1
 8001faa:	647b      	str	r3, [r7, #68]	@ 0x44
        token = strtok(NULL, ",");
 8001fac:	49a8      	ldr	r1, [pc, #672]	@ (8002250 <parse_gpgga+0x318>)
 8001fae:	2000      	movs	r0, #0
 8001fb0:	f00c fcbc 	bl	800e92c <strtok>
 8001fb4:	6438      	str	r0, [r7, #64]	@ 0x40
    while (token != NULL && i < 15) {
 8001fb6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d002      	beq.n	8001fc2 <parse_gpgga+0x8a>
 8001fbc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001fbe:	2b0e      	cmp	r3, #14
 8001fc0:	ddd7      	ble.n	8001f72 <parse_gpgga+0x3a>
    }
    if (i < 10)
 8001fc2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001fc4:	2b09      	cmp	r3, #9
 8001fc6:	f340 8127 	ble.w	8002218 <parse_gpgga+0x2e0>
    {
        return;
    }

    if (strlen(parts[6]) == 0 || parts[6][0] == '0')
 8001fca:	4ba3      	ldr	r3, [pc, #652]	@ (8002258 <parse_gpgga+0x320>)
 8001fcc:	781b      	ldrb	r3, [r3, #0]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	f000 8124 	beq.w	800221c <parse_gpgga+0x2e4>
 8001fd4:	4b9f      	ldr	r3, [pc, #636]	@ (8002254 <parse_gpgga+0x31c>)
 8001fd6:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 8001fda:	2b30      	cmp	r3, #48	@ 0x30
 8001fdc:	f000 811e 	beq.w	800221c <parse_gpgga+0x2e4>
    {
        return;
    }

    if (strlen(parts[2]) == 0) return;
 8001fe0:	4b9e      	ldr	r3, [pc, #632]	@ (800225c <parse_gpgga+0x324>)
 8001fe2:	781b      	ldrb	r3, [r3, #0]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	f000 811b 	beq.w	8002220 <parse_gpgga+0x2e8>
    float rawLat = atof(parts[2]);
 8001fea:	489c      	ldr	r0, [pc, #624]	@ (800225c <parse_gpgga+0x324>)
 8001fec:	f00b f8dc 	bl	800d1a8 <atof>
 8001ff0:	eeb0 7b40 	vmov.f64	d7, d0
 8001ff4:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001ff8:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
    if (rawLat == 0.0) return;
 8001ffc:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002000:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002004:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002008:	f000 810c 	beq.w	8002224 <parse_gpgga+0x2ec>

    int latDeg = (int)(rawLat / 100);
 800200c:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8002010:	eddf 6a93 	vldr	s13, [pc, #588]	@ 8002260 <parse_gpgga+0x328>
 8002014:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002018:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800201c:	ee17 3a90 	vmov	r3, s15
 8002020:	637b      	str	r3, [r7, #52]	@ 0x34
    float latMin = rawLat - latDeg * 100.0;
 8002022:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002026:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 800202a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800202c:	ee07 3a90 	vmov	s15, r3
 8002030:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8002034:	ed9f 5b80 	vldr	d5, [pc, #512]	@ 8002238 <parse_gpgga+0x300>
 8002038:	ee27 7b05 	vmul.f64	d7, d7, d5
 800203c:	ee36 7b47 	vsub.f64	d7, d6, d7
 8002040:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002044:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    float lat = latDeg + latMin / 60.0;
 8002048:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800204a:	ee07 3a90 	vmov	s15, r3
 800204e:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8002052:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002056:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 800205a:	ed9f 4b79 	vldr	d4, [pc, #484]	@ 8002240 <parse_gpgga+0x308>
 800205e:	ee85 7b04 	vdiv.f64	d7, d5, d4
 8002062:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002066:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800206a:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

    if (strlen(parts[3]) > 0 && parts[3][0] == 'S')
 800206e:	4b7d      	ldr	r3, [pc, #500]	@ (8002264 <parse_gpgga+0x32c>)
 8002070:	781b      	ldrb	r3, [r3, #0]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d00a      	beq.n	800208c <parse_gpgga+0x154>
 8002076:	4b77      	ldr	r3, [pc, #476]	@ (8002254 <parse_gpgga+0x31c>)
 8002078:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800207c:	2b53      	cmp	r3, #83	@ 0x53
 800207e:	d105      	bne.n	800208c <parse_gpgga+0x154>
    {
        lat = -lat;
 8002080:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002084:	eef1 7a67 	vneg.f32	s15, s15
 8002088:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    }

    if (strlen(parts[4]) == 0) return;
 800208c:	4b76      	ldr	r3, [pc, #472]	@ (8002268 <parse_gpgga+0x330>)
 800208e:	781b      	ldrb	r3, [r3, #0]
 8002090:	2b00      	cmp	r3, #0
 8002092:	f000 80c9 	beq.w	8002228 <parse_gpgga+0x2f0>
    float rawLon = atof(parts[4]);
 8002096:	4874      	ldr	r0, [pc, #464]	@ (8002268 <parse_gpgga+0x330>)
 8002098:	f00b f886 	bl	800d1a8 <atof>
 800209c:	eeb0 7b40 	vmov.f64	d7, d0
 80020a0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80020a4:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    if (rawLon == 0.0) return;
 80020a8:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80020ac:	eef5 7a40 	vcmp.f32	s15, #0.0
 80020b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020b4:	f000 80ba 	beq.w	800222c <parse_gpgga+0x2f4>

    int lonDeg = (int)(rawLon / 100);
 80020b8:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80020bc:	eddf 6a68 	vldr	s13, [pc, #416]	@ 8002260 <parse_gpgga+0x328>
 80020c0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80020c8:	ee17 3a90 	vmov	r3, s15
 80020cc:	627b      	str	r3, [r7, #36]	@ 0x24
    float lonMin = rawLon - lonDeg * 100.0;
 80020ce:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80020d2:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80020d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020d8:	ee07 3a90 	vmov	s15, r3
 80020dc:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80020e0:	ed9f 5b55 	vldr	d5, [pc, #340]	@ 8002238 <parse_gpgga+0x300>
 80020e4:	ee27 7b05 	vmul.f64	d7, d7, d5
 80020e8:	ee36 7b47 	vsub.f64	d7, d6, d7
 80020ec:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80020f0:	edc7 7a08 	vstr	s15, [r7, #32]
    float lon = lonDeg + lonMin / 60.0;
 80020f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020f6:	ee07 3a90 	vmov	s15, r3
 80020fa:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80020fe:	edd7 7a08 	vldr	s15, [r7, #32]
 8002102:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8002106:	ed9f 4b4e 	vldr	d4, [pc, #312]	@ 8002240 <parse_gpgga+0x308>
 800210a:	ee85 7b04 	vdiv.f64	d7, d5, d4
 800210e:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002112:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002116:	edc7 7a07 	vstr	s15, [r7, #28]

    if (strlen(parts[5]) > 0 && parts[5][0] == 'W') {
 800211a:	4b54      	ldr	r3, [pc, #336]	@ (800226c <parse_gpgga+0x334>)
 800211c:	781b      	ldrb	r3, [r3, #0]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d00a      	beq.n	8002138 <parse_gpgga+0x200>
 8002122:	4b4c      	ldr	r3, [pc, #304]	@ (8002254 <parse_gpgga+0x31c>)
 8002124:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002128:	2b57      	cmp	r3, #87	@ 0x57
 800212a:	d105      	bne.n	8002138 <parse_gpgga+0x200>
        lon = -lon;
 800212c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002130:	eef1 7a67 	vneg.f32	s15, s15
 8002134:	edc7 7a07 	vstr	s15, [r7, #28]
    }

    float alt = (strlen(parts[9]) > 0) ? atof(parts[9]) : 0.0;
 8002138:	4b4d      	ldr	r3, [pc, #308]	@ (8002270 <parse_gpgga+0x338>)
 800213a:	781b      	ldrb	r3, [r3, #0]
 800213c:	2b00      	cmp	r3, #0
 800213e:	d007      	beq.n	8002150 <parse_gpgga+0x218>
 8002140:	484b      	ldr	r0, [pc, #300]	@ (8002270 <parse_gpgga+0x338>)
 8002142:	f00b f831 	bl	800d1a8 <atof>
 8002146:	eeb0 7b40 	vmov.f64	d7, d0
 800214a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800214e:	e001      	b.n	8002154 <parse_gpgga+0x21c>
 8002150:	eddf 7a48 	vldr	s15, [pc, #288]	@ 8002274 <parse_gpgga+0x33c>
 8002154:	edc7 7a06 	vstr	s15, [r7, #24]

    int satellites = (strlen(parts[7]) > 0) ? atoi(parts[7]) : 0;
 8002158:	4b47      	ldr	r3, [pc, #284]	@ (8002278 <parse_gpgga+0x340>)
 800215a:	781b      	ldrb	r3, [r3, #0]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d004      	beq.n	800216a <parse_gpgga+0x232>
 8002160:	4845      	ldr	r0, [pc, #276]	@ (8002278 <parse_gpgga+0x340>)
 8002162:	f00b f824 	bl	800d1ae <atoi>
 8002166:	4603      	mov	r3, r0
 8002168:	e000      	b.n	800216c <parse_gpgga+0x234>
 800216a:	2300      	movs	r3, #0
 800216c:	617b      	str	r3, [r7, #20]

    float rawTime = (strlen(parts[1]) > 0) ? atof(parts[1]) : 0.0;
 800216e:	4b43      	ldr	r3, [pc, #268]	@ (800227c <parse_gpgga+0x344>)
 8002170:	781b      	ldrb	r3, [r3, #0]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d007      	beq.n	8002186 <parse_gpgga+0x24e>
 8002176:	4841      	ldr	r0, [pc, #260]	@ (800227c <parse_gpgga+0x344>)
 8002178:	f00b f816 	bl	800d1a8 <atof>
 800217c:	eeb0 7b40 	vmov.f64	d7, d0
 8002180:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002184:	e001      	b.n	800218a <parse_gpgga+0x252>
 8002186:	eddf 7a3b 	vldr	s15, [pc, #236]	@ 8002274 <parse_gpgga+0x33c>
 800218a:	edc7 7a04 	vstr	s15, [r7, #16]
    uint8_t hour = ((int)rawTime / 10000) % 24;
 800218e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002192:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002196:	ee17 1a90 	vmov	r1, s15
 800219a:	4b39      	ldr	r3, [pc, #228]	@ (8002280 <parse_gpgga+0x348>)
 800219c:	fb83 2301 	smull	r2, r3, r3, r1
 80021a0:	131a      	asrs	r2, r3, #12
 80021a2:	17cb      	asrs	r3, r1, #31
 80021a4:	1ad2      	subs	r2, r2, r3
 80021a6:	4b37      	ldr	r3, [pc, #220]	@ (8002284 <parse_gpgga+0x34c>)
 80021a8:	fb83 1302 	smull	r1, r3, r3, r2
 80021ac:	1099      	asrs	r1, r3, #2
 80021ae:	17d3      	asrs	r3, r2, #31
 80021b0:	1ac9      	subs	r1, r1, r3
 80021b2:	460b      	mov	r3, r1
 80021b4:	005b      	lsls	r3, r3, #1
 80021b6:	440b      	add	r3, r1
 80021b8:	00db      	lsls	r3, r3, #3
 80021ba:	1ad1      	subs	r1, r2, r3
 80021bc:	460b      	mov	r3, r1
 80021be:	73fb      	strb	r3, [r7, #15]
    uint8_t minute = ((int)rawTime / 100) % 100;
 80021c0:	edd7 7a04 	vldr	s15, [r7, #16]
 80021c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80021c8:	ee17 1a90 	vmov	r1, s15
 80021cc:	4b2e      	ldr	r3, [pc, #184]	@ (8002288 <parse_gpgga+0x350>)
 80021ce:	fb83 2301 	smull	r2, r3, r3, r1
 80021d2:	115a      	asrs	r2, r3, #5
 80021d4:	17cb      	asrs	r3, r1, #31
 80021d6:	1ad3      	subs	r3, r2, r3
 80021d8:	4a2b      	ldr	r2, [pc, #172]	@ (8002288 <parse_gpgga+0x350>)
 80021da:	fb82 1203 	smull	r1, r2, r2, r3
 80021de:	1151      	asrs	r1, r2, #5
 80021e0:	17da      	asrs	r2, r3, #31
 80021e2:	1a8a      	subs	r2, r1, r2
 80021e4:	2164      	movs	r1, #100	@ 0x64
 80021e6:	fb01 f202 	mul.w	r2, r1, r2
 80021ea:	1a9a      	subs	r2, r3, r2
 80021ec:	4613      	mov	r3, r2
 80021ee:	73bb      	strb	r3, [r7, #14]
    uint8_t second = (int)rawTime % 100;
 80021f0:	edd7 7a04 	vldr	s15, [r7, #16]
 80021f4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80021f8:	ee17 2a90 	vmov	r2, s15
 80021fc:	4b22      	ldr	r3, [pc, #136]	@ (8002288 <parse_gpgga+0x350>)
 80021fe:	fb83 1302 	smull	r1, r3, r3, r2
 8002202:	1159      	asrs	r1, r3, #5
 8002204:	17d3      	asrs	r3, r2, #31
 8002206:	1acb      	subs	r3, r1, r3
 8002208:	2164      	movs	r1, #100	@ 0x64
 800220a:	fb01 f303 	mul.w	r3, r1, r3
 800220e:	1ad3      	subs	r3, r2, r3
 8002210:	737b      	strb	r3, [r7, #13]
 8002212:	e00c      	b.n	800222e <parse_gpgga+0x2f6>
        return;
 8002214:	bf00      	nop
 8002216:	e00a      	b.n	800222e <parse_gpgga+0x2f6>
        return;
 8002218:	bf00      	nop
 800221a:	e008      	b.n	800222e <parse_gpgga+0x2f6>
        return;
 800221c:	bf00      	nop
 800221e:	e006      	b.n	800222e <parse_gpgga+0x2f6>
    if (strlen(parts[2]) == 0) return;
 8002220:	bf00      	nop
 8002222:	e004      	b.n	800222e <parse_gpgga+0x2f6>
    if (rawLat == 0.0) return;
 8002224:	bf00      	nop
 8002226:	e002      	b.n	800222e <parse_gpgga+0x2f6>
    if (strlen(parts[4]) == 0) return;
 8002228:	bf00      	nop
 800222a:	e000      	b.n	800222e <parse_gpgga+0x2f6>
    if (rawLon == 0.0) return;
 800222c:	bf00      	nop
		if (len > 0 && len < sizeof(debug_msg))
		{
			HAL_UART_Transmit(&huart2, (uint8_t*)debug_msg, len, 1000);
		}
    #endif
}
 800222e:	3748      	adds	r7, #72	@ 0x48
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}
 8002234:	f3af 8000 	nop.w
 8002238:	00000000 	.word	0x00000000
 800223c:	40590000 	.word	0x40590000
 8002240:	00000000 	.word	0x00000000
 8002244:	404e0000 	.word	0x404e0000
 8002248:	0801115c 	.word	0x0801115c
 800224c:	08011164 	.word	0x08011164
 8002250:	0801116c 	.word	0x0801116c
 8002254:	240009c0 	.word	0x240009c0
 8002258:	24000a20 	.word	0x24000a20
 800225c:	240009e0 	.word	0x240009e0
 8002260:	42c80000 	.word	0x42c80000
 8002264:	240009f0 	.word	0x240009f0
 8002268:	24000a00 	.word	0x24000a00
 800226c:	24000a10 	.word	0x24000a10
 8002270:	24000a50 	.word	0x24000a50
 8002274:	00000000 	.word	0x00000000
 8002278:	24000a30 	.word	0x24000a30
 800227c:	240009d0 	.word	0x240009d0
 8002280:	68db8bad 	.word	0x68db8bad
 8002284:	2aaaaaab 	.word	0x2aaaaaab
 8002288:	51eb851f 	.word	0x51eb851f

0800228c <Handle_BT_Command>:

void Handle_BT_Command(char* cmd)
{
 800228c:	b480      	push	{r7}
 800228e:	b083      	sub	sp, #12
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
    #if DEBUG_MODE
        char msg[64];
        int len = snprintf(msg, sizeof(msg), "\r\n[CMD] %s\r\n", cmd);
        HAL_UART_Transmit(&huart2, (uint8_t*)msg, len, 100);
    #endif
}
 8002294:	bf00      	nop
 8002296:	370c      	adds	r7, #12
 8002298:	46bd      	mov	sp, r7
 800229a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229e:	4770      	bx	lr

080022a0 <HM10_Process>:

void HM10_Process(uint8_t byte)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b082      	sub	sp, #8
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	4603      	mov	r3, r0
 80022a8:	71fb      	strb	r3, [r7, #7]
    #if DEBUG_MODE
        HAL_UART_Transmit(&huart2, &byte, 1, 10);
    #endif

    // 加入緩衝區
    if (bt_idx < BT_BUF_SIZE - 1)
 80022aa:	4b4d      	ldr	r3, [pc, #308]	@ (80023e0 <HM10_Process+0x140>)
 80022ac:	781b      	ldrb	r3, [r3, #0]
 80022ae:	2b0e      	cmp	r3, #14
 80022b0:	d810      	bhi.n	80022d4 <HM10_Process+0x34>
    {
        btrecv[bt_idx++] = byte;
 80022b2:	4b4b      	ldr	r3, [pc, #300]	@ (80023e0 <HM10_Process+0x140>)
 80022b4:	781b      	ldrb	r3, [r3, #0]
 80022b6:	1c5a      	adds	r2, r3, #1
 80022b8:	b2d1      	uxtb	r1, r2
 80022ba:	4a49      	ldr	r2, [pc, #292]	@ (80023e0 <HM10_Process+0x140>)
 80022bc:	7011      	strb	r1, [r2, #0]
 80022be:	4619      	mov	r1, r3
 80022c0:	4a48      	ldr	r2, [pc, #288]	@ (80023e4 <HM10_Process+0x144>)
 80022c2:	79fb      	ldrb	r3, [r7, #7]
 80022c4:	5453      	strb	r3, [r2, r1]
        btrecv[bt_idx] = '\0';
 80022c6:	4b46      	ldr	r3, [pc, #280]	@ (80023e0 <HM10_Process+0x140>)
 80022c8:	781b      	ldrb	r3, [r3, #0]
 80022ca:	461a      	mov	r2, r3
 80022cc:	4b45      	ldr	r3, [pc, #276]	@ (80023e4 <HM10_Process+0x144>)
 80022ce:	2100      	movs	r1, #0
 80022d0:	5499      	strb	r1, [r3, r2]
 80022d2:	e00b      	b.n	80022ec <HM10_Process+0x4c>
    }
    else
    {
        // 滿了就重置
        bt_idx = 0;
 80022d4:	4b42      	ldr	r3, [pc, #264]	@ (80023e0 <HM10_Process+0x140>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	701a      	strb	r2, [r3, #0]
        btrecv[0] = byte;
 80022da:	4a42      	ldr	r2, [pc, #264]	@ (80023e4 <HM10_Process+0x144>)
 80022dc:	79fb      	ldrb	r3, [r7, #7]
 80022de:	7013      	strb	r3, [r2, #0]
        btrecv[1] = '\0';
 80022e0:	4b40      	ldr	r3, [pc, #256]	@ (80023e4 <HM10_Process+0x144>)
 80022e2:	2200      	movs	r2, #0
 80022e4:	705a      	strb	r2, [r3, #1]
        bt_idx = 1;
 80022e6:	4b3e      	ldr	r3, [pc, #248]	@ (80023e0 <HM10_Process+0x140>)
 80022e8:	2201      	movs	r2, #1
 80022ea:	701a      	strb	r2, [r3, #0]

    // 檢查是否包含關鍵字（滑動窗口檢查）
    // 只檢查最後收到的部分

    // 方法：檢查緩衝區中是否出現 "CONN" 或 "LOST"
    if (strstr(btrecv, "CONN") != NULL)
 80022ec:	493e      	ldr	r1, [pc, #248]	@ (80023e8 <HM10_Process+0x148>)
 80022ee:	483d      	ldr	r0, [pc, #244]	@ (80023e4 <HM10_Process+0x144>)
 80022f0:	f00c fb78 	bl	800e9e4 <strstr>
 80022f4:	4603      	mov	r3, r0
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d014      	beq.n	8002324 <HM10_Process+0x84>
    {
        // 連接成功
        HAL_GPIO_WritePin(BT_BLED_GPIO_Port, BT_BLED_Pin, GPIO_PIN_RESET);
 80022fa:	2200      	movs	r2, #0
 80022fc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002300:	483a      	ldr	r0, [pc, #232]	@ (80023ec <HM10_Process+0x14c>)
 8002302:	f002 fa5d 	bl	80047c0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(BT_RLED_GPIO_Port, BT_RLED_Pin, GPIO_PIN_SET);
 8002306:	2201      	movs	r2, #1
 8002308:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800230c:	4837      	ldr	r0, [pc, #220]	@ (80023ec <HM10_Process+0x14c>)
 800230e:	f002 fa57 	bl	80047c0 <HAL_GPIO_WritePin>
            uint8_t msg[] = "\r\n[BT] Connected\r\n";
            HAL_UART_Transmit(&huart2, msg, sizeof(msg)-1, 100);
        #endif

        // 清空
        bt_idx = 0;
 8002312:	4b33      	ldr	r3, [pc, #204]	@ (80023e0 <HM10_Process+0x140>)
 8002314:	2200      	movs	r2, #0
 8002316:	701a      	strb	r2, [r3, #0]
        memset(btrecv, 0, BT_BUF_SIZE);
 8002318:	2210      	movs	r2, #16
 800231a:	2100      	movs	r1, #0
 800231c:	4831      	ldr	r0, [pc, #196]	@ (80023e4 <HM10_Process+0x144>)
 800231e:	f00c faca 	bl	800e8b6 <memset>
 8002322:	e01a      	b.n	800235a <HM10_Process+0xba>
    }
    else if (strstr(btrecv, "LOST") != NULL)
 8002324:	4932      	ldr	r1, [pc, #200]	@ (80023f0 <HM10_Process+0x150>)
 8002326:	482f      	ldr	r0, [pc, #188]	@ (80023e4 <HM10_Process+0x144>)
 8002328:	f00c fb5c 	bl	800e9e4 <strstr>
 800232c:	4603      	mov	r3, r0
 800232e:	2b00      	cmp	r3, #0
 8002330:	d013      	beq.n	800235a <HM10_Process+0xba>
    {
        // 連接斷開
        HAL_GPIO_WritePin(BT_BLED_GPIO_Port, BT_BLED_Pin, GPIO_PIN_SET);
 8002332:	2201      	movs	r2, #1
 8002334:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002338:	482c      	ldr	r0, [pc, #176]	@ (80023ec <HM10_Process+0x14c>)
 800233a:	f002 fa41 	bl	80047c0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(BT_RLED_GPIO_Port, BT_RLED_Pin, GPIO_PIN_RESET);
 800233e:	2200      	movs	r2, #0
 8002340:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002344:	4829      	ldr	r0, [pc, #164]	@ (80023ec <HM10_Process+0x14c>)
 8002346:	f002 fa3b 	bl	80047c0 <HAL_GPIO_WritePin>
            uint8_t msg[] = "\r\n[BT] Disconnected\r\n";
            HAL_UART_Transmit(&huart2, msg, sizeof(msg)-1, 100);
        #endif

        // 清空
        bt_idx = 0;
 800234a:	4b25      	ldr	r3, [pc, #148]	@ (80023e0 <HM10_Process+0x140>)
 800234c:	2200      	movs	r2, #0
 800234e:	701a      	strb	r2, [r3, #0]
        memset(btrecv, 0, BT_BUF_SIZE);
 8002350:	2210      	movs	r2, #16
 8002352:	2100      	movs	r1, #0
 8002354:	4823      	ldr	r0, [pc, #140]	@ (80023e4 <HM10_Process+0x144>)
 8002356:	f00c faae 	bl	800e8b6 <memset>
    }

    // 處理用戶指令（換行結束）
    if (byte == '\n' || byte == '\r')
 800235a:	79fb      	ldrb	r3, [r7, #7]
 800235c:	2b0a      	cmp	r3, #10
 800235e:	d002      	beq.n	8002366 <HM10_Process+0xc6>
 8002360:	79fb      	ldrb	r3, [r7, #7]
 8002362:	2b0d      	cmp	r3, #13
 8002364:	d138      	bne.n	80023d8 <HM10_Process+0x138>
    {
        if (bt_idx > 1 && strstr(btrecv, "OK") == NULL)
 8002366:	4b1e      	ldr	r3, [pc, #120]	@ (80023e0 <HM10_Process+0x140>)
 8002368:	781b      	ldrb	r3, [r3, #0]
 800236a:	2b01      	cmp	r3, #1
 800236c:	d92c      	bls.n	80023c8 <HM10_Process+0x128>
 800236e:	4921      	ldr	r1, [pc, #132]	@ (80023f4 <HM10_Process+0x154>)
 8002370:	481c      	ldr	r0, [pc, #112]	@ (80023e4 <HM10_Process+0x144>)
 8002372:	f00c fb37 	bl	800e9e4 <strstr>
 8002376:	4603      	mov	r3, r0
 8002378:	2b00      	cmp	r3, #0
 800237a:	d125      	bne.n	80023c8 <HM10_Process+0x128>
        {
            // 不是 HM-10 狀態訊息，是用戶指令
            // 移除換行符
            while (bt_idx > 0 && (btrecv[bt_idx-1] == '\r' || btrecv[bt_idx-1] == '\n'))
 800237c:	e00b      	b.n	8002396 <HM10_Process+0xf6>
            {
                btrecv[--bt_idx] = '\0';
 800237e:	4b18      	ldr	r3, [pc, #96]	@ (80023e0 <HM10_Process+0x140>)
 8002380:	781b      	ldrb	r3, [r3, #0]
 8002382:	3b01      	subs	r3, #1
 8002384:	b2da      	uxtb	r2, r3
 8002386:	4b16      	ldr	r3, [pc, #88]	@ (80023e0 <HM10_Process+0x140>)
 8002388:	701a      	strb	r2, [r3, #0]
 800238a:	4b15      	ldr	r3, [pc, #84]	@ (80023e0 <HM10_Process+0x140>)
 800238c:	781b      	ldrb	r3, [r3, #0]
 800238e:	461a      	mov	r2, r3
 8002390:	4b14      	ldr	r3, [pc, #80]	@ (80023e4 <HM10_Process+0x144>)
 8002392:	2100      	movs	r1, #0
 8002394:	5499      	strb	r1, [r3, r2]
            while (bt_idx > 0 && (btrecv[bt_idx-1] == '\r' || btrecv[bt_idx-1] == '\n'))
 8002396:	4b12      	ldr	r3, [pc, #72]	@ (80023e0 <HM10_Process+0x140>)
 8002398:	781b      	ldrb	r3, [r3, #0]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d00d      	beq.n	80023ba <HM10_Process+0x11a>
 800239e:	4b10      	ldr	r3, [pc, #64]	@ (80023e0 <HM10_Process+0x140>)
 80023a0:	781b      	ldrb	r3, [r3, #0]
 80023a2:	3b01      	subs	r3, #1
 80023a4:	4a0f      	ldr	r2, [pc, #60]	@ (80023e4 <HM10_Process+0x144>)
 80023a6:	5cd3      	ldrb	r3, [r2, r3]
 80023a8:	2b0d      	cmp	r3, #13
 80023aa:	d0e8      	beq.n	800237e <HM10_Process+0xde>
 80023ac:	4b0c      	ldr	r3, [pc, #48]	@ (80023e0 <HM10_Process+0x140>)
 80023ae:	781b      	ldrb	r3, [r3, #0]
 80023b0:	3b01      	subs	r3, #1
 80023b2:	4a0c      	ldr	r2, [pc, #48]	@ (80023e4 <HM10_Process+0x144>)
 80023b4:	5cd3      	ldrb	r3, [r2, r3]
 80023b6:	2b0a      	cmp	r3, #10
 80023b8:	d0e1      	beq.n	800237e <HM10_Process+0xde>
            }

            if (bt_idx > 0)
 80023ba:	4b09      	ldr	r3, [pc, #36]	@ (80023e0 <HM10_Process+0x140>)
 80023bc:	781b      	ldrb	r3, [r3, #0]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d002      	beq.n	80023c8 <HM10_Process+0x128>
            {
                Handle_BT_Command(btrecv);
 80023c2:	4808      	ldr	r0, [pc, #32]	@ (80023e4 <HM10_Process+0x144>)
 80023c4:	f7ff ff62 	bl	800228c <Handle_BT_Command>
            }
        }

        // 清空緩衝區
        bt_idx = 0;
 80023c8:	4b05      	ldr	r3, [pc, #20]	@ (80023e0 <HM10_Process+0x140>)
 80023ca:	2200      	movs	r2, #0
 80023cc:	701a      	strb	r2, [r3, #0]
        memset(btrecv, 0, BT_BUF_SIZE);
 80023ce:	2210      	movs	r2, #16
 80023d0:	2100      	movs	r1, #0
 80023d2:	4804      	ldr	r0, [pc, #16]	@ (80023e4 <HM10_Process+0x144>)
 80023d4:	f00c fa6f 	bl	800e8b6 <memset>
    }
}
 80023d8:	bf00      	nop
 80023da:	3708      	adds	r7, #8
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd80      	pop	{r7, pc}
 80023e0:	240009bc 	.word	0x240009bc
 80023e4:	240009ac 	.word	0x240009ac
 80023e8:	08011170 	.word	0x08011170
 80023ec:	58020c00 	.word	0x58020c00
 80023f0:	08011178 	.word	0x08011178
 80023f4:	08011180 	.word	0x08011180

080023f8 <Parse_WiFi_Line>:

void Parse_WiFi_Line(char* line)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b090      	sub	sp, #64	@ 0x40
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
    // 格式: +CWLAP:(3,"2F_Office_2.4G",-57,"58:11:22:61:d6:80",1,-29,0,4,4,7,1)
    //              ↑   ↑               ↑
    //              加密 SSID            RSSI

    char* ssid_start = strchr(line, '"');
 8002400:	2122      	movs	r1, #34	@ 0x22
 8002402:	6878      	ldr	r0, [r7, #4]
 8002404:	f00c fa5f 	bl	800e8c6 <strchr>
 8002408:	6378      	str	r0, [r7, #52]	@ 0x34
    if (!ssid_start) return;
 800240a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800240c:	2b00      	cmp	r3, #0
 800240e:	f000 8096 	beq.w	800253e <Parse_WiFi_Line+0x146>
    ssid_start++; // 跳過第一個 "
 8002412:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002414:	3301      	adds	r3, #1
 8002416:	637b      	str	r3, [r7, #52]	@ 0x34

    char* ssid_end = strchr(ssid_start, '"');
 8002418:	2122      	movs	r1, #34	@ 0x22
 800241a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800241c:	f00c fa53 	bl	800e8c6 <strchr>
 8002420:	6338      	str	r0, [r7, #48]	@ 0x30
    if (!ssid_end) return;
 8002422:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002424:	2b00      	cmp	r3, #0
 8002426:	f000 808c 	beq.w	8002542 <Parse_WiFi_Line+0x14a>

    // 提取 SSID
    size_t ssid_len = ssid_end - ssid_start;
 800242a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800242c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800242e:	1ad3      	subs	r3, r2, r3
 8002430:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (ssid_len > 31) ssid_len = 31;
 8002432:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002434:	2b1f      	cmp	r3, #31
 8002436:	d901      	bls.n	800243c <Parse_WiFi_Line+0x44>
 8002438:	231f      	movs	r3, #31
 800243a:	63fb      	str	r3, [r7, #60]	@ 0x3c

    char ssid[32];
    strncpy(ssid, ssid_start, ssid_len);
 800243c:	f107 0308 	add.w	r3, r7, #8
 8002440:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002442:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8002444:	4618      	mov	r0, r3
 8002446:	f00c fa5d 	bl	800e904 <strncpy>
    ssid[ssid_len] = '\0';
 800244a:	f107 0208 	add.w	r2, r7, #8
 800244e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002450:	4413      	add	r3, r2
 8002452:	2200      	movs	r2, #0
 8002454:	701a      	strb	r2, [r3, #0]

    // 找到 RSSI (在第一個逗號之後)
    char* rssi_start = strchr(ssid_end, ',');
 8002456:	212c      	movs	r1, #44	@ 0x2c
 8002458:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800245a:	f00c fa34 	bl	800e8c6 <strchr>
 800245e:	62f8      	str	r0, [r7, #44]	@ 0x2c
    if (!rssi_start) return;
 8002460:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002462:	2b00      	cmp	r3, #0
 8002464:	d06f      	beq.n	8002546 <Parse_WiFi_Line+0x14e>
    rssi_start++; // 跳過逗號
 8002466:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002468:	3301      	adds	r3, #1
 800246a:	62fb      	str	r3, [r7, #44]	@ 0x2c

    int8_t rssi = atoi(rssi_start);
 800246c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800246e:	f00a fe9e 	bl	800d1ae <atoi>
 8002472:	4603      	mov	r3, r0
 8002474:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    // 檢查是否已存在
    for (int i = 0; i < wifi_count; i++)
 8002478:	2300      	movs	r3, #0
 800247a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800247c:	e029      	b.n	80024d2 <Parse_WiFi_Line+0xda>
    {
        if (strcmp(wifi_list[i].ssid, ssid) == 0)
 800247e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002480:	4613      	mov	r3, r2
 8002482:	015b      	lsls	r3, r3, #5
 8002484:	4413      	add	r3, r2
 8002486:	4a33      	ldr	r2, [pc, #204]	@ (8002554 <Parse_WiFi_Line+0x15c>)
 8002488:	4413      	add	r3, r2
 800248a:	f107 0208 	add.w	r2, r7, #8
 800248e:	4611      	mov	r1, r2
 8002490:	4618      	mov	r0, r3
 8002492:	f7fd ff25 	bl	80002e0 <strcmp>
 8002496:	4603      	mov	r3, r0
 8002498:	2b00      	cmp	r3, #0
 800249a:	d117      	bne.n	80024cc <Parse_WiFi_Line+0xd4>
        {
            // 更新 RSSI（取較強的）
            if (rssi > wifi_list[i].rssi)
 800249c:	492d      	ldr	r1, [pc, #180]	@ (8002554 <Parse_WiFi_Line+0x15c>)
 800249e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80024a0:	4613      	mov	r3, r2
 80024a2:	015b      	lsls	r3, r3, #5
 80024a4:	4413      	add	r3, r2
 80024a6:	440b      	add	r3, r1
 80024a8:	3320      	adds	r3, #32
 80024aa:	f993 3000 	ldrsb.w	r3, [r3]
 80024ae:	f997 202b 	ldrsb.w	r2, [r7, #43]	@ 0x2b
 80024b2:	429a      	cmp	r2, r3
 80024b4:	dd49      	ble.n	800254a <Parse_WiFi_Line+0x152>
            {
                wifi_list[i].rssi = rssi;
 80024b6:	4927      	ldr	r1, [pc, #156]	@ (8002554 <Parse_WiFi_Line+0x15c>)
 80024b8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80024ba:	4613      	mov	r3, r2
 80024bc:	015b      	lsls	r3, r3, #5
 80024be:	4413      	add	r3, r2
 80024c0:	440b      	add	r3, r1
 80024c2:	3320      	adds	r3, #32
 80024c4:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80024c8:	701a      	strb	r2, [r3, #0]
            }
            return;
 80024ca:	e03e      	b.n	800254a <Parse_WiFi_Line+0x152>
    for (int i = 0; i < wifi_count; i++)
 80024cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80024ce:	3301      	adds	r3, #1
 80024d0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80024d2:	4b21      	ldr	r3, [pc, #132]	@ (8002558 <Parse_WiFi_Line+0x160>)
 80024d4:	781b      	ldrb	r3, [r3, #0]
 80024d6:	461a      	mov	r2, r3
 80024d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80024da:	4293      	cmp	r3, r2
 80024dc:	dbcf      	blt.n	800247e <Parse_WiFi_Line+0x86>
        }
    }

    // 加入新的 WiFi
    if (wifi_count < MAX_WIFI_COUNT)
 80024de:	4b1e      	ldr	r3, [pc, #120]	@ (8002558 <Parse_WiFi_Line+0x160>)
 80024e0:	781b      	ldrb	r3, [r3, #0]
 80024e2:	2b04      	cmp	r3, #4
 80024e4:	d832      	bhi.n	800254c <Parse_WiFi_Line+0x154>
    {
        strncpy(wifi_list[wifi_count].ssid, ssid, 31);
 80024e6:	4b1c      	ldr	r3, [pc, #112]	@ (8002558 <Parse_WiFi_Line+0x160>)
 80024e8:	781b      	ldrb	r3, [r3, #0]
 80024ea:	461a      	mov	r2, r3
 80024ec:	4613      	mov	r3, r2
 80024ee:	015b      	lsls	r3, r3, #5
 80024f0:	4413      	add	r3, r2
 80024f2:	4a18      	ldr	r2, [pc, #96]	@ (8002554 <Parse_WiFi_Line+0x15c>)
 80024f4:	4413      	add	r3, r2
 80024f6:	f107 0108 	add.w	r1, r7, #8
 80024fa:	221f      	movs	r2, #31
 80024fc:	4618      	mov	r0, r3
 80024fe:	f00c fa01 	bl	800e904 <strncpy>
        wifi_list[wifi_count].ssid[31] = '\0';
 8002502:	4b15      	ldr	r3, [pc, #84]	@ (8002558 <Parse_WiFi_Line+0x160>)
 8002504:	781b      	ldrb	r3, [r3, #0]
 8002506:	4619      	mov	r1, r3
 8002508:	4a12      	ldr	r2, [pc, #72]	@ (8002554 <Parse_WiFi_Line+0x15c>)
 800250a:	460b      	mov	r3, r1
 800250c:	015b      	lsls	r3, r3, #5
 800250e:	440b      	add	r3, r1
 8002510:	4413      	add	r3, r2
 8002512:	331f      	adds	r3, #31
 8002514:	2200      	movs	r2, #0
 8002516:	701a      	strb	r2, [r3, #0]
        wifi_list[wifi_count].rssi = rssi;
 8002518:	4b0f      	ldr	r3, [pc, #60]	@ (8002558 <Parse_WiFi_Line+0x160>)
 800251a:	781b      	ldrb	r3, [r3, #0]
 800251c:	4619      	mov	r1, r3
 800251e:	4a0d      	ldr	r2, [pc, #52]	@ (8002554 <Parse_WiFi_Line+0x15c>)
 8002520:	460b      	mov	r3, r1
 8002522:	015b      	lsls	r3, r3, #5
 8002524:	440b      	add	r3, r1
 8002526:	4413      	add	r3, r2
 8002528:	3320      	adds	r3, #32
 800252a:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800252e:	701a      	strb	r2, [r3, #0]
        wifi_count++;
 8002530:	4b09      	ldr	r3, [pc, #36]	@ (8002558 <Parse_WiFi_Line+0x160>)
 8002532:	781b      	ldrb	r3, [r3, #0]
 8002534:	3301      	adds	r3, #1
 8002536:	b2da      	uxtb	r2, r3
 8002538:	4b07      	ldr	r3, [pc, #28]	@ (8002558 <Parse_WiFi_Line+0x160>)
 800253a:	701a      	strb	r2, [r3, #0]
 800253c:	e006      	b.n	800254c <Parse_WiFi_Line+0x154>
    if (!ssid_start) return;
 800253e:	bf00      	nop
 8002540:	e004      	b.n	800254c <Parse_WiFi_Line+0x154>
    if (!ssid_end) return;
 8002542:	bf00      	nop
 8002544:	e002      	b.n	800254c <Parse_WiFi_Line+0x154>
    if (!rssi_start) return;
 8002546:	bf00      	nop
 8002548:	e000      	b.n	800254c <Parse_WiFi_Line+0x154>
            return;
 800254a:	bf00      	nop
    }
}
 800254c:	3740      	adds	r7, #64	@ 0x40
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}
 8002552:	bf00      	nop
 8002554:	24000904 	.word	0x24000904
 8002558:	240009a9 	.word	0x240009a9

0800255c <Display_WiFi_List>:

void Display_WiFi_List(void)
{
 800255c:	b480      	push	{r7}
 800255e:	af00      	add	r7, sp, #0
    if (wifi_count == 0)
 8002560:	4b03      	ldr	r3, [pc, #12]	@ (8002570 <Display_WiFi_List+0x14>)
 8002562:	781b      	ldrb	r3, [r3, #0]
 8002564:	2b00      	cmp	r3, #0
        }

        uint8_t end[] = "============================\r\n\r\n";
        HAL_UART_Transmit(&huart2, end, sizeof(end)-1, 100);
    #endif
}
 8002566:	46bd      	mov	sp, r7
 8002568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256c:	4770      	bx	lr
 800256e:	bf00      	nop
 8002570:	240009a9 	.word	0x240009a9

08002574 <Process_WiFi_Data>:

void Process_WiFi_Data(void)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b082      	sub	sp, #8
 8002578:	af00      	add	r7, sp, #0
    // 將緩衝區轉為字串
    WFBuffer[wf_idx] = '\0';
 800257a:	4b20      	ldr	r3, [pc, #128]	@ (80025fc <Process_WiFi_Data+0x88>)
 800257c:	881b      	ldrh	r3, [r3, #0]
 800257e:	461a      	mov	r2, r3
 8002580:	4b1f      	ldr	r3, [pc, #124]	@ (8002600 <Process_WiFi_Data+0x8c>)
 8002582:	2100      	movs	r1, #0
 8002584:	5499      	strb	r1, [r3, r2]

    // 解析每一行
    char* line_start = (char*)WFBuffer;
 8002586:	4b1e      	ldr	r3, [pc, #120]	@ (8002600 <Process_WiFi_Data+0x8c>)
 8002588:	607b      	str	r3, [r7, #4]
    char* line_end;

    while ((line_end = strchr(line_start, '\n')) != NULL)
 800258a:	e021      	b.n	80025d0 <Process_WiFi_Data+0x5c>
    {
        *line_end = '\0'; // 結束當前行
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	2200      	movs	r2, #0
 8002590:	701a      	strb	r2, [r3, #0]

        // 檢查是否為 CWLAP 回應
        if (strstr(line_start, "+CWLAP:") != NULL)
 8002592:	491c      	ldr	r1, [pc, #112]	@ (8002604 <Process_WiFi_Data+0x90>)
 8002594:	6878      	ldr	r0, [r7, #4]
 8002596:	f00c fa25 	bl	800e9e4 <strstr>
 800259a:	4603      	mov	r3, r0
 800259c:	2b00      	cmp	r3, #0
 800259e:	d003      	beq.n	80025a8 <Process_WiFi_Data+0x34>
                char msg[128];
                int len = snprintf(msg, sizeof(msg), "WiFi: %s\r\n", line_start);
                HAL_UART_Transmit(&huart2, (uint8_t*)msg, len, 100);
            #endif

            Parse_WiFi_Line(line_start);
 80025a0:	6878      	ldr	r0, [r7, #4]
 80025a2:	f7ff ff29 	bl	80023f8 <Parse_WiFi_Line>
 80025a6:	e010      	b.n	80025ca <Process_WiFi_Data+0x56>
        }
        else if (strstr(line_start, "OK") != NULL)
 80025a8:	4917      	ldr	r1, [pc, #92]	@ (8002608 <Process_WiFi_Data+0x94>)
 80025aa:	6878      	ldr	r0, [r7, #4]
 80025ac:	f00c fa1a 	bl	800e9e4 <strstr>
 80025b0:	4603      	mov	r3, r0
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d009      	beq.n	80025ca <Process_WiFi_Data+0x56>
        {
            // 掃描完成，顯示結果
            Display_WiFi_List();
 80025b6:	f7ff ffd1 	bl	800255c <Display_WiFi_List>

            // 清空列表準備下次掃描
            wifi_count = 0;
 80025ba:	4b14      	ldr	r3, [pc, #80]	@ (800260c <Process_WiFi_Data+0x98>)
 80025bc:	2200      	movs	r2, #0
 80025be:	701a      	strb	r2, [r3, #0]
            memset(wifi_list, 0, sizeof(wifi_list));
 80025c0:	22a5      	movs	r2, #165	@ 0xa5
 80025c2:	2100      	movs	r1, #0
 80025c4:	4812      	ldr	r0, [pc, #72]	@ (8002610 <Process_WiFi_Data+0x9c>)
 80025c6:	f00c f976 	bl	800e8b6 <memset>
        }

        line_start = line_end + 1;
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	3301      	adds	r3, #1
 80025ce:	607b      	str	r3, [r7, #4]
    while ((line_end = strchr(line_start, '\n')) != NULL)
 80025d0:	210a      	movs	r1, #10
 80025d2:	6878      	ldr	r0, [r7, #4]
 80025d4:	f00c f977 	bl	800e8c6 <strchr>
 80025d8:	6038      	str	r0, [r7, #0]
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d1d5      	bne.n	800258c <Process_WiFi_Data+0x18>
    }

    wf_idx = 0;
 80025e0:	4b06      	ldr	r3, [pc, #24]	@ (80025fc <Process_WiFi_Data+0x88>)
 80025e2:	2200      	movs	r2, #0
 80025e4:	801a      	strh	r2, [r3, #0]
    memset(WFBuffer, 0, WIFI_BUF_SIZE);
 80025e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80025ea:	2100      	movs	r1, #0
 80025ec:	4804      	ldr	r0, [pc, #16]	@ (8002600 <Process_WiFi_Data+0x8c>)
 80025ee:	f00c f962 	bl	800e8b6 <memset>
}
 80025f2:	bf00      	nop
 80025f4:	3708      	adds	r7, #8
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	24000900 	.word	0x24000900
 8002600:	24000700 	.word	0x24000700
 8002604:	08011184 	.word	0x08011184
 8002608:	08011180 	.word	0x08011180
 800260c:	240009a9 	.word	0x240009a9
 8002610:	24000904 	.word	0x24000904

08002614 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b084      	sub	sp, #16
 8002618:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800261a:	463b      	mov	r3, r7
 800261c:	2200      	movs	r2, #0
 800261e:	601a      	str	r2, [r3, #0]
 8002620:	605a      	str	r2, [r3, #4]
 8002622:	609a      	str	r2, [r3, #8]
 8002624:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8002626:	f000 feef 	bl	8003408 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800262a:	2301      	movs	r3, #1
 800262c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800262e:	2300      	movs	r3, #0
 8002630:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8002632:	2300      	movs	r3, #0
 8002634:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8002636:	231f      	movs	r3, #31
 8002638:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800263a:	2387      	movs	r3, #135	@ 0x87
 800263c:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800263e:	2300      	movs	r3, #0
 8002640:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8002642:	2300      	movs	r3, #0
 8002644:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8002646:	2301      	movs	r3, #1
 8002648:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800264a:	2301      	movs	r3, #1
 800264c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800264e:	2300      	movs	r3, #0
 8002650:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8002652:	2300      	movs	r3, #0
 8002654:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8002656:	463b      	mov	r3, r7
 8002658:	4618      	mov	r0, r3
 800265a:	f000 ff0d 	bl	8003478 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800265e:	2004      	movs	r0, #4
 8002660:	f000 feea 	bl	8003438 <HAL_MPU_Enable>

}
 8002664:	bf00      	nop
 8002666:	3710      	adds	r7, #16
 8002668:	46bd      	mov	sp, r7
 800266a:	bd80      	pop	{r7, pc}

0800266c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800266c:	b480      	push	{r7}
 800266e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002670:	b672      	cpsid	i
}
 8002672:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002674:	bf00      	nop
 8002676:	e7fd      	b.n	8002674 <Error_Handler+0x8>

08002678 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8002678:	b480      	push	{r7}
 800267a:	b083      	sub	sp, #12
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
 8002680:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8002682:	bf00      	nop
 8002684:	370c      	adds	r7, #12
 8002686:	46bd      	mov	sp, r7
 8002688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268c:	4770      	bx	lr
	...

08002690 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002690:	b480      	push	{r7}
 8002692:	b083      	sub	sp, #12
 8002694:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002696:	4b0a      	ldr	r3, [pc, #40]	@ (80026c0 <HAL_MspInit+0x30>)
 8002698:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800269c:	4a08      	ldr	r2, [pc, #32]	@ (80026c0 <HAL_MspInit+0x30>)
 800269e:	f043 0302 	orr.w	r3, r3, #2
 80026a2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80026a6:	4b06      	ldr	r3, [pc, #24]	@ (80026c0 <HAL_MspInit+0x30>)
 80026a8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80026ac:	f003 0302 	and.w	r3, r3, #2
 80026b0:	607b      	str	r3, [r7, #4]
 80026b2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80026b4:	bf00      	nop
 80026b6:	370c      	adds	r7, #12
 80026b8:	46bd      	mov	sp, r7
 80026ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026be:	4770      	bx	lr
 80026c0:	58024400 	.word	0x58024400

080026c4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b0ba      	sub	sp, #232	@ 0xe8
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026cc:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80026d0:	2200      	movs	r2, #0
 80026d2:	601a      	str	r2, [r3, #0]
 80026d4:	605a      	str	r2, [r3, #4]
 80026d6:	609a      	str	r2, [r3, #8]
 80026d8:	60da      	str	r2, [r3, #12]
 80026da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80026dc:	f107 0310 	add.w	r3, r7, #16
 80026e0:	22c0      	movs	r2, #192	@ 0xc0
 80026e2:	2100      	movs	r1, #0
 80026e4:	4618      	mov	r0, r3
 80026e6:	f00c f8e6 	bl	800e8b6 <memset>
  if(hspi->Instance==SPI1)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4a26      	ldr	r2, [pc, #152]	@ (8002788 <HAL_SPI_MspInit+0xc4>)
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d144      	bne.n	800277e <HAL_SPI_MspInit+0xba>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80026f4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80026f8:	f04f 0300 	mov.w	r3, #0
 80026fc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8002700:	2300      	movs	r3, #0
 8002702:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002704:	f107 0310 	add.w	r3, r7, #16
 8002708:	4618      	mov	r0, r3
 800270a:	f003 fbe3 	bl	8005ed4 <HAL_RCCEx_PeriphCLKConfig>
 800270e:	4603      	mov	r3, r0
 8002710:	2b00      	cmp	r3, #0
 8002712:	d001      	beq.n	8002718 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8002714:	f7ff ffaa 	bl	800266c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002718:	4b1c      	ldr	r3, [pc, #112]	@ (800278c <HAL_SPI_MspInit+0xc8>)
 800271a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800271e:	4a1b      	ldr	r2, [pc, #108]	@ (800278c <HAL_SPI_MspInit+0xc8>)
 8002720:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002724:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002728:	4b18      	ldr	r3, [pc, #96]	@ (800278c <HAL_SPI_MspInit+0xc8>)
 800272a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800272e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002732:	60fb      	str	r3, [r7, #12]
 8002734:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002736:	4b15      	ldr	r3, [pc, #84]	@ (800278c <HAL_SPI_MspInit+0xc8>)
 8002738:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800273c:	4a13      	ldr	r2, [pc, #76]	@ (800278c <HAL_SPI_MspInit+0xc8>)
 800273e:	f043 0301 	orr.w	r3, r3, #1
 8002742:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002746:	4b11      	ldr	r3, [pc, #68]	@ (800278c <HAL_SPI_MspInit+0xc8>)
 8002748:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800274c:	f003 0301 	and.w	r3, r3, #1
 8002750:	60bb      	str	r3, [r7, #8]
 8002752:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = EPD_SCK_Pin|EPD_MOSI_Pin;
 8002754:	23a0      	movs	r3, #160	@ 0xa0
 8002756:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800275a:	2302      	movs	r3, #2
 800275c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002760:	2300      	movs	r3, #0
 8002762:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002766:	2302      	movs	r3, #2
 8002768:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800276c:	2305      	movs	r3, #5
 800276e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002772:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002776:	4619      	mov	r1, r3
 8002778:	4805      	ldr	r0, [pc, #20]	@ (8002790 <HAL_SPI_MspInit+0xcc>)
 800277a:	f001 fd57 	bl	800422c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800277e:	bf00      	nop
 8002780:	37e8      	adds	r7, #232	@ 0xe8
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}
 8002786:	bf00      	nop
 8002788:	40013000 	.word	0x40013000
 800278c:	58024400 	.word	0x58024400
 8002790:	58020000 	.word	0x58020000

08002794 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b084      	sub	sp, #16
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a1d      	ldr	r2, [pc, #116]	@ (8002818 <HAL_TIM_Base_MspInit+0x84>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d117      	bne.n	80027d6 <HAL_TIM_Base_MspInit+0x42>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80027a6:	4b1d      	ldr	r3, [pc, #116]	@ (800281c <HAL_TIM_Base_MspInit+0x88>)
 80027a8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80027ac:	4a1b      	ldr	r2, [pc, #108]	@ (800281c <HAL_TIM_Base_MspInit+0x88>)
 80027ae:	f043 0301 	orr.w	r3, r3, #1
 80027b2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80027b6:	4b19      	ldr	r3, [pc, #100]	@ (800281c <HAL_TIM_Base_MspInit+0x88>)
 80027b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80027bc:	f003 0301 	and.w	r3, r3, #1
 80027c0:	60fb      	str	r3, [r7, #12]
 80027c2:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 80027c4:	2200      	movs	r2, #0
 80027c6:	2100      	movs	r1, #0
 80027c8:	2019      	movs	r0, #25
 80027ca:	f000 fdcf 	bl	800336c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80027ce:	2019      	movs	r0, #25
 80027d0:	f000 fdf6 	bl	80033c0 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 80027d4:	e01b      	b.n	800280e <HAL_TIM_Base_MspInit+0x7a>
  else if(htim_base->Instance==TIM2)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027de:	d116      	bne.n	800280e <HAL_TIM_Base_MspInit+0x7a>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80027e0:	4b0e      	ldr	r3, [pc, #56]	@ (800281c <HAL_TIM_Base_MspInit+0x88>)
 80027e2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80027e6:	4a0d      	ldr	r2, [pc, #52]	@ (800281c <HAL_TIM_Base_MspInit+0x88>)
 80027e8:	f043 0301 	orr.w	r3, r3, #1
 80027ec:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80027f0:	4b0a      	ldr	r3, [pc, #40]	@ (800281c <HAL_TIM_Base_MspInit+0x88>)
 80027f2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80027f6:	f003 0301 	and.w	r3, r3, #1
 80027fa:	60bb      	str	r3, [r7, #8]
 80027fc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80027fe:	2200      	movs	r2, #0
 8002800:	2100      	movs	r1, #0
 8002802:	201c      	movs	r0, #28
 8002804:	f000 fdb2 	bl	800336c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002808:	201c      	movs	r0, #28
 800280a:	f000 fdd9 	bl	80033c0 <HAL_NVIC_EnableIRQ>
}
 800280e:	bf00      	nop
 8002810:	3710      	adds	r7, #16
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	40010000 	.word	0x40010000
 800281c:	58024400 	.word	0x58024400

08002820 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b0c2      	sub	sp, #264	@ 0x108
 8002824:	af00      	add	r7, sp, #0
 8002826:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800282a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800282e:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002830:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8002834:	2200      	movs	r2, #0
 8002836:	601a      	str	r2, [r3, #0]
 8002838:	605a      	str	r2, [r3, #4]
 800283a:	609a      	str	r2, [r3, #8]
 800283c:	60da      	str	r2, [r3, #12]
 800283e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002840:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002844:	22c0      	movs	r2, #192	@ 0xc0
 8002846:	2100      	movs	r1, #0
 8002848:	4618      	mov	r0, r3
 800284a:	f00c f834 	bl	800e8b6 <memset>
  if(huart->Instance==UART4)
 800284e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002852:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4aaa      	ldr	r2, [pc, #680]	@ (8002b04 <HAL_UART_MspInit+0x2e4>)
 800285c:	4293      	cmp	r3, r2
 800285e:	d14e      	bne.n	80028fe <HAL_UART_MspInit+0xde>

    /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8002860:	f04f 0202 	mov.w	r2, #2
 8002864:	f04f 0300 	mov.w	r3, #0
 8002868:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800286c:	2300      	movs	r3, #0
 800286e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002872:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002876:	4618      	mov	r0, r3
 8002878:	f003 fb2c 	bl	8005ed4 <HAL_RCCEx_PeriphCLKConfig>
 800287c:	4603      	mov	r3, r0
 800287e:	2b00      	cmp	r3, #0
 8002880:	d001      	beq.n	8002886 <HAL_UART_MspInit+0x66>
    {
      Error_Handler();
 8002882:	f7ff fef3 	bl	800266c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002886:	4ba0      	ldr	r3, [pc, #640]	@ (8002b08 <HAL_UART_MspInit+0x2e8>)
 8002888:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800288c:	4a9e      	ldr	r2, [pc, #632]	@ (8002b08 <HAL_UART_MspInit+0x2e8>)
 800288e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002892:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002896:	4b9c      	ldr	r3, [pc, #624]	@ (8002b08 <HAL_UART_MspInit+0x2e8>)
 8002898:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800289c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80028a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80028a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028a4:	4b98      	ldr	r3, [pc, #608]	@ (8002b08 <HAL_UART_MspInit+0x2e8>)
 80028a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028aa:	4a97      	ldr	r2, [pc, #604]	@ (8002b08 <HAL_UART_MspInit+0x2e8>)
 80028ac:	f043 0301 	orr.w	r3, r3, #1
 80028b0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80028b4:	4b94      	ldr	r3, [pc, #592]	@ (8002b08 <HAL_UART_MspInit+0x2e8>)
 80028b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028ba:	f003 0301 	and.w	r3, r3, #1
 80028be:	62bb      	str	r3, [r7, #40]	@ 0x28
 80028c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = BT_TX_Pin|BT_RX_Pin;
 80028c2:	2303      	movs	r3, #3
 80028c4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028c8:	2302      	movs	r3, #2
 80028ca:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ce:	2300      	movs	r3, #0
 80028d0:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028d4:	2300      	movs	r3, #0
 80028d6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80028da:	2308      	movs	r3, #8
 80028dc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028e0:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 80028e4:	4619      	mov	r1, r3
 80028e6:	4889      	ldr	r0, [pc, #548]	@ (8002b0c <HAL_UART_MspInit+0x2ec>)
 80028e8:	f001 fca0 	bl	800422c <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 80028ec:	2200      	movs	r2, #0
 80028ee:	2100      	movs	r1, #0
 80028f0:	2034      	movs	r0, #52	@ 0x34
 80028f2:	f000 fd3b 	bl	800336c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80028f6:	2034      	movs	r0, #52	@ 0x34
 80028f8:	f000 fd62 	bl	80033c0 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 80028fc:	e16c      	b.n	8002bd8 <HAL_UART_MspInit+0x3b8>
  else if(huart->Instance==UART5)
 80028fe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002902:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4a81      	ldr	r2, [pc, #516]	@ (8002b10 <HAL_UART_MspInit+0x2f0>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d14f      	bne.n	80029b0 <HAL_UART_MspInit+0x190>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8002910:	f04f 0202 	mov.w	r2, #2
 8002914:	f04f 0300 	mov.w	r3, #0
 8002918:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800291c:	2300      	movs	r3, #0
 800291e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002922:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002926:	4618      	mov	r0, r3
 8002928:	f003 fad4 	bl	8005ed4 <HAL_RCCEx_PeriphCLKConfig>
 800292c:	4603      	mov	r3, r0
 800292e:	2b00      	cmp	r3, #0
 8002930:	d001      	beq.n	8002936 <HAL_UART_MspInit+0x116>
      Error_Handler();
 8002932:	f7ff fe9b 	bl	800266c <Error_Handler>
    __HAL_RCC_UART5_CLK_ENABLE();
 8002936:	4b74      	ldr	r3, [pc, #464]	@ (8002b08 <HAL_UART_MspInit+0x2e8>)
 8002938:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800293c:	4a72      	ldr	r2, [pc, #456]	@ (8002b08 <HAL_UART_MspInit+0x2e8>)
 800293e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002942:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002946:	4b70      	ldr	r3, [pc, #448]	@ (8002b08 <HAL_UART_MspInit+0x2e8>)
 8002948:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800294c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002950:	627b      	str	r3, [r7, #36]	@ 0x24
 8002952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002954:	4b6c      	ldr	r3, [pc, #432]	@ (8002b08 <HAL_UART_MspInit+0x2e8>)
 8002956:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800295a:	4a6b      	ldr	r2, [pc, #428]	@ (8002b08 <HAL_UART_MspInit+0x2e8>)
 800295c:	f043 0302 	orr.w	r3, r3, #2
 8002960:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002964:	4b68      	ldr	r3, [pc, #416]	@ (8002b08 <HAL_UART_MspInit+0x2e8>)
 8002966:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800296a:	f003 0302 	and.w	r3, r3, #2
 800296e:	623b      	str	r3, [r7, #32]
 8002970:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = WF_RX_Pin|WF_TX_Pin;
 8002972:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002976:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800297a:	2302      	movs	r3, #2
 800297c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002980:	2300      	movs	r3, #0
 8002982:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002986:	2300      	movs	r3, #0
 8002988:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF14_UART5;
 800298c:	230e      	movs	r3, #14
 800298e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002992:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8002996:	4619      	mov	r1, r3
 8002998:	485e      	ldr	r0, [pc, #376]	@ (8002b14 <HAL_UART_MspInit+0x2f4>)
 800299a:	f001 fc47 	bl	800422c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 800299e:	2200      	movs	r2, #0
 80029a0:	2100      	movs	r1, #0
 80029a2:	2035      	movs	r0, #53	@ 0x35
 80029a4:	f000 fce2 	bl	800336c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 80029a8:	2035      	movs	r0, #53	@ 0x35
 80029aa:	f000 fd09 	bl	80033c0 <HAL_NVIC_EnableIRQ>
}
 80029ae:	e113      	b.n	8002bd8 <HAL_UART_MspInit+0x3b8>
  else if(huart->Instance==UART7)
 80029b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80029b4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4a56      	ldr	r2, [pc, #344]	@ (8002b18 <HAL_UART_MspInit+0x2f8>)
 80029be:	4293      	cmp	r3, r2
 80029c0:	d14f      	bne.n	8002a62 <HAL_UART_MspInit+0x242>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 80029c2:	f04f 0202 	mov.w	r2, #2
 80029c6:	f04f 0300 	mov.w	r3, #0
 80029ca:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80029ce:	2300      	movs	r3, #0
 80029d0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80029d4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80029d8:	4618      	mov	r0, r3
 80029da:	f003 fa7b 	bl	8005ed4 <HAL_RCCEx_PeriphCLKConfig>
 80029de:	4603      	mov	r3, r0
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d001      	beq.n	80029e8 <HAL_UART_MspInit+0x1c8>
      Error_Handler();
 80029e4:	f7ff fe42 	bl	800266c <Error_Handler>
    __HAL_RCC_UART7_CLK_ENABLE();
 80029e8:	4b47      	ldr	r3, [pc, #284]	@ (8002b08 <HAL_UART_MspInit+0x2e8>)
 80029ea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80029ee:	4a46      	ldr	r2, [pc, #280]	@ (8002b08 <HAL_UART_MspInit+0x2e8>)
 80029f0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80029f4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80029f8:	4b43      	ldr	r3, [pc, #268]	@ (8002b08 <HAL_UART_MspInit+0x2e8>)
 80029fa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80029fe:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002a02:	61fb      	str	r3, [r7, #28]
 8002a04:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002a06:	4b40      	ldr	r3, [pc, #256]	@ (8002b08 <HAL_UART_MspInit+0x2e8>)
 8002a08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a0c:	4a3e      	ldr	r2, [pc, #248]	@ (8002b08 <HAL_UART_MspInit+0x2e8>)
 8002a0e:	f043 0310 	orr.w	r3, r3, #16
 8002a12:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002a16:	4b3c      	ldr	r3, [pc, #240]	@ (8002b08 <HAL_UART_MspInit+0x2e8>)
 8002a18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a1c:	f003 0310 	and.w	r3, r3, #16
 8002a20:	61bb      	str	r3, [r7, #24]
 8002a22:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPS_RX_Pin|GPS_TX_Pin;
 8002a24:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8002a28:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a2c:	2302      	movs	r3, #2
 8002a2e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a32:	2300      	movs	r3, #0
 8002a34:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF7_UART7;
 8002a3e:	2307      	movs	r3, #7
 8002a40:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002a44:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8002a48:	4619      	mov	r1, r3
 8002a4a:	4834      	ldr	r0, [pc, #208]	@ (8002b1c <HAL_UART_MspInit+0x2fc>)
 8002a4c:	f001 fbee 	bl	800422c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART7_IRQn, 0, 0);
 8002a50:	2200      	movs	r2, #0
 8002a52:	2100      	movs	r1, #0
 8002a54:	2052      	movs	r0, #82	@ 0x52
 8002a56:	f000 fc89 	bl	800336c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART7_IRQn);
 8002a5a:	2052      	movs	r0, #82	@ 0x52
 8002a5c:	f000 fcb0 	bl	80033c0 <HAL_NVIC_EnableIRQ>
}
 8002a60:	e0ba      	b.n	8002bd8 <HAL_UART_MspInit+0x3b8>
  else if(huart->Instance==USART2)
 8002a62:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002a66:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a2c      	ldr	r2, [pc, #176]	@ (8002b20 <HAL_UART_MspInit+0x300>)
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d159      	bne.n	8002b28 <HAL_UART_MspInit+0x308>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002a74:	f04f 0202 	mov.w	r2, #2
 8002a78:	f04f 0300 	mov.w	r3, #0
 8002a7c:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002a80:	2300      	movs	r3, #0
 8002a82:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002a86:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f003 fa22 	bl	8005ed4 <HAL_RCCEx_PeriphCLKConfig>
 8002a90:	4603      	mov	r3, r0
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d001      	beq.n	8002a9a <HAL_UART_MspInit+0x27a>
      Error_Handler();
 8002a96:	f7ff fde9 	bl	800266c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002a9a:	4b1b      	ldr	r3, [pc, #108]	@ (8002b08 <HAL_UART_MspInit+0x2e8>)
 8002a9c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002aa0:	4a19      	ldr	r2, [pc, #100]	@ (8002b08 <HAL_UART_MspInit+0x2e8>)
 8002aa2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002aa6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002aaa:	4b17      	ldr	r3, [pc, #92]	@ (8002b08 <HAL_UART_MspInit+0x2e8>)
 8002aac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002ab0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ab4:	617b      	str	r3, [r7, #20]
 8002ab6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002ab8:	4b13      	ldr	r3, [pc, #76]	@ (8002b08 <HAL_UART_MspInit+0x2e8>)
 8002aba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002abe:	4a12      	ldr	r2, [pc, #72]	@ (8002b08 <HAL_UART_MspInit+0x2e8>)
 8002ac0:	f043 0308 	orr.w	r3, r3, #8
 8002ac4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002ac8:	4b0f      	ldr	r3, [pc, #60]	@ (8002b08 <HAL_UART_MspInit+0x2e8>)
 8002aca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002ace:	f003 0308 	and.w	r3, r3, #8
 8002ad2:	613b      	str	r3, [r7, #16]
 8002ad4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = DEBUG_TX_Pin|DEBUG_RX_Pin;
 8002ad6:	2360      	movs	r3, #96	@ 0x60
 8002ad8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002adc:	2302      	movs	r3, #2
 8002ade:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ae8:	2300      	movs	r3, #0
 8002aea:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002aee:	2307      	movs	r3, #7
 8002af0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002af4:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8002af8:	4619      	mov	r1, r3
 8002afa:	480a      	ldr	r0, [pc, #40]	@ (8002b24 <HAL_UART_MspInit+0x304>)
 8002afc:	f001 fb96 	bl	800422c <HAL_GPIO_Init>
}
 8002b00:	e06a      	b.n	8002bd8 <HAL_UART_MspInit+0x3b8>
 8002b02:	bf00      	nop
 8002b04:	40004c00 	.word	0x40004c00
 8002b08:	58024400 	.word	0x58024400
 8002b0c:	58020000 	.word	0x58020000
 8002b10:	40005000 	.word	0x40005000
 8002b14:	58020400 	.word	0x58020400
 8002b18:	40007800 	.word	0x40007800
 8002b1c:	58021000 	.word	0x58021000
 8002b20:	40004400 	.word	0x40004400
 8002b24:	58020c00 	.word	0x58020c00
  else if(huart->Instance==USART3)
 8002b28:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002b2c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a2b      	ldr	r2, [pc, #172]	@ (8002be4 <HAL_UART_MspInit+0x3c4>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d14e      	bne.n	8002bd8 <HAL_UART_MspInit+0x3b8>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002b3a:	f04f 0202 	mov.w	r2, #2
 8002b3e:	f04f 0300 	mov.w	r3, #0
 8002b42:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002b46:	2300      	movs	r3, #0
 8002b48:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b4c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002b50:	4618      	mov	r0, r3
 8002b52:	f003 f9bf 	bl	8005ed4 <HAL_RCCEx_PeriphCLKConfig>
 8002b56:	4603      	mov	r3, r0
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d001      	beq.n	8002b60 <HAL_UART_MspInit+0x340>
      Error_Handler();
 8002b5c:	f7ff fd86 	bl	800266c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002b60:	4b21      	ldr	r3, [pc, #132]	@ (8002be8 <HAL_UART_MspInit+0x3c8>)
 8002b62:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002b66:	4a20      	ldr	r2, [pc, #128]	@ (8002be8 <HAL_UART_MspInit+0x3c8>)
 8002b68:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b6c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002b70:	4b1d      	ldr	r3, [pc, #116]	@ (8002be8 <HAL_UART_MspInit+0x3c8>)
 8002b72:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002b76:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002b7a:	60fb      	str	r3, [r7, #12]
 8002b7c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b7e:	4b1a      	ldr	r3, [pc, #104]	@ (8002be8 <HAL_UART_MspInit+0x3c8>)
 8002b80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002b84:	4a18      	ldr	r2, [pc, #96]	@ (8002be8 <HAL_UART_MspInit+0x3c8>)
 8002b86:	f043 0304 	orr.w	r3, r3, #4
 8002b8a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002b8e:	4b16      	ldr	r3, [pc, #88]	@ (8002be8 <HAL_UART_MspInit+0x3c8>)
 8002b90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002b94:	f003 0204 	and.w	r2, r3, #4
 8002b98:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002b9c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002ba0:	601a      	str	r2, [r3, #0]
 8002ba2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002ba6:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002baa:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002bac:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002bb0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bb4:	2302      	movs	r3, #2
 8002bb6:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bba:	2300      	movs	r3, #0
 8002bbc:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002bc6:	2307      	movs	r3, #7
 8002bc8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002bcc:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8002bd0:	4619      	mov	r1, r3
 8002bd2:	4806      	ldr	r0, [pc, #24]	@ (8002bec <HAL_UART_MspInit+0x3cc>)
 8002bd4:	f001 fb2a 	bl	800422c <HAL_GPIO_Init>
}
 8002bd8:	bf00      	nop
 8002bda:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd80      	pop	{r7, pc}
 8002be2:	bf00      	nop
 8002be4:	40004800 	.word	0x40004800
 8002be8:	58024400 	.word	0x58024400
 8002bec:	58020800 	.word	0x58020800

08002bf0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002bf4:	bf00      	nop
 8002bf6:	e7fd      	b.n	8002bf4 <NMI_Handler+0x4>

08002bf8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002bfc:	bf00      	nop
 8002bfe:	e7fd      	b.n	8002bfc <HardFault_Handler+0x4>

08002c00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c00:	b480      	push	{r7}
 8002c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c04:	bf00      	nop
 8002c06:	e7fd      	b.n	8002c04 <MemManage_Handler+0x4>

08002c08 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c0c:	bf00      	nop
 8002c0e:	e7fd      	b.n	8002c0c <BusFault_Handler+0x4>

08002c10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c10:	b480      	push	{r7}
 8002c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c14:	bf00      	nop
 8002c16:	e7fd      	b.n	8002c14 <UsageFault_Handler+0x4>

08002c18 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002c1c:	bf00      	nop
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c24:	4770      	bx	lr

08002c26 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c26:	b480      	push	{r7}
 8002c28:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c2a:	bf00      	nop
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c32:	4770      	bx	lr

08002c34 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c34:	b480      	push	{r7}
 8002c36:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c38:	bf00      	nop
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr

08002c42 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c42:	b580      	push	{r7, lr}
 8002c44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c46:	f000 fa51 	bl	80030ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002c4a:	bf00      	nop
 8002c4c:	bd80      	pop	{r7, pc}
	...

08002c50 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002c54:	4802      	ldr	r0, [pc, #8]	@ (8002c60 <TIM1_UP_IRQHandler+0x10>)
 8002c56:	f006 fb1f 	bl	8009298 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8002c5a:	bf00      	nop
 8002c5c:	bd80      	pop	{r7, pc}
 8002c5e:	bf00      	nop
 8002c60:	2400027c 	.word	0x2400027c

08002c64 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002c68:	4802      	ldr	r0, [pc, #8]	@ (8002c74 <TIM2_IRQHandler+0x10>)
 8002c6a:	f006 fb15 	bl	8009298 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002c6e:	bf00      	nop
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	bf00      	nop
 8002c74:	240002c8 	.word	0x240002c8

08002c78 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8002c7c:	4802      	ldr	r0, [pc, #8]	@ (8002c88 <UART4_IRQHandler+0x10>)
 8002c7e:	f007 fc57 	bl	800a530 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8002c82:	bf00      	nop
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	24000314 	.word	0x24000314

08002c8c <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8002c90:	4802      	ldr	r0, [pc, #8]	@ (8002c9c <UART5_IRQHandler+0x10>)
 8002c92:	f007 fc4d 	bl	800a530 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8002c96:	bf00      	nop
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	240003a8 	.word	0x240003a8

08002ca0 <UART7_IRQHandler>:

/**
  * @brief This function handles UART7 global interrupt.
  */
void UART7_IRQHandler(void)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART7_IRQn 0 */

  /* USER CODE END UART7_IRQn 0 */
  HAL_UART_IRQHandler(&huart7);
 8002ca4:	4802      	ldr	r0, [pc, #8]	@ (8002cb0 <UART7_IRQHandler+0x10>)
 8002ca6:	f007 fc43 	bl	800a530 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART7_IRQn 1 */

  /* USER CODE END UART7_IRQn 1 */
}
 8002caa:	bf00      	nop
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	2400043c 	.word	0x2400043c

08002cb4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	af00      	add	r7, sp, #0
  return 1;
 8002cb8:	2301      	movs	r3, #1
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc2:	4770      	bx	lr

08002cc4 <_kill>:

int _kill(int pid, int sig)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b082      	sub	sp, #8
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
 8002ccc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002cce:	f00b fee9 	bl	800eaa4 <__errno>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	2216      	movs	r2, #22
 8002cd6:	601a      	str	r2, [r3, #0]
  return -1;
 8002cd8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002cdc:	4618      	mov	r0, r3
 8002cde:	3708      	adds	r7, #8
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bd80      	pop	{r7, pc}

08002ce4 <_exit>:

void _exit (int status)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b082      	sub	sp, #8
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002cec:	f04f 31ff 	mov.w	r1, #4294967295
 8002cf0:	6878      	ldr	r0, [r7, #4]
 8002cf2:	f7ff ffe7 	bl	8002cc4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002cf6:	bf00      	nop
 8002cf8:	e7fd      	b.n	8002cf6 <_exit+0x12>

08002cfa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002cfa:	b580      	push	{r7, lr}
 8002cfc:	b086      	sub	sp, #24
 8002cfe:	af00      	add	r7, sp, #0
 8002d00:	60f8      	str	r0, [r7, #12]
 8002d02:	60b9      	str	r1, [r7, #8]
 8002d04:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d06:	2300      	movs	r3, #0
 8002d08:	617b      	str	r3, [r7, #20]
 8002d0a:	e00a      	b.n	8002d22 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002d0c:	f3af 8000 	nop.w
 8002d10:	4601      	mov	r1, r0
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	1c5a      	adds	r2, r3, #1
 8002d16:	60ba      	str	r2, [r7, #8]
 8002d18:	b2ca      	uxtb	r2, r1
 8002d1a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d1c:	697b      	ldr	r3, [r7, #20]
 8002d1e:	3301      	adds	r3, #1
 8002d20:	617b      	str	r3, [r7, #20]
 8002d22:	697a      	ldr	r2, [r7, #20]
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	429a      	cmp	r2, r3
 8002d28:	dbf0      	blt.n	8002d0c <_read+0x12>
  }

  return len;
 8002d2a:	687b      	ldr	r3, [r7, #4]
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	3718      	adds	r7, #24
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd80      	pop	{r7, pc}

08002d34 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b086      	sub	sp, #24
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	60f8      	str	r0, [r7, #12]
 8002d3c:	60b9      	str	r1, [r7, #8]
 8002d3e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d40:	2300      	movs	r3, #0
 8002d42:	617b      	str	r3, [r7, #20]
 8002d44:	e009      	b.n	8002d5a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002d46:	68bb      	ldr	r3, [r7, #8]
 8002d48:	1c5a      	adds	r2, r3, #1
 8002d4a:	60ba      	str	r2, [r7, #8]
 8002d4c:	781b      	ldrb	r3, [r3, #0]
 8002d4e:	4618      	mov	r0, r3
 8002d50:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	3301      	adds	r3, #1
 8002d58:	617b      	str	r3, [r7, #20]
 8002d5a:	697a      	ldr	r2, [r7, #20]
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	429a      	cmp	r2, r3
 8002d60:	dbf1      	blt.n	8002d46 <_write+0x12>
  }
  return len;
 8002d62:	687b      	ldr	r3, [r7, #4]
}
 8002d64:	4618      	mov	r0, r3
 8002d66:	3718      	adds	r7, #24
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd80      	pop	{r7, pc}

08002d6c <_close>:

int _close(int file)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b083      	sub	sp, #12
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002d74:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d78:	4618      	mov	r0, r3
 8002d7a:	370c      	adds	r7, #12
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d82:	4770      	bx	lr

08002d84 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b083      	sub	sp, #12
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
 8002d8c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002d94:	605a      	str	r2, [r3, #4]
  return 0;
 8002d96:	2300      	movs	r3, #0
}
 8002d98:	4618      	mov	r0, r3
 8002d9a:	370c      	adds	r7, #12
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da2:	4770      	bx	lr

08002da4 <_isatty>:

int _isatty(int file)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b083      	sub	sp, #12
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002dac:	2301      	movs	r3, #1
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	370c      	adds	r7, #12
 8002db2:	46bd      	mov	sp, r7
 8002db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db8:	4770      	bx	lr

08002dba <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002dba:	b480      	push	{r7}
 8002dbc:	b085      	sub	sp, #20
 8002dbe:	af00      	add	r7, sp, #0
 8002dc0:	60f8      	str	r0, [r7, #12]
 8002dc2:	60b9      	str	r1, [r7, #8]
 8002dc4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002dc6:	2300      	movs	r3, #0
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	3714      	adds	r7, #20
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd2:	4770      	bx	lr

08002dd4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b086      	sub	sp, #24
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ddc:	4a14      	ldr	r2, [pc, #80]	@ (8002e30 <_sbrk+0x5c>)
 8002dde:	4b15      	ldr	r3, [pc, #84]	@ (8002e34 <_sbrk+0x60>)
 8002de0:	1ad3      	subs	r3, r2, r3
 8002de2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002de4:	697b      	ldr	r3, [r7, #20]
 8002de6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002de8:	4b13      	ldr	r3, [pc, #76]	@ (8002e38 <_sbrk+0x64>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d102      	bne.n	8002df6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002df0:	4b11      	ldr	r3, [pc, #68]	@ (8002e38 <_sbrk+0x64>)
 8002df2:	4a12      	ldr	r2, [pc, #72]	@ (8002e3c <_sbrk+0x68>)
 8002df4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002df6:	4b10      	ldr	r3, [pc, #64]	@ (8002e38 <_sbrk+0x64>)
 8002df8:	681a      	ldr	r2, [r3, #0]
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	4413      	add	r3, r2
 8002dfe:	693a      	ldr	r2, [r7, #16]
 8002e00:	429a      	cmp	r2, r3
 8002e02:	d207      	bcs.n	8002e14 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002e04:	f00b fe4e 	bl	800eaa4 <__errno>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	220c      	movs	r2, #12
 8002e0c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002e0e:	f04f 33ff 	mov.w	r3, #4294967295
 8002e12:	e009      	b.n	8002e28 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002e14:	4b08      	ldr	r3, [pc, #32]	@ (8002e38 <_sbrk+0x64>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002e1a:	4b07      	ldr	r3, [pc, #28]	@ (8002e38 <_sbrk+0x64>)
 8002e1c:	681a      	ldr	r2, [r3, #0]
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	4413      	add	r3, r2
 8002e22:	4a05      	ldr	r2, [pc, #20]	@ (8002e38 <_sbrk+0x64>)
 8002e24:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002e26:	68fb      	ldr	r3, [r7, #12]
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	3718      	adds	r7, #24
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}
 8002e30:	24080000 	.word	0x24080000
 8002e34:	00000400 	.word	0x00000400
 8002e38:	24000ae8 	.word	0x24000ae8
 8002e3c:	24000c40 	.word	0x24000c40

08002e40 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002e40:	b480      	push	{r7}
 8002e42:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002e44:	4b43      	ldr	r3, [pc, #268]	@ (8002f54 <SystemInit+0x114>)
 8002e46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e4a:	4a42      	ldr	r2, [pc, #264]	@ (8002f54 <SystemInit+0x114>)
 8002e4c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002e50:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002e54:	4b40      	ldr	r3, [pc, #256]	@ (8002f58 <SystemInit+0x118>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f003 030f 	and.w	r3, r3, #15
 8002e5c:	2b06      	cmp	r3, #6
 8002e5e:	d807      	bhi.n	8002e70 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002e60:	4b3d      	ldr	r3, [pc, #244]	@ (8002f58 <SystemInit+0x118>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f023 030f 	bic.w	r3, r3, #15
 8002e68:	4a3b      	ldr	r2, [pc, #236]	@ (8002f58 <SystemInit+0x118>)
 8002e6a:	f043 0307 	orr.w	r3, r3, #7
 8002e6e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002e70:	4b3a      	ldr	r3, [pc, #232]	@ (8002f5c <SystemInit+0x11c>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a39      	ldr	r2, [pc, #228]	@ (8002f5c <SystemInit+0x11c>)
 8002e76:	f043 0301 	orr.w	r3, r3, #1
 8002e7a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002e7c:	4b37      	ldr	r3, [pc, #220]	@ (8002f5c <SystemInit+0x11c>)
 8002e7e:	2200      	movs	r2, #0
 8002e80:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002e82:	4b36      	ldr	r3, [pc, #216]	@ (8002f5c <SystemInit+0x11c>)
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	4935      	ldr	r1, [pc, #212]	@ (8002f5c <SystemInit+0x11c>)
 8002e88:	4b35      	ldr	r3, [pc, #212]	@ (8002f60 <SystemInit+0x120>)
 8002e8a:	4013      	ands	r3, r2
 8002e8c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002e8e:	4b32      	ldr	r3, [pc, #200]	@ (8002f58 <SystemInit+0x118>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f003 0308 	and.w	r3, r3, #8
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d007      	beq.n	8002eaa <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002e9a:	4b2f      	ldr	r3, [pc, #188]	@ (8002f58 <SystemInit+0x118>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f023 030f 	bic.w	r3, r3, #15
 8002ea2:	4a2d      	ldr	r2, [pc, #180]	@ (8002f58 <SystemInit+0x118>)
 8002ea4:	f043 0307 	orr.w	r3, r3, #7
 8002ea8:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002eaa:	4b2c      	ldr	r3, [pc, #176]	@ (8002f5c <SystemInit+0x11c>)
 8002eac:	2200      	movs	r2, #0
 8002eae:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002eb0:	4b2a      	ldr	r3, [pc, #168]	@ (8002f5c <SystemInit+0x11c>)
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002eb6:	4b29      	ldr	r3, [pc, #164]	@ (8002f5c <SystemInit+0x11c>)
 8002eb8:	2200      	movs	r2, #0
 8002eba:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002ebc:	4b27      	ldr	r3, [pc, #156]	@ (8002f5c <SystemInit+0x11c>)
 8002ebe:	4a29      	ldr	r2, [pc, #164]	@ (8002f64 <SystemInit+0x124>)
 8002ec0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8002ec2:	4b26      	ldr	r3, [pc, #152]	@ (8002f5c <SystemInit+0x11c>)
 8002ec4:	4a28      	ldr	r2, [pc, #160]	@ (8002f68 <SystemInit+0x128>)
 8002ec6:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002ec8:	4b24      	ldr	r3, [pc, #144]	@ (8002f5c <SystemInit+0x11c>)
 8002eca:	4a28      	ldr	r2, [pc, #160]	@ (8002f6c <SystemInit+0x12c>)
 8002ecc:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002ece:	4b23      	ldr	r3, [pc, #140]	@ (8002f5c <SystemInit+0x11c>)
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002ed4:	4b21      	ldr	r3, [pc, #132]	@ (8002f5c <SystemInit+0x11c>)
 8002ed6:	4a25      	ldr	r2, [pc, #148]	@ (8002f6c <SystemInit+0x12c>)
 8002ed8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8002eda:	4b20      	ldr	r3, [pc, #128]	@ (8002f5c <SystemInit+0x11c>)
 8002edc:	2200      	movs	r2, #0
 8002ede:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8002ee0:	4b1e      	ldr	r3, [pc, #120]	@ (8002f5c <SystemInit+0x11c>)
 8002ee2:	4a22      	ldr	r2, [pc, #136]	@ (8002f6c <SystemInit+0x12c>)
 8002ee4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002ee6:	4b1d      	ldr	r3, [pc, #116]	@ (8002f5c <SystemInit+0x11c>)
 8002ee8:	2200      	movs	r2, #0
 8002eea:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002eec:	4b1b      	ldr	r3, [pc, #108]	@ (8002f5c <SystemInit+0x11c>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a1a      	ldr	r2, [pc, #104]	@ (8002f5c <SystemInit+0x11c>)
 8002ef2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002ef6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002ef8:	4b18      	ldr	r3, [pc, #96]	@ (8002f5c <SystemInit+0x11c>)
 8002efa:	2200      	movs	r2, #0
 8002efc:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8002efe:	4b1c      	ldr	r3, [pc, #112]	@ (8002f70 <SystemInit+0x130>)
 8002f00:	681a      	ldr	r2, [r3, #0]
 8002f02:	4b1c      	ldr	r3, [pc, #112]	@ (8002f74 <SystemInit+0x134>)
 8002f04:	4013      	ands	r3, r2
 8002f06:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002f0a:	d202      	bcs.n	8002f12 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8002f0c:	4b1a      	ldr	r3, [pc, #104]	@ (8002f78 <SystemInit+0x138>)
 8002f0e:	2201      	movs	r2, #1
 8002f10:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8002f12:	4b12      	ldr	r3, [pc, #72]	@ (8002f5c <SystemInit+0x11c>)
 8002f14:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002f18:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d113      	bne.n	8002f48 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002f20:	4b0e      	ldr	r3, [pc, #56]	@ (8002f5c <SystemInit+0x11c>)
 8002f22:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002f26:	4a0d      	ldr	r2, [pc, #52]	@ (8002f5c <SystemInit+0x11c>)
 8002f28:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002f2c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002f30:	4b12      	ldr	r3, [pc, #72]	@ (8002f7c <SystemInit+0x13c>)
 8002f32:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8002f36:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002f38:	4b08      	ldr	r3, [pc, #32]	@ (8002f5c <SystemInit+0x11c>)
 8002f3a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002f3e:	4a07      	ldr	r2, [pc, #28]	@ (8002f5c <SystemInit+0x11c>)
 8002f40:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002f44:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8002f48:	bf00      	nop
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f50:	4770      	bx	lr
 8002f52:	bf00      	nop
 8002f54:	e000ed00 	.word	0xe000ed00
 8002f58:	52002000 	.word	0x52002000
 8002f5c:	58024400 	.word	0x58024400
 8002f60:	eaf6ed7f 	.word	0xeaf6ed7f
 8002f64:	02020200 	.word	0x02020200
 8002f68:	01ff0000 	.word	0x01ff0000
 8002f6c:	01010280 	.word	0x01010280
 8002f70:	5c001000 	.word	0x5c001000
 8002f74:	ffff0000 	.word	0xffff0000
 8002f78:	51008108 	.word	0x51008108
 8002f7c:	52004000 	.word	0x52004000

08002f80 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8002f80:	b480      	push	{r7}
 8002f82:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8002f84:	4b09      	ldr	r3, [pc, #36]	@ (8002fac <ExitRun0Mode+0x2c>)
 8002f86:	68db      	ldr	r3, [r3, #12]
 8002f88:	4a08      	ldr	r2, [pc, #32]	@ (8002fac <ExitRun0Mode+0x2c>)
 8002f8a:	f043 0302 	orr.w	r3, r3, #2
 8002f8e:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8002f90:	bf00      	nop
 8002f92:	4b06      	ldr	r3, [pc, #24]	@ (8002fac <ExitRun0Mode+0x2c>)
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d0f9      	beq.n	8002f92 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8002f9e:	bf00      	nop
 8002fa0:	bf00      	nop
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa8:	4770      	bx	lr
 8002faa:	bf00      	nop
 8002fac:	58024800 	.word	0x58024800

08002fb0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002fb0:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8002fec <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8002fb4:	f7ff ffe4 	bl	8002f80 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002fb8:	f7ff ff42 	bl	8002e40 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002fbc:	480c      	ldr	r0, [pc, #48]	@ (8002ff0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002fbe:	490d      	ldr	r1, [pc, #52]	@ (8002ff4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002fc0:	4a0d      	ldr	r2, [pc, #52]	@ (8002ff8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002fc2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002fc4:	e002      	b.n	8002fcc <LoopCopyDataInit>

08002fc6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002fc6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002fc8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002fca:	3304      	adds	r3, #4

08002fcc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002fcc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002fce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002fd0:	d3f9      	bcc.n	8002fc6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002fd2:	4a0a      	ldr	r2, [pc, #40]	@ (8002ffc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002fd4:	4c0a      	ldr	r4, [pc, #40]	@ (8003000 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002fd6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002fd8:	e001      	b.n	8002fde <LoopFillZerobss>

08002fda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002fda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002fdc:	3204      	adds	r2, #4

08002fde <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002fde:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002fe0:	d3fb      	bcc.n	8002fda <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002fe2:	f00b fd65 	bl	800eab0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002fe6:	f7fe f94f 	bl	8001288 <main>
  bx  lr
 8002fea:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002fec:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8002ff0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002ff4:	240001d8 	.word	0x240001d8
  ldr r2, =_sidata
 8002ff8:	08013248 	.word	0x08013248
  ldr r2, =_sbss
 8002ffc:	240001d8 	.word	0x240001d8
  ldr r4, =_ebss
 8003000:	24000c3c 	.word	0x24000c3c

08003004 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003004:	e7fe      	b.n	8003004 <ADC3_IRQHandler>
	...

08003008 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b082      	sub	sp, #8
 800300c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800300e:	2003      	movs	r0, #3
 8003010:	f000 f98c 	bl	800332c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003014:	f002 fd88 	bl	8005b28 <HAL_RCC_GetSysClockFreq>
 8003018:	4602      	mov	r2, r0
 800301a:	4b15      	ldr	r3, [pc, #84]	@ (8003070 <HAL_Init+0x68>)
 800301c:	699b      	ldr	r3, [r3, #24]
 800301e:	0a1b      	lsrs	r3, r3, #8
 8003020:	f003 030f 	and.w	r3, r3, #15
 8003024:	4913      	ldr	r1, [pc, #76]	@ (8003074 <HAL_Init+0x6c>)
 8003026:	5ccb      	ldrb	r3, [r1, r3]
 8003028:	f003 031f 	and.w	r3, r3, #31
 800302c:	fa22 f303 	lsr.w	r3, r2, r3
 8003030:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003032:	4b0f      	ldr	r3, [pc, #60]	@ (8003070 <HAL_Init+0x68>)
 8003034:	699b      	ldr	r3, [r3, #24]
 8003036:	f003 030f 	and.w	r3, r3, #15
 800303a:	4a0e      	ldr	r2, [pc, #56]	@ (8003074 <HAL_Init+0x6c>)
 800303c:	5cd3      	ldrb	r3, [r2, r3]
 800303e:	f003 031f 	and.w	r3, r3, #31
 8003042:	687a      	ldr	r2, [r7, #4]
 8003044:	fa22 f303 	lsr.w	r3, r2, r3
 8003048:	4a0b      	ldr	r2, [pc, #44]	@ (8003078 <HAL_Init+0x70>)
 800304a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800304c:	4a0b      	ldr	r2, [pc, #44]	@ (800307c <HAL_Init+0x74>)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003052:	200f      	movs	r0, #15
 8003054:	f000 f814 	bl	8003080 <HAL_InitTick>
 8003058:	4603      	mov	r3, r0
 800305a:	2b00      	cmp	r3, #0
 800305c:	d001      	beq.n	8003062 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800305e:	2301      	movs	r3, #1
 8003060:	e002      	b.n	8003068 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8003062:	f7ff fb15 	bl	8002690 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003066:	2300      	movs	r3, #0
}
 8003068:	4618      	mov	r0, r3
 800306a:	3708      	adds	r7, #8
 800306c:	46bd      	mov	sp, r7
 800306e:	bd80      	pop	{r7, pc}
 8003070:	58024400 	.word	0x58024400
 8003074:	08012d80 	.word	0x08012d80
 8003078:	24000004 	.word	0x24000004
 800307c:	24000000 	.word	0x24000000

08003080 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b082      	sub	sp, #8
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8003088:	4b15      	ldr	r3, [pc, #84]	@ (80030e0 <HAL_InitTick+0x60>)
 800308a:	781b      	ldrb	r3, [r3, #0]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d101      	bne.n	8003094 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	e021      	b.n	80030d8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8003094:	4b13      	ldr	r3, [pc, #76]	@ (80030e4 <HAL_InitTick+0x64>)
 8003096:	681a      	ldr	r2, [r3, #0]
 8003098:	4b11      	ldr	r3, [pc, #68]	@ (80030e0 <HAL_InitTick+0x60>)
 800309a:	781b      	ldrb	r3, [r3, #0]
 800309c:	4619      	mov	r1, r3
 800309e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80030a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80030a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80030aa:	4618      	mov	r0, r3
 80030ac:	f000 f9a0 	bl	80033f0 <HAL_SYSTICK_Config>
 80030b0:	4603      	mov	r3, r0
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d001      	beq.n	80030ba <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80030b6:	2301      	movs	r3, #1
 80030b8:	e00e      	b.n	80030d8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2b0f      	cmp	r3, #15
 80030be:	d80a      	bhi.n	80030d6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80030c0:	2200      	movs	r2, #0
 80030c2:	6879      	ldr	r1, [r7, #4]
 80030c4:	f04f 30ff 	mov.w	r0, #4294967295
 80030c8:	f000 f950 	bl	800336c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80030cc:	4a06      	ldr	r2, [pc, #24]	@ (80030e8 <HAL_InitTick+0x68>)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80030d2:	2300      	movs	r3, #0
 80030d4:	e000      	b.n	80030d8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80030d6:	2301      	movs	r3, #1
}
 80030d8:	4618      	mov	r0, r3
 80030da:	3708      	adds	r7, #8
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}
 80030e0:	2400000c 	.word	0x2400000c
 80030e4:	24000000 	.word	0x24000000
 80030e8:	24000008 	.word	0x24000008

080030ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80030ec:	b480      	push	{r7}
 80030ee:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80030f0:	4b06      	ldr	r3, [pc, #24]	@ (800310c <HAL_IncTick+0x20>)
 80030f2:	781b      	ldrb	r3, [r3, #0]
 80030f4:	461a      	mov	r2, r3
 80030f6:	4b06      	ldr	r3, [pc, #24]	@ (8003110 <HAL_IncTick+0x24>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4413      	add	r3, r2
 80030fc:	4a04      	ldr	r2, [pc, #16]	@ (8003110 <HAL_IncTick+0x24>)
 80030fe:	6013      	str	r3, [r2, #0]
}
 8003100:	bf00      	nop
 8003102:	46bd      	mov	sp, r7
 8003104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003108:	4770      	bx	lr
 800310a:	bf00      	nop
 800310c:	2400000c 	.word	0x2400000c
 8003110:	24000aec 	.word	0x24000aec

08003114 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003114:	b480      	push	{r7}
 8003116:	af00      	add	r7, sp, #0
  return uwTick;
 8003118:	4b03      	ldr	r3, [pc, #12]	@ (8003128 <HAL_GetTick+0x14>)
 800311a:	681b      	ldr	r3, [r3, #0]
}
 800311c:	4618      	mov	r0, r3
 800311e:	46bd      	mov	sp, r7
 8003120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003124:	4770      	bx	lr
 8003126:	bf00      	nop
 8003128:	24000aec 	.word	0x24000aec

0800312c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b084      	sub	sp, #16
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003134:	f7ff ffee 	bl	8003114 <HAL_GetTick>
 8003138:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003144:	d005      	beq.n	8003152 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003146:	4b0a      	ldr	r3, [pc, #40]	@ (8003170 <HAL_Delay+0x44>)
 8003148:	781b      	ldrb	r3, [r3, #0]
 800314a:	461a      	mov	r2, r3
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	4413      	add	r3, r2
 8003150:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003152:	bf00      	nop
 8003154:	f7ff ffde 	bl	8003114 <HAL_GetTick>
 8003158:	4602      	mov	r2, r0
 800315a:	68bb      	ldr	r3, [r7, #8]
 800315c:	1ad3      	subs	r3, r2, r3
 800315e:	68fa      	ldr	r2, [r7, #12]
 8003160:	429a      	cmp	r2, r3
 8003162:	d8f7      	bhi.n	8003154 <HAL_Delay+0x28>
  {
  }
}
 8003164:	bf00      	nop
 8003166:	bf00      	nop
 8003168:	3710      	adds	r7, #16
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}
 800316e:	bf00      	nop
 8003170:	2400000c 	.word	0x2400000c

08003174 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8003174:	b480      	push	{r7}
 8003176:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8003178:	4b03      	ldr	r3, [pc, #12]	@ (8003188 <HAL_GetREVID+0x14>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	0c1b      	lsrs	r3, r3, #16
}
 800317e:	4618      	mov	r0, r3
 8003180:	46bd      	mov	sp, r7
 8003182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003186:	4770      	bx	lr
 8003188:	5c001000 	.word	0x5c001000

0800318c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800318c:	b480      	push	{r7}
 800318e:	b085      	sub	sp, #20
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	f003 0307 	and.w	r3, r3, #7
 800319a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800319c:	4b0b      	ldr	r3, [pc, #44]	@ (80031cc <__NVIC_SetPriorityGrouping+0x40>)
 800319e:	68db      	ldr	r3, [r3, #12]
 80031a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031a2:	68ba      	ldr	r2, [r7, #8]
 80031a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80031a8:	4013      	ands	r3, r2
 80031aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031b0:	68bb      	ldr	r3, [r7, #8]
 80031b2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80031b4:	4b06      	ldr	r3, [pc, #24]	@ (80031d0 <__NVIC_SetPriorityGrouping+0x44>)
 80031b6:	4313      	orrs	r3, r2
 80031b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031ba:	4a04      	ldr	r2, [pc, #16]	@ (80031cc <__NVIC_SetPriorityGrouping+0x40>)
 80031bc:	68bb      	ldr	r3, [r7, #8]
 80031be:	60d3      	str	r3, [r2, #12]
}
 80031c0:	bf00      	nop
 80031c2:	3714      	adds	r7, #20
 80031c4:	46bd      	mov	sp, r7
 80031c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ca:	4770      	bx	lr
 80031cc:	e000ed00 	.word	0xe000ed00
 80031d0:	05fa0000 	.word	0x05fa0000

080031d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80031d4:	b480      	push	{r7}
 80031d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031d8:	4b04      	ldr	r3, [pc, #16]	@ (80031ec <__NVIC_GetPriorityGrouping+0x18>)
 80031da:	68db      	ldr	r3, [r3, #12]
 80031dc:	0a1b      	lsrs	r3, r3, #8
 80031de:	f003 0307 	and.w	r3, r3, #7
}
 80031e2:	4618      	mov	r0, r3
 80031e4:	46bd      	mov	sp, r7
 80031e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ea:	4770      	bx	lr
 80031ec:	e000ed00 	.word	0xe000ed00

080031f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031f0:	b480      	push	{r7}
 80031f2:	b083      	sub	sp, #12
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	4603      	mov	r3, r0
 80031f8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80031fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	db0b      	blt.n	800321a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003202:	88fb      	ldrh	r3, [r7, #6]
 8003204:	f003 021f 	and.w	r2, r3, #31
 8003208:	4907      	ldr	r1, [pc, #28]	@ (8003228 <__NVIC_EnableIRQ+0x38>)
 800320a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800320e:	095b      	lsrs	r3, r3, #5
 8003210:	2001      	movs	r0, #1
 8003212:	fa00 f202 	lsl.w	r2, r0, r2
 8003216:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800321a:	bf00      	nop
 800321c:	370c      	adds	r7, #12
 800321e:	46bd      	mov	sp, r7
 8003220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003224:	4770      	bx	lr
 8003226:	bf00      	nop
 8003228:	e000e100 	.word	0xe000e100

0800322c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800322c:	b480      	push	{r7}
 800322e:	b083      	sub	sp, #12
 8003230:	af00      	add	r7, sp, #0
 8003232:	4603      	mov	r3, r0
 8003234:	6039      	str	r1, [r7, #0]
 8003236:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003238:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800323c:	2b00      	cmp	r3, #0
 800323e:	db0a      	blt.n	8003256 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	b2da      	uxtb	r2, r3
 8003244:	490c      	ldr	r1, [pc, #48]	@ (8003278 <__NVIC_SetPriority+0x4c>)
 8003246:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800324a:	0112      	lsls	r2, r2, #4
 800324c:	b2d2      	uxtb	r2, r2
 800324e:	440b      	add	r3, r1
 8003250:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003254:	e00a      	b.n	800326c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	b2da      	uxtb	r2, r3
 800325a:	4908      	ldr	r1, [pc, #32]	@ (800327c <__NVIC_SetPriority+0x50>)
 800325c:	88fb      	ldrh	r3, [r7, #6]
 800325e:	f003 030f 	and.w	r3, r3, #15
 8003262:	3b04      	subs	r3, #4
 8003264:	0112      	lsls	r2, r2, #4
 8003266:	b2d2      	uxtb	r2, r2
 8003268:	440b      	add	r3, r1
 800326a:	761a      	strb	r2, [r3, #24]
}
 800326c:	bf00      	nop
 800326e:	370c      	adds	r7, #12
 8003270:	46bd      	mov	sp, r7
 8003272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003276:	4770      	bx	lr
 8003278:	e000e100 	.word	0xe000e100
 800327c:	e000ed00 	.word	0xe000ed00

08003280 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003280:	b480      	push	{r7}
 8003282:	b089      	sub	sp, #36	@ 0x24
 8003284:	af00      	add	r7, sp, #0
 8003286:	60f8      	str	r0, [r7, #12]
 8003288:	60b9      	str	r1, [r7, #8]
 800328a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	f003 0307 	and.w	r3, r3, #7
 8003292:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003294:	69fb      	ldr	r3, [r7, #28]
 8003296:	f1c3 0307 	rsb	r3, r3, #7
 800329a:	2b04      	cmp	r3, #4
 800329c:	bf28      	it	cs
 800329e:	2304      	movcs	r3, #4
 80032a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032a2:	69fb      	ldr	r3, [r7, #28]
 80032a4:	3304      	adds	r3, #4
 80032a6:	2b06      	cmp	r3, #6
 80032a8:	d902      	bls.n	80032b0 <NVIC_EncodePriority+0x30>
 80032aa:	69fb      	ldr	r3, [r7, #28]
 80032ac:	3b03      	subs	r3, #3
 80032ae:	e000      	b.n	80032b2 <NVIC_EncodePriority+0x32>
 80032b0:	2300      	movs	r3, #0
 80032b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032b4:	f04f 32ff 	mov.w	r2, #4294967295
 80032b8:	69bb      	ldr	r3, [r7, #24]
 80032ba:	fa02 f303 	lsl.w	r3, r2, r3
 80032be:	43da      	mvns	r2, r3
 80032c0:	68bb      	ldr	r3, [r7, #8]
 80032c2:	401a      	ands	r2, r3
 80032c4:	697b      	ldr	r3, [r7, #20]
 80032c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032c8:	f04f 31ff 	mov.w	r1, #4294967295
 80032cc:	697b      	ldr	r3, [r7, #20]
 80032ce:	fa01 f303 	lsl.w	r3, r1, r3
 80032d2:	43d9      	mvns	r1, r3
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032d8:	4313      	orrs	r3, r2
         );
}
 80032da:	4618      	mov	r0, r3
 80032dc:	3724      	adds	r7, #36	@ 0x24
 80032de:	46bd      	mov	sp, r7
 80032e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e4:	4770      	bx	lr
	...

080032e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b082      	sub	sp, #8
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	3b01      	subs	r3, #1
 80032f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80032f8:	d301      	bcc.n	80032fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80032fa:	2301      	movs	r3, #1
 80032fc:	e00f      	b.n	800331e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80032fe:	4a0a      	ldr	r2, [pc, #40]	@ (8003328 <SysTick_Config+0x40>)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	3b01      	subs	r3, #1
 8003304:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003306:	210f      	movs	r1, #15
 8003308:	f04f 30ff 	mov.w	r0, #4294967295
 800330c:	f7ff ff8e 	bl	800322c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003310:	4b05      	ldr	r3, [pc, #20]	@ (8003328 <SysTick_Config+0x40>)
 8003312:	2200      	movs	r2, #0
 8003314:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003316:	4b04      	ldr	r3, [pc, #16]	@ (8003328 <SysTick_Config+0x40>)
 8003318:	2207      	movs	r2, #7
 800331a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800331c:	2300      	movs	r3, #0
}
 800331e:	4618      	mov	r0, r3
 8003320:	3708      	adds	r7, #8
 8003322:	46bd      	mov	sp, r7
 8003324:	bd80      	pop	{r7, pc}
 8003326:	bf00      	nop
 8003328:	e000e010 	.word	0xe000e010

0800332c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b082      	sub	sp, #8
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2b07      	cmp	r3, #7
 8003338:	d00f      	beq.n	800335a <HAL_NVIC_SetPriorityGrouping+0x2e>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2b06      	cmp	r3, #6
 800333e:	d00c      	beq.n	800335a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2b05      	cmp	r3, #5
 8003344:	d009      	beq.n	800335a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2b04      	cmp	r3, #4
 800334a:	d006      	beq.n	800335a <HAL_NVIC_SetPriorityGrouping+0x2e>
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2b03      	cmp	r3, #3
 8003350:	d003      	beq.n	800335a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003352:	2191      	movs	r1, #145	@ 0x91
 8003354:	4804      	ldr	r0, [pc, #16]	@ (8003368 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8003356:	f7ff f98f 	bl	8002678 <assert_failed>

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f7ff ff16 	bl	800318c <__NVIC_SetPriorityGrouping>
}
 8003360:	bf00      	nop
 8003362:	3708      	adds	r7, #8
 8003364:	46bd      	mov	sp, r7
 8003366:	bd80      	pop	{r7, pc}
 8003368:	08011534 	.word	0x08011534

0800336c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b086      	sub	sp, #24
 8003370:	af00      	add	r7, sp, #0
 8003372:	4603      	mov	r3, r0
 8003374:	60b9      	str	r1, [r7, #8]
 8003376:	607a      	str	r2, [r7, #4]
 8003378:	81fb      	strh	r3, [r7, #14]
  uint32_t prioritygroup;

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2b0f      	cmp	r3, #15
 800337e:	d903      	bls.n	8003388 <HAL_NVIC_SetPriority+0x1c>
 8003380:	21a9      	movs	r1, #169	@ 0xa9
 8003382:	480e      	ldr	r0, [pc, #56]	@ (80033bc <HAL_NVIC_SetPriority+0x50>)
 8003384:	f7ff f978 	bl	8002678 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8003388:	68bb      	ldr	r3, [r7, #8]
 800338a:	2b0f      	cmp	r3, #15
 800338c:	d903      	bls.n	8003396 <HAL_NVIC_SetPriority+0x2a>
 800338e:	21aa      	movs	r1, #170	@ 0xaa
 8003390:	480a      	ldr	r0, [pc, #40]	@ (80033bc <HAL_NVIC_SetPriority+0x50>)
 8003392:	f7ff f971 	bl	8002678 <assert_failed>

  prioritygroup = NVIC_GetPriorityGrouping();
 8003396:	f7ff ff1d 	bl	80031d4 <__NVIC_GetPriorityGrouping>
 800339a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800339c:	687a      	ldr	r2, [r7, #4]
 800339e:	68b9      	ldr	r1, [r7, #8]
 80033a0:	6978      	ldr	r0, [r7, #20]
 80033a2:	f7ff ff6d 	bl	8003280 <NVIC_EncodePriority>
 80033a6:	4602      	mov	r2, r0
 80033a8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80033ac:	4611      	mov	r1, r2
 80033ae:	4618      	mov	r0, r3
 80033b0:	f7ff ff3c 	bl	800322c <__NVIC_SetPriority>
}
 80033b4:	bf00      	nop
 80033b6:	3718      	adds	r7, #24
 80033b8:	46bd      	mov	sp, r7
 80033ba:	bd80      	pop	{r7, pc}
 80033bc:	08011534 	.word	0x08011534

080033c0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b082      	sub	sp, #8
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	4603      	mov	r3, r0
 80033c8:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 80033ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	da03      	bge.n	80033da <HAL_NVIC_EnableIRQ+0x1a>
 80033d2:	21bd      	movs	r1, #189	@ 0xbd
 80033d4:	4805      	ldr	r0, [pc, #20]	@ (80033ec <HAL_NVIC_EnableIRQ+0x2c>)
 80033d6:	f7ff f94f 	bl	8002678 <assert_failed>

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80033da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80033de:	4618      	mov	r0, r3
 80033e0:	f7ff ff06 	bl	80031f0 <__NVIC_EnableIRQ>
}
 80033e4:	bf00      	nop
 80033e6:	3708      	adds	r7, #8
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bd80      	pop	{r7, pc}
 80033ec:	08011534 	.word	0x08011534

080033f0 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b082      	sub	sp, #8
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80033f8:	6878      	ldr	r0, [r7, #4]
 80033fa:	f7ff ff75 	bl	80032e8 <SysTick_Config>
 80033fe:	4603      	mov	r3, r0
}
 8003400:	4618      	mov	r0, r3
 8003402:	3708      	adds	r7, #8
 8003404:	46bd      	mov	sp, r7
 8003406:	bd80      	pop	{r7, pc}

08003408 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8003408:	b480      	push	{r7}
 800340a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 800340c:	f3bf 8f5f 	dmb	sy
}
 8003410:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8003412:	4b07      	ldr	r3, [pc, #28]	@ (8003430 <HAL_MPU_Disable+0x28>)
 8003414:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003416:	4a06      	ldr	r2, [pc, #24]	@ (8003430 <HAL_MPU_Disable+0x28>)
 8003418:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800341c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800341e:	4b05      	ldr	r3, [pc, #20]	@ (8003434 <HAL_MPU_Disable+0x2c>)
 8003420:	2200      	movs	r2, #0
 8003422:	605a      	str	r2, [r3, #4]
}
 8003424:	bf00      	nop
 8003426:	46bd      	mov	sp, r7
 8003428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342c:	4770      	bx	lr
 800342e:	bf00      	nop
 8003430:	e000ed00 	.word	0xe000ed00
 8003434:	e000ed90 	.word	0xe000ed90

08003438 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8003438:	b480      	push	{r7}
 800343a:	b083      	sub	sp, #12
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8003440:	4a0b      	ldr	r2, [pc, #44]	@ (8003470 <HAL_MPU_Enable+0x38>)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	f043 0301 	orr.w	r3, r3, #1
 8003448:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800344a:	4b0a      	ldr	r3, [pc, #40]	@ (8003474 <HAL_MPU_Enable+0x3c>)
 800344c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800344e:	4a09      	ldr	r2, [pc, #36]	@ (8003474 <HAL_MPU_Enable+0x3c>)
 8003450:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003454:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8003456:	f3bf 8f4f 	dsb	sy
}
 800345a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800345c:	f3bf 8f6f 	isb	sy
}
 8003460:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8003462:	bf00      	nop
 8003464:	370c      	adds	r7, #12
 8003466:	46bd      	mov	sp, r7
 8003468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346c:	4770      	bx	lr
 800346e:	bf00      	nop
 8003470:	e000ed90 	.word	0xe000ed90
 8003474:	e000ed00 	.word	0xe000ed00

08003478 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b082      	sub	sp, #8
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	785b      	ldrb	r3, [r3, #1]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d040      	beq.n	800350a <HAL_MPU_ConfigRegion+0x92>
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	785b      	ldrb	r3, [r3, #1]
 800348c:	2b01      	cmp	r3, #1
 800348e:	d03c      	beq.n	800350a <HAL_MPU_ConfigRegion+0x92>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	785b      	ldrb	r3, [r3, #1]
 8003494:	2b02      	cmp	r3, #2
 8003496:	d038      	beq.n	800350a <HAL_MPU_ConfigRegion+0x92>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	785b      	ldrb	r3, [r3, #1]
 800349c:	2b03      	cmp	r3, #3
 800349e:	d034      	beq.n	800350a <HAL_MPU_ConfigRegion+0x92>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	785b      	ldrb	r3, [r3, #1]
 80034a4:	2b04      	cmp	r3, #4
 80034a6:	d030      	beq.n	800350a <HAL_MPU_ConfigRegion+0x92>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	785b      	ldrb	r3, [r3, #1]
 80034ac:	2b05      	cmp	r3, #5
 80034ae:	d02c      	beq.n	800350a <HAL_MPU_ConfigRegion+0x92>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	785b      	ldrb	r3, [r3, #1]
 80034b4:	2b06      	cmp	r3, #6
 80034b6:	d028      	beq.n	800350a <HAL_MPU_ConfigRegion+0x92>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	785b      	ldrb	r3, [r3, #1]
 80034bc:	2b07      	cmp	r3, #7
 80034be:	d024      	beq.n	800350a <HAL_MPU_ConfigRegion+0x92>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	785b      	ldrb	r3, [r3, #1]
 80034c4:	2b08      	cmp	r3, #8
 80034c6:	d020      	beq.n	800350a <HAL_MPU_ConfigRegion+0x92>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	785b      	ldrb	r3, [r3, #1]
 80034cc:	2b09      	cmp	r3, #9
 80034ce:	d01c      	beq.n	800350a <HAL_MPU_ConfigRegion+0x92>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	785b      	ldrb	r3, [r3, #1]
 80034d4:	2b0a      	cmp	r3, #10
 80034d6:	d018      	beq.n	800350a <HAL_MPU_ConfigRegion+0x92>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	785b      	ldrb	r3, [r3, #1]
 80034dc:	2b0b      	cmp	r3, #11
 80034de:	d014      	beq.n	800350a <HAL_MPU_ConfigRegion+0x92>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	785b      	ldrb	r3, [r3, #1]
 80034e4:	2b0c      	cmp	r3, #12
 80034e6:	d010      	beq.n	800350a <HAL_MPU_ConfigRegion+0x92>
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	785b      	ldrb	r3, [r3, #1]
 80034ec:	2b0d      	cmp	r3, #13
 80034ee:	d00c      	beq.n	800350a <HAL_MPU_ConfigRegion+0x92>
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	785b      	ldrb	r3, [r3, #1]
 80034f4:	2b0e      	cmp	r3, #14
 80034f6:	d008      	beq.n	800350a <HAL_MPU_ConfigRegion+0x92>
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	785b      	ldrb	r3, [r3, #1]
 80034fc:	2b0f      	cmp	r3, #15
 80034fe:	d004      	beq.n	800350a <HAL_MPU_ConfigRegion+0x92>
 8003500:	f240 114d 	movw	r1, #333	@ 0x14d
 8003504:	488c      	ldr	r0, [pc, #560]	@ (8003738 <HAL_MPU_ConfigRegion+0x2c0>)
 8003506:	f7ff f8b7 	bl	8002678 <assert_failed>
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	781b      	ldrb	r3, [r3, #0]
 800350e:	2b01      	cmp	r3, #1
 8003510:	d008      	beq.n	8003524 <HAL_MPU_ConfigRegion+0xac>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	781b      	ldrb	r3, [r3, #0]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d004      	beq.n	8003524 <HAL_MPU_ConfigRegion+0xac>
 800351a:	f44f 71a7 	mov.w	r1, #334	@ 0x14e
 800351e:	4886      	ldr	r0, [pc, #536]	@ (8003738 <HAL_MPU_ConfigRegion+0x2c0>)
 8003520:	f7ff f8aa 	bl	8002678 <assert_failed>
  assert_param(IS_MPU_INSTRUCTION_ACCESS(MPU_Init->DisableExec));
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	7b1b      	ldrb	r3, [r3, #12]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d008      	beq.n	800353e <HAL_MPU_ConfigRegion+0xc6>
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	7b1b      	ldrb	r3, [r3, #12]
 8003530:	2b01      	cmp	r3, #1
 8003532:	d004      	beq.n	800353e <HAL_MPU_ConfigRegion+0xc6>
 8003534:	f240 114f 	movw	r1, #335	@ 0x14f
 8003538:	487f      	ldr	r0, [pc, #508]	@ (8003738 <HAL_MPU_ConfigRegion+0x2c0>)
 800353a:	f7ff f89d 	bl	8002678 <assert_failed>
  assert_param(IS_MPU_REGION_PERMISSION_ATTRIBUTE(MPU_Init->AccessPermission));
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	7adb      	ldrb	r3, [r3, #11]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d018      	beq.n	8003578 <HAL_MPU_ConfigRegion+0x100>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	7adb      	ldrb	r3, [r3, #11]
 800354a:	2b01      	cmp	r3, #1
 800354c:	d014      	beq.n	8003578 <HAL_MPU_ConfigRegion+0x100>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	7adb      	ldrb	r3, [r3, #11]
 8003552:	2b02      	cmp	r3, #2
 8003554:	d010      	beq.n	8003578 <HAL_MPU_ConfigRegion+0x100>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	7adb      	ldrb	r3, [r3, #11]
 800355a:	2b03      	cmp	r3, #3
 800355c:	d00c      	beq.n	8003578 <HAL_MPU_ConfigRegion+0x100>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	7adb      	ldrb	r3, [r3, #11]
 8003562:	2b05      	cmp	r3, #5
 8003564:	d008      	beq.n	8003578 <HAL_MPU_ConfigRegion+0x100>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	7adb      	ldrb	r3, [r3, #11]
 800356a:	2b06      	cmp	r3, #6
 800356c:	d004      	beq.n	8003578 <HAL_MPU_ConfigRegion+0x100>
 800356e:	f44f 71a8 	mov.w	r1, #336	@ 0x150
 8003572:	4871      	ldr	r0, [pc, #452]	@ (8003738 <HAL_MPU_ConfigRegion+0x2c0>)
 8003574:	f7ff f880 	bl	8002678 <assert_failed>
  assert_param(IS_MPU_TEX_LEVEL(MPU_Init->TypeExtField));
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	7a9b      	ldrb	r3, [r3, #10]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d00c      	beq.n	800359a <HAL_MPU_ConfigRegion+0x122>
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	7a9b      	ldrb	r3, [r3, #10]
 8003584:	2b01      	cmp	r3, #1
 8003586:	d008      	beq.n	800359a <HAL_MPU_ConfigRegion+0x122>
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	7a9b      	ldrb	r3, [r3, #10]
 800358c:	2b02      	cmp	r3, #2
 800358e:	d004      	beq.n	800359a <HAL_MPU_ConfigRegion+0x122>
 8003590:	f240 1151 	movw	r1, #337	@ 0x151
 8003594:	4868      	ldr	r0, [pc, #416]	@ (8003738 <HAL_MPU_ConfigRegion+0x2c0>)
 8003596:	f7ff f86f 	bl	8002678 <assert_failed>
  assert_param(IS_MPU_ACCESS_SHAREABLE(MPU_Init->IsShareable));
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	7b5b      	ldrb	r3, [r3, #13]
 800359e:	2b01      	cmp	r3, #1
 80035a0:	d008      	beq.n	80035b4 <HAL_MPU_ConfigRegion+0x13c>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	7b5b      	ldrb	r3, [r3, #13]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d004      	beq.n	80035b4 <HAL_MPU_ConfigRegion+0x13c>
 80035aa:	f44f 71a9 	mov.w	r1, #338	@ 0x152
 80035ae:	4862      	ldr	r0, [pc, #392]	@ (8003738 <HAL_MPU_ConfigRegion+0x2c0>)
 80035b0:	f7ff f862 	bl	8002678 <assert_failed>
  assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	7b9b      	ldrb	r3, [r3, #14]
 80035b8:	2b01      	cmp	r3, #1
 80035ba:	d008      	beq.n	80035ce <HAL_MPU_ConfigRegion+0x156>
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	7b9b      	ldrb	r3, [r3, #14]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d004      	beq.n	80035ce <HAL_MPU_ConfigRegion+0x156>
 80035c4:	f240 1153 	movw	r1, #339	@ 0x153
 80035c8:	485b      	ldr	r0, [pc, #364]	@ (8003738 <HAL_MPU_ConfigRegion+0x2c0>)
 80035ca:	f7ff f855 	bl	8002678 <assert_failed>
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	7bdb      	ldrb	r3, [r3, #15]
 80035d2:	2b01      	cmp	r3, #1
 80035d4:	d008      	beq.n	80035e8 <HAL_MPU_ConfigRegion+0x170>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	7bdb      	ldrb	r3, [r3, #15]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d004      	beq.n	80035e8 <HAL_MPU_ConfigRegion+0x170>
 80035de:	f44f 71aa 	mov.w	r1, #340	@ 0x154
 80035e2:	4855      	ldr	r0, [pc, #340]	@ (8003738 <HAL_MPU_ConfigRegion+0x2c0>)
 80035e4:	f7ff f848 	bl	8002678 <assert_failed>
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	7a5b      	ldrb	r3, [r3, #9]
 80035ec:	2bff      	cmp	r3, #255	@ 0xff
 80035ee:	d104      	bne.n	80035fa <HAL_MPU_ConfigRegion+0x182>
 80035f0:	f240 1155 	movw	r1, #341	@ 0x155
 80035f4:	4850      	ldr	r0, [pc, #320]	@ (8003738 <HAL_MPU_ConfigRegion+0x2c0>)
 80035f6:	f7ff f83f 	bl	8002678 <assert_failed>
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	7a1b      	ldrb	r3, [r3, #8]
 80035fe:	2b04      	cmp	r3, #4
 8003600:	d070      	beq.n	80036e4 <HAL_MPU_ConfigRegion+0x26c>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	7a1b      	ldrb	r3, [r3, #8]
 8003606:	2b05      	cmp	r3, #5
 8003608:	d06c      	beq.n	80036e4 <HAL_MPU_ConfigRegion+0x26c>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	7a1b      	ldrb	r3, [r3, #8]
 800360e:	2b06      	cmp	r3, #6
 8003610:	d068      	beq.n	80036e4 <HAL_MPU_ConfigRegion+0x26c>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	7a1b      	ldrb	r3, [r3, #8]
 8003616:	2b07      	cmp	r3, #7
 8003618:	d064      	beq.n	80036e4 <HAL_MPU_ConfigRegion+0x26c>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	7a1b      	ldrb	r3, [r3, #8]
 800361e:	2b08      	cmp	r3, #8
 8003620:	d060      	beq.n	80036e4 <HAL_MPU_ConfigRegion+0x26c>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	7a1b      	ldrb	r3, [r3, #8]
 8003626:	2b09      	cmp	r3, #9
 8003628:	d05c      	beq.n	80036e4 <HAL_MPU_ConfigRegion+0x26c>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	7a1b      	ldrb	r3, [r3, #8]
 800362e:	2b0a      	cmp	r3, #10
 8003630:	d058      	beq.n	80036e4 <HAL_MPU_ConfigRegion+0x26c>
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	7a1b      	ldrb	r3, [r3, #8]
 8003636:	2b0b      	cmp	r3, #11
 8003638:	d054      	beq.n	80036e4 <HAL_MPU_ConfigRegion+0x26c>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	7a1b      	ldrb	r3, [r3, #8]
 800363e:	2b0c      	cmp	r3, #12
 8003640:	d050      	beq.n	80036e4 <HAL_MPU_ConfigRegion+0x26c>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	7a1b      	ldrb	r3, [r3, #8]
 8003646:	2b0d      	cmp	r3, #13
 8003648:	d04c      	beq.n	80036e4 <HAL_MPU_ConfigRegion+0x26c>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	7a1b      	ldrb	r3, [r3, #8]
 800364e:	2b0e      	cmp	r3, #14
 8003650:	d048      	beq.n	80036e4 <HAL_MPU_ConfigRegion+0x26c>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	7a1b      	ldrb	r3, [r3, #8]
 8003656:	2b0f      	cmp	r3, #15
 8003658:	d044      	beq.n	80036e4 <HAL_MPU_ConfigRegion+0x26c>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	7a1b      	ldrb	r3, [r3, #8]
 800365e:	2b10      	cmp	r3, #16
 8003660:	d040      	beq.n	80036e4 <HAL_MPU_ConfigRegion+0x26c>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	7a1b      	ldrb	r3, [r3, #8]
 8003666:	2b11      	cmp	r3, #17
 8003668:	d03c      	beq.n	80036e4 <HAL_MPU_ConfigRegion+0x26c>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	7a1b      	ldrb	r3, [r3, #8]
 800366e:	2b12      	cmp	r3, #18
 8003670:	d038      	beq.n	80036e4 <HAL_MPU_ConfigRegion+0x26c>
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	7a1b      	ldrb	r3, [r3, #8]
 8003676:	2b13      	cmp	r3, #19
 8003678:	d034      	beq.n	80036e4 <HAL_MPU_ConfigRegion+0x26c>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	7a1b      	ldrb	r3, [r3, #8]
 800367e:	2b14      	cmp	r3, #20
 8003680:	d030      	beq.n	80036e4 <HAL_MPU_ConfigRegion+0x26c>
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	7a1b      	ldrb	r3, [r3, #8]
 8003686:	2b15      	cmp	r3, #21
 8003688:	d02c      	beq.n	80036e4 <HAL_MPU_ConfigRegion+0x26c>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	7a1b      	ldrb	r3, [r3, #8]
 800368e:	2b16      	cmp	r3, #22
 8003690:	d028      	beq.n	80036e4 <HAL_MPU_ConfigRegion+0x26c>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	7a1b      	ldrb	r3, [r3, #8]
 8003696:	2b17      	cmp	r3, #23
 8003698:	d024      	beq.n	80036e4 <HAL_MPU_ConfigRegion+0x26c>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	7a1b      	ldrb	r3, [r3, #8]
 800369e:	2b18      	cmp	r3, #24
 80036a0:	d020      	beq.n	80036e4 <HAL_MPU_ConfigRegion+0x26c>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	7a1b      	ldrb	r3, [r3, #8]
 80036a6:	2b19      	cmp	r3, #25
 80036a8:	d01c      	beq.n	80036e4 <HAL_MPU_ConfigRegion+0x26c>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	7a1b      	ldrb	r3, [r3, #8]
 80036ae:	2b1a      	cmp	r3, #26
 80036b0:	d018      	beq.n	80036e4 <HAL_MPU_ConfigRegion+0x26c>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	7a1b      	ldrb	r3, [r3, #8]
 80036b6:	2b1b      	cmp	r3, #27
 80036b8:	d014      	beq.n	80036e4 <HAL_MPU_ConfigRegion+0x26c>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	7a1b      	ldrb	r3, [r3, #8]
 80036be:	2b1c      	cmp	r3, #28
 80036c0:	d010      	beq.n	80036e4 <HAL_MPU_ConfigRegion+0x26c>
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	7a1b      	ldrb	r3, [r3, #8]
 80036c6:	2b1d      	cmp	r3, #29
 80036c8:	d00c      	beq.n	80036e4 <HAL_MPU_ConfigRegion+0x26c>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	7a1b      	ldrb	r3, [r3, #8]
 80036ce:	2b1e      	cmp	r3, #30
 80036d0:	d008      	beq.n	80036e4 <HAL_MPU_ConfigRegion+0x26c>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	7a1b      	ldrb	r3, [r3, #8]
 80036d6:	2b1f      	cmp	r3, #31
 80036d8:	d004      	beq.n	80036e4 <HAL_MPU_ConfigRegion+0x26c>
 80036da:	f44f 71ab 	mov.w	r1, #342	@ 0x156
 80036de:	4816      	ldr	r0, [pc, #88]	@ (8003738 <HAL_MPU_ConfigRegion+0x2c0>)
 80036e0:	f7fe ffca 	bl	8002678 <assert_failed>

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	785a      	ldrb	r2, [r3, #1]
 80036e8:	4b14      	ldr	r3, [pc, #80]	@ (800373c <HAL_MPU_ConfigRegion+0x2c4>)
 80036ea:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80036ec:	4b13      	ldr	r3, [pc, #76]	@ (800373c <HAL_MPU_ConfigRegion+0x2c4>)
 80036ee:	691b      	ldr	r3, [r3, #16]
 80036f0:	4a12      	ldr	r2, [pc, #72]	@ (800373c <HAL_MPU_ConfigRegion+0x2c4>)
 80036f2:	f023 0301 	bic.w	r3, r3, #1
 80036f6:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80036f8:	4a10      	ldr	r2, [pc, #64]	@ (800373c <HAL_MPU_ConfigRegion+0x2c4>)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	7b1b      	ldrb	r3, [r3, #12]
 8003704:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	7adb      	ldrb	r3, [r3, #11]
 800370a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800370c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	7a9b      	ldrb	r3, [r3, #10]
 8003712:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003714:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	7b5b      	ldrb	r3, [r3, #13]
 800371a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800371c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	7b9b      	ldrb	r3, [r3, #14]
 8003722:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003724:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	7bdb      	ldrb	r3, [r3, #15]
 800372a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800372c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	7a5b      	ldrb	r3, [r3, #9]
 8003732:	021b      	lsls	r3, r3, #8
 8003734:	e004      	b.n	8003740 <HAL_MPU_ConfigRegion+0x2c8>
 8003736:	bf00      	nop
 8003738:	08011534 	.word	0x08011534
 800373c:	e000ed90 	.word	0xe000ed90
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003740:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	7a1b      	ldrb	r3, [r3, #8]
 8003746:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003748:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800374a:	687a      	ldr	r2, [r7, #4]
 800374c:	7812      	ldrb	r2, [r2, #0]
 800374e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003750:	4a03      	ldr	r2, [pc, #12]	@ (8003760 <HAL_MPU_ConfigRegion+0x2e8>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003752:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003754:	6113      	str	r3, [r2, #16]
}
 8003756:	bf00      	nop
 8003758:	3708      	adds	r7, #8
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}
 800375e:	bf00      	nop
 8003760:	e000ed90 	.word	0xe000ed90

08003764 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b086      	sub	sp, #24
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 800376c:	f7ff fcd2 	bl	8003114 <HAL_GetTick>
 8003770:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2b00      	cmp	r3, #0
 8003776:	d101      	bne.n	800377c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8003778:	2301      	movs	r3, #1
 800377a:	e2dc      	b.n	8003d36 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003782:	b2db      	uxtb	r3, r3
 8003784:	2b02      	cmp	r3, #2
 8003786:	d008      	beq.n	800379a <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2280      	movs	r2, #128	@ 0x80
 800378c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2200      	movs	r2, #0
 8003792:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8003796:	2301      	movs	r3, #1
 8003798:	e2cd      	b.n	8003d36 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	4a76      	ldr	r2, [pc, #472]	@ (8003978 <HAL_DMA_Abort+0x214>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d04a      	beq.n	800383a <HAL_DMA_Abort+0xd6>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a74      	ldr	r2, [pc, #464]	@ (800397c <HAL_DMA_Abort+0x218>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d045      	beq.n	800383a <HAL_DMA_Abort+0xd6>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4a73      	ldr	r2, [pc, #460]	@ (8003980 <HAL_DMA_Abort+0x21c>)
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d040      	beq.n	800383a <HAL_DMA_Abort+0xd6>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a71      	ldr	r2, [pc, #452]	@ (8003984 <HAL_DMA_Abort+0x220>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d03b      	beq.n	800383a <HAL_DMA_Abort+0xd6>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4a70      	ldr	r2, [pc, #448]	@ (8003988 <HAL_DMA_Abort+0x224>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d036      	beq.n	800383a <HAL_DMA_Abort+0xd6>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a6e      	ldr	r2, [pc, #440]	@ (800398c <HAL_DMA_Abort+0x228>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d031      	beq.n	800383a <HAL_DMA_Abort+0xd6>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4a6d      	ldr	r2, [pc, #436]	@ (8003990 <HAL_DMA_Abort+0x22c>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d02c      	beq.n	800383a <HAL_DMA_Abort+0xd6>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a6b      	ldr	r2, [pc, #428]	@ (8003994 <HAL_DMA_Abort+0x230>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d027      	beq.n	800383a <HAL_DMA_Abort+0xd6>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4a6a      	ldr	r2, [pc, #424]	@ (8003998 <HAL_DMA_Abort+0x234>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d022      	beq.n	800383a <HAL_DMA_Abort+0xd6>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a68      	ldr	r2, [pc, #416]	@ (800399c <HAL_DMA_Abort+0x238>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d01d      	beq.n	800383a <HAL_DMA_Abort+0xd6>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a67      	ldr	r2, [pc, #412]	@ (80039a0 <HAL_DMA_Abort+0x23c>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d018      	beq.n	800383a <HAL_DMA_Abort+0xd6>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a65      	ldr	r2, [pc, #404]	@ (80039a4 <HAL_DMA_Abort+0x240>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d013      	beq.n	800383a <HAL_DMA_Abort+0xd6>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4a64      	ldr	r2, [pc, #400]	@ (80039a8 <HAL_DMA_Abort+0x244>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d00e      	beq.n	800383a <HAL_DMA_Abort+0xd6>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a62      	ldr	r2, [pc, #392]	@ (80039ac <HAL_DMA_Abort+0x248>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d009      	beq.n	800383a <HAL_DMA_Abort+0xd6>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4a61      	ldr	r2, [pc, #388]	@ (80039b0 <HAL_DMA_Abort+0x24c>)
 800382c:	4293      	cmp	r3, r2
 800382e:	d004      	beq.n	800383a <HAL_DMA_Abort+0xd6>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a5f      	ldr	r2, [pc, #380]	@ (80039b4 <HAL_DMA_Abort+0x250>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d101      	bne.n	800383e <HAL_DMA_Abort+0xda>
 800383a:	2301      	movs	r3, #1
 800383c:	e000      	b.n	8003840 <HAL_DMA_Abort+0xdc>
 800383e:	2300      	movs	r3, #0
 8003840:	2b00      	cmp	r3, #0
 8003842:	d013      	beq.n	800386c <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f022 021e 	bic.w	r2, r2, #30
 8003852:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	695a      	ldr	r2, [r3, #20]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003862:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	617b      	str	r3, [r7, #20]
 800386a:	e00a      	b.n	8003882 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f022 020e 	bic.w	r2, r2, #14
 800387a:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	4a3c      	ldr	r2, [pc, #240]	@ (8003978 <HAL_DMA_Abort+0x214>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d072      	beq.n	8003972 <HAL_DMA_Abort+0x20e>
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a3a      	ldr	r2, [pc, #232]	@ (800397c <HAL_DMA_Abort+0x218>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d06d      	beq.n	8003972 <HAL_DMA_Abort+0x20e>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4a39      	ldr	r2, [pc, #228]	@ (8003980 <HAL_DMA_Abort+0x21c>)
 800389c:	4293      	cmp	r3, r2
 800389e:	d068      	beq.n	8003972 <HAL_DMA_Abort+0x20e>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a37      	ldr	r2, [pc, #220]	@ (8003984 <HAL_DMA_Abort+0x220>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d063      	beq.n	8003972 <HAL_DMA_Abort+0x20e>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	4a36      	ldr	r2, [pc, #216]	@ (8003988 <HAL_DMA_Abort+0x224>)
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d05e      	beq.n	8003972 <HAL_DMA_Abort+0x20e>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a34      	ldr	r2, [pc, #208]	@ (800398c <HAL_DMA_Abort+0x228>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d059      	beq.n	8003972 <HAL_DMA_Abort+0x20e>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	4a33      	ldr	r2, [pc, #204]	@ (8003990 <HAL_DMA_Abort+0x22c>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d054      	beq.n	8003972 <HAL_DMA_Abort+0x20e>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4a31      	ldr	r2, [pc, #196]	@ (8003994 <HAL_DMA_Abort+0x230>)
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d04f      	beq.n	8003972 <HAL_DMA_Abort+0x20e>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4a30      	ldr	r2, [pc, #192]	@ (8003998 <HAL_DMA_Abort+0x234>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	d04a      	beq.n	8003972 <HAL_DMA_Abort+0x20e>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4a2e      	ldr	r2, [pc, #184]	@ (800399c <HAL_DMA_Abort+0x238>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d045      	beq.n	8003972 <HAL_DMA_Abort+0x20e>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4a2d      	ldr	r2, [pc, #180]	@ (80039a0 <HAL_DMA_Abort+0x23c>)
 80038ec:	4293      	cmp	r3, r2
 80038ee:	d040      	beq.n	8003972 <HAL_DMA_Abort+0x20e>
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4a2b      	ldr	r2, [pc, #172]	@ (80039a4 <HAL_DMA_Abort+0x240>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d03b      	beq.n	8003972 <HAL_DMA_Abort+0x20e>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4a2a      	ldr	r2, [pc, #168]	@ (80039a8 <HAL_DMA_Abort+0x244>)
 8003900:	4293      	cmp	r3, r2
 8003902:	d036      	beq.n	8003972 <HAL_DMA_Abort+0x20e>
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a28      	ldr	r2, [pc, #160]	@ (80039ac <HAL_DMA_Abort+0x248>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d031      	beq.n	8003972 <HAL_DMA_Abort+0x20e>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	4a27      	ldr	r2, [pc, #156]	@ (80039b0 <HAL_DMA_Abort+0x24c>)
 8003914:	4293      	cmp	r3, r2
 8003916:	d02c      	beq.n	8003972 <HAL_DMA_Abort+0x20e>
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4a25      	ldr	r2, [pc, #148]	@ (80039b4 <HAL_DMA_Abort+0x250>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d027      	beq.n	8003972 <HAL_DMA_Abort+0x20e>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4a24      	ldr	r2, [pc, #144]	@ (80039b8 <HAL_DMA_Abort+0x254>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d022      	beq.n	8003972 <HAL_DMA_Abort+0x20e>
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a22      	ldr	r2, [pc, #136]	@ (80039bc <HAL_DMA_Abort+0x258>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d01d      	beq.n	8003972 <HAL_DMA_Abort+0x20e>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a21      	ldr	r2, [pc, #132]	@ (80039c0 <HAL_DMA_Abort+0x25c>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d018      	beq.n	8003972 <HAL_DMA_Abort+0x20e>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a1f      	ldr	r2, [pc, #124]	@ (80039c4 <HAL_DMA_Abort+0x260>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d013      	beq.n	8003972 <HAL_DMA_Abort+0x20e>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a1e      	ldr	r2, [pc, #120]	@ (80039c8 <HAL_DMA_Abort+0x264>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d00e      	beq.n	8003972 <HAL_DMA_Abort+0x20e>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4a1c      	ldr	r2, [pc, #112]	@ (80039cc <HAL_DMA_Abort+0x268>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d009      	beq.n	8003972 <HAL_DMA_Abort+0x20e>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4a1b      	ldr	r2, [pc, #108]	@ (80039d0 <HAL_DMA_Abort+0x26c>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d004      	beq.n	8003972 <HAL_DMA_Abort+0x20e>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4a19      	ldr	r2, [pc, #100]	@ (80039d4 <HAL_DMA_Abort+0x270>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d132      	bne.n	80039d8 <HAL_DMA_Abort+0x274>
 8003972:	2301      	movs	r3, #1
 8003974:	e031      	b.n	80039da <HAL_DMA_Abort+0x276>
 8003976:	bf00      	nop
 8003978:	40020010 	.word	0x40020010
 800397c:	40020028 	.word	0x40020028
 8003980:	40020040 	.word	0x40020040
 8003984:	40020058 	.word	0x40020058
 8003988:	40020070 	.word	0x40020070
 800398c:	40020088 	.word	0x40020088
 8003990:	400200a0 	.word	0x400200a0
 8003994:	400200b8 	.word	0x400200b8
 8003998:	40020410 	.word	0x40020410
 800399c:	40020428 	.word	0x40020428
 80039a0:	40020440 	.word	0x40020440
 80039a4:	40020458 	.word	0x40020458
 80039a8:	40020470 	.word	0x40020470
 80039ac:	40020488 	.word	0x40020488
 80039b0:	400204a0 	.word	0x400204a0
 80039b4:	400204b8 	.word	0x400204b8
 80039b8:	58025408 	.word	0x58025408
 80039bc:	5802541c 	.word	0x5802541c
 80039c0:	58025430 	.word	0x58025430
 80039c4:	58025444 	.word	0x58025444
 80039c8:	58025458 	.word	0x58025458
 80039cc:	5802546c 	.word	0x5802546c
 80039d0:	58025480 	.word	0x58025480
 80039d4:	58025494 	.word	0x58025494
 80039d8:	2300      	movs	r3, #0
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d007      	beq.n	80039ee <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039e2:	681a      	ldr	r2, [r3, #0]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039e8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80039ec:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4a6d      	ldr	r2, [pc, #436]	@ (8003ba8 <HAL_DMA_Abort+0x444>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d04a      	beq.n	8003a8e <HAL_DMA_Abort+0x32a>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	4a6b      	ldr	r2, [pc, #428]	@ (8003bac <HAL_DMA_Abort+0x448>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d045      	beq.n	8003a8e <HAL_DMA_Abort+0x32a>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4a6a      	ldr	r2, [pc, #424]	@ (8003bb0 <HAL_DMA_Abort+0x44c>)
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d040      	beq.n	8003a8e <HAL_DMA_Abort+0x32a>
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4a68      	ldr	r2, [pc, #416]	@ (8003bb4 <HAL_DMA_Abort+0x450>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d03b      	beq.n	8003a8e <HAL_DMA_Abort+0x32a>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4a67      	ldr	r2, [pc, #412]	@ (8003bb8 <HAL_DMA_Abort+0x454>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d036      	beq.n	8003a8e <HAL_DMA_Abort+0x32a>
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4a65      	ldr	r2, [pc, #404]	@ (8003bbc <HAL_DMA_Abort+0x458>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d031      	beq.n	8003a8e <HAL_DMA_Abort+0x32a>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a64      	ldr	r2, [pc, #400]	@ (8003bc0 <HAL_DMA_Abort+0x45c>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d02c      	beq.n	8003a8e <HAL_DMA_Abort+0x32a>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4a62      	ldr	r2, [pc, #392]	@ (8003bc4 <HAL_DMA_Abort+0x460>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d027      	beq.n	8003a8e <HAL_DMA_Abort+0x32a>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4a61      	ldr	r2, [pc, #388]	@ (8003bc8 <HAL_DMA_Abort+0x464>)
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d022      	beq.n	8003a8e <HAL_DMA_Abort+0x32a>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a5f      	ldr	r2, [pc, #380]	@ (8003bcc <HAL_DMA_Abort+0x468>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d01d      	beq.n	8003a8e <HAL_DMA_Abort+0x32a>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4a5e      	ldr	r2, [pc, #376]	@ (8003bd0 <HAL_DMA_Abort+0x46c>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d018      	beq.n	8003a8e <HAL_DMA_Abort+0x32a>
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a5c      	ldr	r2, [pc, #368]	@ (8003bd4 <HAL_DMA_Abort+0x470>)
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d013      	beq.n	8003a8e <HAL_DMA_Abort+0x32a>
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4a5b      	ldr	r2, [pc, #364]	@ (8003bd8 <HAL_DMA_Abort+0x474>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d00e      	beq.n	8003a8e <HAL_DMA_Abort+0x32a>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	4a59      	ldr	r2, [pc, #356]	@ (8003bdc <HAL_DMA_Abort+0x478>)
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d009      	beq.n	8003a8e <HAL_DMA_Abort+0x32a>
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4a58      	ldr	r2, [pc, #352]	@ (8003be0 <HAL_DMA_Abort+0x47c>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d004      	beq.n	8003a8e <HAL_DMA_Abort+0x32a>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4a56      	ldr	r2, [pc, #344]	@ (8003be4 <HAL_DMA_Abort+0x480>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d108      	bne.n	8003aa0 <HAL_DMA_Abort+0x33c>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	681a      	ldr	r2, [r3, #0]
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f022 0201 	bic.w	r2, r2, #1
 8003a9c:	601a      	str	r2, [r3, #0]
 8003a9e:	e007      	b.n	8003ab0 <HAL_DMA_Abort+0x34c>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f022 0201 	bic.w	r2, r2, #1
 8003aae:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8003ab0:	e013      	b.n	8003ada <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003ab2:	f7ff fb2f 	bl	8003114 <HAL_GetTick>
 8003ab6:	4602      	mov	r2, r0
 8003ab8:	693b      	ldr	r3, [r7, #16]
 8003aba:	1ad3      	subs	r3, r2, r3
 8003abc:	2b05      	cmp	r3, #5
 8003abe:	d90c      	bls.n	8003ada <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2220      	movs	r2, #32
 8003ac4:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2203      	movs	r2, #3
 8003aca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	e12d      	b.n	8003d36 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8003ada:	697b      	ldr	r3, [r7, #20]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f003 0301 	and.w	r3, r3, #1
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d1e5      	bne.n	8003ab2 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4a2f      	ldr	r2, [pc, #188]	@ (8003ba8 <HAL_DMA_Abort+0x444>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d04a      	beq.n	8003b86 <HAL_DMA_Abort+0x422>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4a2d      	ldr	r2, [pc, #180]	@ (8003bac <HAL_DMA_Abort+0x448>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d045      	beq.n	8003b86 <HAL_DMA_Abort+0x422>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4a2c      	ldr	r2, [pc, #176]	@ (8003bb0 <HAL_DMA_Abort+0x44c>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d040      	beq.n	8003b86 <HAL_DMA_Abort+0x422>
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a2a      	ldr	r2, [pc, #168]	@ (8003bb4 <HAL_DMA_Abort+0x450>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d03b      	beq.n	8003b86 <HAL_DMA_Abort+0x422>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a29      	ldr	r2, [pc, #164]	@ (8003bb8 <HAL_DMA_Abort+0x454>)
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d036      	beq.n	8003b86 <HAL_DMA_Abort+0x422>
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a27      	ldr	r2, [pc, #156]	@ (8003bbc <HAL_DMA_Abort+0x458>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d031      	beq.n	8003b86 <HAL_DMA_Abort+0x422>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	4a26      	ldr	r2, [pc, #152]	@ (8003bc0 <HAL_DMA_Abort+0x45c>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d02c      	beq.n	8003b86 <HAL_DMA_Abort+0x422>
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a24      	ldr	r2, [pc, #144]	@ (8003bc4 <HAL_DMA_Abort+0x460>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d027      	beq.n	8003b86 <HAL_DMA_Abort+0x422>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4a23      	ldr	r2, [pc, #140]	@ (8003bc8 <HAL_DMA_Abort+0x464>)
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d022      	beq.n	8003b86 <HAL_DMA_Abort+0x422>
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4a21      	ldr	r2, [pc, #132]	@ (8003bcc <HAL_DMA_Abort+0x468>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d01d      	beq.n	8003b86 <HAL_DMA_Abort+0x422>
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4a20      	ldr	r2, [pc, #128]	@ (8003bd0 <HAL_DMA_Abort+0x46c>)
 8003b50:	4293      	cmp	r3, r2
 8003b52:	d018      	beq.n	8003b86 <HAL_DMA_Abort+0x422>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4a1e      	ldr	r2, [pc, #120]	@ (8003bd4 <HAL_DMA_Abort+0x470>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d013      	beq.n	8003b86 <HAL_DMA_Abort+0x422>
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	4a1d      	ldr	r2, [pc, #116]	@ (8003bd8 <HAL_DMA_Abort+0x474>)
 8003b64:	4293      	cmp	r3, r2
 8003b66:	d00e      	beq.n	8003b86 <HAL_DMA_Abort+0x422>
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4a1b      	ldr	r2, [pc, #108]	@ (8003bdc <HAL_DMA_Abort+0x478>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d009      	beq.n	8003b86 <HAL_DMA_Abort+0x422>
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	4a1a      	ldr	r2, [pc, #104]	@ (8003be0 <HAL_DMA_Abort+0x47c>)
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	d004      	beq.n	8003b86 <HAL_DMA_Abort+0x422>
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a18      	ldr	r2, [pc, #96]	@ (8003be4 <HAL_DMA_Abort+0x480>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d101      	bne.n	8003b8a <HAL_DMA_Abort+0x426>
 8003b86:	2301      	movs	r3, #1
 8003b88:	e000      	b.n	8003b8c <HAL_DMA_Abort+0x428>
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d02b      	beq.n	8003be8 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b94:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b9a:	f003 031f 	and.w	r3, r3, #31
 8003b9e:	223f      	movs	r2, #63	@ 0x3f
 8003ba0:	409a      	lsls	r2, r3
 8003ba2:	68bb      	ldr	r3, [r7, #8]
 8003ba4:	609a      	str	r2, [r3, #8]
 8003ba6:	e02a      	b.n	8003bfe <HAL_DMA_Abort+0x49a>
 8003ba8:	40020010 	.word	0x40020010
 8003bac:	40020028 	.word	0x40020028
 8003bb0:	40020040 	.word	0x40020040
 8003bb4:	40020058 	.word	0x40020058
 8003bb8:	40020070 	.word	0x40020070
 8003bbc:	40020088 	.word	0x40020088
 8003bc0:	400200a0 	.word	0x400200a0
 8003bc4:	400200b8 	.word	0x400200b8
 8003bc8:	40020410 	.word	0x40020410
 8003bcc:	40020428 	.word	0x40020428
 8003bd0:	40020440 	.word	0x40020440
 8003bd4:	40020458 	.word	0x40020458
 8003bd8:	40020470 	.word	0x40020470
 8003bdc:	40020488 	.word	0x40020488
 8003be0:	400204a0 	.word	0x400204a0
 8003be4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bec:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bf2:	f003 031f 	and.w	r3, r3, #31
 8003bf6:	2201      	movs	r2, #1
 8003bf8:	409a      	lsls	r2, r3
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4a4f      	ldr	r2, [pc, #316]	@ (8003d40 <HAL_DMA_Abort+0x5dc>)
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d072      	beq.n	8003cee <HAL_DMA_Abort+0x58a>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4a4d      	ldr	r2, [pc, #308]	@ (8003d44 <HAL_DMA_Abort+0x5e0>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d06d      	beq.n	8003cee <HAL_DMA_Abort+0x58a>
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4a4c      	ldr	r2, [pc, #304]	@ (8003d48 <HAL_DMA_Abort+0x5e4>)
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d068      	beq.n	8003cee <HAL_DMA_Abort+0x58a>
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4a4a      	ldr	r2, [pc, #296]	@ (8003d4c <HAL_DMA_Abort+0x5e8>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d063      	beq.n	8003cee <HAL_DMA_Abort+0x58a>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4a49      	ldr	r2, [pc, #292]	@ (8003d50 <HAL_DMA_Abort+0x5ec>)
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	d05e      	beq.n	8003cee <HAL_DMA_Abort+0x58a>
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	4a47      	ldr	r2, [pc, #284]	@ (8003d54 <HAL_DMA_Abort+0x5f0>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d059      	beq.n	8003cee <HAL_DMA_Abort+0x58a>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4a46      	ldr	r2, [pc, #280]	@ (8003d58 <HAL_DMA_Abort+0x5f4>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d054      	beq.n	8003cee <HAL_DMA_Abort+0x58a>
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4a44      	ldr	r2, [pc, #272]	@ (8003d5c <HAL_DMA_Abort+0x5f8>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d04f      	beq.n	8003cee <HAL_DMA_Abort+0x58a>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4a43      	ldr	r2, [pc, #268]	@ (8003d60 <HAL_DMA_Abort+0x5fc>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d04a      	beq.n	8003cee <HAL_DMA_Abort+0x58a>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4a41      	ldr	r2, [pc, #260]	@ (8003d64 <HAL_DMA_Abort+0x600>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d045      	beq.n	8003cee <HAL_DMA_Abort+0x58a>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4a40      	ldr	r2, [pc, #256]	@ (8003d68 <HAL_DMA_Abort+0x604>)
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d040      	beq.n	8003cee <HAL_DMA_Abort+0x58a>
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4a3e      	ldr	r2, [pc, #248]	@ (8003d6c <HAL_DMA_Abort+0x608>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d03b      	beq.n	8003cee <HAL_DMA_Abort+0x58a>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a3d      	ldr	r2, [pc, #244]	@ (8003d70 <HAL_DMA_Abort+0x60c>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d036      	beq.n	8003cee <HAL_DMA_Abort+0x58a>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a3b      	ldr	r2, [pc, #236]	@ (8003d74 <HAL_DMA_Abort+0x610>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d031      	beq.n	8003cee <HAL_DMA_Abort+0x58a>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4a3a      	ldr	r2, [pc, #232]	@ (8003d78 <HAL_DMA_Abort+0x614>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d02c      	beq.n	8003cee <HAL_DMA_Abort+0x58a>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4a38      	ldr	r2, [pc, #224]	@ (8003d7c <HAL_DMA_Abort+0x618>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d027      	beq.n	8003cee <HAL_DMA_Abort+0x58a>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4a37      	ldr	r2, [pc, #220]	@ (8003d80 <HAL_DMA_Abort+0x61c>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d022      	beq.n	8003cee <HAL_DMA_Abort+0x58a>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a35      	ldr	r2, [pc, #212]	@ (8003d84 <HAL_DMA_Abort+0x620>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d01d      	beq.n	8003cee <HAL_DMA_Abort+0x58a>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a34      	ldr	r2, [pc, #208]	@ (8003d88 <HAL_DMA_Abort+0x624>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d018      	beq.n	8003cee <HAL_DMA_Abort+0x58a>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a32      	ldr	r2, [pc, #200]	@ (8003d8c <HAL_DMA_Abort+0x628>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d013      	beq.n	8003cee <HAL_DMA_Abort+0x58a>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a31      	ldr	r2, [pc, #196]	@ (8003d90 <HAL_DMA_Abort+0x62c>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d00e      	beq.n	8003cee <HAL_DMA_Abort+0x58a>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4a2f      	ldr	r2, [pc, #188]	@ (8003d94 <HAL_DMA_Abort+0x630>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d009      	beq.n	8003cee <HAL_DMA_Abort+0x58a>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4a2e      	ldr	r2, [pc, #184]	@ (8003d98 <HAL_DMA_Abort+0x634>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d004      	beq.n	8003cee <HAL_DMA_Abort+0x58a>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4a2c      	ldr	r2, [pc, #176]	@ (8003d9c <HAL_DMA_Abort+0x638>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d101      	bne.n	8003cf2 <HAL_DMA_Abort+0x58e>
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e000      	b.n	8003cf4 <HAL_DMA_Abort+0x590>
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d015      	beq.n	8003d24 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003cfc:	687a      	ldr	r2, [r7, #4]
 8003cfe:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003d00:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d00c      	beq.n	8003d24 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003d0e:	681a      	ldr	r2, [r3, #0]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003d14:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003d18:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d1e:	687a      	ldr	r2, [r7, #4]
 8003d20:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003d22:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2201      	movs	r2, #1
 8003d28:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8003d34:	2300      	movs	r3, #0
}
 8003d36:	4618      	mov	r0, r3
 8003d38:	3718      	adds	r7, #24
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}
 8003d3e:	bf00      	nop
 8003d40:	40020010 	.word	0x40020010
 8003d44:	40020028 	.word	0x40020028
 8003d48:	40020040 	.word	0x40020040
 8003d4c:	40020058 	.word	0x40020058
 8003d50:	40020070 	.word	0x40020070
 8003d54:	40020088 	.word	0x40020088
 8003d58:	400200a0 	.word	0x400200a0
 8003d5c:	400200b8 	.word	0x400200b8
 8003d60:	40020410 	.word	0x40020410
 8003d64:	40020428 	.word	0x40020428
 8003d68:	40020440 	.word	0x40020440
 8003d6c:	40020458 	.word	0x40020458
 8003d70:	40020470 	.word	0x40020470
 8003d74:	40020488 	.word	0x40020488
 8003d78:	400204a0 	.word	0x400204a0
 8003d7c:	400204b8 	.word	0x400204b8
 8003d80:	58025408 	.word	0x58025408
 8003d84:	5802541c 	.word	0x5802541c
 8003d88:	58025430 	.word	0x58025430
 8003d8c:	58025444 	.word	0x58025444
 8003d90:	58025458 	.word	0x58025458
 8003d94:	5802546c 	.word	0x5802546c
 8003d98:	58025480 	.word	0x58025480
 8003d9c:	58025494 	.word	0x58025494

08003da0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b084      	sub	sp, #16
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d101      	bne.n	8003db2 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8003dae:	2301      	movs	r3, #1
 8003db0:	e237      	b.n	8004222 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003db8:	b2db      	uxtb	r3, r3
 8003dba:	2b02      	cmp	r3, #2
 8003dbc:	d004      	beq.n	8003dc8 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2280      	movs	r2, #128	@ 0x80
 8003dc2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	e22c      	b.n	8004222 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4a5c      	ldr	r2, [pc, #368]	@ (8003f40 <HAL_DMA_Abort_IT+0x1a0>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d04a      	beq.n	8003e68 <HAL_DMA_Abort_IT+0xc8>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4a5b      	ldr	r2, [pc, #364]	@ (8003f44 <HAL_DMA_Abort_IT+0x1a4>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d045      	beq.n	8003e68 <HAL_DMA_Abort_IT+0xc8>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a59      	ldr	r2, [pc, #356]	@ (8003f48 <HAL_DMA_Abort_IT+0x1a8>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d040      	beq.n	8003e68 <HAL_DMA_Abort_IT+0xc8>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4a58      	ldr	r2, [pc, #352]	@ (8003f4c <HAL_DMA_Abort_IT+0x1ac>)
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d03b      	beq.n	8003e68 <HAL_DMA_Abort_IT+0xc8>
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a56      	ldr	r2, [pc, #344]	@ (8003f50 <HAL_DMA_Abort_IT+0x1b0>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d036      	beq.n	8003e68 <HAL_DMA_Abort_IT+0xc8>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4a55      	ldr	r2, [pc, #340]	@ (8003f54 <HAL_DMA_Abort_IT+0x1b4>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d031      	beq.n	8003e68 <HAL_DMA_Abort_IT+0xc8>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4a53      	ldr	r2, [pc, #332]	@ (8003f58 <HAL_DMA_Abort_IT+0x1b8>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d02c      	beq.n	8003e68 <HAL_DMA_Abort_IT+0xc8>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4a52      	ldr	r2, [pc, #328]	@ (8003f5c <HAL_DMA_Abort_IT+0x1bc>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d027      	beq.n	8003e68 <HAL_DMA_Abort_IT+0xc8>
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a50      	ldr	r2, [pc, #320]	@ (8003f60 <HAL_DMA_Abort_IT+0x1c0>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d022      	beq.n	8003e68 <HAL_DMA_Abort_IT+0xc8>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4a4f      	ldr	r2, [pc, #316]	@ (8003f64 <HAL_DMA_Abort_IT+0x1c4>)
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d01d      	beq.n	8003e68 <HAL_DMA_Abort_IT+0xc8>
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4a4d      	ldr	r2, [pc, #308]	@ (8003f68 <HAL_DMA_Abort_IT+0x1c8>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d018      	beq.n	8003e68 <HAL_DMA_Abort_IT+0xc8>
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4a4c      	ldr	r2, [pc, #304]	@ (8003f6c <HAL_DMA_Abort_IT+0x1cc>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d013      	beq.n	8003e68 <HAL_DMA_Abort_IT+0xc8>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4a4a      	ldr	r2, [pc, #296]	@ (8003f70 <HAL_DMA_Abort_IT+0x1d0>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d00e      	beq.n	8003e68 <HAL_DMA_Abort_IT+0xc8>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4a49      	ldr	r2, [pc, #292]	@ (8003f74 <HAL_DMA_Abort_IT+0x1d4>)
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d009      	beq.n	8003e68 <HAL_DMA_Abort_IT+0xc8>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4a47      	ldr	r2, [pc, #284]	@ (8003f78 <HAL_DMA_Abort_IT+0x1d8>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d004      	beq.n	8003e68 <HAL_DMA_Abort_IT+0xc8>
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	4a46      	ldr	r2, [pc, #280]	@ (8003f7c <HAL_DMA_Abort_IT+0x1dc>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d101      	bne.n	8003e6c <HAL_DMA_Abort_IT+0xcc>
 8003e68:	2301      	movs	r3, #1
 8003e6a:	e000      	b.n	8003e6e <HAL_DMA_Abort_IT+0xce>
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	f000 8086 	beq.w	8003f80 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2204      	movs	r2, #4
 8003e78:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4a2f      	ldr	r2, [pc, #188]	@ (8003f40 <HAL_DMA_Abort_IT+0x1a0>)
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d04a      	beq.n	8003f1c <HAL_DMA_Abort_IT+0x17c>
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4a2e      	ldr	r2, [pc, #184]	@ (8003f44 <HAL_DMA_Abort_IT+0x1a4>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d045      	beq.n	8003f1c <HAL_DMA_Abort_IT+0x17c>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4a2c      	ldr	r2, [pc, #176]	@ (8003f48 <HAL_DMA_Abort_IT+0x1a8>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d040      	beq.n	8003f1c <HAL_DMA_Abort_IT+0x17c>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a2b      	ldr	r2, [pc, #172]	@ (8003f4c <HAL_DMA_Abort_IT+0x1ac>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d03b      	beq.n	8003f1c <HAL_DMA_Abort_IT+0x17c>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	4a29      	ldr	r2, [pc, #164]	@ (8003f50 <HAL_DMA_Abort_IT+0x1b0>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d036      	beq.n	8003f1c <HAL_DMA_Abort_IT+0x17c>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4a28      	ldr	r2, [pc, #160]	@ (8003f54 <HAL_DMA_Abort_IT+0x1b4>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d031      	beq.n	8003f1c <HAL_DMA_Abort_IT+0x17c>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a26      	ldr	r2, [pc, #152]	@ (8003f58 <HAL_DMA_Abort_IT+0x1b8>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d02c      	beq.n	8003f1c <HAL_DMA_Abort_IT+0x17c>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4a25      	ldr	r2, [pc, #148]	@ (8003f5c <HAL_DMA_Abort_IT+0x1bc>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d027      	beq.n	8003f1c <HAL_DMA_Abort_IT+0x17c>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a23      	ldr	r2, [pc, #140]	@ (8003f60 <HAL_DMA_Abort_IT+0x1c0>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d022      	beq.n	8003f1c <HAL_DMA_Abort_IT+0x17c>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4a22      	ldr	r2, [pc, #136]	@ (8003f64 <HAL_DMA_Abort_IT+0x1c4>)
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d01d      	beq.n	8003f1c <HAL_DMA_Abort_IT+0x17c>
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4a20      	ldr	r2, [pc, #128]	@ (8003f68 <HAL_DMA_Abort_IT+0x1c8>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d018      	beq.n	8003f1c <HAL_DMA_Abort_IT+0x17c>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a1f      	ldr	r2, [pc, #124]	@ (8003f6c <HAL_DMA_Abort_IT+0x1cc>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d013      	beq.n	8003f1c <HAL_DMA_Abort_IT+0x17c>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a1d      	ldr	r2, [pc, #116]	@ (8003f70 <HAL_DMA_Abort_IT+0x1d0>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d00e      	beq.n	8003f1c <HAL_DMA_Abort_IT+0x17c>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	4a1c      	ldr	r2, [pc, #112]	@ (8003f74 <HAL_DMA_Abort_IT+0x1d4>)
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d009      	beq.n	8003f1c <HAL_DMA_Abort_IT+0x17c>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4a1a      	ldr	r2, [pc, #104]	@ (8003f78 <HAL_DMA_Abort_IT+0x1d8>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d004      	beq.n	8003f1c <HAL_DMA_Abort_IT+0x17c>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	4a19      	ldr	r2, [pc, #100]	@ (8003f7c <HAL_DMA_Abort_IT+0x1dc>)
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d108      	bne.n	8003f2e <HAL_DMA_Abort_IT+0x18e>
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	681a      	ldr	r2, [r3, #0]
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f022 0201 	bic.w	r2, r2, #1
 8003f2a:	601a      	str	r2, [r3, #0]
 8003f2c:	e178      	b.n	8004220 <HAL_DMA_Abort_IT+0x480>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	681a      	ldr	r2, [r3, #0]
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f022 0201 	bic.w	r2, r2, #1
 8003f3c:	601a      	str	r2, [r3, #0]
 8003f3e:	e16f      	b.n	8004220 <HAL_DMA_Abort_IT+0x480>
 8003f40:	40020010 	.word	0x40020010
 8003f44:	40020028 	.word	0x40020028
 8003f48:	40020040 	.word	0x40020040
 8003f4c:	40020058 	.word	0x40020058
 8003f50:	40020070 	.word	0x40020070
 8003f54:	40020088 	.word	0x40020088
 8003f58:	400200a0 	.word	0x400200a0
 8003f5c:	400200b8 	.word	0x400200b8
 8003f60:	40020410 	.word	0x40020410
 8003f64:	40020428 	.word	0x40020428
 8003f68:	40020440 	.word	0x40020440
 8003f6c:	40020458 	.word	0x40020458
 8003f70:	40020470 	.word	0x40020470
 8003f74:	40020488 	.word	0x40020488
 8003f78:	400204a0 	.word	0x400204a0
 8003f7c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	681a      	ldr	r2, [r3, #0]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f022 020e 	bic.w	r2, r2, #14
 8003f8e:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a6c      	ldr	r2, [pc, #432]	@ (8004148 <HAL_DMA_Abort_IT+0x3a8>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d04a      	beq.n	8004030 <HAL_DMA_Abort_IT+0x290>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a6b      	ldr	r2, [pc, #428]	@ (800414c <HAL_DMA_Abort_IT+0x3ac>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d045      	beq.n	8004030 <HAL_DMA_Abort_IT+0x290>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a69      	ldr	r2, [pc, #420]	@ (8004150 <HAL_DMA_Abort_IT+0x3b0>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d040      	beq.n	8004030 <HAL_DMA_Abort_IT+0x290>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a68      	ldr	r2, [pc, #416]	@ (8004154 <HAL_DMA_Abort_IT+0x3b4>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d03b      	beq.n	8004030 <HAL_DMA_Abort_IT+0x290>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a66      	ldr	r2, [pc, #408]	@ (8004158 <HAL_DMA_Abort_IT+0x3b8>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d036      	beq.n	8004030 <HAL_DMA_Abort_IT+0x290>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a65      	ldr	r2, [pc, #404]	@ (800415c <HAL_DMA_Abort_IT+0x3bc>)
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d031      	beq.n	8004030 <HAL_DMA_Abort_IT+0x290>
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a63      	ldr	r2, [pc, #396]	@ (8004160 <HAL_DMA_Abort_IT+0x3c0>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d02c      	beq.n	8004030 <HAL_DMA_Abort_IT+0x290>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4a62      	ldr	r2, [pc, #392]	@ (8004164 <HAL_DMA_Abort_IT+0x3c4>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d027      	beq.n	8004030 <HAL_DMA_Abort_IT+0x290>
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a60      	ldr	r2, [pc, #384]	@ (8004168 <HAL_DMA_Abort_IT+0x3c8>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d022      	beq.n	8004030 <HAL_DMA_Abort_IT+0x290>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	4a5f      	ldr	r2, [pc, #380]	@ (800416c <HAL_DMA_Abort_IT+0x3cc>)
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d01d      	beq.n	8004030 <HAL_DMA_Abort_IT+0x290>
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	4a5d      	ldr	r2, [pc, #372]	@ (8004170 <HAL_DMA_Abort_IT+0x3d0>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d018      	beq.n	8004030 <HAL_DMA_Abort_IT+0x290>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4a5c      	ldr	r2, [pc, #368]	@ (8004174 <HAL_DMA_Abort_IT+0x3d4>)
 8004004:	4293      	cmp	r3, r2
 8004006:	d013      	beq.n	8004030 <HAL_DMA_Abort_IT+0x290>
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	4a5a      	ldr	r2, [pc, #360]	@ (8004178 <HAL_DMA_Abort_IT+0x3d8>)
 800400e:	4293      	cmp	r3, r2
 8004010:	d00e      	beq.n	8004030 <HAL_DMA_Abort_IT+0x290>
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	4a59      	ldr	r2, [pc, #356]	@ (800417c <HAL_DMA_Abort_IT+0x3dc>)
 8004018:	4293      	cmp	r3, r2
 800401a:	d009      	beq.n	8004030 <HAL_DMA_Abort_IT+0x290>
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4a57      	ldr	r2, [pc, #348]	@ (8004180 <HAL_DMA_Abort_IT+0x3e0>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d004      	beq.n	8004030 <HAL_DMA_Abort_IT+0x290>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	4a56      	ldr	r2, [pc, #344]	@ (8004184 <HAL_DMA_Abort_IT+0x3e4>)
 800402c:	4293      	cmp	r3, r2
 800402e:	d108      	bne.n	8004042 <HAL_DMA_Abort_IT+0x2a2>
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	681a      	ldr	r2, [r3, #0]
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f022 0201 	bic.w	r2, r2, #1
 800403e:	601a      	str	r2, [r3, #0]
 8004040:	e007      	b.n	8004052 <HAL_DMA_Abort_IT+0x2b2>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	681a      	ldr	r2, [r3, #0]
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f022 0201 	bic.w	r2, r2, #1
 8004050:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4a3c      	ldr	r2, [pc, #240]	@ (8004148 <HAL_DMA_Abort_IT+0x3a8>)
 8004058:	4293      	cmp	r3, r2
 800405a:	d072      	beq.n	8004142 <HAL_DMA_Abort_IT+0x3a2>
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4a3a      	ldr	r2, [pc, #232]	@ (800414c <HAL_DMA_Abort_IT+0x3ac>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d06d      	beq.n	8004142 <HAL_DMA_Abort_IT+0x3a2>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4a39      	ldr	r2, [pc, #228]	@ (8004150 <HAL_DMA_Abort_IT+0x3b0>)
 800406c:	4293      	cmp	r3, r2
 800406e:	d068      	beq.n	8004142 <HAL_DMA_Abort_IT+0x3a2>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	4a37      	ldr	r2, [pc, #220]	@ (8004154 <HAL_DMA_Abort_IT+0x3b4>)
 8004076:	4293      	cmp	r3, r2
 8004078:	d063      	beq.n	8004142 <HAL_DMA_Abort_IT+0x3a2>
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	4a36      	ldr	r2, [pc, #216]	@ (8004158 <HAL_DMA_Abort_IT+0x3b8>)
 8004080:	4293      	cmp	r3, r2
 8004082:	d05e      	beq.n	8004142 <HAL_DMA_Abort_IT+0x3a2>
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4a34      	ldr	r2, [pc, #208]	@ (800415c <HAL_DMA_Abort_IT+0x3bc>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d059      	beq.n	8004142 <HAL_DMA_Abort_IT+0x3a2>
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4a33      	ldr	r2, [pc, #204]	@ (8004160 <HAL_DMA_Abort_IT+0x3c0>)
 8004094:	4293      	cmp	r3, r2
 8004096:	d054      	beq.n	8004142 <HAL_DMA_Abort_IT+0x3a2>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4a31      	ldr	r2, [pc, #196]	@ (8004164 <HAL_DMA_Abort_IT+0x3c4>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d04f      	beq.n	8004142 <HAL_DMA_Abort_IT+0x3a2>
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4a30      	ldr	r2, [pc, #192]	@ (8004168 <HAL_DMA_Abort_IT+0x3c8>)
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d04a      	beq.n	8004142 <HAL_DMA_Abort_IT+0x3a2>
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a2e      	ldr	r2, [pc, #184]	@ (800416c <HAL_DMA_Abort_IT+0x3cc>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d045      	beq.n	8004142 <HAL_DMA_Abort_IT+0x3a2>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4a2d      	ldr	r2, [pc, #180]	@ (8004170 <HAL_DMA_Abort_IT+0x3d0>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d040      	beq.n	8004142 <HAL_DMA_Abort_IT+0x3a2>
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4a2b      	ldr	r2, [pc, #172]	@ (8004174 <HAL_DMA_Abort_IT+0x3d4>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d03b      	beq.n	8004142 <HAL_DMA_Abort_IT+0x3a2>
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	4a2a      	ldr	r2, [pc, #168]	@ (8004178 <HAL_DMA_Abort_IT+0x3d8>)
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d036      	beq.n	8004142 <HAL_DMA_Abort_IT+0x3a2>
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4a28      	ldr	r2, [pc, #160]	@ (800417c <HAL_DMA_Abort_IT+0x3dc>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d031      	beq.n	8004142 <HAL_DMA_Abort_IT+0x3a2>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4a27      	ldr	r2, [pc, #156]	@ (8004180 <HAL_DMA_Abort_IT+0x3e0>)
 80040e4:	4293      	cmp	r3, r2
 80040e6:	d02c      	beq.n	8004142 <HAL_DMA_Abort_IT+0x3a2>
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4a25      	ldr	r2, [pc, #148]	@ (8004184 <HAL_DMA_Abort_IT+0x3e4>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d027      	beq.n	8004142 <HAL_DMA_Abort_IT+0x3a2>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a24      	ldr	r2, [pc, #144]	@ (8004188 <HAL_DMA_Abort_IT+0x3e8>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d022      	beq.n	8004142 <HAL_DMA_Abort_IT+0x3a2>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4a22      	ldr	r2, [pc, #136]	@ (800418c <HAL_DMA_Abort_IT+0x3ec>)
 8004102:	4293      	cmp	r3, r2
 8004104:	d01d      	beq.n	8004142 <HAL_DMA_Abort_IT+0x3a2>
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4a21      	ldr	r2, [pc, #132]	@ (8004190 <HAL_DMA_Abort_IT+0x3f0>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d018      	beq.n	8004142 <HAL_DMA_Abort_IT+0x3a2>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a1f      	ldr	r2, [pc, #124]	@ (8004194 <HAL_DMA_Abort_IT+0x3f4>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d013      	beq.n	8004142 <HAL_DMA_Abort_IT+0x3a2>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4a1e      	ldr	r2, [pc, #120]	@ (8004198 <HAL_DMA_Abort_IT+0x3f8>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d00e      	beq.n	8004142 <HAL_DMA_Abort_IT+0x3a2>
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4a1c      	ldr	r2, [pc, #112]	@ (800419c <HAL_DMA_Abort_IT+0x3fc>)
 800412a:	4293      	cmp	r3, r2
 800412c:	d009      	beq.n	8004142 <HAL_DMA_Abort_IT+0x3a2>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4a1b      	ldr	r2, [pc, #108]	@ (80041a0 <HAL_DMA_Abort_IT+0x400>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d004      	beq.n	8004142 <HAL_DMA_Abort_IT+0x3a2>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4a19      	ldr	r2, [pc, #100]	@ (80041a4 <HAL_DMA_Abort_IT+0x404>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d132      	bne.n	80041a8 <HAL_DMA_Abort_IT+0x408>
 8004142:	2301      	movs	r3, #1
 8004144:	e031      	b.n	80041aa <HAL_DMA_Abort_IT+0x40a>
 8004146:	bf00      	nop
 8004148:	40020010 	.word	0x40020010
 800414c:	40020028 	.word	0x40020028
 8004150:	40020040 	.word	0x40020040
 8004154:	40020058 	.word	0x40020058
 8004158:	40020070 	.word	0x40020070
 800415c:	40020088 	.word	0x40020088
 8004160:	400200a0 	.word	0x400200a0
 8004164:	400200b8 	.word	0x400200b8
 8004168:	40020410 	.word	0x40020410
 800416c:	40020428 	.word	0x40020428
 8004170:	40020440 	.word	0x40020440
 8004174:	40020458 	.word	0x40020458
 8004178:	40020470 	.word	0x40020470
 800417c:	40020488 	.word	0x40020488
 8004180:	400204a0 	.word	0x400204a0
 8004184:	400204b8 	.word	0x400204b8
 8004188:	58025408 	.word	0x58025408
 800418c:	5802541c 	.word	0x5802541c
 8004190:	58025430 	.word	0x58025430
 8004194:	58025444 	.word	0x58025444
 8004198:	58025458 	.word	0x58025458
 800419c:	5802546c 	.word	0x5802546c
 80041a0:	58025480 	.word	0x58025480
 80041a4:	58025494 	.word	0x58025494
 80041a8:	2300      	movs	r3, #0
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d028      	beq.n	8004200 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041b2:	681a      	ldr	r2, [r3, #0]
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041b8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80041bc:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041c2:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041c8:	f003 031f 	and.w	r3, r3, #31
 80041cc:	2201      	movs	r2, #1
 80041ce:	409a      	lsls	r2, r3
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80041d8:	687a      	ldr	r2, [r7, #4]
 80041da:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80041dc:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d00c      	beq.n	8004200 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80041ea:	681a      	ldr	r2, [r3, #0]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80041f0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80041f4:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041fa:	687a      	ldr	r2, [r7, #4]
 80041fc:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80041fe:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2201      	movs	r2, #1
 8004204:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2200      	movs	r2, #0
 800420c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004214:	2b00      	cmp	r3, #0
 8004216:	d003      	beq.n	8004220 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800421c:	6878      	ldr	r0, [r7, #4]
 800421e:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8004220:	2300      	movs	r3, #0
}
 8004222:	4618      	mov	r0, r3
 8004224:	3710      	adds	r7, #16
 8004226:	46bd      	mov	sp, r7
 8004228:	bd80      	pop	{r7, pc}
 800422a:	bf00      	nop

0800422c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b088      	sub	sp, #32
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
 8004234:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004236:	2300      	movs	r3, #0
 8004238:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800423a:	4b43      	ldr	r3, [pc, #268]	@ (8004348 <HAL_GPIO_Init+0x11c>)
 800423c:	617b      	str	r3, [r7, #20]
#endif

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	4a42      	ldr	r2, [pc, #264]	@ (800434c <HAL_GPIO_Init+0x120>)
 8004242:	4293      	cmp	r3, r2
 8004244:	d02b      	beq.n	800429e <HAL_GPIO_Init+0x72>
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	4a41      	ldr	r2, [pc, #260]	@ (8004350 <HAL_GPIO_Init+0x124>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d027      	beq.n	800429e <HAL_GPIO_Init+0x72>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	4a40      	ldr	r2, [pc, #256]	@ (8004354 <HAL_GPIO_Init+0x128>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d023      	beq.n	800429e <HAL_GPIO_Init+0x72>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	4a3f      	ldr	r2, [pc, #252]	@ (8004358 <HAL_GPIO_Init+0x12c>)
 800425a:	4293      	cmp	r3, r2
 800425c:	d01f      	beq.n	800429e <HAL_GPIO_Init+0x72>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	4a3e      	ldr	r2, [pc, #248]	@ (800435c <HAL_GPIO_Init+0x130>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d01b      	beq.n	800429e <HAL_GPIO_Init+0x72>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	4a3d      	ldr	r2, [pc, #244]	@ (8004360 <HAL_GPIO_Init+0x134>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d017      	beq.n	800429e <HAL_GPIO_Init+0x72>
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	4a3c      	ldr	r2, [pc, #240]	@ (8004364 <HAL_GPIO_Init+0x138>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d013      	beq.n	800429e <HAL_GPIO_Init+0x72>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	4a3b      	ldr	r2, [pc, #236]	@ (8004368 <HAL_GPIO_Init+0x13c>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d00f      	beq.n	800429e <HAL_GPIO_Init+0x72>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	4a3a      	ldr	r2, [pc, #232]	@ (800436c <HAL_GPIO_Init+0x140>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d00b      	beq.n	800429e <HAL_GPIO_Init+0x72>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	4a39      	ldr	r2, [pc, #228]	@ (8004370 <HAL_GPIO_Init+0x144>)
 800428a:	4293      	cmp	r3, r2
 800428c:	d007      	beq.n	800429e <HAL_GPIO_Init+0x72>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	4a38      	ldr	r2, [pc, #224]	@ (8004374 <HAL_GPIO_Init+0x148>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d003      	beq.n	800429e <HAL_GPIO_Init+0x72>
 8004296:	21b3      	movs	r1, #179	@ 0xb3
 8004298:	4837      	ldr	r0, [pc, #220]	@ (8004378 <HAL_GPIO_Init+0x14c>)
 800429a:	f7fe f9ed 	bl	8002678 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	b29b      	uxth	r3, r3
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d004      	beq.n	80042b2 <HAL_GPIO_Init+0x86>
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042b0:	d303      	bcc.n	80042ba <HAL_GPIO_Init+0x8e>
 80042b2:	21b4      	movs	r1, #180	@ 0xb4
 80042b4:	4830      	ldr	r0, [pc, #192]	@ (8004378 <HAL_GPIO_Init+0x14c>)
 80042b6:	f7fe f9df 	bl	8002678 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	685b      	ldr	r3, [r3, #4]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	f000 824f 	beq.w	8004762 <HAL_GPIO_Init+0x536>
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	685b      	ldr	r3, [r3, #4]
 80042c8:	2b01      	cmp	r3, #1
 80042ca:	f000 824a 	beq.w	8004762 <HAL_GPIO_Init+0x536>
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	2b11      	cmp	r3, #17
 80042d4:	f000 8245 	beq.w	8004762 <HAL_GPIO_Init+0x536>
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	2b02      	cmp	r3, #2
 80042de:	f000 8240 	beq.w	8004762 <HAL_GPIO_Init+0x536>
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	2b12      	cmp	r3, #18
 80042e8:	f000 823b 	beq.w	8004762 <HAL_GPIO_Init+0x536>
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	685b      	ldr	r3, [r3, #4]
 80042f0:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 80042f4:	f000 8235 	beq.w	8004762 <HAL_GPIO_Init+0x536>
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	685b      	ldr	r3, [r3, #4]
 80042fc:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8004300:	f000 822f 	beq.w	8004762 <HAL_GPIO_Init+0x536>
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	685b      	ldr	r3, [r3, #4]
 8004308:	f5b3 1f44 	cmp.w	r3, #3211264	@ 0x310000
 800430c:	f000 8229 	beq.w	8004762 <HAL_GPIO_Init+0x536>
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	f5b3 1f90 	cmp.w	r3, #1179648	@ 0x120000
 8004318:	f000 8223 	beq.w	8004762 <HAL_GPIO_Init+0x536>
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	f5b3 1f08 	cmp.w	r3, #2228224	@ 0x220000
 8004324:	f000 821d 	beq.w	8004762 <HAL_GPIO_Init+0x536>
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	f5b3 1f48 	cmp.w	r3, #3276800	@ 0x320000
 8004330:	f000 8217 	beq.w	8004762 <HAL_GPIO_Init+0x536>
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	2b03      	cmp	r3, #3
 800433a:	f000 8212 	beq.w	8004762 <HAL_GPIO_Init+0x536>
 800433e:	21b5      	movs	r1, #181	@ 0xb5
 8004340:	480d      	ldr	r0, [pc, #52]	@ (8004378 <HAL_GPIO_Init+0x14c>)
 8004342:	f7fe f999 	bl	8002678 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004346:	e20c      	b.n	8004762 <HAL_GPIO_Init+0x536>
 8004348:	58000080 	.word	0x58000080
 800434c:	58020000 	.word	0x58020000
 8004350:	58020400 	.word	0x58020400
 8004354:	58020800 	.word	0x58020800
 8004358:	58020c00 	.word	0x58020c00
 800435c:	58021000 	.word	0x58021000
 8004360:	58021400 	.word	0x58021400
 8004364:	58021800 	.word	0x58021800
 8004368:	58021c00 	.word	0x58021c00
 800436c:	58022000 	.word	0x58022000
 8004370:	58022400 	.word	0x58022400
 8004374:	58022800 	.word	0x58022800
 8004378:	08011570 	.word	0x08011570
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	681a      	ldr	r2, [r3, #0]
 8004380:	2101      	movs	r1, #1
 8004382:	69fb      	ldr	r3, [r7, #28]
 8004384:	fa01 f303 	lsl.w	r3, r1, r3
 8004388:	4013      	ands	r3, r2
 800438a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800438c:	693b      	ldr	r3, [r7, #16]
 800438e:	2b00      	cmp	r3, #0
 8004390:	f000 81e4 	beq.w	800475c <HAL_GPIO_Init+0x530>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	f003 0303 	and.w	r3, r3, #3
 800439c:	2b01      	cmp	r3, #1
 800439e:	d005      	beq.n	80043ac <HAL_GPIO_Init+0x180>
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	685b      	ldr	r3, [r3, #4]
 80043a4:	f003 0303 	and.w	r3, r3, #3
 80043a8:	2b02      	cmp	r3, #2
 80043aa:	d144      	bne.n	8004436 <HAL_GPIO_Init+0x20a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	68db      	ldr	r3, [r3, #12]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d00f      	beq.n	80043d4 <HAL_GPIO_Init+0x1a8>
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	68db      	ldr	r3, [r3, #12]
 80043b8:	2b01      	cmp	r3, #1
 80043ba:	d00b      	beq.n	80043d4 <HAL_GPIO_Init+0x1a8>
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	68db      	ldr	r3, [r3, #12]
 80043c0:	2b02      	cmp	r3, #2
 80043c2:	d007      	beq.n	80043d4 <HAL_GPIO_Init+0x1a8>
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	68db      	ldr	r3, [r3, #12]
 80043c8:	2b03      	cmp	r3, #3
 80043ca:	d003      	beq.n	80043d4 <HAL_GPIO_Init+0x1a8>
 80043cc:	21c4      	movs	r1, #196	@ 0xc4
 80043ce:	489a      	ldr	r0, [pc, #616]	@ (8004638 <HAL_GPIO_Init+0x40c>)
 80043d0:	f7fe f952 	bl	8002678 <assert_failed>

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	689b      	ldr	r3, [r3, #8]
 80043d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80043da:	69fb      	ldr	r3, [r7, #28]
 80043dc:	005b      	lsls	r3, r3, #1
 80043de:	2203      	movs	r2, #3
 80043e0:	fa02 f303 	lsl.w	r3, r2, r3
 80043e4:	43db      	mvns	r3, r3
 80043e6:	69ba      	ldr	r2, [r7, #24]
 80043e8:	4013      	ands	r3, r2
 80043ea:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	68da      	ldr	r2, [r3, #12]
 80043f0:	69fb      	ldr	r3, [r7, #28]
 80043f2:	005b      	lsls	r3, r3, #1
 80043f4:	fa02 f303 	lsl.w	r3, r2, r3
 80043f8:	69ba      	ldr	r2, [r7, #24]
 80043fa:	4313      	orrs	r3, r2
 80043fc:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	69ba      	ldr	r2, [r7, #24]
 8004402:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	685b      	ldr	r3, [r3, #4]
 8004408:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800440a:	2201      	movs	r2, #1
 800440c:	69fb      	ldr	r3, [r7, #28]
 800440e:	fa02 f303 	lsl.w	r3, r2, r3
 8004412:	43db      	mvns	r3, r3
 8004414:	69ba      	ldr	r2, [r7, #24]
 8004416:	4013      	ands	r3, r2
 8004418:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	685b      	ldr	r3, [r3, #4]
 800441e:	091b      	lsrs	r3, r3, #4
 8004420:	f003 0201 	and.w	r2, r3, #1
 8004424:	69fb      	ldr	r3, [r7, #28]
 8004426:	fa02 f303 	lsl.w	r3, r2, r3
 800442a:	69ba      	ldr	r2, [r7, #24]
 800442c:	4313      	orrs	r3, r2
 800442e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	69ba      	ldr	r2, [r7, #24]
 8004434:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	685b      	ldr	r3, [r3, #4]
 800443a:	f003 0303 	and.w	r3, r3, #3
 800443e:	2b03      	cmp	r3, #3
 8004440:	d027      	beq.n	8004492 <HAL_GPIO_Init+0x266>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	689b      	ldr	r3, [r3, #8]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d00b      	beq.n	8004462 <HAL_GPIO_Init+0x236>
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	2b01      	cmp	r3, #1
 8004450:	d007      	beq.n	8004462 <HAL_GPIO_Init+0x236>
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	689b      	ldr	r3, [r3, #8]
 8004456:	2b02      	cmp	r3, #2
 8004458:	d003      	beq.n	8004462 <HAL_GPIO_Init+0x236>
 800445a:	21d6      	movs	r1, #214	@ 0xd6
 800445c:	4876      	ldr	r0, [pc, #472]	@ (8004638 <HAL_GPIO_Init+0x40c>)
 800445e:	f7fe f90b 	bl	8002678 <assert_failed>

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	68db      	ldr	r3, [r3, #12]
 8004466:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004468:	69fb      	ldr	r3, [r7, #28]
 800446a:	005b      	lsls	r3, r3, #1
 800446c:	2203      	movs	r2, #3
 800446e:	fa02 f303 	lsl.w	r3, r2, r3
 8004472:	43db      	mvns	r3, r3
 8004474:	69ba      	ldr	r2, [r7, #24]
 8004476:	4013      	ands	r3, r2
 8004478:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	689a      	ldr	r2, [r3, #8]
 800447e:	69fb      	ldr	r3, [r7, #28]
 8004480:	005b      	lsls	r3, r3, #1
 8004482:	fa02 f303 	lsl.w	r3, r2, r3
 8004486:	69ba      	ldr	r2, [r7, #24]
 8004488:	4313      	orrs	r3, r2
 800448a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	69ba      	ldr	r2, [r7, #24]
 8004490:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	685b      	ldr	r3, [r3, #4]
 8004496:	f003 0303 	and.w	r3, r3, #3
 800449a:	2b02      	cmp	r3, #2
 800449c:	d15b      	bne.n	8004556 <HAL_GPIO_Init+0x32a>
      {
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	4a66      	ldr	r2, [pc, #408]	@ (800463c <HAL_GPIO_Init+0x410>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d02b      	beq.n	80044fe <HAL_GPIO_Init+0x2d2>
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	4a65      	ldr	r2, [pc, #404]	@ (8004640 <HAL_GPIO_Init+0x414>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d027      	beq.n	80044fe <HAL_GPIO_Init+0x2d2>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	4a64      	ldr	r2, [pc, #400]	@ (8004644 <HAL_GPIO_Init+0x418>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d023      	beq.n	80044fe <HAL_GPIO_Init+0x2d2>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	4a63      	ldr	r2, [pc, #396]	@ (8004648 <HAL_GPIO_Init+0x41c>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d01f      	beq.n	80044fe <HAL_GPIO_Init+0x2d2>
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	4a62      	ldr	r2, [pc, #392]	@ (800464c <HAL_GPIO_Init+0x420>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d01b      	beq.n	80044fe <HAL_GPIO_Init+0x2d2>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	4a61      	ldr	r2, [pc, #388]	@ (8004650 <HAL_GPIO_Init+0x424>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d017      	beq.n	80044fe <HAL_GPIO_Init+0x2d2>
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	4a60      	ldr	r2, [pc, #384]	@ (8004654 <HAL_GPIO_Init+0x428>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d013      	beq.n	80044fe <HAL_GPIO_Init+0x2d2>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	4a5f      	ldr	r2, [pc, #380]	@ (8004658 <HAL_GPIO_Init+0x42c>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d00f      	beq.n	80044fe <HAL_GPIO_Init+0x2d2>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	4a5e      	ldr	r2, [pc, #376]	@ (800465c <HAL_GPIO_Init+0x430>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d00b      	beq.n	80044fe <HAL_GPIO_Init+0x2d2>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	4a5d      	ldr	r2, [pc, #372]	@ (8004660 <HAL_GPIO_Init+0x434>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d007      	beq.n	80044fe <HAL_GPIO_Init+0x2d2>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	4a5c      	ldr	r2, [pc, #368]	@ (8004664 <HAL_GPIO_Init+0x438>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d003      	beq.n	80044fe <HAL_GPIO_Init+0x2d2>
 80044f6:	21e3      	movs	r1, #227	@ 0xe3
 80044f8:	484f      	ldr	r0, [pc, #316]	@ (8004638 <HAL_GPIO_Init+0x40c>)
 80044fa:	f7fe f8bd 	bl	8002678 <assert_failed>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	691b      	ldr	r3, [r3, #16]
 8004502:	2b0f      	cmp	r3, #15
 8004504:	d903      	bls.n	800450e <HAL_GPIO_Init+0x2e2>
 8004506:	21e4      	movs	r1, #228	@ 0xe4
 8004508:	484b      	ldr	r0, [pc, #300]	@ (8004638 <HAL_GPIO_Init+0x40c>)
 800450a:	f7fe f8b5 	bl	8002678 <assert_failed>

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800450e:	69fb      	ldr	r3, [r7, #28]
 8004510:	08da      	lsrs	r2, r3, #3
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	3208      	adds	r2, #8
 8004516:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800451a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800451c:	69fb      	ldr	r3, [r7, #28]
 800451e:	f003 0307 	and.w	r3, r3, #7
 8004522:	009b      	lsls	r3, r3, #2
 8004524:	220f      	movs	r2, #15
 8004526:	fa02 f303 	lsl.w	r3, r2, r3
 800452a:	43db      	mvns	r3, r3
 800452c:	69ba      	ldr	r2, [r7, #24]
 800452e:	4013      	ands	r3, r2
 8004530:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	691a      	ldr	r2, [r3, #16]
 8004536:	69fb      	ldr	r3, [r7, #28]
 8004538:	f003 0307 	and.w	r3, r3, #7
 800453c:	009b      	lsls	r3, r3, #2
 800453e:	fa02 f303 	lsl.w	r3, r2, r3
 8004542:	69ba      	ldr	r2, [r7, #24]
 8004544:	4313      	orrs	r3, r2
 8004546:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004548:	69fb      	ldr	r3, [r7, #28]
 800454a:	08da      	lsrs	r2, r3, #3
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	3208      	adds	r2, #8
 8004550:	69b9      	ldr	r1, [r7, #24]
 8004552:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800455c:	69fb      	ldr	r3, [r7, #28]
 800455e:	005b      	lsls	r3, r3, #1
 8004560:	2203      	movs	r2, #3
 8004562:	fa02 f303 	lsl.w	r3, r2, r3
 8004566:	43db      	mvns	r3, r3
 8004568:	69ba      	ldr	r2, [r7, #24]
 800456a:	4013      	ands	r3, r2
 800456c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	685b      	ldr	r3, [r3, #4]
 8004572:	f003 0203 	and.w	r2, r3, #3
 8004576:	69fb      	ldr	r3, [r7, #28]
 8004578:	005b      	lsls	r3, r3, #1
 800457a:	fa02 f303 	lsl.w	r3, r2, r3
 800457e:	69ba      	ldr	r2, [r7, #24]
 8004580:	4313      	orrs	r3, r2
 8004582:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	69ba      	ldr	r2, [r7, #24]
 8004588:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004592:	2b00      	cmp	r3, #0
 8004594:	f000 80e2 	beq.w	800475c <HAL_GPIO_Init+0x530>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004598:	4b33      	ldr	r3, [pc, #204]	@ (8004668 <HAL_GPIO_Init+0x43c>)
 800459a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800459e:	4a32      	ldr	r2, [pc, #200]	@ (8004668 <HAL_GPIO_Init+0x43c>)
 80045a0:	f043 0302 	orr.w	r3, r3, #2
 80045a4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80045a8:	4b2f      	ldr	r3, [pc, #188]	@ (8004668 <HAL_GPIO_Init+0x43c>)
 80045aa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80045ae:	f003 0302 	and.w	r3, r3, #2
 80045b2:	60fb      	str	r3, [r7, #12]
 80045b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80045b6:	4a2d      	ldr	r2, [pc, #180]	@ (800466c <HAL_GPIO_Init+0x440>)
 80045b8:	69fb      	ldr	r3, [r7, #28]
 80045ba:	089b      	lsrs	r3, r3, #2
 80045bc:	3302      	adds	r3, #2
 80045be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80045c4:	69fb      	ldr	r3, [r7, #28]
 80045c6:	f003 0303 	and.w	r3, r3, #3
 80045ca:	009b      	lsls	r3, r3, #2
 80045cc:	220f      	movs	r2, #15
 80045ce:	fa02 f303 	lsl.w	r3, r2, r3
 80045d2:	43db      	mvns	r3, r3
 80045d4:	69ba      	ldr	r2, [r7, #24]
 80045d6:	4013      	ands	r3, r2
 80045d8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	4a17      	ldr	r2, [pc, #92]	@ (800463c <HAL_GPIO_Init+0x410>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d054      	beq.n	800468c <HAL_GPIO_Init+0x460>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	4a16      	ldr	r2, [pc, #88]	@ (8004640 <HAL_GPIO_Init+0x414>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d04e      	beq.n	8004688 <HAL_GPIO_Init+0x45c>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	4a15      	ldr	r2, [pc, #84]	@ (8004644 <HAL_GPIO_Init+0x418>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d048      	beq.n	8004684 <HAL_GPIO_Init+0x458>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	4a14      	ldr	r2, [pc, #80]	@ (8004648 <HAL_GPIO_Init+0x41c>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d042      	beq.n	8004680 <HAL_GPIO_Init+0x454>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	4a13      	ldr	r2, [pc, #76]	@ (800464c <HAL_GPIO_Init+0x420>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d03c      	beq.n	800467c <HAL_GPIO_Init+0x450>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	4a12      	ldr	r2, [pc, #72]	@ (8004650 <HAL_GPIO_Init+0x424>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d036      	beq.n	8004678 <HAL_GPIO_Init+0x44c>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	4a11      	ldr	r2, [pc, #68]	@ (8004654 <HAL_GPIO_Init+0x428>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d030      	beq.n	8004674 <HAL_GPIO_Init+0x448>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	4a10      	ldr	r2, [pc, #64]	@ (8004658 <HAL_GPIO_Init+0x42c>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d02a      	beq.n	8004670 <HAL_GPIO_Init+0x444>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	4a0f      	ldr	r2, [pc, #60]	@ (800465c <HAL_GPIO_Init+0x430>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d007      	beq.n	8004632 <HAL_GPIO_Init+0x406>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	4a0e      	ldr	r2, [pc, #56]	@ (8004660 <HAL_GPIO_Init+0x434>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d101      	bne.n	800462e <HAL_GPIO_Init+0x402>
 800462a:	2309      	movs	r3, #9
 800462c:	e02f      	b.n	800468e <HAL_GPIO_Init+0x462>
 800462e:	230a      	movs	r3, #10
 8004630:	e02d      	b.n	800468e <HAL_GPIO_Init+0x462>
 8004632:	2308      	movs	r3, #8
 8004634:	e02b      	b.n	800468e <HAL_GPIO_Init+0x462>
 8004636:	bf00      	nop
 8004638:	08011570 	.word	0x08011570
 800463c:	58020000 	.word	0x58020000
 8004640:	58020400 	.word	0x58020400
 8004644:	58020800 	.word	0x58020800
 8004648:	58020c00 	.word	0x58020c00
 800464c:	58021000 	.word	0x58021000
 8004650:	58021400 	.word	0x58021400
 8004654:	58021800 	.word	0x58021800
 8004658:	58021c00 	.word	0x58021c00
 800465c:	58022000 	.word	0x58022000
 8004660:	58022400 	.word	0x58022400
 8004664:	58022800 	.word	0x58022800
 8004668:	58024400 	.word	0x58024400
 800466c:	58000400 	.word	0x58000400
 8004670:	2307      	movs	r3, #7
 8004672:	e00c      	b.n	800468e <HAL_GPIO_Init+0x462>
 8004674:	2306      	movs	r3, #6
 8004676:	e00a      	b.n	800468e <HAL_GPIO_Init+0x462>
 8004678:	2305      	movs	r3, #5
 800467a:	e008      	b.n	800468e <HAL_GPIO_Init+0x462>
 800467c:	2304      	movs	r3, #4
 800467e:	e006      	b.n	800468e <HAL_GPIO_Init+0x462>
 8004680:	2303      	movs	r3, #3
 8004682:	e004      	b.n	800468e <HAL_GPIO_Init+0x462>
 8004684:	2302      	movs	r3, #2
 8004686:	e002      	b.n	800468e <HAL_GPIO_Init+0x462>
 8004688:	2301      	movs	r3, #1
 800468a:	e000      	b.n	800468e <HAL_GPIO_Init+0x462>
 800468c:	2300      	movs	r3, #0
 800468e:	69fa      	ldr	r2, [r7, #28]
 8004690:	f002 0203 	and.w	r2, r2, #3
 8004694:	0092      	lsls	r2, r2, #2
 8004696:	4093      	lsls	r3, r2
 8004698:	69ba      	ldr	r2, [r7, #24]
 800469a:	4313      	orrs	r3, r2
 800469c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800469e:	4937      	ldr	r1, [pc, #220]	@ (800477c <HAL_GPIO_Init+0x550>)
 80046a0:	69fb      	ldr	r3, [r7, #28]
 80046a2:	089b      	lsrs	r3, r3, #2
 80046a4:	3302      	adds	r3, #2
 80046a6:	69ba      	ldr	r2, [r7, #24]
 80046a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80046ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80046b4:	693b      	ldr	r3, [r7, #16]
 80046b6:	43db      	mvns	r3, r3
 80046b8:	69ba      	ldr	r2, [r7, #24]
 80046ba:	4013      	ands	r3, r2
 80046bc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	685b      	ldr	r3, [r3, #4]
 80046c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d003      	beq.n	80046d2 <HAL_GPIO_Init+0x4a6>
        {
          temp |= iocurrent;
 80046ca:	69ba      	ldr	r2, [r7, #24]
 80046cc:	693b      	ldr	r3, [r7, #16]
 80046ce:	4313      	orrs	r3, r2
 80046d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80046d2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80046d6:	69bb      	ldr	r3, [r7, #24]
 80046d8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80046da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80046e2:	693b      	ldr	r3, [r7, #16]
 80046e4:	43db      	mvns	r3, r3
 80046e6:	69ba      	ldr	r2, [r7, #24]
 80046e8:	4013      	ands	r3, r2
 80046ea:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	685b      	ldr	r3, [r3, #4]
 80046f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d003      	beq.n	8004700 <HAL_GPIO_Init+0x4d4>
        {
          temp |= iocurrent;
 80046f8:	69ba      	ldr	r2, [r7, #24]
 80046fa:	693b      	ldr	r3, [r7, #16]
 80046fc:	4313      	orrs	r3, r2
 80046fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8004700:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004704:	69bb      	ldr	r3, [r7, #24]
 8004706:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8004708:	697b      	ldr	r3, [r7, #20]
 800470a:	685b      	ldr	r3, [r3, #4]
 800470c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800470e:	693b      	ldr	r3, [r7, #16]
 8004710:	43db      	mvns	r3, r3
 8004712:	69ba      	ldr	r2, [r7, #24]
 8004714:	4013      	ands	r3, r2
 8004716:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	685b      	ldr	r3, [r3, #4]
 800471c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004720:	2b00      	cmp	r3, #0
 8004722:	d003      	beq.n	800472c <HAL_GPIO_Init+0x500>
        {
          temp |= iocurrent;
 8004724:	69ba      	ldr	r2, [r7, #24]
 8004726:	693b      	ldr	r3, [r7, #16]
 8004728:	4313      	orrs	r3, r2
 800472a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800472c:	697b      	ldr	r3, [r7, #20]
 800472e:	69ba      	ldr	r2, [r7, #24]
 8004730:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8004732:	697b      	ldr	r3, [r7, #20]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004738:	693b      	ldr	r3, [r7, #16]
 800473a:	43db      	mvns	r3, r3
 800473c:	69ba      	ldr	r2, [r7, #24]
 800473e:	4013      	ands	r3, r2
 8004740:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	685b      	ldr	r3, [r3, #4]
 8004746:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800474a:	2b00      	cmp	r3, #0
 800474c:	d003      	beq.n	8004756 <HAL_GPIO_Init+0x52a>
        {
          temp |= iocurrent;
 800474e:	69ba      	ldr	r2, [r7, #24]
 8004750:	693b      	ldr	r3, [r7, #16]
 8004752:	4313      	orrs	r3, r2
 8004754:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8004756:	697b      	ldr	r3, [r7, #20]
 8004758:	69ba      	ldr	r2, [r7, #24]
 800475a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800475c:	69fb      	ldr	r3, [r7, #28]
 800475e:	3301      	adds	r3, #1
 8004760:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	681a      	ldr	r2, [r3, #0]
 8004766:	69fb      	ldr	r3, [r7, #28]
 8004768:	fa22 f303 	lsr.w	r3, r2, r3
 800476c:	2b00      	cmp	r3, #0
 800476e:	f47f ae05 	bne.w	800437c <HAL_GPIO_Init+0x150>
  }
}
 8004772:	bf00      	nop
 8004774:	bf00      	nop
 8004776:	3720      	adds	r7, #32
 8004778:	46bd      	mov	sp, r7
 800477a:	bd80      	pop	{r7, pc}
 800477c:	58000400 	.word	0x58000400

08004780 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b084      	sub	sp, #16
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
 8004788:	460b      	mov	r3, r1
 800478a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800478c:	887b      	ldrh	r3, [r7, #2]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d104      	bne.n	800479c <HAL_GPIO_ReadPin+0x1c>
 8004792:	f44f 71c5 	mov.w	r1, #394	@ 0x18a
 8004796:	4809      	ldr	r0, [pc, #36]	@ (80047bc <HAL_GPIO_ReadPin+0x3c>)
 8004798:	f7fd ff6e 	bl	8002678 <assert_failed>

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	691a      	ldr	r2, [r3, #16]
 80047a0:	887b      	ldrh	r3, [r7, #2]
 80047a2:	4013      	ands	r3, r2
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d002      	beq.n	80047ae <HAL_GPIO_ReadPin+0x2e>
  {
    bitstatus = GPIO_PIN_SET;
 80047a8:	2301      	movs	r3, #1
 80047aa:	73fb      	strb	r3, [r7, #15]
 80047ac:	e001      	b.n	80047b2 <HAL_GPIO_ReadPin+0x32>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80047ae:	2300      	movs	r3, #0
 80047b0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80047b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80047b4:	4618      	mov	r0, r3
 80047b6:	3710      	adds	r7, #16
 80047b8:	46bd      	mov	sp, r7
 80047ba:	bd80      	pop	{r7, pc}
 80047bc:	08011570 	.word	0x08011570

080047c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b082      	sub	sp, #8
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
 80047c8:	460b      	mov	r3, r1
 80047ca:	807b      	strh	r3, [r7, #2]
 80047cc:	4613      	mov	r3, r2
 80047ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80047d0:	887b      	ldrh	r3, [r7, #2]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d104      	bne.n	80047e0 <HAL_GPIO_WritePin+0x20>
 80047d6:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 80047da:	480e      	ldr	r0, [pc, #56]	@ (8004814 <HAL_GPIO_WritePin+0x54>)
 80047dc:	f7fd ff4c 	bl	8002678 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 80047e0:	787b      	ldrb	r3, [r7, #1]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d007      	beq.n	80047f6 <HAL_GPIO_WritePin+0x36>
 80047e6:	787b      	ldrb	r3, [r7, #1]
 80047e8:	2b01      	cmp	r3, #1
 80047ea:	d004      	beq.n	80047f6 <HAL_GPIO_WritePin+0x36>
 80047ec:	f240 11ab 	movw	r1, #427	@ 0x1ab
 80047f0:	4808      	ldr	r0, [pc, #32]	@ (8004814 <HAL_GPIO_WritePin+0x54>)
 80047f2:	f7fd ff41 	bl	8002678 <assert_failed>

  if (PinState != GPIO_PIN_RESET)
 80047f6:	787b      	ldrb	r3, [r7, #1]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d003      	beq.n	8004804 <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = GPIO_Pin;
 80047fc:	887a      	ldrh	r2, [r7, #2]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8004802:	e003      	b.n	800480c <HAL_GPIO_WritePin+0x4c>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004804:	887b      	ldrh	r3, [r7, #2]
 8004806:	041a      	lsls	r2, r3, #16
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	619a      	str	r2, [r3, #24]
}
 800480c:	bf00      	nop
 800480e:	3708      	adds	r7, #8
 8004810:	46bd      	mov	sp, r7
 8004812:	bd80      	pop	{r7, pc}
 8004814:	08011570 	.word	0x08011570

08004818 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004818:	b580      	push	{r7, lr}
 800481a:	b084      	sub	sp, #16
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
 8004820:	460b      	mov	r3, r1
 8004822:	807b      	strh	r3, [r7, #2]
  uint32_t odr;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8004824:	887b      	ldrh	r3, [r7, #2]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d104      	bne.n	8004834 <HAL_GPIO_TogglePin+0x1c>
 800482a:	f44f 71e1 	mov.w	r1, #450	@ 0x1c2
 800482e:	480a      	ldr	r0, [pc, #40]	@ (8004858 <HAL_GPIO_TogglePin+0x40>)
 8004830:	f7fd ff22 	bl	8002678 <assert_failed>

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	695b      	ldr	r3, [r3, #20]
 8004838:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800483a:	887a      	ldrh	r2, [r7, #2]
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	4013      	ands	r3, r2
 8004840:	041a      	lsls	r2, r3, #16
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	43d9      	mvns	r1, r3
 8004846:	887b      	ldrh	r3, [r7, #2]
 8004848:	400b      	ands	r3, r1
 800484a:	431a      	orrs	r2, r3
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	619a      	str	r2, [r3, #24]
}
 8004850:	bf00      	nop
 8004852:	3710      	adds	r7, #16
 8004854:	46bd      	mov	sp, r7
 8004856:	bd80      	pop	{r7, pc}
 8004858:	08011570 	.word	0x08011570

0800485c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b084      	sub	sp, #16
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2b02      	cmp	r3, #2
 8004868:	d007      	beq.n	800487a <HAL_PWREx_ConfigSupply+0x1e>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2b01      	cmp	r3, #1
 800486e:	d004      	beq.n	800487a <HAL_PWREx_ConfigSupply+0x1e>
 8004870:	f44f 71a1 	mov.w	r1, #322	@ 0x142
 8004874:	481a      	ldr	r0, [pc, #104]	@ (80048e0 <HAL_PWREx_ConfigSupply+0x84>)
 8004876:	f7fd feff 	bl	8002678 <assert_failed>

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800487a:	4b1a      	ldr	r3, [pc, #104]	@ (80048e4 <HAL_PWREx_ConfigSupply+0x88>)
 800487c:	68db      	ldr	r3, [r3, #12]
 800487e:	f003 0304 	and.w	r3, r3, #4
 8004882:	2b04      	cmp	r3, #4
 8004884:	d00a      	beq.n	800489c <HAL_PWREx_ConfigSupply+0x40>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004886:	4b17      	ldr	r3, [pc, #92]	@ (80048e4 <HAL_PWREx_ConfigSupply+0x88>)
 8004888:	68db      	ldr	r3, [r3, #12]
 800488a:	f003 0307 	and.w	r3, r3, #7
 800488e:	687a      	ldr	r2, [r7, #4]
 8004890:	429a      	cmp	r2, r3
 8004892:	d001      	beq.n	8004898 <HAL_PWREx_ConfigSupply+0x3c>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8004894:	2301      	movs	r3, #1
 8004896:	e01f      	b.n	80048d8 <HAL_PWREx_ConfigSupply+0x7c>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8004898:	2300      	movs	r3, #0
 800489a:	e01d      	b.n	80048d8 <HAL_PWREx_ConfigSupply+0x7c>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800489c:	4b11      	ldr	r3, [pc, #68]	@ (80048e4 <HAL_PWREx_ConfigSupply+0x88>)
 800489e:	68db      	ldr	r3, [r3, #12]
 80048a0:	f023 0207 	bic.w	r2, r3, #7
 80048a4:	490f      	ldr	r1, [pc, #60]	@ (80048e4 <HAL_PWREx_ConfigSupply+0x88>)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	4313      	orrs	r3, r2
 80048aa:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80048ac:	f7fe fc32 	bl	8003114 <HAL_GetTick>
 80048b0:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80048b2:	e009      	b.n	80048c8 <HAL_PWREx_ConfigSupply+0x6c>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80048b4:	f7fe fc2e 	bl	8003114 <HAL_GetTick>
 80048b8:	4602      	mov	r2, r0
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	1ad3      	subs	r3, r2, r3
 80048be:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80048c2:	d901      	bls.n	80048c8 <HAL_PWREx_ConfigSupply+0x6c>
    {
      return HAL_ERROR;
 80048c4:	2301      	movs	r3, #1
 80048c6:	e007      	b.n	80048d8 <HAL_PWREx_ConfigSupply+0x7c>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80048c8:	4b06      	ldr	r3, [pc, #24]	@ (80048e4 <HAL_PWREx_ConfigSupply+0x88>)
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80048d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80048d4:	d1ee      	bne.n	80048b4 <HAL_PWREx_ConfigSupply+0x58>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80048d6:	2300      	movs	r3, #0
}
 80048d8:	4618      	mov	r0, r3
 80048da:	3710      	adds	r7, #16
 80048dc:	46bd      	mov	sp, r7
 80048de:	bd80      	pop	{r7, pc}
 80048e0:	080115ac 	.word	0x080115ac
 80048e4:	58024800 	.word	0x58024800

080048e8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b08c      	sub	sp, #48	@ 0x30
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d102      	bne.n	80048fc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80048f6:	2301      	movs	r3, #1
 80048f8:	f000 bd9c 	b.w	8005434 <HAL_RCC_OscConfig+0xb4c>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d028      	beq.n	8004956 <HAL_RCC_OscConfig+0x6e>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f003 0301 	and.w	r3, r3, #1
 800490c:	2b00      	cmp	r3, #0
 800490e:	d122      	bne.n	8004956 <HAL_RCC_OscConfig+0x6e>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f003 0302 	and.w	r3, r3, #2
 8004918:	2b00      	cmp	r3, #0
 800491a:	d11c      	bne.n	8004956 <HAL_RCC_OscConfig+0x6e>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f003 0310 	and.w	r3, r3, #16
 8004924:	2b00      	cmp	r3, #0
 8004926:	d116      	bne.n	8004956 <HAL_RCC_OscConfig+0x6e>
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f003 0308 	and.w	r3, r3, #8
 8004930:	2b00      	cmp	r3, #0
 8004932:	d110      	bne.n	8004956 <HAL_RCC_OscConfig+0x6e>
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f003 0304 	and.w	r3, r3, #4
 800493c:	2b00      	cmp	r3, #0
 800493e:	d10a      	bne.n	8004956 <HAL_RCC_OscConfig+0x6e>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f003 0320 	and.w	r3, r3, #32
 8004948:	2b00      	cmp	r3, #0
 800494a:	d104      	bne.n	8004956 <HAL_RCC_OscConfig+0x6e>
 800494c:	f240 11a1 	movw	r1, #417	@ 0x1a1
 8004950:	4897      	ldr	r0, [pc, #604]	@ (8004bb0 <HAL_RCC_OscConfig+0x2c8>)
 8004952:	f7fd fe91 	bl	8002678 <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f003 0301 	and.w	r3, r3, #1
 800495e:	2b00      	cmp	r3, #0
 8004960:	f000 809d 	beq.w	8004a9e <HAL_RCC_OscConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	2b00      	cmp	r3, #0
 800496a:	d00e      	beq.n	800498a <HAL_RCC_OscConfig+0xa2>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	685b      	ldr	r3, [r3, #4]
 8004970:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004974:	d009      	beq.n	800498a <HAL_RCC_OscConfig+0xa2>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800497e:	d004      	beq.n	800498a <HAL_RCC_OscConfig+0xa2>
 8004980:	f44f 71d3 	mov.w	r1, #422	@ 0x1a6
 8004984:	488a      	ldr	r0, [pc, #552]	@ (8004bb0 <HAL_RCC_OscConfig+0x2c8>)
 8004986:	f7fd fe77 	bl	8002678 <assert_failed>

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800498a:	4b8a      	ldr	r3, [pc, #552]	@ (8004bb4 <HAL_RCC_OscConfig+0x2cc>)
 800498c:	691b      	ldr	r3, [r3, #16]
 800498e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004992:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004994:	4b87      	ldr	r3, [pc, #540]	@ (8004bb4 <HAL_RCC_OscConfig+0x2cc>)
 8004996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004998:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800499a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800499c:	2b10      	cmp	r3, #16
 800499e:	d007      	beq.n	80049b0 <HAL_RCC_OscConfig+0xc8>
 80049a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049a2:	2b18      	cmp	r3, #24
 80049a4:	d111      	bne.n	80049ca <HAL_RCC_OscConfig+0xe2>
 80049a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049a8:	f003 0303 	and.w	r3, r3, #3
 80049ac:	2b02      	cmp	r3, #2
 80049ae:	d10c      	bne.n	80049ca <HAL_RCC_OscConfig+0xe2>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049b0:	4b80      	ldr	r3, [pc, #512]	@ (8004bb4 <HAL_RCC_OscConfig+0x2cc>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d06f      	beq.n	8004a9c <HAL_RCC_OscConfig+0x1b4>
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	685b      	ldr	r3, [r3, #4]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d16b      	bne.n	8004a9c <HAL_RCC_OscConfig+0x1b4>
      {
        return HAL_ERROR;
 80049c4:	2301      	movs	r3, #1
 80049c6:	f000 bd35 	b.w	8005434 <HAL_RCC_OscConfig+0xb4c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	685b      	ldr	r3, [r3, #4]
 80049ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80049d2:	d106      	bne.n	80049e2 <HAL_RCC_OscConfig+0xfa>
 80049d4:	4b77      	ldr	r3, [pc, #476]	@ (8004bb4 <HAL_RCC_OscConfig+0x2cc>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a76      	ldr	r2, [pc, #472]	@ (8004bb4 <HAL_RCC_OscConfig+0x2cc>)
 80049da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80049de:	6013      	str	r3, [r2, #0]
 80049e0:	e02e      	b.n	8004a40 <HAL_RCC_OscConfig+0x158>
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	685b      	ldr	r3, [r3, #4]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d10c      	bne.n	8004a04 <HAL_RCC_OscConfig+0x11c>
 80049ea:	4b72      	ldr	r3, [pc, #456]	@ (8004bb4 <HAL_RCC_OscConfig+0x2cc>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4a71      	ldr	r2, [pc, #452]	@ (8004bb4 <HAL_RCC_OscConfig+0x2cc>)
 80049f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80049f4:	6013      	str	r3, [r2, #0]
 80049f6:	4b6f      	ldr	r3, [pc, #444]	@ (8004bb4 <HAL_RCC_OscConfig+0x2cc>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4a6e      	ldr	r2, [pc, #440]	@ (8004bb4 <HAL_RCC_OscConfig+0x2cc>)
 80049fc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004a00:	6013      	str	r3, [r2, #0]
 8004a02:	e01d      	b.n	8004a40 <HAL_RCC_OscConfig+0x158>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	685b      	ldr	r3, [r3, #4]
 8004a08:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004a0c:	d10c      	bne.n	8004a28 <HAL_RCC_OscConfig+0x140>
 8004a0e:	4b69      	ldr	r3, [pc, #420]	@ (8004bb4 <HAL_RCC_OscConfig+0x2cc>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4a68      	ldr	r2, [pc, #416]	@ (8004bb4 <HAL_RCC_OscConfig+0x2cc>)
 8004a14:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004a18:	6013      	str	r3, [r2, #0]
 8004a1a:	4b66      	ldr	r3, [pc, #408]	@ (8004bb4 <HAL_RCC_OscConfig+0x2cc>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4a65      	ldr	r2, [pc, #404]	@ (8004bb4 <HAL_RCC_OscConfig+0x2cc>)
 8004a20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a24:	6013      	str	r3, [r2, #0]
 8004a26:	e00b      	b.n	8004a40 <HAL_RCC_OscConfig+0x158>
 8004a28:	4b62      	ldr	r3, [pc, #392]	@ (8004bb4 <HAL_RCC_OscConfig+0x2cc>)
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	4a61      	ldr	r2, [pc, #388]	@ (8004bb4 <HAL_RCC_OscConfig+0x2cc>)
 8004a2e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a32:	6013      	str	r3, [r2, #0]
 8004a34:	4b5f      	ldr	r3, [pc, #380]	@ (8004bb4 <HAL_RCC_OscConfig+0x2cc>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4a5e      	ldr	r2, [pc, #376]	@ (8004bb4 <HAL_RCC_OscConfig+0x2cc>)
 8004a3a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004a3e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d014      	beq.n	8004a72 <HAL_RCC_OscConfig+0x18a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a48:	f7fe fb64 	bl	8003114 <HAL_GetTick>
 8004a4c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004a4e:	e009      	b.n	8004a64 <HAL_RCC_OscConfig+0x17c>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a50:	f7fe fb60 	bl	8003114 <HAL_GetTick>
 8004a54:	4602      	mov	r2, r0
 8004a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a58:	1ad3      	subs	r3, r2, r3
 8004a5a:	2b64      	cmp	r3, #100	@ 0x64
 8004a5c:	d902      	bls.n	8004a64 <HAL_RCC_OscConfig+0x17c>
          {
            return HAL_TIMEOUT;
 8004a5e:	2303      	movs	r3, #3
 8004a60:	f000 bce8 	b.w	8005434 <HAL_RCC_OscConfig+0xb4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004a64:	4b53      	ldr	r3, [pc, #332]	@ (8004bb4 <HAL_RCC_OscConfig+0x2cc>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d0ef      	beq.n	8004a50 <HAL_RCC_OscConfig+0x168>
 8004a70:	e015      	b.n	8004a9e <HAL_RCC_OscConfig+0x1b6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a72:	f7fe fb4f 	bl	8003114 <HAL_GetTick>
 8004a76:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004a78:	e009      	b.n	8004a8e <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a7a:	f7fe fb4b 	bl	8003114 <HAL_GetTick>
 8004a7e:	4602      	mov	r2, r0
 8004a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a82:	1ad3      	subs	r3, r2, r3
 8004a84:	2b64      	cmp	r3, #100	@ 0x64
 8004a86:	d902      	bls.n	8004a8e <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8004a88:	2303      	movs	r3, #3
 8004a8a:	f000 bcd3 	b.w	8005434 <HAL_RCC_OscConfig+0xb4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004a8e:	4b49      	ldr	r3, [pc, #292]	@ (8004bb4 <HAL_RCC_OscConfig+0x2cc>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d1ef      	bne.n	8004a7a <HAL_RCC_OscConfig+0x192>
 8004a9a:	e000      	b.n	8004a9e <HAL_RCC_OscConfig+0x1b6>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f003 0302 	and.w	r3, r3, #2
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	f000 80f5 	beq.w	8004c96 <HAL_RCC_OscConfig+0x3ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	68db      	ldr	r3, [r3, #12]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d018      	beq.n	8004ae6 <HAL_RCC_OscConfig+0x1fe>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	68db      	ldr	r3, [r3, #12]
 8004ab8:	2b01      	cmp	r3, #1
 8004aba:	d014      	beq.n	8004ae6 <HAL_RCC_OscConfig+0x1fe>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	68db      	ldr	r3, [r3, #12]
 8004ac0:	2b01      	cmp	r3, #1
 8004ac2:	d010      	beq.n	8004ae6 <HAL_RCC_OscConfig+0x1fe>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	68db      	ldr	r3, [r3, #12]
 8004ac8:	2b09      	cmp	r3, #9
 8004aca:	d00c      	beq.n	8004ae6 <HAL_RCC_OscConfig+0x1fe>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	68db      	ldr	r3, [r3, #12]
 8004ad0:	2b11      	cmp	r3, #17
 8004ad2:	d008      	beq.n	8004ae6 <HAL_RCC_OscConfig+0x1fe>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	68db      	ldr	r3, [r3, #12]
 8004ad8:	2b19      	cmp	r3, #25
 8004ada:	d004      	beq.n	8004ae6 <HAL_RCC_OscConfig+0x1fe>
 8004adc:	f44f 71ed 	mov.w	r1, #474	@ 0x1da
 8004ae0:	4833      	ldr	r0, [pc, #204]	@ (8004bb0 <HAL_RCC_OscConfig+0x2c8>)
 8004ae2:	f7fd fdc9 	bl	8002678 <assert_failed>
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	691b      	ldr	r3, [r3, #16]
 8004aea:	2b7f      	cmp	r3, #127	@ 0x7f
 8004aec:	d904      	bls.n	8004af8 <HAL_RCC_OscConfig+0x210>
 8004aee:	f240 11db 	movw	r1, #475	@ 0x1db
 8004af2:	482f      	ldr	r0, [pc, #188]	@ (8004bb0 <HAL_RCC_OscConfig+0x2c8>)
 8004af4:	f7fd fdc0 	bl	8002678 <assert_failed>

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004af8:	4b2e      	ldr	r3, [pc, #184]	@ (8004bb4 <HAL_RCC_OscConfig+0x2cc>)
 8004afa:	691b      	ldr	r3, [r3, #16]
 8004afc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004b00:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004b02:	4b2c      	ldr	r3, [pc, #176]	@ (8004bb4 <HAL_RCC_OscConfig+0x2cc>)
 8004b04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b06:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004b08:	6a3b      	ldr	r3, [r7, #32]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d007      	beq.n	8004b1e <HAL_RCC_OscConfig+0x236>
 8004b0e:	6a3b      	ldr	r3, [r7, #32]
 8004b10:	2b18      	cmp	r3, #24
 8004b12:	d15c      	bne.n	8004bce <HAL_RCC_OscConfig+0x2e6>
 8004b14:	69fb      	ldr	r3, [r7, #28]
 8004b16:	f003 0303 	and.w	r3, r3, #3
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d157      	bne.n	8004bce <HAL_RCC_OscConfig+0x2e6>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004b1e:	4b25      	ldr	r3, [pc, #148]	@ (8004bb4 <HAL_RCC_OscConfig+0x2cc>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f003 0304 	and.w	r3, r3, #4
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d006      	beq.n	8004b38 <HAL_RCC_OscConfig+0x250>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	68db      	ldr	r3, [r3, #12]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d102      	bne.n	8004b38 <HAL_RCC_OscConfig+0x250>
      {
        return HAL_ERROR;
 8004b32:	2301      	movs	r3, #1
 8004b34:	f000 bc7e 	b.w	8005434 <HAL_RCC_OscConfig+0xb4c>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004b38:	4b1e      	ldr	r3, [pc, #120]	@ (8004bb4 <HAL_RCC_OscConfig+0x2cc>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f023 0219 	bic.w	r2, r3, #25
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	68db      	ldr	r3, [r3, #12]
 8004b44:	491b      	ldr	r1, [pc, #108]	@ (8004bb4 <HAL_RCC_OscConfig+0x2cc>)
 8004b46:	4313      	orrs	r3, r2
 8004b48:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b4a:	f7fe fae3 	bl	8003114 <HAL_GetTick>
 8004b4e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004b50:	e009      	b.n	8004b66 <HAL_RCC_OscConfig+0x27e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b52:	f7fe fadf 	bl	8003114 <HAL_GetTick>
 8004b56:	4602      	mov	r2, r0
 8004b58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b5a:	1ad3      	subs	r3, r2, r3
 8004b5c:	2b02      	cmp	r3, #2
 8004b5e:	d902      	bls.n	8004b66 <HAL_RCC_OscConfig+0x27e>
          {
            return HAL_TIMEOUT;
 8004b60:	2303      	movs	r3, #3
 8004b62:	f000 bc67 	b.w	8005434 <HAL_RCC_OscConfig+0xb4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004b66:	4b13      	ldr	r3, [pc, #76]	@ (8004bb4 <HAL_RCC_OscConfig+0x2cc>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f003 0304 	and.w	r3, r3, #4
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d0ef      	beq.n	8004b52 <HAL_RCC_OscConfig+0x26a>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b72:	f7fe faff 	bl	8003174 <HAL_GetREVID>
 8004b76:	4603      	mov	r3, r0
 8004b78:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d81b      	bhi.n	8004bb8 <HAL_RCC_OscConfig+0x2d0>
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	691b      	ldr	r3, [r3, #16]
 8004b84:	2b40      	cmp	r3, #64	@ 0x40
 8004b86:	d108      	bne.n	8004b9a <HAL_RCC_OscConfig+0x2b2>
 8004b88:	4b0a      	ldr	r3, [pc, #40]	@ (8004bb4 <HAL_RCC_OscConfig+0x2cc>)
 8004b8a:	685b      	ldr	r3, [r3, #4]
 8004b8c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004b90:	4a08      	ldr	r2, [pc, #32]	@ (8004bb4 <HAL_RCC_OscConfig+0x2cc>)
 8004b92:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b96:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004b98:	e07d      	b.n	8004c96 <HAL_RCC_OscConfig+0x3ae>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b9a:	4b06      	ldr	r3, [pc, #24]	@ (8004bb4 <HAL_RCC_OscConfig+0x2cc>)
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	691b      	ldr	r3, [r3, #16]
 8004ba6:	031b      	lsls	r3, r3, #12
 8004ba8:	4902      	ldr	r1, [pc, #8]	@ (8004bb4 <HAL_RCC_OscConfig+0x2cc>)
 8004baa:	4313      	orrs	r3, r2
 8004bac:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004bae:	e072      	b.n	8004c96 <HAL_RCC_OscConfig+0x3ae>
 8004bb0:	080115e8 	.word	0x080115e8
 8004bb4:	58024400 	.word	0x58024400
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bb8:	4b97      	ldr	r3, [pc, #604]	@ (8004e18 <HAL_RCC_OscConfig+0x530>)
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	691b      	ldr	r3, [r3, #16]
 8004bc4:	061b      	lsls	r3, r3, #24
 8004bc6:	4994      	ldr	r1, [pc, #592]	@ (8004e18 <HAL_RCC_OscConfig+0x530>)
 8004bc8:	4313      	orrs	r3, r2
 8004bca:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004bcc:	e063      	b.n	8004c96 <HAL_RCC_OscConfig+0x3ae>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	68db      	ldr	r3, [r3, #12]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d046      	beq.n	8004c64 <HAL_RCC_OscConfig+0x37c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004bd6:	4b90      	ldr	r3, [pc, #576]	@ (8004e18 <HAL_RCC_OscConfig+0x530>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f023 0219 	bic.w	r2, r3, #25
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	68db      	ldr	r3, [r3, #12]
 8004be2:	498d      	ldr	r1, [pc, #564]	@ (8004e18 <HAL_RCC_OscConfig+0x530>)
 8004be4:	4313      	orrs	r3, r2
 8004be6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004be8:	f7fe fa94 	bl	8003114 <HAL_GetTick>
 8004bec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004bee:	e009      	b.n	8004c04 <HAL_RCC_OscConfig+0x31c>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004bf0:	f7fe fa90 	bl	8003114 <HAL_GetTick>
 8004bf4:	4602      	mov	r2, r0
 8004bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bf8:	1ad3      	subs	r3, r2, r3
 8004bfa:	2b02      	cmp	r3, #2
 8004bfc:	d902      	bls.n	8004c04 <HAL_RCC_OscConfig+0x31c>
          {
            return HAL_TIMEOUT;
 8004bfe:	2303      	movs	r3, #3
 8004c00:	f000 bc18 	b.w	8005434 <HAL_RCC_OscConfig+0xb4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004c04:	4b84      	ldr	r3, [pc, #528]	@ (8004e18 <HAL_RCC_OscConfig+0x530>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f003 0304 	and.w	r3, r3, #4
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d0ef      	beq.n	8004bf0 <HAL_RCC_OscConfig+0x308>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c10:	f7fe fab0 	bl	8003174 <HAL_GetREVID>
 8004c14:	4603      	mov	r3, r0
 8004c16:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d817      	bhi.n	8004c4e <HAL_RCC_OscConfig+0x366>
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	691b      	ldr	r3, [r3, #16]
 8004c22:	2b40      	cmp	r3, #64	@ 0x40
 8004c24:	d108      	bne.n	8004c38 <HAL_RCC_OscConfig+0x350>
 8004c26:	4b7c      	ldr	r3, [pc, #496]	@ (8004e18 <HAL_RCC_OscConfig+0x530>)
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004c2e:	4a7a      	ldr	r2, [pc, #488]	@ (8004e18 <HAL_RCC_OscConfig+0x530>)
 8004c30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c34:	6053      	str	r3, [r2, #4]
 8004c36:	e02e      	b.n	8004c96 <HAL_RCC_OscConfig+0x3ae>
 8004c38:	4b77      	ldr	r3, [pc, #476]	@ (8004e18 <HAL_RCC_OscConfig+0x530>)
 8004c3a:	685b      	ldr	r3, [r3, #4]
 8004c3c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	691b      	ldr	r3, [r3, #16]
 8004c44:	031b      	lsls	r3, r3, #12
 8004c46:	4974      	ldr	r1, [pc, #464]	@ (8004e18 <HAL_RCC_OscConfig+0x530>)
 8004c48:	4313      	orrs	r3, r2
 8004c4a:	604b      	str	r3, [r1, #4]
 8004c4c:	e023      	b.n	8004c96 <HAL_RCC_OscConfig+0x3ae>
 8004c4e:	4b72      	ldr	r3, [pc, #456]	@ (8004e18 <HAL_RCC_OscConfig+0x530>)
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	691b      	ldr	r3, [r3, #16]
 8004c5a:	061b      	lsls	r3, r3, #24
 8004c5c:	496e      	ldr	r1, [pc, #440]	@ (8004e18 <HAL_RCC_OscConfig+0x530>)
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	604b      	str	r3, [r1, #4]
 8004c62:	e018      	b.n	8004c96 <HAL_RCC_OscConfig+0x3ae>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c64:	4b6c      	ldr	r3, [pc, #432]	@ (8004e18 <HAL_RCC_OscConfig+0x530>)
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	4a6b      	ldr	r2, [pc, #428]	@ (8004e18 <HAL_RCC_OscConfig+0x530>)
 8004c6a:	f023 0301 	bic.w	r3, r3, #1
 8004c6e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c70:	f7fe fa50 	bl	8003114 <HAL_GetTick>
 8004c74:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004c76:	e008      	b.n	8004c8a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c78:	f7fe fa4c 	bl	8003114 <HAL_GetTick>
 8004c7c:	4602      	mov	r2, r0
 8004c7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c80:	1ad3      	subs	r3, r2, r3
 8004c82:	2b02      	cmp	r3, #2
 8004c84:	d901      	bls.n	8004c8a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8004c86:	2303      	movs	r3, #3
 8004c88:	e3d4      	b.n	8005434 <HAL_RCC_OscConfig+0xb4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004c8a:	4b63      	ldr	r3, [pc, #396]	@ (8004e18 <HAL_RCC_OscConfig+0x530>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f003 0304 	and.w	r3, r3, #4
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d1f0      	bne.n	8004c78 <HAL_RCC_OscConfig+0x390>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f003 0310 	and.w	r3, r3, #16
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	f000 80c4 	beq.w	8004e2c <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	69db      	ldr	r3, [r3, #28]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d008      	beq.n	8004cbe <HAL_RCC_OscConfig+0x3d6>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	69db      	ldr	r3, [r3, #28]
 8004cb0:	2b80      	cmp	r3, #128	@ 0x80
 8004cb2:	d004      	beq.n	8004cbe <HAL_RCC_OscConfig+0x3d6>
 8004cb4:	f240 212b 	movw	r1, #555	@ 0x22b
 8004cb8:	4858      	ldr	r0, [pc, #352]	@ (8004e1c <HAL_RCC_OscConfig+0x534>)
 8004cba:	f7fd fcdd 	bl	8002678 <assert_failed>
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6a1b      	ldr	r3, [r3, #32]
 8004cc2:	2b3f      	cmp	r3, #63	@ 0x3f
 8004cc4:	d904      	bls.n	8004cd0 <HAL_RCC_OscConfig+0x3e8>
 8004cc6:	f44f 710b 	mov.w	r1, #556	@ 0x22c
 8004cca:	4854      	ldr	r0, [pc, #336]	@ (8004e1c <HAL_RCC_OscConfig+0x534>)
 8004ccc:	f7fd fcd4 	bl	8002678 <assert_failed>

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004cd0:	4b51      	ldr	r3, [pc, #324]	@ (8004e18 <HAL_RCC_OscConfig+0x530>)
 8004cd2:	691b      	ldr	r3, [r3, #16]
 8004cd4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004cd8:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004cda:	4b4f      	ldr	r3, [pc, #316]	@ (8004e18 <HAL_RCC_OscConfig+0x530>)
 8004cdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cde:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004ce0:	69bb      	ldr	r3, [r7, #24]
 8004ce2:	2b08      	cmp	r3, #8
 8004ce4:	d007      	beq.n	8004cf6 <HAL_RCC_OscConfig+0x40e>
 8004ce6:	69bb      	ldr	r3, [r7, #24]
 8004ce8:	2b18      	cmp	r3, #24
 8004cea:	d13a      	bne.n	8004d62 <HAL_RCC_OscConfig+0x47a>
 8004cec:	697b      	ldr	r3, [r7, #20]
 8004cee:	f003 0303 	and.w	r3, r3, #3
 8004cf2:	2b01      	cmp	r3, #1
 8004cf4:	d135      	bne.n	8004d62 <HAL_RCC_OscConfig+0x47a>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004cf6:	4b48      	ldr	r3, [pc, #288]	@ (8004e18 <HAL_RCC_OscConfig+0x530>)
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d005      	beq.n	8004d0e <HAL_RCC_OscConfig+0x426>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	69db      	ldr	r3, [r3, #28]
 8004d06:	2b80      	cmp	r3, #128	@ 0x80
 8004d08:	d001      	beq.n	8004d0e <HAL_RCC_OscConfig+0x426>
      {
        return HAL_ERROR;
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	e392      	b.n	8005434 <HAL_RCC_OscConfig+0xb4c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004d0e:	f7fe fa31 	bl	8003174 <HAL_GetREVID>
 8004d12:	4603      	mov	r3, r0
 8004d14:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004d18:	4293      	cmp	r3, r2
 8004d1a:	d817      	bhi.n	8004d4c <HAL_RCC_OscConfig+0x464>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6a1b      	ldr	r3, [r3, #32]
 8004d20:	2b20      	cmp	r3, #32
 8004d22:	d108      	bne.n	8004d36 <HAL_RCC_OscConfig+0x44e>
 8004d24:	4b3c      	ldr	r3, [pc, #240]	@ (8004e18 <HAL_RCC_OscConfig+0x530>)
 8004d26:	685b      	ldr	r3, [r3, #4]
 8004d28:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004d2c:	4a3a      	ldr	r2, [pc, #232]	@ (8004e18 <HAL_RCC_OscConfig+0x530>)
 8004d2e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004d32:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004d34:	e07a      	b.n	8004e2c <HAL_RCC_OscConfig+0x544>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004d36:	4b38      	ldr	r3, [pc, #224]	@ (8004e18 <HAL_RCC_OscConfig+0x530>)
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6a1b      	ldr	r3, [r3, #32]
 8004d42:	069b      	lsls	r3, r3, #26
 8004d44:	4934      	ldr	r1, [pc, #208]	@ (8004e18 <HAL_RCC_OscConfig+0x530>)
 8004d46:	4313      	orrs	r3, r2
 8004d48:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004d4a:	e06f      	b.n	8004e2c <HAL_RCC_OscConfig+0x544>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004d4c:	4b32      	ldr	r3, [pc, #200]	@ (8004e18 <HAL_RCC_OscConfig+0x530>)
 8004d4e:	68db      	ldr	r3, [r3, #12]
 8004d50:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6a1b      	ldr	r3, [r3, #32]
 8004d58:	061b      	lsls	r3, r3, #24
 8004d5a:	492f      	ldr	r1, [pc, #188]	@ (8004e18 <HAL_RCC_OscConfig+0x530>)
 8004d5c:	4313      	orrs	r3, r2
 8004d5e:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004d60:	e064      	b.n	8004e2c <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	69db      	ldr	r3, [r3, #28]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d042      	beq.n	8004df0 <HAL_RCC_OscConfig+0x508>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004d6a:	4b2b      	ldr	r3, [pc, #172]	@ (8004e18 <HAL_RCC_OscConfig+0x530>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	4a2a      	ldr	r2, [pc, #168]	@ (8004e18 <HAL_RCC_OscConfig+0x530>)
 8004d70:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d74:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d76:	f7fe f9cd 	bl	8003114 <HAL_GetTick>
 8004d7a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004d7c:	e008      	b.n	8004d90 <HAL_RCC_OscConfig+0x4a8>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004d7e:	f7fe f9c9 	bl	8003114 <HAL_GetTick>
 8004d82:	4602      	mov	r2, r0
 8004d84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d86:	1ad3      	subs	r3, r2, r3
 8004d88:	2b02      	cmp	r3, #2
 8004d8a:	d901      	bls.n	8004d90 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8004d8c:	2303      	movs	r3, #3
 8004d8e:	e351      	b.n	8005434 <HAL_RCC_OscConfig+0xb4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004d90:	4b21      	ldr	r3, [pc, #132]	@ (8004e18 <HAL_RCC_OscConfig+0x530>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d0f0      	beq.n	8004d7e <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004d9c:	f7fe f9ea 	bl	8003174 <HAL_GetREVID>
 8004da0:	4603      	mov	r3, r0
 8004da2:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d817      	bhi.n	8004dda <HAL_RCC_OscConfig+0x4f2>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6a1b      	ldr	r3, [r3, #32]
 8004dae:	2b20      	cmp	r3, #32
 8004db0:	d108      	bne.n	8004dc4 <HAL_RCC_OscConfig+0x4dc>
 8004db2:	4b19      	ldr	r3, [pc, #100]	@ (8004e18 <HAL_RCC_OscConfig+0x530>)
 8004db4:	685b      	ldr	r3, [r3, #4]
 8004db6:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004dba:	4a17      	ldr	r2, [pc, #92]	@ (8004e18 <HAL_RCC_OscConfig+0x530>)
 8004dbc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004dc0:	6053      	str	r3, [r2, #4]
 8004dc2:	e033      	b.n	8004e2c <HAL_RCC_OscConfig+0x544>
 8004dc4:	4b14      	ldr	r3, [pc, #80]	@ (8004e18 <HAL_RCC_OscConfig+0x530>)
 8004dc6:	685b      	ldr	r3, [r3, #4]
 8004dc8:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6a1b      	ldr	r3, [r3, #32]
 8004dd0:	069b      	lsls	r3, r3, #26
 8004dd2:	4911      	ldr	r1, [pc, #68]	@ (8004e18 <HAL_RCC_OscConfig+0x530>)
 8004dd4:	4313      	orrs	r3, r2
 8004dd6:	604b      	str	r3, [r1, #4]
 8004dd8:	e028      	b.n	8004e2c <HAL_RCC_OscConfig+0x544>
 8004dda:	4b0f      	ldr	r3, [pc, #60]	@ (8004e18 <HAL_RCC_OscConfig+0x530>)
 8004ddc:	68db      	ldr	r3, [r3, #12]
 8004dde:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6a1b      	ldr	r3, [r3, #32]
 8004de6:	061b      	lsls	r3, r3, #24
 8004de8:	490b      	ldr	r1, [pc, #44]	@ (8004e18 <HAL_RCC_OscConfig+0x530>)
 8004dea:	4313      	orrs	r3, r2
 8004dec:	60cb      	str	r3, [r1, #12]
 8004dee:	e01d      	b.n	8004e2c <HAL_RCC_OscConfig+0x544>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8004df0:	4b09      	ldr	r3, [pc, #36]	@ (8004e18 <HAL_RCC_OscConfig+0x530>)
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4a08      	ldr	r2, [pc, #32]	@ (8004e18 <HAL_RCC_OscConfig+0x530>)
 8004df6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004dfa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dfc:	f7fe f98a 	bl	8003114 <HAL_GetTick>
 8004e00:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004e02:	e00d      	b.n	8004e20 <HAL_RCC_OscConfig+0x538>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004e04:	f7fe f986 	bl	8003114 <HAL_GetTick>
 8004e08:	4602      	mov	r2, r0
 8004e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e0c:	1ad3      	subs	r3, r2, r3
 8004e0e:	2b02      	cmp	r3, #2
 8004e10:	d906      	bls.n	8004e20 <HAL_RCC_OscConfig+0x538>
          {
            return HAL_TIMEOUT;
 8004e12:	2303      	movs	r3, #3
 8004e14:	e30e      	b.n	8005434 <HAL_RCC_OscConfig+0xb4c>
 8004e16:	bf00      	nop
 8004e18:	58024400 	.word	0x58024400
 8004e1c:	080115e8 	.word	0x080115e8
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004e20:	4b96      	ldr	r3, [pc, #600]	@ (800507c <HAL_RCC_OscConfig+0x794>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d1eb      	bne.n	8004e04 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f003 0308 	and.w	r3, r3, #8
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d043      	beq.n	8004ec0 <HAL_RCC_OscConfig+0x5d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	695b      	ldr	r3, [r3, #20]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d008      	beq.n	8004e52 <HAL_RCC_OscConfig+0x56a>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	695b      	ldr	r3, [r3, #20]
 8004e44:	2b01      	cmp	r3, #1
 8004e46:	d004      	beq.n	8004e52 <HAL_RCC_OscConfig+0x56a>
 8004e48:	f240 216d 	movw	r1, #621	@ 0x26d
 8004e4c:	488c      	ldr	r0, [pc, #560]	@ (8005080 <HAL_RCC_OscConfig+0x798>)
 8004e4e:	f7fd fc13 	bl	8002678 <assert_failed>

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	695b      	ldr	r3, [r3, #20]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d019      	beq.n	8004e8e <HAL_RCC_OscConfig+0x5a6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e5a:	4b88      	ldr	r3, [pc, #544]	@ (800507c <HAL_RCC_OscConfig+0x794>)
 8004e5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e5e:	4a87      	ldr	r2, [pc, #540]	@ (800507c <HAL_RCC_OscConfig+0x794>)
 8004e60:	f043 0301 	orr.w	r3, r3, #1
 8004e64:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e66:	f7fe f955 	bl	8003114 <HAL_GetTick>
 8004e6a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004e6c:	e008      	b.n	8004e80 <HAL_RCC_OscConfig+0x598>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e6e:	f7fe f951 	bl	8003114 <HAL_GetTick>
 8004e72:	4602      	mov	r2, r0
 8004e74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e76:	1ad3      	subs	r3, r2, r3
 8004e78:	2b02      	cmp	r3, #2
 8004e7a:	d901      	bls.n	8004e80 <HAL_RCC_OscConfig+0x598>
        {
          return HAL_TIMEOUT;
 8004e7c:	2303      	movs	r3, #3
 8004e7e:	e2d9      	b.n	8005434 <HAL_RCC_OscConfig+0xb4c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004e80:	4b7e      	ldr	r3, [pc, #504]	@ (800507c <HAL_RCC_OscConfig+0x794>)
 8004e82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e84:	f003 0302 	and.w	r3, r3, #2
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d0f0      	beq.n	8004e6e <HAL_RCC_OscConfig+0x586>
 8004e8c:	e018      	b.n	8004ec0 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004e8e:	4b7b      	ldr	r3, [pc, #492]	@ (800507c <HAL_RCC_OscConfig+0x794>)
 8004e90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e92:	4a7a      	ldr	r2, [pc, #488]	@ (800507c <HAL_RCC_OscConfig+0x794>)
 8004e94:	f023 0301 	bic.w	r3, r3, #1
 8004e98:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e9a:	f7fe f93b 	bl	8003114 <HAL_GetTick>
 8004e9e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004ea0:	e008      	b.n	8004eb4 <HAL_RCC_OscConfig+0x5cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ea2:	f7fe f937 	bl	8003114 <HAL_GetTick>
 8004ea6:	4602      	mov	r2, r0
 8004ea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eaa:	1ad3      	subs	r3, r2, r3
 8004eac:	2b02      	cmp	r3, #2
 8004eae:	d901      	bls.n	8004eb4 <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8004eb0:	2303      	movs	r3, #3
 8004eb2:	e2bf      	b.n	8005434 <HAL_RCC_OscConfig+0xb4c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004eb4:	4b71      	ldr	r3, [pc, #452]	@ (800507c <HAL_RCC_OscConfig+0x794>)
 8004eb6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004eb8:	f003 0302 	and.w	r3, r3, #2
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d1f0      	bne.n	8004ea2 <HAL_RCC_OscConfig+0x5ba>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f003 0320 	and.w	r3, r3, #32
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d043      	beq.n	8004f54 <HAL_RCC_OscConfig+0x66c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	699b      	ldr	r3, [r3, #24]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d008      	beq.n	8004ee6 <HAL_RCC_OscConfig+0x5fe>
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	699b      	ldr	r3, [r3, #24]
 8004ed8:	2b01      	cmp	r3, #1
 8004eda:	d004      	beq.n	8004ee6 <HAL_RCC_OscConfig+0x5fe>
 8004edc:	f44f 7126 	mov.w	r1, #664	@ 0x298
 8004ee0:	4867      	ldr	r0, [pc, #412]	@ (8005080 <HAL_RCC_OscConfig+0x798>)
 8004ee2:	f7fd fbc9 	bl	8002678 <assert_failed>

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	699b      	ldr	r3, [r3, #24]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d019      	beq.n	8004f22 <HAL_RCC_OscConfig+0x63a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004eee:	4b63      	ldr	r3, [pc, #396]	@ (800507c <HAL_RCC_OscConfig+0x794>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	4a62      	ldr	r2, [pc, #392]	@ (800507c <HAL_RCC_OscConfig+0x794>)
 8004ef4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004ef8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004efa:	f7fe f90b 	bl	8003114 <HAL_GetTick>
 8004efe:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004f00:	e008      	b.n	8004f14 <HAL_RCC_OscConfig+0x62c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004f02:	f7fe f907 	bl	8003114 <HAL_GetTick>
 8004f06:	4602      	mov	r2, r0
 8004f08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f0a:	1ad3      	subs	r3, r2, r3
 8004f0c:	2b02      	cmp	r3, #2
 8004f0e:	d901      	bls.n	8004f14 <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 8004f10:	2303      	movs	r3, #3
 8004f12:	e28f      	b.n	8005434 <HAL_RCC_OscConfig+0xb4c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004f14:	4b59      	ldr	r3, [pc, #356]	@ (800507c <HAL_RCC_OscConfig+0x794>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d0f0      	beq.n	8004f02 <HAL_RCC_OscConfig+0x61a>
 8004f20:	e018      	b.n	8004f54 <HAL_RCC_OscConfig+0x66c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004f22:	4b56      	ldr	r3, [pc, #344]	@ (800507c <HAL_RCC_OscConfig+0x794>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	4a55      	ldr	r2, [pc, #340]	@ (800507c <HAL_RCC_OscConfig+0x794>)
 8004f28:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004f2c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004f2e:	f7fe f8f1 	bl	8003114 <HAL_GetTick>
 8004f32:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004f34:	e008      	b.n	8004f48 <HAL_RCC_OscConfig+0x660>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004f36:	f7fe f8ed 	bl	8003114 <HAL_GetTick>
 8004f3a:	4602      	mov	r2, r0
 8004f3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f3e:	1ad3      	subs	r3, r2, r3
 8004f40:	2b02      	cmp	r3, #2
 8004f42:	d901      	bls.n	8004f48 <HAL_RCC_OscConfig+0x660>
        {
          return HAL_TIMEOUT;
 8004f44:	2303      	movs	r3, #3
 8004f46:	e275      	b.n	8005434 <HAL_RCC_OscConfig+0xb4c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004f48:	4b4c      	ldr	r3, [pc, #304]	@ (800507c <HAL_RCC_OscConfig+0x794>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d1f0      	bne.n	8004f36 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f003 0304 	and.w	r3, r3, #4
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	f000 8099 	beq.w	8005094 <HAL_RCC_OscConfig+0x7ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	689b      	ldr	r3, [r3, #8]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d00c      	beq.n	8004f84 <HAL_RCC_OscConfig+0x69c>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	689b      	ldr	r3, [r3, #8]
 8004f6e:	2b01      	cmp	r3, #1
 8004f70:	d008      	beq.n	8004f84 <HAL_RCC_OscConfig+0x69c>
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	689b      	ldr	r3, [r3, #8]
 8004f76:	2b05      	cmp	r3, #5
 8004f78:	d004      	beq.n	8004f84 <HAL_RCC_OscConfig+0x69c>
 8004f7a:	f240 21c2 	movw	r1, #706	@ 0x2c2
 8004f7e:	4840      	ldr	r0, [pc, #256]	@ (8005080 <HAL_RCC_OscConfig+0x798>)
 8004f80:	f7fd fb7a 	bl	8002678 <assert_failed>

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004f84:	4b3f      	ldr	r3, [pc, #252]	@ (8005084 <HAL_RCC_OscConfig+0x79c>)
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	4a3e      	ldr	r2, [pc, #248]	@ (8005084 <HAL_RCC_OscConfig+0x79c>)
 8004f8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f8e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004f90:	f7fe f8c0 	bl	8003114 <HAL_GetTick>
 8004f94:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004f96:	e008      	b.n	8004faa <HAL_RCC_OscConfig+0x6c2>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f98:	f7fe f8bc 	bl	8003114 <HAL_GetTick>
 8004f9c:	4602      	mov	r2, r0
 8004f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fa0:	1ad3      	subs	r3, r2, r3
 8004fa2:	2b64      	cmp	r3, #100	@ 0x64
 8004fa4:	d901      	bls.n	8004faa <HAL_RCC_OscConfig+0x6c2>
      {
        return HAL_TIMEOUT;
 8004fa6:	2303      	movs	r3, #3
 8004fa8:	e244      	b.n	8005434 <HAL_RCC_OscConfig+0xb4c>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004faa:	4b36      	ldr	r3, [pc, #216]	@ (8005084 <HAL_RCC_OscConfig+0x79c>)
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d0f0      	beq.n	8004f98 <HAL_RCC_OscConfig+0x6b0>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	689b      	ldr	r3, [r3, #8]
 8004fba:	2b01      	cmp	r3, #1
 8004fbc:	d106      	bne.n	8004fcc <HAL_RCC_OscConfig+0x6e4>
 8004fbe:	4b2f      	ldr	r3, [pc, #188]	@ (800507c <HAL_RCC_OscConfig+0x794>)
 8004fc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fc2:	4a2e      	ldr	r2, [pc, #184]	@ (800507c <HAL_RCC_OscConfig+0x794>)
 8004fc4:	f043 0301 	orr.w	r3, r3, #1
 8004fc8:	6713      	str	r3, [r2, #112]	@ 0x70
 8004fca:	e02d      	b.n	8005028 <HAL_RCC_OscConfig+0x740>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	689b      	ldr	r3, [r3, #8]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d10c      	bne.n	8004fee <HAL_RCC_OscConfig+0x706>
 8004fd4:	4b29      	ldr	r3, [pc, #164]	@ (800507c <HAL_RCC_OscConfig+0x794>)
 8004fd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fd8:	4a28      	ldr	r2, [pc, #160]	@ (800507c <HAL_RCC_OscConfig+0x794>)
 8004fda:	f023 0301 	bic.w	r3, r3, #1
 8004fde:	6713      	str	r3, [r2, #112]	@ 0x70
 8004fe0:	4b26      	ldr	r3, [pc, #152]	@ (800507c <HAL_RCC_OscConfig+0x794>)
 8004fe2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fe4:	4a25      	ldr	r2, [pc, #148]	@ (800507c <HAL_RCC_OscConfig+0x794>)
 8004fe6:	f023 0304 	bic.w	r3, r3, #4
 8004fea:	6713      	str	r3, [r2, #112]	@ 0x70
 8004fec:	e01c      	b.n	8005028 <HAL_RCC_OscConfig+0x740>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	689b      	ldr	r3, [r3, #8]
 8004ff2:	2b05      	cmp	r3, #5
 8004ff4:	d10c      	bne.n	8005010 <HAL_RCC_OscConfig+0x728>
 8004ff6:	4b21      	ldr	r3, [pc, #132]	@ (800507c <HAL_RCC_OscConfig+0x794>)
 8004ff8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ffa:	4a20      	ldr	r2, [pc, #128]	@ (800507c <HAL_RCC_OscConfig+0x794>)
 8004ffc:	f043 0304 	orr.w	r3, r3, #4
 8005000:	6713      	str	r3, [r2, #112]	@ 0x70
 8005002:	4b1e      	ldr	r3, [pc, #120]	@ (800507c <HAL_RCC_OscConfig+0x794>)
 8005004:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005006:	4a1d      	ldr	r2, [pc, #116]	@ (800507c <HAL_RCC_OscConfig+0x794>)
 8005008:	f043 0301 	orr.w	r3, r3, #1
 800500c:	6713      	str	r3, [r2, #112]	@ 0x70
 800500e:	e00b      	b.n	8005028 <HAL_RCC_OscConfig+0x740>
 8005010:	4b1a      	ldr	r3, [pc, #104]	@ (800507c <HAL_RCC_OscConfig+0x794>)
 8005012:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005014:	4a19      	ldr	r2, [pc, #100]	@ (800507c <HAL_RCC_OscConfig+0x794>)
 8005016:	f023 0301 	bic.w	r3, r3, #1
 800501a:	6713      	str	r3, [r2, #112]	@ 0x70
 800501c:	4b17      	ldr	r3, [pc, #92]	@ (800507c <HAL_RCC_OscConfig+0x794>)
 800501e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005020:	4a16      	ldr	r2, [pc, #88]	@ (800507c <HAL_RCC_OscConfig+0x794>)
 8005022:	f023 0304 	bic.w	r3, r3, #4
 8005026:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	689b      	ldr	r3, [r3, #8]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d015      	beq.n	800505c <HAL_RCC_OscConfig+0x774>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005030:	f7fe f870 	bl	8003114 <HAL_GetTick>
 8005034:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005036:	e00a      	b.n	800504e <HAL_RCC_OscConfig+0x766>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005038:	f7fe f86c 	bl	8003114 <HAL_GetTick>
 800503c:	4602      	mov	r2, r0
 800503e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005040:	1ad3      	subs	r3, r2, r3
 8005042:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005046:	4293      	cmp	r3, r2
 8005048:	d901      	bls.n	800504e <HAL_RCC_OscConfig+0x766>
        {
          return HAL_TIMEOUT;
 800504a:	2303      	movs	r3, #3
 800504c:	e1f2      	b.n	8005434 <HAL_RCC_OscConfig+0xb4c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800504e:	4b0b      	ldr	r3, [pc, #44]	@ (800507c <HAL_RCC_OscConfig+0x794>)
 8005050:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005052:	f003 0302 	and.w	r3, r3, #2
 8005056:	2b00      	cmp	r3, #0
 8005058:	d0ee      	beq.n	8005038 <HAL_RCC_OscConfig+0x750>
 800505a:	e01b      	b.n	8005094 <HAL_RCC_OscConfig+0x7ac>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800505c:	f7fe f85a 	bl	8003114 <HAL_GetTick>
 8005060:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005062:	e011      	b.n	8005088 <HAL_RCC_OscConfig+0x7a0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005064:	f7fe f856 	bl	8003114 <HAL_GetTick>
 8005068:	4602      	mov	r2, r0
 800506a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800506c:	1ad3      	subs	r3, r2, r3
 800506e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005072:	4293      	cmp	r3, r2
 8005074:	d908      	bls.n	8005088 <HAL_RCC_OscConfig+0x7a0>
        {
          return HAL_TIMEOUT;
 8005076:	2303      	movs	r3, #3
 8005078:	e1dc      	b.n	8005434 <HAL_RCC_OscConfig+0xb4c>
 800507a:	bf00      	nop
 800507c:	58024400 	.word	0x58024400
 8005080:	080115e8 	.word	0x080115e8
 8005084:	58024800 	.word	0x58024800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005088:	4b97      	ldr	r3, [pc, #604]	@ (80052e8 <HAL_RCC_OscConfig+0xa00>)
 800508a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800508c:	f003 0302 	and.w	r3, r3, #2
 8005090:	2b00      	cmp	r3, #0
 8005092:	d1e7      	bne.n	8005064 <HAL_RCC_OscConfig+0x77c>
      }
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005098:	2b00      	cmp	r3, #0
 800509a:	d00c      	beq.n	80050b6 <HAL_RCC_OscConfig+0x7ce>
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050a0:	2b01      	cmp	r3, #1
 80050a2:	d008      	beq.n	80050b6 <HAL_RCC_OscConfig+0x7ce>
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050a8:	2b02      	cmp	r3, #2
 80050aa:	d004      	beq.n	80050b6 <HAL_RCC_OscConfig+0x7ce>
 80050ac:	f44f 713d 	mov.w	r1, #756	@ 0x2f4
 80050b0:	488e      	ldr	r0, [pc, #568]	@ (80052ec <HAL_RCC_OscConfig+0xa04>)
 80050b2:	f7fd fae1 	bl	8002678 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	f000 81b9 	beq.w	8005432 <HAL_RCC_OscConfig+0xb4a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80050c0:	4b89      	ldr	r3, [pc, #548]	@ (80052e8 <HAL_RCC_OscConfig+0xa00>)
 80050c2:	691b      	ldr	r3, [r3, #16]
 80050c4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80050c8:	2b18      	cmp	r3, #24
 80050ca:	f000 813f 	beq.w	800534c <HAL_RCC_OscConfig+0xa64>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050d2:	2b02      	cmp	r3, #2
 80050d4:	f040 8120 	bne.w	8005318 <HAL_RCC_OscConfig+0xa30>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050dc:	2b01      	cmp	r3, #1
 80050de:	d010      	beq.n	8005102 <HAL_RCC_OscConfig+0x81a>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d00c      	beq.n	8005102 <HAL_RCC_OscConfig+0x81a>
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050ec:	2b03      	cmp	r3, #3
 80050ee:	d008      	beq.n	8005102 <HAL_RCC_OscConfig+0x81a>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050f4:	2b02      	cmp	r3, #2
 80050f6:	d004      	beq.n	8005102 <HAL_RCC_OscConfig+0x81a>
 80050f8:	f240 21fd 	movw	r1, #765	@ 0x2fd
 80050fc:	487b      	ldr	r0, [pc, #492]	@ (80052ec <HAL_RCC_OscConfig+0xa04>)
 80050fe:	f7fd fabb 	bl	8002678 <assert_failed>
        assert_param(IS_RCC_PLLRGE_VALUE(RCC_OscInitStruct->PLL.PLLRGE));
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005106:	2b00      	cmp	r3, #0
 8005108:	d010      	beq.n	800512c <HAL_RCC_OscConfig+0x844>
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800510e:	2b04      	cmp	r3, #4
 8005110:	d00c      	beq.n	800512c <HAL_RCC_OscConfig+0x844>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005116:	2b08      	cmp	r3, #8
 8005118:	d008      	beq.n	800512c <HAL_RCC_OscConfig+0x844>
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800511e:	2b0c      	cmp	r3, #12
 8005120:	d004      	beq.n	800512c <HAL_RCC_OscConfig+0x844>
 8005122:	f240 21fe 	movw	r1, #766	@ 0x2fe
 8005126:	4871      	ldr	r0, [pc, #452]	@ (80052ec <HAL_RCC_OscConfig+0xa04>)
 8005128:	f7fd faa6 	bl	8002678 <assert_failed>
        assert_param(IS_RCC_PLLVCO_VALUE(RCC_OscInitStruct->PLL.PLLVCOSEL));
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005130:	2b00      	cmp	r3, #0
 8005132:	d008      	beq.n	8005146 <HAL_RCC_OscConfig+0x85e>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005138:	2b02      	cmp	r3, #2
 800513a:	d004      	beq.n	8005146 <HAL_RCC_OscConfig+0x85e>
 800513c:	f240 21ff 	movw	r1, #767	@ 0x2ff
 8005140:	486a      	ldr	r0, [pc, #424]	@ (80052ec <HAL_RCC_OscConfig+0xa04>)
 8005142:	f7fd fa99 	bl	8002678 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800514a:	2b00      	cmp	r3, #0
 800514c:	d003      	beq.n	8005156 <HAL_RCC_OscConfig+0x86e>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005152:	2b3f      	cmp	r3, #63	@ 0x3f
 8005154:	d904      	bls.n	8005160 <HAL_RCC_OscConfig+0x878>
 8005156:	f44f 7140 	mov.w	r1, #768	@ 0x300
 800515a:	4864      	ldr	r0, [pc, #400]	@ (80052ec <HAL_RCC_OscConfig+0xa04>)
 800515c:	f7fd fa8c 	bl	8002678 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005164:	2b03      	cmp	r3, #3
 8005166:	d904      	bls.n	8005172 <HAL_RCC_OscConfig+0x88a>
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800516c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005170:	d904      	bls.n	800517c <HAL_RCC_OscConfig+0x894>
 8005172:	f240 3101 	movw	r1, #769	@ 0x301
 8005176:	485d      	ldr	r0, [pc, #372]	@ (80052ec <HAL_RCC_OscConfig+0xa04>)
 8005178:	f7fd fa7e 	bl	8002678 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005180:	2b00      	cmp	r3, #0
 8005182:	d003      	beq.n	800518c <HAL_RCC_OscConfig+0x8a4>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005188:	2b80      	cmp	r3, #128	@ 0x80
 800518a:	d904      	bls.n	8005196 <HAL_RCC_OscConfig+0x8ae>
 800518c:	f240 3102 	movw	r1, #770	@ 0x302
 8005190:	4856      	ldr	r0, [pc, #344]	@ (80052ec <HAL_RCC_OscConfig+0xa04>)
 8005192:	f7fd fa71 	bl	8002678 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800519a:	2b00      	cmp	r3, #0
 800519c:	d003      	beq.n	80051a6 <HAL_RCC_OscConfig+0x8be>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051a2:	2b80      	cmp	r3, #128	@ 0x80
 80051a4:	d904      	bls.n	80051b0 <HAL_RCC_OscConfig+0x8c8>
 80051a6:	f240 3103 	movw	r1, #771	@ 0x303
 80051aa:	4850      	ldr	r0, [pc, #320]	@ (80052ec <HAL_RCC_OscConfig+0xa04>)
 80051ac:	f7fd fa64 	bl	8002678 <assert_failed>
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d003      	beq.n	80051c0 <HAL_RCC_OscConfig+0x8d8>
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051bc:	2b80      	cmp	r3, #128	@ 0x80
 80051be:	d904      	bls.n	80051ca <HAL_RCC_OscConfig+0x8e2>
 80051c0:	f44f 7141 	mov.w	r1, #772	@ 0x304
 80051c4:	4849      	ldr	r0, [pc, #292]	@ (80052ec <HAL_RCC_OscConfig+0xa04>)
 80051c6:	f7fd fa57 	bl	8002678 <assert_failed>
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80051ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051d2:	d304      	bcc.n	80051de <HAL_RCC_OscConfig+0x8f6>
 80051d4:	f240 3105 	movw	r1, #773	@ 0x305
 80051d8:	4844      	ldr	r0, [pc, #272]	@ (80052ec <HAL_RCC_OscConfig+0xa04>)
 80051da:	f7fd fa4d 	bl	8002678 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051de:	4b42      	ldr	r3, [pc, #264]	@ (80052e8 <HAL_RCC_OscConfig+0xa00>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4a41      	ldr	r2, [pc, #260]	@ (80052e8 <HAL_RCC_OscConfig+0xa00>)
 80051e4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80051e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051ea:	f7fd ff93 	bl	8003114 <HAL_GetTick>
 80051ee:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80051f0:	e008      	b.n	8005204 <HAL_RCC_OscConfig+0x91c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051f2:	f7fd ff8f 	bl	8003114 <HAL_GetTick>
 80051f6:	4602      	mov	r2, r0
 80051f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051fa:	1ad3      	subs	r3, r2, r3
 80051fc:	2b02      	cmp	r3, #2
 80051fe:	d901      	bls.n	8005204 <HAL_RCC_OscConfig+0x91c>
          {
            return HAL_TIMEOUT;
 8005200:	2303      	movs	r3, #3
 8005202:	e117      	b.n	8005434 <HAL_RCC_OscConfig+0xb4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005204:	4b38      	ldr	r3, [pc, #224]	@ (80052e8 <HAL_RCC_OscConfig+0xa00>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800520c:	2b00      	cmp	r3, #0
 800520e:	d1f0      	bne.n	80051f2 <HAL_RCC_OscConfig+0x90a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005210:	4b35      	ldr	r3, [pc, #212]	@ (80052e8 <HAL_RCC_OscConfig+0xa00>)
 8005212:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005214:	4b36      	ldr	r3, [pc, #216]	@ (80052f0 <HAL_RCC_OscConfig+0xa08>)
 8005216:	4013      	ands	r3, r2
 8005218:	687a      	ldr	r2, [r7, #4]
 800521a:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800521c:	687a      	ldr	r2, [r7, #4]
 800521e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005220:	0112      	lsls	r2, r2, #4
 8005222:	430a      	orrs	r2, r1
 8005224:	4930      	ldr	r1, [pc, #192]	@ (80052e8 <HAL_RCC_OscConfig+0xa00>)
 8005226:	4313      	orrs	r3, r2
 8005228:	628b      	str	r3, [r1, #40]	@ 0x28
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800522e:	3b01      	subs	r3, #1
 8005230:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005238:	3b01      	subs	r3, #1
 800523a:	025b      	lsls	r3, r3, #9
 800523c:	b29b      	uxth	r3, r3
 800523e:	431a      	orrs	r2, r3
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005244:	3b01      	subs	r3, #1
 8005246:	041b      	lsls	r3, r3, #16
 8005248:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800524c:	431a      	orrs	r2, r3
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005252:	3b01      	subs	r3, #1
 8005254:	061b      	lsls	r3, r3, #24
 8005256:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800525a:	4923      	ldr	r1, [pc, #140]	@ (80052e8 <HAL_RCC_OscConfig+0xa00>)
 800525c:	4313      	orrs	r3, r2
 800525e:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8005260:	4b21      	ldr	r3, [pc, #132]	@ (80052e8 <HAL_RCC_OscConfig+0xa00>)
 8005262:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005264:	4a20      	ldr	r2, [pc, #128]	@ (80052e8 <HAL_RCC_OscConfig+0xa00>)
 8005266:	f023 0301 	bic.w	r3, r3, #1
 800526a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800526c:	4b1e      	ldr	r3, [pc, #120]	@ (80052e8 <HAL_RCC_OscConfig+0xa00>)
 800526e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005270:	4b20      	ldr	r3, [pc, #128]	@ (80052f4 <HAL_RCC_OscConfig+0xa0c>)
 8005272:	4013      	ands	r3, r2
 8005274:	687a      	ldr	r2, [r7, #4]
 8005276:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005278:	00d2      	lsls	r2, r2, #3
 800527a:	491b      	ldr	r1, [pc, #108]	@ (80052e8 <HAL_RCC_OscConfig+0xa00>)
 800527c:	4313      	orrs	r3, r2
 800527e:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8005280:	4b19      	ldr	r3, [pc, #100]	@ (80052e8 <HAL_RCC_OscConfig+0xa00>)
 8005282:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005284:	f023 020c 	bic.w	r2, r3, #12
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800528c:	4916      	ldr	r1, [pc, #88]	@ (80052e8 <HAL_RCC_OscConfig+0xa00>)
 800528e:	4313      	orrs	r3, r2
 8005290:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8005292:	4b15      	ldr	r3, [pc, #84]	@ (80052e8 <HAL_RCC_OscConfig+0xa00>)
 8005294:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005296:	f023 0202 	bic.w	r2, r3, #2
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800529e:	4912      	ldr	r1, [pc, #72]	@ (80052e8 <HAL_RCC_OscConfig+0xa00>)
 80052a0:	4313      	orrs	r3, r2
 80052a2:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80052a4:	4b10      	ldr	r3, [pc, #64]	@ (80052e8 <HAL_RCC_OscConfig+0xa00>)
 80052a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052a8:	4a0f      	ldr	r2, [pc, #60]	@ (80052e8 <HAL_RCC_OscConfig+0xa00>)
 80052aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80052ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80052b0:	4b0d      	ldr	r3, [pc, #52]	@ (80052e8 <HAL_RCC_OscConfig+0xa00>)
 80052b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052b4:	4a0c      	ldr	r2, [pc, #48]	@ (80052e8 <HAL_RCC_OscConfig+0xa00>)
 80052b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80052ba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80052bc:	4b0a      	ldr	r3, [pc, #40]	@ (80052e8 <HAL_RCC_OscConfig+0xa00>)
 80052be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052c0:	4a09      	ldr	r2, [pc, #36]	@ (80052e8 <HAL_RCC_OscConfig+0xa00>)
 80052c2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80052c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80052c8:	4b07      	ldr	r3, [pc, #28]	@ (80052e8 <HAL_RCC_OscConfig+0xa00>)
 80052ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052cc:	4a06      	ldr	r2, [pc, #24]	@ (80052e8 <HAL_RCC_OscConfig+0xa00>)
 80052ce:	f043 0301 	orr.w	r3, r3, #1
 80052d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80052d4:	4b04      	ldr	r3, [pc, #16]	@ (80052e8 <HAL_RCC_OscConfig+0xa00>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a03      	ldr	r2, [pc, #12]	@ (80052e8 <HAL_RCC_OscConfig+0xa00>)
 80052da:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80052de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052e0:	f7fd ff18 	bl	8003114 <HAL_GetTick>
 80052e4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80052e6:	e010      	b.n	800530a <HAL_RCC_OscConfig+0xa22>
 80052e8:	58024400 	.word	0x58024400
 80052ec:	080115e8 	.word	0x080115e8
 80052f0:	fffffc0c 	.word	0xfffffc0c
 80052f4:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052f8:	f7fd ff0c 	bl	8003114 <HAL_GetTick>
 80052fc:	4602      	mov	r2, r0
 80052fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005300:	1ad3      	subs	r3, r2, r3
 8005302:	2b02      	cmp	r3, #2
 8005304:	d901      	bls.n	800530a <HAL_RCC_OscConfig+0xa22>
          {
            return HAL_TIMEOUT;
 8005306:	2303      	movs	r3, #3
 8005308:	e094      	b.n	8005434 <HAL_RCC_OscConfig+0xb4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800530a:	4b4c      	ldr	r3, [pc, #304]	@ (800543c <HAL_RCC_OscConfig+0xb54>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005312:	2b00      	cmp	r3, #0
 8005314:	d0f0      	beq.n	80052f8 <HAL_RCC_OscConfig+0xa10>
 8005316:	e08c      	b.n	8005432 <HAL_RCC_OscConfig+0xb4a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005318:	4b48      	ldr	r3, [pc, #288]	@ (800543c <HAL_RCC_OscConfig+0xb54>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	4a47      	ldr	r2, [pc, #284]	@ (800543c <HAL_RCC_OscConfig+0xb54>)
 800531e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005322:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005324:	f7fd fef6 	bl	8003114 <HAL_GetTick>
 8005328:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800532a:	e008      	b.n	800533e <HAL_RCC_OscConfig+0xa56>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800532c:	f7fd fef2 	bl	8003114 <HAL_GetTick>
 8005330:	4602      	mov	r2, r0
 8005332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005334:	1ad3      	subs	r3, r2, r3
 8005336:	2b02      	cmp	r3, #2
 8005338:	d901      	bls.n	800533e <HAL_RCC_OscConfig+0xa56>
          {
            return HAL_TIMEOUT;
 800533a:	2303      	movs	r3, #3
 800533c:	e07a      	b.n	8005434 <HAL_RCC_OscConfig+0xb4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800533e:	4b3f      	ldr	r3, [pc, #252]	@ (800543c <HAL_RCC_OscConfig+0xb54>)
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005346:	2b00      	cmp	r3, #0
 8005348:	d1f0      	bne.n	800532c <HAL_RCC_OscConfig+0xa44>
 800534a:	e072      	b.n	8005432 <HAL_RCC_OscConfig+0xb4a>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800534c:	4b3b      	ldr	r3, [pc, #236]	@ (800543c <HAL_RCC_OscConfig+0xb54>)
 800534e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005350:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005352:	4b3a      	ldr	r3, [pc, #232]	@ (800543c <HAL_RCC_OscConfig+0xb54>)
 8005354:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005356:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800535c:	2b01      	cmp	r3, #1
 800535e:	d031      	beq.n	80053c4 <HAL_RCC_OscConfig+0xadc>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005360:	693b      	ldr	r3, [r7, #16]
 8005362:	f003 0203 	and.w	r2, r3, #3
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800536a:	429a      	cmp	r2, r3
 800536c:	d12a      	bne.n	80053c4 <HAL_RCC_OscConfig+0xadc>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800536e:	693b      	ldr	r3, [r7, #16]
 8005370:	091b      	lsrs	r3, r3, #4
 8005372:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800537a:	429a      	cmp	r2, r3
 800537c:	d122      	bne.n	80053c4 <HAL_RCC_OscConfig+0xadc>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005388:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800538a:	429a      	cmp	r2, r3
 800538c:	d11a      	bne.n	80053c4 <HAL_RCC_OscConfig+0xadc>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	0a5b      	lsrs	r3, r3, #9
 8005392:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800539a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800539c:	429a      	cmp	r2, r3
 800539e:	d111      	bne.n	80053c4 <HAL_RCC_OscConfig+0xadc>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	0c1b      	lsrs	r3, r3, #16
 80053a4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053ac:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80053ae:	429a      	cmp	r2, r3
 80053b0:	d108      	bne.n	80053c4 <HAL_RCC_OscConfig+0xadc>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	0e1b      	lsrs	r3, r3, #24
 80053b6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053be:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80053c0:	429a      	cmp	r2, r3
 80053c2:	d001      	beq.n	80053c8 <HAL_RCC_OscConfig+0xae0>
      {
        return HAL_ERROR;
 80053c4:	2301      	movs	r3, #1
 80053c6:	e035      	b.n	8005434 <HAL_RCC_OscConfig+0xb4c>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80053c8:	4b1c      	ldr	r3, [pc, #112]	@ (800543c <HAL_RCC_OscConfig+0xb54>)
 80053ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053cc:	08db      	lsrs	r3, r3, #3
 80053ce:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80053d2:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80053d8:	693a      	ldr	r2, [r7, #16]
 80053da:	429a      	cmp	r2, r3
 80053dc:	d029      	beq.n	8005432 <HAL_RCC_OscConfig+0xb4a>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80053e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80053e6:	d304      	bcc.n	80053f2 <HAL_RCC_OscConfig+0xb0a>
 80053e8:	f44f 715b 	mov.w	r1, #876	@ 0x36c
 80053ec:	4814      	ldr	r0, [pc, #80]	@ (8005440 <HAL_RCC_OscConfig+0xb58>)
 80053ee:	f7fd f943 	bl	8002678 <assert_failed>
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80053f2:	4b12      	ldr	r3, [pc, #72]	@ (800543c <HAL_RCC_OscConfig+0xb54>)
 80053f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053f6:	4a11      	ldr	r2, [pc, #68]	@ (800543c <HAL_RCC_OscConfig+0xb54>)
 80053f8:	f023 0301 	bic.w	r3, r3, #1
 80053fc:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80053fe:	f7fd fe89 	bl	8003114 <HAL_GetTick>
 8005402:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8005404:	bf00      	nop
 8005406:	f7fd fe85 	bl	8003114 <HAL_GetTick>
 800540a:	4602      	mov	r2, r0
 800540c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800540e:	4293      	cmp	r3, r2
 8005410:	d0f9      	beq.n	8005406 <HAL_RCC_OscConfig+0xb1e>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005412:	4b0a      	ldr	r3, [pc, #40]	@ (800543c <HAL_RCC_OscConfig+0xb54>)
 8005414:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005416:	4b0b      	ldr	r3, [pc, #44]	@ (8005444 <HAL_RCC_OscConfig+0xb5c>)
 8005418:	4013      	ands	r3, r2
 800541a:	687a      	ldr	r2, [r7, #4]
 800541c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800541e:	00d2      	lsls	r2, r2, #3
 8005420:	4906      	ldr	r1, [pc, #24]	@ (800543c <HAL_RCC_OscConfig+0xb54>)
 8005422:	4313      	orrs	r3, r2
 8005424:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8005426:	4b05      	ldr	r3, [pc, #20]	@ (800543c <HAL_RCC_OscConfig+0xb54>)
 8005428:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800542a:	4a04      	ldr	r2, [pc, #16]	@ (800543c <HAL_RCC_OscConfig+0xb54>)
 800542c:	f043 0301 	orr.w	r3, r3, #1
 8005430:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8005432:	2300      	movs	r3, #0
}
 8005434:	4618      	mov	r0, r3
 8005436:	3730      	adds	r7, #48	@ 0x30
 8005438:	46bd      	mov	sp, r7
 800543a:	bd80      	pop	{r7, pc}
 800543c:	58024400 	.word	0x58024400
 8005440:	080115e8 	.word	0x080115e8
 8005444:	ffff0007 	.word	0xffff0007

08005448 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b086      	sub	sp, #24
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
 8005450:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d101      	bne.n	800545c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005458:	2301      	movs	r3, #1
 800545a:	e354      	b.n	8005b06 <HAL_RCC_ClockConfig+0x6be>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d003      	beq.n	800546c <HAL_RCC_ClockConfig+0x24>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	2b3f      	cmp	r3, #63	@ 0x3f
 800546a:	d904      	bls.n	8005476 <HAL_RCC_ClockConfig+0x2e>
 800546c:	f240 31a7 	movw	r1, #935	@ 0x3a7
 8005470:	4827      	ldr	r0, [pc, #156]	@ (8005510 <HAL_RCC_ClockConfig+0xc8>)
 8005472:	f7fd f901 	bl	8002678 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8005476:	683b      	ldr	r3, [r7, #0]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d031      	beq.n	80054e0 <HAL_RCC_ClockConfig+0x98>
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	2b01      	cmp	r3, #1
 8005480:	d02e      	beq.n	80054e0 <HAL_RCC_ClockConfig+0x98>
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	2b02      	cmp	r3, #2
 8005486:	d02b      	beq.n	80054e0 <HAL_RCC_ClockConfig+0x98>
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	2b03      	cmp	r3, #3
 800548c:	d028      	beq.n	80054e0 <HAL_RCC_ClockConfig+0x98>
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	2b04      	cmp	r3, #4
 8005492:	d025      	beq.n	80054e0 <HAL_RCC_ClockConfig+0x98>
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	2b05      	cmp	r3, #5
 8005498:	d022      	beq.n	80054e0 <HAL_RCC_ClockConfig+0x98>
 800549a:	683b      	ldr	r3, [r7, #0]
 800549c:	2b06      	cmp	r3, #6
 800549e:	d01f      	beq.n	80054e0 <HAL_RCC_ClockConfig+0x98>
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	2b07      	cmp	r3, #7
 80054a4:	d01c      	beq.n	80054e0 <HAL_RCC_ClockConfig+0x98>
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	2b08      	cmp	r3, #8
 80054aa:	d019      	beq.n	80054e0 <HAL_RCC_ClockConfig+0x98>
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	2b09      	cmp	r3, #9
 80054b0:	d016      	beq.n	80054e0 <HAL_RCC_ClockConfig+0x98>
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	2b0a      	cmp	r3, #10
 80054b6:	d013      	beq.n	80054e0 <HAL_RCC_ClockConfig+0x98>
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	2b0b      	cmp	r3, #11
 80054bc:	d010      	beq.n	80054e0 <HAL_RCC_ClockConfig+0x98>
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	2b0c      	cmp	r3, #12
 80054c2:	d00d      	beq.n	80054e0 <HAL_RCC_ClockConfig+0x98>
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	2b0d      	cmp	r3, #13
 80054c8:	d00a      	beq.n	80054e0 <HAL_RCC_ClockConfig+0x98>
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	2b0e      	cmp	r3, #14
 80054ce:	d007      	beq.n	80054e0 <HAL_RCC_ClockConfig+0x98>
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	2b0f      	cmp	r3, #15
 80054d4:	d004      	beq.n	80054e0 <HAL_RCC_ClockConfig+0x98>
 80054d6:	f44f 716a 	mov.w	r1, #936	@ 0x3a8
 80054da:	480d      	ldr	r0, [pc, #52]	@ (8005510 <HAL_RCC_ClockConfig+0xc8>)
 80054dc:	f7fd f8cc 	bl	8002678 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80054e0:	4b0c      	ldr	r3, [pc, #48]	@ (8005514 <HAL_RCC_ClockConfig+0xcc>)
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f003 030f 	and.w	r3, r3, #15
 80054e8:	683a      	ldr	r2, [r7, #0]
 80054ea:	429a      	cmp	r2, r3
 80054ec:	d914      	bls.n	8005518 <HAL_RCC_ClockConfig+0xd0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054ee:	4b09      	ldr	r3, [pc, #36]	@ (8005514 <HAL_RCC_ClockConfig+0xcc>)
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f023 020f 	bic.w	r2, r3, #15
 80054f6:	4907      	ldr	r1, [pc, #28]	@ (8005514 <HAL_RCC_ClockConfig+0xcc>)
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	4313      	orrs	r3, r2
 80054fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80054fe:	4b05      	ldr	r3, [pc, #20]	@ (8005514 <HAL_RCC_ClockConfig+0xcc>)
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f003 030f 	and.w	r3, r3, #15
 8005506:	683a      	ldr	r2, [r7, #0]
 8005508:	429a      	cmp	r2, r3
 800550a:	d005      	beq.n	8005518 <HAL_RCC_ClockConfig+0xd0>
    {
      return HAL_ERROR;
 800550c:	2301      	movs	r3, #1
 800550e:	e2fa      	b.n	8005b06 <HAL_RCC_ClockConfig+0x6be>
 8005510:	080115e8 	.word	0x080115e8
 8005514:	52002000 	.word	0x52002000

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f003 0304 	and.w	r3, r3, #4
 8005520:	2b00      	cmp	r3, #0
 8005522:	d029      	beq.n	8005578 <HAL_RCC_ClockConfig+0x130>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	691a      	ldr	r2, [r3, #16]
 8005528:	4b7e      	ldr	r3, [pc, #504]	@ (8005724 <HAL_RCC_ClockConfig+0x2dc>)
 800552a:	699b      	ldr	r3, [r3, #24]
 800552c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005530:	429a      	cmp	r2, r3
 8005532:	d921      	bls.n	8005578 <HAL_RCC_ClockConfig+0x130>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	691b      	ldr	r3, [r3, #16]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d014      	beq.n	8005566 <HAL_RCC_ClockConfig+0x11e>
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	691b      	ldr	r3, [r3, #16]
 8005540:	2b40      	cmp	r3, #64	@ 0x40
 8005542:	d010      	beq.n	8005566 <HAL_RCC_ClockConfig+0x11e>
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	691b      	ldr	r3, [r3, #16]
 8005548:	2b50      	cmp	r3, #80	@ 0x50
 800554a:	d00c      	beq.n	8005566 <HAL_RCC_ClockConfig+0x11e>
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	691b      	ldr	r3, [r3, #16]
 8005550:	2b60      	cmp	r3, #96	@ 0x60
 8005552:	d008      	beq.n	8005566 <HAL_RCC_ClockConfig+0x11e>
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	691b      	ldr	r3, [r3, #16]
 8005558:	2b70      	cmp	r3, #112	@ 0x70
 800555a:	d004      	beq.n	8005566 <HAL_RCC_ClockConfig+0x11e>
 800555c:	f44f 7171 	mov.w	r1, #964	@ 0x3c4
 8005560:	4871      	ldr	r0, [pc, #452]	@ (8005728 <HAL_RCC_ClockConfig+0x2e0>)
 8005562:	f7fd f889 	bl	8002678 <assert_failed>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005566:	4b6f      	ldr	r3, [pc, #444]	@ (8005724 <HAL_RCC_ClockConfig+0x2dc>)
 8005568:	699b      	ldr	r3, [r3, #24]
 800556a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	691b      	ldr	r3, [r3, #16]
 8005572:	496c      	ldr	r1, [pc, #432]	@ (8005724 <HAL_RCC_ClockConfig+0x2dc>)
 8005574:	4313      	orrs	r3, r2
 8005576:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f003 0308 	and.w	r3, r3, #8
 8005580:	2b00      	cmp	r3, #0
 8005582:	d029      	beq.n	80055d8 <HAL_RCC_ClockConfig+0x190>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	695a      	ldr	r2, [r3, #20]
 8005588:	4b66      	ldr	r3, [pc, #408]	@ (8005724 <HAL_RCC_ClockConfig+0x2dc>)
 800558a:	69db      	ldr	r3, [r3, #28]
 800558c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005590:	429a      	cmp	r2, r3
 8005592:	d921      	bls.n	80055d8 <HAL_RCC_ClockConfig+0x190>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	695b      	ldr	r3, [r3, #20]
 8005598:	2b00      	cmp	r3, #0
 800559a:	d014      	beq.n	80055c6 <HAL_RCC_ClockConfig+0x17e>
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	695b      	ldr	r3, [r3, #20]
 80055a0:	2b40      	cmp	r3, #64	@ 0x40
 80055a2:	d010      	beq.n	80055c6 <HAL_RCC_ClockConfig+0x17e>
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	695b      	ldr	r3, [r3, #20]
 80055a8:	2b50      	cmp	r3, #80	@ 0x50
 80055aa:	d00c      	beq.n	80055c6 <HAL_RCC_ClockConfig+0x17e>
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	695b      	ldr	r3, [r3, #20]
 80055b0:	2b60      	cmp	r3, #96	@ 0x60
 80055b2:	d008      	beq.n	80055c6 <HAL_RCC_ClockConfig+0x17e>
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	695b      	ldr	r3, [r3, #20]
 80055b8:	2b70      	cmp	r3, #112	@ 0x70
 80055ba:	d004      	beq.n	80055c6 <HAL_RCC_ClockConfig+0x17e>
 80055bc:	f240 31d6 	movw	r1, #982	@ 0x3d6
 80055c0:	4859      	ldr	r0, [pc, #356]	@ (8005728 <HAL_RCC_ClockConfig+0x2e0>)
 80055c2:	f7fd f859 	bl	8002678 <assert_failed>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80055c6:	4b57      	ldr	r3, [pc, #348]	@ (8005724 <HAL_RCC_ClockConfig+0x2dc>)
 80055c8:	69db      	ldr	r3, [r3, #28]
 80055ca:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	695b      	ldr	r3, [r3, #20]
 80055d2:	4954      	ldr	r1, [pc, #336]	@ (8005724 <HAL_RCC_ClockConfig+0x2dc>)
 80055d4:	4313      	orrs	r3, r2
 80055d6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f003 0310 	and.w	r3, r3, #16
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d02d      	beq.n	8005640 <HAL_RCC_ClockConfig+0x1f8>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	699a      	ldr	r2, [r3, #24]
 80055e8:	4b4e      	ldr	r3, [pc, #312]	@ (8005724 <HAL_RCC_ClockConfig+0x2dc>)
 80055ea:	69db      	ldr	r3, [r3, #28]
 80055ec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80055f0:	429a      	cmp	r2, r3
 80055f2:	d925      	bls.n	8005640 <HAL_RCC_ClockConfig+0x1f8>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	699b      	ldr	r3, [r3, #24]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d018      	beq.n	800562e <HAL_RCC_ClockConfig+0x1e6>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	699b      	ldr	r3, [r3, #24]
 8005600:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005604:	d013      	beq.n	800562e <HAL_RCC_ClockConfig+0x1e6>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	699b      	ldr	r3, [r3, #24]
 800560a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800560e:	d00e      	beq.n	800562e <HAL_RCC_ClockConfig+0x1e6>
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	699b      	ldr	r3, [r3, #24]
 8005614:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005618:	d009      	beq.n	800562e <HAL_RCC_ClockConfig+0x1e6>
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	699b      	ldr	r3, [r3, #24]
 800561e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005622:	d004      	beq.n	800562e <HAL_RCC_ClockConfig+0x1e6>
 8005624:	f240 31e7 	movw	r1, #999	@ 0x3e7
 8005628:	483f      	ldr	r0, [pc, #252]	@ (8005728 <HAL_RCC_ClockConfig+0x2e0>)
 800562a:	f7fd f825 	bl	8002678 <assert_failed>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800562e:	4b3d      	ldr	r3, [pc, #244]	@ (8005724 <HAL_RCC_ClockConfig+0x2dc>)
 8005630:	69db      	ldr	r3, [r3, #28]
 8005632:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	699b      	ldr	r3, [r3, #24]
 800563a:	493a      	ldr	r1, [pc, #232]	@ (8005724 <HAL_RCC_ClockConfig+0x2dc>)
 800563c:	4313      	orrs	r3, r2
 800563e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f003 0320 	and.w	r3, r3, #32
 8005648:	2b00      	cmp	r3, #0
 800564a:	d029      	beq.n	80056a0 <HAL_RCC_ClockConfig+0x258>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	69da      	ldr	r2, [r3, #28]
 8005650:	4b34      	ldr	r3, [pc, #208]	@ (8005724 <HAL_RCC_ClockConfig+0x2dc>)
 8005652:	6a1b      	ldr	r3, [r3, #32]
 8005654:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005658:	429a      	cmp	r2, r3
 800565a:	d921      	bls.n	80056a0 <HAL_RCC_ClockConfig+0x258>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	69db      	ldr	r3, [r3, #28]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d014      	beq.n	800568e <HAL_RCC_ClockConfig+0x246>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	69db      	ldr	r3, [r3, #28]
 8005668:	2b40      	cmp	r3, #64	@ 0x40
 800566a:	d010      	beq.n	800568e <HAL_RCC_ClockConfig+0x246>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	69db      	ldr	r3, [r3, #28]
 8005670:	2b50      	cmp	r3, #80	@ 0x50
 8005672:	d00c      	beq.n	800568e <HAL_RCC_ClockConfig+0x246>
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	69db      	ldr	r3, [r3, #28]
 8005678:	2b60      	cmp	r3, #96	@ 0x60
 800567a:	d008      	beq.n	800568e <HAL_RCC_ClockConfig+0x246>
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	69db      	ldr	r3, [r3, #28]
 8005680:	2b70      	cmp	r3, #112	@ 0x70
 8005682:	d004      	beq.n	800568e <HAL_RCC_ClockConfig+0x246>
 8005684:	f240 31f9 	movw	r1, #1017	@ 0x3f9
 8005688:	4827      	ldr	r0, [pc, #156]	@ (8005728 <HAL_RCC_ClockConfig+0x2e0>)
 800568a:	f7fc fff5 	bl	8002678 <assert_failed>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800568e:	4b25      	ldr	r3, [pc, #148]	@ (8005724 <HAL_RCC_ClockConfig+0x2dc>)
 8005690:	6a1b      	ldr	r3, [r3, #32]
 8005692:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	69db      	ldr	r3, [r3, #28]
 800569a:	4922      	ldr	r1, [pc, #136]	@ (8005724 <HAL_RCC_ClockConfig+0x2dc>)
 800569c:	4313      	orrs	r3, r2
 800569e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f003 0302 	and.w	r3, r3, #2
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d03f      	beq.n	800572c <HAL_RCC_ClockConfig+0x2e4>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	68da      	ldr	r2, [r3, #12]
 80056b0:	4b1c      	ldr	r3, [pc, #112]	@ (8005724 <HAL_RCC_ClockConfig+0x2dc>)
 80056b2:	699b      	ldr	r3, [r3, #24]
 80056b4:	f003 030f 	and.w	r3, r3, #15
 80056b8:	429a      	cmp	r2, r3
 80056ba:	d937      	bls.n	800572c <HAL_RCC_ClockConfig+0x2e4>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	68db      	ldr	r3, [r3, #12]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d024      	beq.n	800570e <HAL_RCC_ClockConfig+0x2c6>
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	68db      	ldr	r3, [r3, #12]
 80056c8:	2b08      	cmp	r3, #8
 80056ca:	d020      	beq.n	800570e <HAL_RCC_ClockConfig+0x2c6>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	68db      	ldr	r3, [r3, #12]
 80056d0:	2b09      	cmp	r3, #9
 80056d2:	d01c      	beq.n	800570e <HAL_RCC_ClockConfig+0x2c6>
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	68db      	ldr	r3, [r3, #12]
 80056d8:	2b0a      	cmp	r3, #10
 80056da:	d018      	beq.n	800570e <HAL_RCC_ClockConfig+0x2c6>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	68db      	ldr	r3, [r3, #12]
 80056e0:	2b0b      	cmp	r3, #11
 80056e2:	d014      	beq.n	800570e <HAL_RCC_ClockConfig+0x2c6>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	68db      	ldr	r3, [r3, #12]
 80056e8:	2b0c      	cmp	r3, #12
 80056ea:	d010      	beq.n	800570e <HAL_RCC_ClockConfig+0x2c6>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	68db      	ldr	r3, [r3, #12]
 80056f0:	2b0d      	cmp	r3, #13
 80056f2:	d00c      	beq.n	800570e <HAL_RCC_ClockConfig+0x2c6>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	68db      	ldr	r3, [r3, #12]
 80056f8:	2b0e      	cmp	r3, #14
 80056fa:	d008      	beq.n	800570e <HAL_RCC_ClockConfig+0x2c6>
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	68db      	ldr	r3, [r3, #12]
 8005700:	2b0f      	cmp	r3, #15
 8005702:	d004      	beq.n	800570e <HAL_RCC_ClockConfig+0x2c6>
 8005704:	f240 410c 	movw	r1, #1036	@ 0x40c
 8005708:	4807      	ldr	r0, [pc, #28]	@ (8005728 <HAL_RCC_ClockConfig+0x2e0>)
 800570a:	f7fc ffb5 	bl	8002678 <assert_failed>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800570e:	4b05      	ldr	r3, [pc, #20]	@ (8005724 <HAL_RCC_ClockConfig+0x2dc>)
 8005710:	699b      	ldr	r3, [r3, #24]
 8005712:	f023 020f 	bic.w	r2, r3, #15
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	68db      	ldr	r3, [r3, #12]
 800571a:	4902      	ldr	r1, [pc, #8]	@ (8005724 <HAL_RCC_ClockConfig+0x2dc>)
 800571c:	4313      	orrs	r3, r2
 800571e:	618b      	str	r3, [r1, #24]
 8005720:	e004      	b.n	800572c <HAL_RCC_ClockConfig+0x2e4>
 8005722:	bf00      	nop
 8005724:	58024400 	.word	0x58024400
 8005728:	080115e8 	.word	0x080115e8
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f003 0301 	and.w	r3, r3, #1
 8005734:	2b00      	cmp	r3, #0
 8005736:	f000 809c 	beq.w	8005872 <HAL_RCC_ClockConfig+0x42a>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	689b      	ldr	r3, [r3, #8]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d02c      	beq.n	800579c <HAL_RCC_ClockConfig+0x354>
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	689b      	ldr	r3, [r3, #8]
 8005746:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800574a:	d027      	beq.n	800579c <HAL_RCC_ClockConfig+0x354>
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	689b      	ldr	r3, [r3, #8]
 8005750:	f5b3 6f10 	cmp.w	r3, #2304	@ 0x900
 8005754:	d022      	beq.n	800579c <HAL_RCC_ClockConfig+0x354>
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	689b      	ldr	r3, [r3, #8]
 800575a:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800575e:	d01d      	beq.n	800579c <HAL_RCC_ClockConfig+0x354>
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	689b      	ldr	r3, [r3, #8]
 8005764:	f5b3 6f30 	cmp.w	r3, #2816	@ 0xb00
 8005768:	d018      	beq.n	800579c <HAL_RCC_ClockConfig+0x354>
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	689b      	ldr	r3, [r3, #8]
 800576e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005772:	d013      	beq.n	800579c <HAL_RCC_ClockConfig+0x354>
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	689b      	ldr	r3, [r3, #8]
 8005778:	f5b3 6f50 	cmp.w	r3, #3328	@ 0xd00
 800577c:	d00e      	beq.n	800579c <HAL_RCC_ClockConfig+0x354>
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	689b      	ldr	r3, [r3, #8]
 8005782:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 8005786:	d009      	beq.n	800579c <HAL_RCC_ClockConfig+0x354>
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	689b      	ldr	r3, [r3, #8]
 800578c:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005790:	d004      	beq.n	800579c <HAL_RCC_ClockConfig+0x354>
 8005792:	f240 411c 	movw	r1, #1052	@ 0x41c
 8005796:	4863      	ldr	r0, [pc, #396]	@ (8005924 <HAL_RCC_ClockConfig+0x4dc>)
 8005798:	f7fc ff6e 	bl	8002678 <assert_failed>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	685b      	ldr	r3, [r3, #4]
 80057a0:	2b01      	cmp	r3, #1
 80057a2:	d010      	beq.n	80057c6 <HAL_RCC_ClockConfig+0x37e>
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	685b      	ldr	r3, [r3, #4]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d00c      	beq.n	80057c6 <HAL_RCC_ClockConfig+0x37e>
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	685b      	ldr	r3, [r3, #4]
 80057b0:	2b02      	cmp	r3, #2
 80057b2:	d008      	beq.n	80057c6 <HAL_RCC_ClockConfig+0x37e>
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	2b03      	cmp	r3, #3
 80057ba:	d004      	beq.n	80057c6 <HAL_RCC_ClockConfig+0x37e>
 80057bc:	f240 411d 	movw	r1, #1053	@ 0x41d
 80057c0:	4858      	ldr	r0, [pc, #352]	@ (8005924 <HAL_RCC_ClockConfig+0x4dc>)
 80057c2:	f7fc ff59 	bl	8002678 <assert_failed>
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80057c6:	4b58      	ldr	r3, [pc, #352]	@ (8005928 <HAL_RCC_ClockConfig+0x4e0>)
 80057c8:	699b      	ldr	r3, [r3, #24]
 80057ca:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	689b      	ldr	r3, [r3, #8]
 80057d2:	4955      	ldr	r1, [pc, #340]	@ (8005928 <HAL_RCC_ClockConfig+0x4e0>)
 80057d4:	4313      	orrs	r3, r2
 80057d6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	685b      	ldr	r3, [r3, #4]
 80057dc:	2b02      	cmp	r3, #2
 80057de:	d107      	bne.n	80057f0 <HAL_RCC_ClockConfig+0x3a8>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80057e0:	4b51      	ldr	r3, [pc, #324]	@ (8005928 <HAL_RCC_ClockConfig+0x4e0>)
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d121      	bne.n	8005830 <HAL_RCC_ClockConfig+0x3e8>
      {
        return HAL_ERROR;
 80057ec:	2301      	movs	r3, #1
 80057ee:	e18a      	b.n	8005b06 <HAL_RCC_ClockConfig+0x6be>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	685b      	ldr	r3, [r3, #4]
 80057f4:	2b03      	cmp	r3, #3
 80057f6:	d107      	bne.n	8005808 <HAL_RCC_ClockConfig+0x3c0>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80057f8:	4b4b      	ldr	r3, [pc, #300]	@ (8005928 <HAL_RCC_ClockConfig+0x4e0>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005800:	2b00      	cmp	r3, #0
 8005802:	d115      	bne.n	8005830 <HAL_RCC_ClockConfig+0x3e8>
      {
        return HAL_ERROR;
 8005804:	2301      	movs	r3, #1
 8005806:	e17e      	b.n	8005b06 <HAL_RCC_ClockConfig+0x6be>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	685b      	ldr	r3, [r3, #4]
 800580c:	2b01      	cmp	r3, #1
 800580e:	d107      	bne.n	8005820 <HAL_RCC_ClockConfig+0x3d8>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005810:	4b45      	ldr	r3, [pc, #276]	@ (8005928 <HAL_RCC_ClockConfig+0x4e0>)
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005818:	2b00      	cmp	r3, #0
 800581a:	d109      	bne.n	8005830 <HAL_RCC_ClockConfig+0x3e8>
      {
        return HAL_ERROR;
 800581c:	2301      	movs	r3, #1
 800581e:	e172      	b.n	8005b06 <HAL_RCC_ClockConfig+0x6be>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005820:	4b41      	ldr	r3, [pc, #260]	@ (8005928 <HAL_RCC_ClockConfig+0x4e0>)
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f003 0304 	and.w	r3, r3, #4
 8005828:	2b00      	cmp	r3, #0
 800582a:	d101      	bne.n	8005830 <HAL_RCC_ClockConfig+0x3e8>
      {
        return HAL_ERROR;
 800582c:	2301      	movs	r3, #1
 800582e:	e16a      	b.n	8005b06 <HAL_RCC_ClockConfig+0x6be>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005830:	4b3d      	ldr	r3, [pc, #244]	@ (8005928 <HAL_RCC_ClockConfig+0x4e0>)
 8005832:	691b      	ldr	r3, [r3, #16]
 8005834:	f023 0207 	bic.w	r2, r3, #7
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	685b      	ldr	r3, [r3, #4]
 800583c:	493a      	ldr	r1, [pc, #232]	@ (8005928 <HAL_RCC_ClockConfig+0x4e0>)
 800583e:	4313      	orrs	r3, r2
 8005840:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005842:	f7fd fc67 	bl	8003114 <HAL_GetTick>
 8005846:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005848:	e00a      	b.n	8005860 <HAL_RCC_ClockConfig+0x418>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800584a:	f7fd fc63 	bl	8003114 <HAL_GetTick>
 800584e:	4602      	mov	r2, r0
 8005850:	697b      	ldr	r3, [r7, #20]
 8005852:	1ad3      	subs	r3, r2, r3
 8005854:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005858:	4293      	cmp	r3, r2
 800585a:	d901      	bls.n	8005860 <HAL_RCC_ClockConfig+0x418>
      {
        return HAL_TIMEOUT;
 800585c:	2303      	movs	r3, #3
 800585e:	e152      	b.n	8005b06 <HAL_RCC_ClockConfig+0x6be>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005860:	4b31      	ldr	r3, [pc, #196]	@ (8005928 <HAL_RCC_ClockConfig+0x4e0>)
 8005862:	691b      	ldr	r3, [r3, #16]
 8005864:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	685b      	ldr	r3, [r3, #4]
 800586c:	00db      	lsls	r3, r3, #3
 800586e:	429a      	cmp	r2, r3
 8005870:	d1eb      	bne.n	800584a <HAL_RCC_ClockConfig+0x402>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f003 0302 	and.w	r3, r3, #2
 800587a:	2b00      	cmp	r3, #0
 800587c:	d039      	beq.n	80058f2 <HAL_RCC_ClockConfig+0x4aa>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	68da      	ldr	r2, [r3, #12]
 8005882:	4b29      	ldr	r3, [pc, #164]	@ (8005928 <HAL_RCC_ClockConfig+0x4e0>)
 8005884:	699b      	ldr	r3, [r3, #24]
 8005886:	f003 030f 	and.w	r3, r3, #15
 800588a:	429a      	cmp	r2, r3
 800588c:	d231      	bcs.n	80058f2 <HAL_RCC_ClockConfig+0x4aa>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	68db      	ldr	r3, [r3, #12]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d024      	beq.n	80058e0 <HAL_RCC_ClockConfig+0x498>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	68db      	ldr	r3, [r3, #12]
 800589a:	2b08      	cmp	r3, #8
 800589c:	d020      	beq.n	80058e0 <HAL_RCC_ClockConfig+0x498>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	68db      	ldr	r3, [r3, #12]
 80058a2:	2b09      	cmp	r3, #9
 80058a4:	d01c      	beq.n	80058e0 <HAL_RCC_ClockConfig+0x498>
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	68db      	ldr	r3, [r3, #12]
 80058aa:	2b0a      	cmp	r3, #10
 80058ac:	d018      	beq.n	80058e0 <HAL_RCC_ClockConfig+0x498>
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	68db      	ldr	r3, [r3, #12]
 80058b2:	2b0b      	cmp	r3, #11
 80058b4:	d014      	beq.n	80058e0 <HAL_RCC_ClockConfig+0x498>
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	68db      	ldr	r3, [r3, #12]
 80058ba:	2b0c      	cmp	r3, #12
 80058bc:	d010      	beq.n	80058e0 <HAL_RCC_ClockConfig+0x498>
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	68db      	ldr	r3, [r3, #12]
 80058c2:	2b0d      	cmp	r3, #13
 80058c4:	d00c      	beq.n	80058e0 <HAL_RCC_ClockConfig+0x498>
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	68db      	ldr	r3, [r3, #12]
 80058ca:	2b0e      	cmp	r3, #14
 80058cc:	d008      	beq.n	80058e0 <HAL_RCC_ClockConfig+0x498>
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	68db      	ldr	r3, [r3, #12]
 80058d2:	2b0f      	cmp	r3, #15
 80058d4:	d004      	beq.n	80058e0 <HAL_RCC_ClockConfig+0x498>
 80058d6:	f240 415e 	movw	r1, #1118	@ 0x45e
 80058da:	4812      	ldr	r0, [pc, #72]	@ (8005924 <HAL_RCC_ClockConfig+0x4dc>)
 80058dc:	f7fc fecc 	bl	8002678 <assert_failed>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80058e0:	4b11      	ldr	r3, [pc, #68]	@ (8005928 <HAL_RCC_ClockConfig+0x4e0>)
 80058e2:	699b      	ldr	r3, [r3, #24]
 80058e4:	f023 020f 	bic.w	r2, r3, #15
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	68db      	ldr	r3, [r3, #12]
 80058ec:	490e      	ldr	r1, [pc, #56]	@ (8005928 <HAL_RCC_ClockConfig+0x4e0>)
 80058ee:	4313      	orrs	r3, r2
 80058f0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80058f2:	4b0e      	ldr	r3, [pc, #56]	@ (800592c <HAL_RCC_ClockConfig+0x4e4>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f003 030f 	and.w	r3, r3, #15
 80058fa:	683a      	ldr	r2, [r7, #0]
 80058fc:	429a      	cmp	r2, r3
 80058fe:	d217      	bcs.n	8005930 <HAL_RCC_ClockConfig+0x4e8>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005900:	4b0a      	ldr	r3, [pc, #40]	@ (800592c <HAL_RCC_ClockConfig+0x4e4>)
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f023 020f 	bic.w	r2, r3, #15
 8005908:	4908      	ldr	r1, [pc, #32]	@ (800592c <HAL_RCC_ClockConfig+0x4e4>)
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	4313      	orrs	r3, r2
 800590e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005910:	4b06      	ldr	r3, [pc, #24]	@ (800592c <HAL_RCC_ClockConfig+0x4e4>)
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f003 030f 	and.w	r3, r3, #15
 8005918:	683a      	ldr	r2, [r7, #0]
 800591a:	429a      	cmp	r2, r3
 800591c:	d008      	beq.n	8005930 <HAL_RCC_ClockConfig+0x4e8>
    {
      return HAL_ERROR;
 800591e:	2301      	movs	r3, #1
 8005920:	e0f1      	b.n	8005b06 <HAL_RCC_ClockConfig+0x6be>
 8005922:	bf00      	nop
 8005924:	080115e8 	.word	0x080115e8
 8005928:	58024400 	.word	0x58024400
 800592c:	52002000 	.word	0x52002000
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f003 0304 	and.w	r3, r3, #4
 8005938:	2b00      	cmp	r3, #0
 800593a:	d029      	beq.n	8005990 <HAL_RCC_ClockConfig+0x548>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	691a      	ldr	r2, [r3, #16]
 8005940:	4b73      	ldr	r3, [pc, #460]	@ (8005b10 <HAL_RCC_ClockConfig+0x6c8>)
 8005942:	699b      	ldr	r3, [r3, #24]
 8005944:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005948:	429a      	cmp	r2, r3
 800594a:	d221      	bcs.n	8005990 <HAL_RCC_ClockConfig+0x548>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	691b      	ldr	r3, [r3, #16]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d014      	beq.n	800597e <HAL_RCC_ClockConfig+0x536>
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	691b      	ldr	r3, [r3, #16]
 8005958:	2b40      	cmp	r3, #64	@ 0x40
 800595a:	d010      	beq.n	800597e <HAL_RCC_ClockConfig+0x536>
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	691b      	ldr	r3, [r3, #16]
 8005960:	2b50      	cmp	r3, #80	@ 0x50
 8005962:	d00c      	beq.n	800597e <HAL_RCC_ClockConfig+0x536>
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	691b      	ldr	r3, [r3, #16]
 8005968:	2b60      	cmp	r3, #96	@ 0x60
 800596a:	d008      	beq.n	800597e <HAL_RCC_ClockConfig+0x536>
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	691b      	ldr	r3, [r3, #16]
 8005970:	2b70      	cmp	r3, #112	@ 0x70
 8005972:	d004      	beq.n	800597e <HAL_RCC_ClockConfig+0x536>
 8005974:	f240 417f 	movw	r1, #1151	@ 0x47f
 8005978:	4866      	ldr	r0, [pc, #408]	@ (8005b14 <HAL_RCC_ClockConfig+0x6cc>)
 800597a:	f7fc fe7d 	bl	8002678 <assert_failed>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800597e:	4b64      	ldr	r3, [pc, #400]	@ (8005b10 <HAL_RCC_ClockConfig+0x6c8>)
 8005980:	699b      	ldr	r3, [r3, #24]
 8005982:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	691b      	ldr	r3, [r3, #16]
 800598a:	4961      	ldr	r1, [pc, #388]	@ (8005b10 <HAL_RCC_ClockConfig+0x6c8>)
 800598c:	4313      	orrs	r3, r2
 800598e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f003 0308 	and.w	r3, r3, #8
 8005998:	2b00      	cmp	r3, #0
 800599a:	d029      	beq.n	80059f0 <HAL_RCC_ClockConfig+0x5a8>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	695a      	ldr	r2, [r3, #20]
 80059a0:	4b5b      	ldr	r3, [pc, #364]	@ (8005b10 <HAL_RCC_ClockConfig+0x6c8>)
 80059a2:	69db      	ldr	r3, [r3, #28]
 80059a4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80059a8:	429a      	cmp	r2, r3
 80059aa:	d221      	bcs.n	80059f0 <HAL_RCC_ClockConfig+0x5a8>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	695b      	ldr	r3, [r3, #20]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d014      	beq.n	80059de <HAL_RCC_ClockConfig+0x596>
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	695b      	ldr	r3, [r3, #20]
 80059b8:	2b40      	cmp	r3, #64	@ 0x40
 80059ba:	d010      	beq.n	80059de <HAL_RCC_ClockConfig+0x596>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	695b      	ldr	r3, [r3, #20]
 80059c0:	2b50      	cmp	r3, #80	@ 0x50
 80059c2:	d00c      	beq.n	80059de <HAL_RCC_ClockConfig+0x596>
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	695b      	ldr	r3, [r3, #20]
 80059c8:	2b60      	cmp	r3, #96	@ 0x60
 80059ca:	d008      	beq.n	80059de <HAL_RCC_ClockConfig+0x596>
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	695b      	ldr	r3, [r3, #20]
 80059d0:	2b70      	cmp	r3, #112	@ 0x70
 80059d2:	d004      	beq.n	80059de <HAL_RCC_ClockConfig+0x596>
 80059d4:	f240 4191 	movw	r1, #1169	@ 0x491
 80059d8:	484e      	ldr	r0, [pc, #312]	@ (8005b14 <HAL_RCC_ClockConfig+0x6cc>)
 80059da:	f7fc fe4d 	bl	8002678 <assert_failed>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80059de:	4b4c      	ldr	r3, [pc, #304]	@ (8005b10 <HAL_RCC_ClockConfig+0x6c8>)
 80059e0:	69db      	ldr	r3, [r3, #28]
 80059e2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	695b      	ldr	r3, [r3, #20]
 80059ea:	4949      	ldr	r1, [pc, #292]	@ (8005b10 <HAL_RCC_ClockConfig+0x6c8>)
 80059ec:	4313      	orrs	r3, r2
 80059ee:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f003 0310 	and.w	r3, r3, #16
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d02d      	beq.n	8005a58 <HAL_RCC_ClockConfig+0x610>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	699a      	ldr	r2, [r3, #24]
 8005a00:	4b43      	ldr	r3, [pc, #268]	@ (8005b10 <HAL_RCC_ClockConfig+0x6c8>)
 8005a02:	69db      	ldr	r3, [r3, #28]
 8005a04:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005a08:	429a      	cmp	r2, r3
 8005a0a:	d225      	bcs.n	8005a58 <HAL_RCC_ClockConfig+0x610>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	699b      	ldr	r3, [r3, #24]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d018      	beq.n	8005a46 <HAL_RCC_ClockConfig+0x5fe>
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	699b      	ldr	r3, [r3, #24]
 8005a18:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a1c:	d013      	beq.n	8005a46 <HAL_RCC_ClockConfig+0x5fe>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	699b      	ldr	r3, [r3, #24]
 8005a22:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8005a26:	d00e      	beq.n	8005a46 <HAL_RCC_ClockConfig+0x5fe>
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	699b      	ldr	r3, [r3, #24]
 8005a2c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005a30:	d009      	beq.n	8005a46 <HAL_RCC_ClockConfig+0x5fe>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	699b      	ldr	r3, [r3, #24]
 8005a36:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005a3a:	d004      	beq.n	8005a46 <HAL_RCC_ClockConfig+0x5fe>
 8005a3c:	f240 41a3 	movw	r1, #1187	@ 0x4a3
 8005a40:	4834      	ldr	r0, [pc, #208]	@ (8005b14 <HAL_RCC_ClockConfig+0x6cc>)
 8005a42:	f7fc fe19 	bl	8002678 <assert_failed>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005a46:	4b32      	ldr	r3, [pc, #200]	@ (8005b10 <HAL_RCC_ClockConfig+0x6c8>)
 8005a48:	69db      	ldr	r3, [r3, #28]
 8005a4a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	699b      	ldr	r3, [r3, #24]
 8005a52:	492f      	ldr	r1, [pc, #188]	@ (8005b10 <HAL_RCC_ClockConfig+0x6c8>)
 8005a54:	4313      	orrs	r3, r2
 8005a56:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f003 0320 	and.w	r3, r3, #32
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d029      	beq.n	8005ab8 <HAL_RCC_ClockConfig+0x670>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	69da      	ldr	r2, [r3, #28]
 8005a68:	4b29      	ldr	r3, [pc, #164]	@ (8005b10 <HAL_RCC_ClockConfig+0x6c8>)
 8005a6a:	6a1b      	ldr	r3, [r3, #32]
 8005a6c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005a70:	429a      	cmp	r2, r3
 8005a72:	d221      	bcs.n	8005ab8 <HAL_RCC_ClockConfig+0x670>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	69db      	ldr	r3, [r3, #28]
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d014      	beq.n	8005aa6 <HAL_RCC_ClockConfig+0x65e>
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	69db      	ldr	r3, [r3, #28]
 8005a80:	2b40      	cmp	r3, #64	@ 0x40
 8005a82:	d010      	beq.n	8005aa6 <HAL_RCC_ClockConfig+0x65e>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	69db      	ldr	r3, [r3, #28]
 8005a88:	2b50      	cmp	r3, #80	@ 0x50
 8005a8a:	d00c      	beq.n	8005aa6 <HAL_RCC_ClockConfig+0x65e>
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	69db      	ldr	r3, [r3, #28]
 8005a90:	2b60      	cmp	r3, #96	@ 0x60
 8005a92:	d008      	beq.n	8005aa6 <HAL_RCC_ClockConfig+0x65e>
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	69db      	ldr	r3, [r3, #28]
 8005a98:	2b70      	cmp	r3, #112	@ 0x70
 8005a9a:	d004      	beq.n	8005aa6 <HAL_RCC_ClockConfig+0x65e>
 8005a9c:	f240 41b5 	movw	r1, #1205	@ 0x4b5
 8005aa0:	481c      	ldr	r0, [pc, #112]	@ (8005b14 <HAL_RCC_ClockConfig+0x6cc>)
 8005aa2:	f7fc fde9 	bl	8002678 <assert_failed>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005aa6:	4b1a      	ldr	r3, [pc, #104]	@ (8005b10 <HAL_RCC_ClockConfig+0x6c8>)
 8005aa8:	6a1b      	ldr	r3, [r3, #32]
 8005aaa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	69db      	ldr	r3, [r3, #28]
 8005ab2:	4917      	ldr	r1, [pc, #92]	@ (8005b10 <HAL_RCC_ClockConfig+0x6c8>)
 8005ab4:	4313      	orrs	r3, r2
 8005ab6:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005ab8:	f000 f836 	bl	8005b28 <HAL_RCC_GetSysClockFreq>
 8005abc:	4602      	mov	r2, r0
 8005abe:	4b14      	ldr	r3, [pc, #80]	@ (8005b10 <HAL_RCC_ClockConfig+0x6c8>)
 8005ac0:	699b      	ldr	r3, [r3, #24]
 8005ac2:	0a1b      	lsrs	r3, r3, #8
 8005ac4:	f003 030f 	and.w	r3, r3, #15
 8005ac8:	4913      	ldr	r1, [pc, #76]	@ (8005b18 <HAL_RCC_ClockConfig+0x6d0>)
 8005aca:	5ccb      	ldrb	r3, [r1, r3]
 8005acc:	f003 031f 	and.w	r3, r3, #31
 8005ad0:	fa22 f303 	lsr.w	r3, r2, r3
 8005ad4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005ad6:	4b0e      	ldr	r3, [pc, #56]	@ (8005b10 <HAL_RCC_ClockConfig+0x6c8>)
 8005ad8:	699b      	ldr	r3, [r3, #24]
 8005ada:	f003 030f 	and.w	r3, r3, #15
 8005ade:	4a0e      	ldr	r2, [pc, #56]	@ (8005b18 <HAL_RCC_ClockConfig+0x6d0>)
 8005ae0:	5cd3      	ldrb	r3, [r2, r3]
 8005ae2:	f003 031f 	and.w	r3, r3, #31
 8005ae6:	693a      	ldr	r2, [r7, #16]
 8005ae8:	fa22 f303 	lsr.w	r3, r2, r3
 8005aec:	4a0b      	ldr	r2, [pc, #44]	@ (8005b1c <HAL_RCC_ClockConfig+0x6d4>)
 8005aee:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005af0:	4a0b      	ldr	r2, [pc, #44]	@ (8005b20 <HAL_RCC_ClockConfig+0x6d8>)
 8005af2:	693b      	ldr	r3, [r7, #16]
 8005af4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8005af6:	4b0b      	ldr	r3, [pc, #44]	@ (8005b24 <HAL_RCC_ClockConfig+0x6dc>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	4618      	mov	r0, r3
 8005afc:	f7fd fac0 	bl	8003080 <HAL_InitTick>
 8005b00:	4603      	mov	r3, r0
 8005b02:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8005b04:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b06:	4618      	mov	r0, r3
 8005b08:	3718      	adds	r7, #24
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	bd80      	pop	{r7, pc}
 8005b0e:	bf00      	nop
 8005b10:	58024400 	.word	0x58024400
 8005b14:	080115e8 	.word	0x080115e8
 8005b18:	08012d80 	.word	0x08012d80
 8005b1c:	24000004 	.word	0x24000004
 8005b20:	24000000 	.word	0x24000000
 8005b24:	24000008 	.word	0x24000008

08005b28 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005b28:	b480      	push	{r7}
 8005b2a:	b089      	sub	sp, #36	@ 0x24
 8005b2c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005b2e:	4bb3      	ldr	r3, [pc, #716]	@ (8005dfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005b30:	691b      	ldr	r3, [r3, #16]
 8005b32:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005b36:	2b18      	cmp	r3, #24
 8005b38:	f200 8155 	bhi.w	8005de6 <HAL_RCC_GetSysClockFreq+0x2be>
 8005b3c:	a201      	add	r2, pc, #4	@ (adr r2, 8005b44 <HAL_RCC_GetSysClockFreq+0x1c>)
 8005b3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b42:	bf00      	nop
 8005b44:	08005ba9 	.word	0x08005ba9
 8005b48:	08005de7 	.word	0x08005de7
 8005b4c:	08005de7 	.word	0x08005de7
 8005b50:	08005de7 	.word	0x08005de7
 8005b54:	08005de7 	.word	0x08005de7
 8005b58:	08005de7 	.word	0x08005de7
 8005b5c:	08005de7 	.word	0x08005de7
 8005b60:	08005de7 	.word	0x08005de7
 8005b64:	08005bcf 	.word	0x08005bcf
 8005b68:	08005de7 	.word	0x08005de7
 8005b6c:	08005de7 	.word	0x08005de7
 8005b70:	08005de7 	.word	0x08005de7
 8005b74:	08005de7 	.word	0x08005de7
 8005b78:	08005de7 	.word	0x08005de7
 8005b7c:	08005de7 	.word	0x08005de7
 8005b80:	08005de7 	.word	0x08005de7
 8005b84:	08005bd5 	.word	0x08005bd5
 8005b88:	08005de7 	.word	0x08005de7
 8005b8c:	08005de7 	.word	0x08005de7
 8005b90:	08005de7 	.word	0x08005de7
 8005b94:	08005de7 	.word	0x08005de7
 8005b98:	08005de7 	.word	0x08005de7
 8005b9c:	08005de7 	.word	0x08005de7
 8005ba0:	08005de7 	.word	0x08005de7
 8005ba4:	08005bdb 	.word	0x08005bdb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005ba8:	4b94      	ldr	r3, [pc, #592]	@ (8005dfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f003 0320 	and.w	r3, r3, #32
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d009      	beq.n	8005bc8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005bb4:	4b91      	ldr	r3, [pc, #580]	@ (8005dfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	08db      	lsrs	r3, r3, #3
 8005bba:	f003 0303 	and.w	r3, r3, #3
 8005bbe:	4a90      	ldr	r2, [pc, #576]	@ (8005e00 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005bc0:	fa22 f303 	lsr.w	r3, r2, r3
 8005bc4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8005bc6:	e111      	b.n	8005dec <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8005bc8:	4b8d      	ldr	r3, [pc, #564]	@ (8005e00 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005bca:	61bb      	str	r3, [r7, #24]
      break;
 8005bcc:	e10e      	b.n	8005dec <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8005bce:	4b8d      	ldr	r3, [pc, #564]	@ (8005e04 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005bd0:	61bb      	str	r3, [r7, #24]
      break;
 8005bd2:	e10b      	b.n	8005dec <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8005bd4:	4b8c      	ldr	r3, [pc, #560]	@ (8005e08 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8005bd6:	61bb      	str	r3, [r7, #24]
      break;
 8005bd8:	e108      	b.n	8005dec <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005bda:	4b88      	ldr	r3, [pc, #544]	@ (8005dfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005bdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bde:	f003 0303 	and.w	r3, r3, #3
 8005be2:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8005be4:	4b85      	ldr	r3, [pc, #532]	@ (8005dfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005be6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005be8:	091b      	lsrs	r3, r3, #4
 8005bea:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005bee:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005bf0:	4b82      	ldr	r3, [pc, #520]	@ (8005dfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005bf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bf4:	f003 0301 	and.w	r3, r3, #1
 8005bf8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8005bfa:	4b80      	ldr	r3, [pc, #512]	@ (8005dfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005bfc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005bfe:	08db      	lsrs	r3, r3, #3
 8005c00:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005c04:	68fa      	ldr	r2, [r7, #12]
 8005c06:	fb02 f303 	mul.w	r3, r2, r3
 8005c0a:	ee07 3a90 	vmov	s15, r3
 8005c0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c12:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8005c16:	693b      	ldr	r3, [r7, #16]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	f000 80e1 	beq.w	8005de0 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8005c1e:	697b      	ldr	r3, [r7, #20]
 8005c20:	2b02      	cmp	r3, #2
 8005c22:	f000 8083 	beq.w	8005d2c <HAL_RCC_GetSysClockFreq+0x204>
 8005c26:	697b      	ldr	r3, [r7, #20]
 8005c28:	2b02      	cmp	r3, #2
 8005c2a:	f200 80a1 	bhi.w	8005d70 <HAL_RCC_GetSysClockFreq+0x248>
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d003      	beq.n	8005c3c <HAL_RCC_GetSysClockFreq+0x114>
 8005c34:	697b      	ldr	r3, [r7, #20]
 8005c36:	2b01      	cmp	r3, #1
 8005c38:	d056      	beq.n	8005ce8 <HAL_RCC_GetSysClockFreq+0x1c0>
 8005c3a:	e099      	b.n	8005d70 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005c3c:	4b6f      	ldr	r3, [pc, #444]	@ (8005dfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f003 0320 	and.w	r3, r3, #32
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d02d      	beq.n	8005ca4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005c48:	4b6c      	ldr	r3, [pc, #432]	@ (8005dfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	08db      	lsrs	r3, r3, #3
 8005c4e:	f003 0303 	and.w	r3, r3, #3
 8005c52:	4a6b      	ldr	r2, [pc, #428]	@ (8005e00 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005c54:	fa22 f303 	lsr.w	r3, r2, r3
 8005c58:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	ee07 3a90 	vmov	s15, r3
 8005c60:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c64:	693b      	ldr	r3, [r7, #16]
 8005c66:	ee07 3a90 	vmov	s15, r3
 8005c6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c72:	4b62      	ldr	r3, [pc, #392]	@ (8005dfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c7a:	ee07 3a90 	vmov	s15, r3
 8005c7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c82:	ed97 6a02 	vldr	s12, [r7, #8]
 8005c86:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8005e0c <HAL_RCC_GetSysClockFreq+0x2e4>
 8005c8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c92:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005c96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005c9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c9e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8005ca2:	e087      	b.n	8005db4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005ca4:	693b      	ldr	r3, [r7, #16]
 8005ca6:	ee07 3a90 	vmov	s15, r3
 8005caa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005cae:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8005e10 <HAL_RCC_GetSysClockFreq+0x2e8>
 8005cb2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005cb6:	4b51      	ldr	r3, [pc, #324]	@ (8005dfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005cbe:	ee07 3a90 	vmov	s15, r3
 8005cc2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005cc6:	ed97 6a02 	vldr	s12, [r7, #8]
 8005cca:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8005e0c <HAL_RCC_GetSysClockFreq+0x2e4>
 8005cce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005cd2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005cd6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005cda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005cde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ce2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005ce6:	e065      	b.n	8005db4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005ce8:	693b      	ldr	r3, [r7, #16]
 8005cea:	ee07 3a90 	vmov	s15, r3
 8005cee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005cf2:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8005e14 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005cf6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005cfa:	4b40      	ldr	r3, [pc, #256]	@ (8005dfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cfe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d02:	ee07 3a90 	vmov	s15, r3
 8005d06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d0a:	ed97 6a02 	vldr	s12, [r7, #8]
 8005d0e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8005e0c <HAL_RCC_GetSysClockFreq+0x2e4>
 8005d12:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005d16:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005d1a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005d1e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005d22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d26:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005d2a:	e043      	b.n	8005db4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005d2c:	693b      	ldr	r3, [r7, #16]
 8005d2e:	ee07 3a90 	vmov	s15, r3
 8005d32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d36:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8005e18 <HAL_RCC_GetSysClockFreq+0x2f0>
 8005d3a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005d3e:	4b2f      	ldr	r3, [pc, #188]	@ (8005dfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d46:	ee07 3a90 	vmov	s15, r3
 8005d4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d4e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005d52:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8005e0c <HAL_RCC_GetSysClockFreq+0x2e4>
 8005d56:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005d5a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005d5e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005d62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005d66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d6a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005d6e:	e021      	b.n	8005db4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005d70:	693b      	ldr	r3, [r7, #16]
 8005d72:	ee07 3a90 	vmov	s15, r3
 8005d76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d7a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8005e14 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005d7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005d82:	4b1e      	ldr	r3, [pc, #120]	@ (8005dfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d8a:	ee07 3a90 	vmov	s15, r3
 8005d8e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d92:	ed97 6a02 	vldr	s12, [r7, #8]
 8005d96:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8005e0c <HAL_RCC_GetSysClockFreq+0x2e4>
 8005d9a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005d9e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005da2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005da6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005daa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005dae:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005db2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8005db4:	4b11      	ldr	r3, [pc, #68]	@ (8005dfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005db6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005db8:	0a5b      	lsrs	r3, r3, #9
 8005dba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005dbe:	3301      	adds	r3, #1
 8005dc0:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	ee07 3a90 	vmov	s15, r3
 8005dc8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005dcc:	edd7 6a07 	vldr	s13, [r7, #28]
 8005dd0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005dd4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005dd8:	ee17 3a90 	vmov	r3, s15
 8005ddc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8005dde:	e005      	b.n	8005dec <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8005de0:	2300      	movs	r3, #0
 8005de2:	61bb      	str	r3, [r7, #24]
      break;
 8005de4:	e002      	b.n	8005dec <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8005de6:	4b07      	ldr	r3, [pc, #28]	@ (8005e04 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005de8:	61bb      	str	r3, [r7, #24]
      break;
 8005dea:	bf00      	nop
  }

  return sysclockfreq;
 8005dec:	69bb      	ldr	r3, [r7, #24]
}
 8005dee:	4618      	mov	r0, r3
 8005df0:	3724      	adds	r7, #36	@ 0x24
 8005df2:	46bd      	mov	sp, r7
 8005df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df8:	4770      	bx	lr
 8005dfa:	bf00      	nop
 8005dfc:	58024400 	.word	0x58024400
 8005e00:	03d09000 	.word	0x03d09000
 8005e04:	003d0900 	.word	0x003d0900
 8005e08:	017d7840 	.word	0x017d7840
 8005e0c:	46000000 	.word	0x46000000
 8005e10:	4c742400 	.word	0x4c742400
 8005e14:	4a742400 	.word	0x4a742400
 8005e18:	4bbebc20 	.word	0x4bbebc20

08005e1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	b082      	sub	sp, #8
 8005e20:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8005e22:	f7ff fe81 	bl	8005b28 <HAL_RCC_GetSysClockFreq>
 8005e26:	4602      	mov	r2, r0
 8005e28:	4b10      	ldr	r3, [pc, #64]	@ (8005e6c <HAL_RCC_GetHCLKFreq+0x50>)
 8005e2a:	699b      	ldr	r3, [r3, #24]
 8005e2c:	0a1b      	lsrs	r3, r3, #8
 8005e2e:	f003 030f 	and.w	r3, r3, #15
 8005e32:	490f      	ldr	r1, [pc, #60]	@ (8005e70 <HAL_RCC_GetHCLKFreq+0x54>)
 8005e34:	5ccb      	ldrb	r3, [r1, r3]
 8005e36:	f003 031f 	and.w	r3, r3, #31
 8005e3a:	fa22 f303 	lsr.w	r3, r2, r3
 8005e3e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005e40:	4b0a      	ldr	r3, [pc, #40]	@ (8005e6c <HAL_RCC_GetHCLKFreq+0x50>)
 8005e42:	699b      	ldr	r3, [r3, #24]
 8005e44:	f003 030f 	and.w	r3, r3, #15
 8005e48:	4a09      	ldr	r2, [pc, #36]	@ (8005e70 <HAL_RCC_GetHCLKFreq+0x54>)
 8005e4a:	5cd3      	ldrb	r3, [r2, r3]
 8005e4c:	f003 031f 	and.w	r3, r3, #31
 8005e50:	687a      	ldr	r2, [r7, #4]
 8005e52:	fa22 f303 	lsr.w	r3, r2, r3
 8005e56:	4a07      	ldr	r2, [pc, #28]	@ (8005e74 <HAL_RCC_GetHCLKFreq+0x58>)
 8005e58:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005e5a:	4a07      	ldr	r2, [pc, #28]	@ (8005e78 <HAL_RCC_GetHCLKFreq+0x5c>)
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8005e60:	4b04      	ldr	r3, [pc, #16]	@ (8005e74 <HAL_RCC_GetHCLKFreq+0x58>)
 8005e62:	681b      	ldr	r3, [r3, #0]
}
 8005e64:	4618      	mov	r0, r3
 8005e66:	3708      	adds	r7, #8
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	bd80      	pop	{r7, pc}
 8005e6c:	58024400 	.word	0x58024400
 8005e70:	08012d80 	.word	0x08012d80
 8005e74:	24000004 	.word	0x24000004
 8005e78:	24000000 	.word	0x24000000

08005e7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8005e80:	f7ff ffcc 	bl	8005e1c <HAL_RCC_GetHCLKFreq>
 8005e84:	4602      	mov	r2, r0
 8005e86:	4b06      	ldr	r3, [pc, #24]	@ (8005ea0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005e88:	69db      	ldr	r3, [r3, #28]
 8005e8a:	091b      	lsrs	r3, r3, #4
 8005e8c:	f003 0307 	and.w	r3, r3, #7
 8005e90:	4904      	ldr	r1, [pc, #16]	@ (8005ea4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005e92:	5ccb      	ldrb	r3, [r1, r3]
 8005e94:	f003 031f 	and.w	r3, r3, #31
 8005e98:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	bd80      	pop	{r7, pc}
 8005ea0:	58024400 	.word	0x58024400
 8005ea4:	08012d80 	.word	0x08012d80

08005ea8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8005eac:	f7ff ffb6 	bl	8005e1c <HAL_RCC_GetHCLKFreq>
 8005eb0:	4602      	mov	r2, r0
 8005eb2:	4b06      	ldr	r3, [pc, #24]	@ (8005ecc <HAL_RCC_GetPCLK2Freq+0x24>)
 8005eb4:	69db      	ldr	r3, [r3, #28]
 8005eb6:	0a1b      	lsrs	r3, r3, #8
 8005eb8:	f003 0307 	and.w	r3, r3, #7
 8005ebc:	4904      	ldr	r1, [pc, #16]	@ (8005ed0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005ebe:	5ccb      	ldrb	r3, [r1, r3]
 8005ec0:	f003 031f 	and.w	r3, r3, #31
 8005ec4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8005ec8:	4618      	mov	r0, r3
 8005eca:	bd80      	pop	{r7, pc}
 8005ecc:	58024400 	.word	0x58024400
 8005ed0:	08012d80 	.word	0x08012d80

08005ed4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005ed4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ed8:	b0ca      	sub	sp, #296	@ 0x128
 8005eda:	af00      	add	r7, sp, #0
 8005edc:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005eec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ef4:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8005ef8:	2500      	movs	r5, #0
 8005efa:	ea54 0305 	orrs.w	r3, r4, r5
 8005efe:	d049      	beq.n	8005f94 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8005f00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f04:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005f06:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005f0a:	d02f      	beq.n	8005f6c <HAL_RCCEx_PeriphCLKConfig+0x98>
 8005f0c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005f10:	d828      	bhi.n	8005f64 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8005f12:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005f16:	d01a      	beq.n	8005f4e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005f18:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005f1c:	d822      	bhi.n	8005f64 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d003      	beq.n	8005f2a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8005f22:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005f26:	d007      	beq.n	8005f38 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005f28:	e01c      	b.n	8005f64 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005f2a:	4bb8      	ldr	r3, [pc, #736]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005f2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f2e:	4ab7      	ldr	r2, [pc, #732]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005f30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005f34:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005f36:	e01a      	b.n	8005f6e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005f38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f3c:	3308      	adds	r3, #8
 8005f3e:	2102      	movs	r1, #2
 8005f40:	4618      	mov	r0, r3
 8005f42:	f001 ffb5 	bl	8007eb0 <RCCEx_PLL2_Config>
 8005f46:	4603      	mov	r3, r0
 8005f48:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005f4c:	e00f      	b.n	8005f6e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005f4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f52:	3328      	adds	r3, #40	@ 0x28
 8005f54:	2102      	movs	r1, #2
 8005f56:	4618      	mov	r0, r3
 8005f58:	f002 f8cc 	bl	80080f4 <RCCEx_PLL3_Config>
 8005f5c:	4603      	mov	r3, r0
 8005f5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005f62:	e004      	b.n	8005f6e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005f64:	2301      	movs	r3, #1
 8005f66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005f6a:	e000      	b.n	8005f6e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8005f6c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d10a      	bne.n	8005f8c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8005f76:	4ba5      	ldr	r3, [pc, #660]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005f78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f7a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005f7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f82:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005f84:	4aa1      	ldr	r2, [pc, #644]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005f86:	430b      	orrs	r3, r1
 8005f88:	6513      	str	r3, [r2, #80]	@ 0x50
 8005f8a:	e003      	b.n	8005f94 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f8c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f90:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005f94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f9c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8005fa0:	f04f 0900 	mov.w	r9, #0
 8005fa4:	ea58 0309 	orrs.w	r3, r8, r9
 8005fa8:	d047      	beq.n	800603a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8005faa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005fb0:	2b04      	cmp	r3, #4
 8005fb2:	d82a      	bhi.n	800600a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8005fb4:	a201      	add	r2, pc, #4	@ (adr r2, 8005fbc <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8005fb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fba:	bf00      	nop
 8005fbc:	08005fd1 	.word	0x08005fd1
 8005fc0:	08005fdf 	.word	0x08005fdf
 8005fc4:	08005ff5 	.word	0x08005ff5
 8005fc8:	08006013 	.word	0x08006013
 8005fcc:	08006013 	.word	0x08006013
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005fd0:	4b8e      	ldr	r3, [pc, #568]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005fd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fd4:	4a8d      	ldr	r2, [pc, #564]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005fd6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005fda:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005fdc:	e01a      	b.n	8006014 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005fde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fe2:	3308      	adds	r3, #8
 8005fe4:	2100      	movs	r1, #0
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	f001 ff62 	bl	8007eb0 <RCCEx_PLL2_Config>
 8005fec:	4603      	mov	r3, r0
 8005fee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005ff2:	e00f      	b.n	8006014 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005ff4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ff8:	3328      	adds	r3, #40	@ 0x28
 8005ffa:	2100      	movs	r1, #0
 8005ffc:	4618      	mov	r0, r3
 8005ffe:	f002 f879 	bl	80080f4 <RCCEx_PLL3_Config>
 8006002:	4603      	mov	r3, r0
 8006004:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006008:	e004      	b.n	8006014 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800600a:	2301      	movs	r3, #1
 800600c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006010:	e000      	b.n	8006014 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8006012:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006014:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006018:	2b00      	cmp	r3, #0
 800601a:	d10a      	bne.n	8006032 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800601c:	4b7b      	ldr	r3, [pc, #492]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800601e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006020:	f023 0107 	bic.w	r1, r3, #7
 8006024:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006028:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800602a:	4a78      	ldr	r2, [pc, #480]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800602c:	430b      	orrs	r3, r1
 800602e:	6513      	str	r3, [r2, #80]	@ 0x50
 8006030:	e003      	b.n	800603a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006032:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006036:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800603a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800603e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006042:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8006046:	f04f 0b00 	mov.w	fp, #0
 800604a:	ea5a 030b 	orrs.w	r3, sl, fp
 800604e:	d04c      	beq.n	80060ea <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8006050:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006054:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006056:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800605a:	d030      	beq.n	80060be <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800605c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006060:	d829      	bhi.n	80060b6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006062:	2bc0      	cmp	r3, #192	@ 0xc0
 8006064:	d02d      	beq.n	80060c2 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8006066:	2bc0      	cmp	r3, #192	@ 0xc0
 8006068:	d825      	bhi.n	80060b6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800606a:	2b80      	cmp	r3, #128	@ 0x80
 800606c:	d018      	beq.n	80060a0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800606e:	2b80      	cmp	r3, #128	@ 0x80
 8006070:	d821      	bhi.n	80060b6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006072:	2b00      	cmp	r3, #0
 8006074:	d002      	beq.n	800607c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8006076:	2b40      	cmp	r3, #64	@ 0x40
 8006078:	d007      	beq.n	800608a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800607a:	e01c      	b.n	80060b6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800607c:	4b63      	ldr	r3, [pc, #396]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800607e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006080:	4a62      	ldr	r2, [pc, #392]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006082:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006086:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006088:	e01c      	b.n	80060c4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800608a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800608e:	3308      	adds	r3, #8
 8006090:	2100      	movs	r1, #0
 8006092:	4618      	mov	r0, r3
 8006094:	f001 ff0c 	bl	8007eb0 <RCCEx_PLL2_Config>
 8006098:	4603      	mov	r3, r0
 800609a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800609e:	e011      	b.n	80060c4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80060a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060a4:	3328      	adds	r3, #40	@ 0x28
 80060a6:	2100      	movs	r1, #0
 80060a8:	4618      	mov	r0, r3
 80060aa:	f002 f823 	bl	80080f4 <RCCEx_PLL3_Config>
 80060ae:	4603      	mov	r3, r0
 80060b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80060b4:	e006      	b.n	80060c4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80060b6:	2301      	movs	r3, #1
 80060b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80060bc:	e002      	b.n	80060c4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80060be:	bf00      	nop
 80060c0:	e000      	b.n	80060c4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80060c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80060c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d10a      	bne.n	80060e2 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80060cc:	4b4f      	ldr	r3, [pc, #316]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80060ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060d0:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80060d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060da:	4a4c      	ldr	r2, [pc, #304]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80060dc:	430b      	orrs	r3, r1
 80060de:	6513      	str	r3, [r2, #80]	@ 0x50
 80060e0:	e003      	b.n	80060ea <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80060ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060f2:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80060f6:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80060fa:	2300      	movs	r3, #0
 80060fc:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8006100:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8006104:	460b      	mov	r3, r1
 8006106:	4313      	orrs	r3, r2
 8006108:	d053      	beq.n	80061b2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800610a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800610e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006112:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006116:	d035      	beq.n	8006184 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8006118:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800611c:	d82e      	bhi.n	800617c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800611e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006122:	d031      	beq.n	8006188 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8006124:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006128:	d828      	bhi.n	800617c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800612a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800612e:	d01a      	beq.n	8006166 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8006130:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006134:	d822      	bhi.n	800617c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006136:	2b00      	cmp	r3, #0
 8006138:	d003      	beq.n	8006142 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800613a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800613e:	d007      	beq.n	8006150 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8006140:	e01c      	b.n	800617c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006142:	4b32      	ldr	r3, [pc, #200]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006144:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006146:	4a31      	ldr	r2, [pc, #196]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006148:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800614c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800614e:	e01c      	b.n	800618a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006150:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006154:	3308      	adds	r3, #8
 8006156:	2100      	movs	r1, #0
 8006158:	4618      	mov	r0, r3
 800615a:	f001 fea9 	bl	8007eb0 <RCCEx_PLL2_Config>
 800615e:	4603      	mov	r3, r0
 8006160:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006164:	e011      	b.n	800618a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006166:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800616a:	3328      	adds	r3, #40	@ 0x28
 800616c:	2100      	movs	r1, #0
 800616e:	4618      	mov	r0, r3
 8006170:	f001 ffc0 	bl	80080f4 <RCCEx_PLL3_Config>
 8006174:	4603      	mov	r3, r0
 8006176:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800617a:	e006      	b.n	800618a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800617c:	2301      	movs	r3, #1
 800617e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006182:	e002      	b.n	800618a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8006184:	bf00      	nop
 8006186:	e000      	b.n	800618a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8006188:	bf00      	nop
    }

    if (ret == HAL_OK)
 800618a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800618e:	2b00      	cmp	r3, #0
 8006190:	d10b      	bne.n	80061aa <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8006192:	4b1e      	ldr	r3, [pc, #120]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006194:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006196:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800619a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800619e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80061a2:	4a1a      	ldr	r2, [pc, #104]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80061a4:	430b      	orrs	r3, r1
 80061a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80061a8:	e003      	b.n	80061b2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80061b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061ba:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80061be:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80061c2:	2300      	movs	r3, #0
 80061c4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80061c8:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80061cc:	460b      	mov	r3, r1
 80061ce:	4313      	orrs	r3, r2
 80061d0:	d056      	beq.n	8006280 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80061d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061d6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80061da:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80061de:	d038      	beq.n	8006252 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80061e0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80061e4:	d831      	bhi.n	800624a <HAL_RCCEx_PeriphCLKConfig+0x376>
 80061e6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80061ea:	d034      	beq.n	8006256 <HAL_RCCEx_PeriphCLKConfig+0x382>
 80061ec:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80061f0:	d82b      	bhi.n	800624a <HAL_RCCEx_PeriphCLKConfig+0x376>
 80061f2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80061f6:	d01d      	beq.n	8006234 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80061f8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80061fc:	d825      	bhi.n	800624a <HAL_RCCEx_PeriphCLKConfig+0x376>
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d006      	beq.n	8006210 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8006202:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006206:	d00a      	beq.n	800621e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8006208:	e01f      	b.n	800624a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800620a:	bf00      	nop
 800620c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006210:	4ba2      	ldr	r3, [pc, #648]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006212:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006214:	4aa1      	ldr	r2, [pc, #644]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006216:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800621a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800621c:	e01c      	b.n	8006258 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800621e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006222:	3308      	adds	r3, #8
 8006224:	2100      	movs	r1, #0
 8006226:	4618      	mov	r0, r3
 8006228:	f001 fe42 	bl	8007eb0 <RCCEx_PLL2_Config>
 800622c:	4603      	mov	r3, r0
 800622e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006232:	e011      	b.n	8006258 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006234:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006238:	3328      	adds	r3, #40	@ 0x28
 800623a:	2100      	movs	r1, #0
 800623c:	4618      	mov	r0, r3
 800623e:	f001 ff59 	bl	80080f4 <RCCEx_PLL3_Config>
 8006242:	4603      	mov	r3, r0
 8006244:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006248:	e006      	b.n	8006258 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800624a:	2301      	movs	r3, #1
 800624c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006250:	e002      	b.n	8006258 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8006252:	bf00      	nop
 8006254:	e000      	b.n	8006258 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8006256:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006258:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800625c:	2b00      	cmp	r3, #0
 800625e:	d10b      	bne.n	8006278 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8006260:	4b8e      	ldr	r3, [pc, #568]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006262:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006264:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8006268:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800626c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006270:	4a8a      	ldr	r2, [pc, #552]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006272:	430b      	orrs	r3, r1
 8006274:	6593      	str	r3, [r2, #88]	@ 0x58
 8006276:	e003      	b.n	8006280 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006278:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800627c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006280:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006284:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006288:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800628c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006290:	2300      	movs	r3, #0
 8006292:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006296:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800629a:	460b      	mov	r3, r1
 800629c:	4313      	orrs	r3, r2
 800629e:	d03a      	beq.n	8006316 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80062a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062a6:	2b30      	cmp	r3, #48	@ 0x30
 80062a8:	d01f      	beq.n	80062ea <HAL_RCCEx_PeriphCLKConfig+0x416>
 80062aa:	2b30      	cmp	r3, #48	@ 0x30
 80062ac:	d819      	bhi.n	80062e2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80062ae:	2b20      	cmp	r3, #32
 80062b0:	d00c      	beq.n	80062cc <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80062b2:	2b20      	cmp	r3, #32
 80062b4:	d815      	bhi.n	80062e2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d019      	beq.n	80062ee <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80062ba:	2b10      	cmp	r3, #16
 80062bc:	d111      	bne.n	80062e2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80062be:	4b77      	ldr	r3, [pc, #476]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80062c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062c2:	4a76      	ldr	r2, [pc, #472]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80062c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80062c8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80062ca:	e011      	b.n	80062f0 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80062cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062d0:	3308      	adds	r3, #8
 80062d2:	2102      	movs	r1, #2
 80062d4:	4618      	mov	r0, r3
 80062d6:	f001 fdeb 	bl	8007eb0 <RCCEx_PLL2_Config>
 80062da:	4603      	mov	r3, r0
 80062dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80062e0:	e006      	b.n	80062f0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80062e2:	2301      	movs	r3, #1
 80062e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80062e8:	e002      	b.n	80062f0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80062ea:	bf00      	nop
 80062ec:	e000      	b.n	80062f0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80062ee:	bf00      	nop
    }

    if (ret == HAL_OK)
 80062f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d10a      	bne.n	800630e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80062f8:	4b68      	ldr	r3, [pc, #416]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80062fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062fc:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006300:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006304:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006306:	4a65      	ldr	r2, [pc, #404]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006308:	430b      	orrs	r3, r1
 800630a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800630c:	e003      	b.n	8006316 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800630e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006312:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006316:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800631a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800631e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8006322:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006326:	2300      	movs	r3, #0
 8006328:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800632c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8006330:	460b      	mov	r3, r1
 8006332:	4313      	orrs	r3, r2
 8006334:	d051      	beq.n	80063da <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8006336:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800633a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800633c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006340:	d035      	beq.n	80063ae <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8006342:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006346:	d82e      	bhi.n	80063a6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006348:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800634c:	d031      	beq.n	80063b2 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800634e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006352:	d828      	bhi.n	80063a6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006354:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006358:	d01a      	beq.n	8006390 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800635a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800635e:	d822      	bhi.n	80063a6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006360:	2b00      	cmp	r3, #0
 8006362:	d003      	beq.n	800636c <HAL_RCCEx_PeriphCLKConfig+0x498>
 8006364:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006368:	d007      	beq.n	800637a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800636a:	e01c      	b.n	80063a6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800636c:	4b4b      	ldr	r3, [pc, #300]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800636e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006370:	4a4a      	ldr	r2, [pc, #296]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006372:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006376:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006378:	e01c      	b.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800637a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800637e:	3308      	adds	r3, #8
 8006380:	2100      	movs	r1, #0
 8006382:	4618      	mov	r0, r3
 8006384:	f001 fd94 	bl	8007eb0 <RCCEx_PLL2_Config>
 8006388:	4603      	mov	r3, r0
 800638a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800638e:	e011      	b.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006390:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006394:	3328      	adds	r3, #40	@ 0x28
 8006396:	2100      	movs	r1, #0
 8006398:	4618      	mov	r0, r3
 800639a:	f001 feab 	bl	80080f4 <RCCEx_PLL3_Config>
 800639e:	4603      	mov	r3, r0
 80063a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80063a4:	e006      	b.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80063a6:	2301      	movs	r3, #1
 80063a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80063ac:	e002      	b.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80063ae:	bf00      	nop
 80063b0:	e000      	b.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80063b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80063b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d10a      	bne.n	80063d2 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80063bc:	4b37      	ldr	r3, [pc, #220]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80063be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063c0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80063c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80063ca:	4a34      	ldr	r2, [pc, #208]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80063cc:	430b      	orrs	r3, r1
 80063ce:	6513      	str	r3, [r2, #80]	@ 0x50
 80063d0:	e003      	b.n	80063da <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80063d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80063da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063e2:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80063e6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80063ea:	2300      	movs	r3, #0
 80063ec:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80063f0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80063f4:	460b      	mov	r3, r1
 80063f6:	4313      	orrs	r3, r2
 80063f8:	d056      	beq.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80063fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006400:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006404:	d033      	beq.n	800646e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8006406:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800640a:	d82c      	bhi.n	8006466 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800640c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006410:	d02f      	beq.n	8006472 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8006412:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006416:	d826      	bhi.n	8006466 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006418:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800641c:	d02b      	beq.n	8006476 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800641e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006422:	d820      	bhi.n	8006466 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006424:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006428:	d012      	beq.n	8006450 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800642a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800642e:	d81a      	bhi.n	8006466 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006430:	2b00      	cmp	r3, #0
 8006432:	d022      	beq.n	800647a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8006434:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006438:	d115      	bne.n	8006466 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800643a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800643e:	3308      	adds	r3, #8
 8006440:	2101      	movs	r1, #1
 8006442:	4618      	mov	r0, r3
 8006444:	f001 fd34 	bl	8007eb0 <RCCEx_PLL2_Config>
 8006448:	4603      	mov	r3, r0
 800644a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800644e:	e015      	b.n	800647c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006450:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006454:	3328      	adds	r3, #40	@ 0x28
 8006456:	2101      	movs	r1, #1
 8006458:	4618      	mov	r0, r3
 800645a:	f001 fe4b 	bl	80080f4 <RCCEx_PLL3_Config>
 800645e:	4603      	mov	r3, r0
 8006460:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006464:	e00a      	b.n	800647c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006466:	2301      	movs	r3, #1
 8006468:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800646c:	e006      	b.n	800647c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800646e:	bf00      	nop
 8006470:	e004      	b.n	800647c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006472:	bf00      	nop
 8006474:	e002      	b.n	800647c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006476:	bf00      	nop
 8006478:	e000      	b.n	800647c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800647a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800647c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006480:	2b00      	cmp	r3, #0
 8006482:	d10d      	bne.n	80064a0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8006484:	4b05      	ldr	r3, [pc, #20]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006486:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006488:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800648c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006490:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006492:	4a02      	ldr	r2, [pc, #8]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006494:	430b      	orrs	r3, r1
 8006496:	6513      	str	r3, [r2, #80]	@ 0x50
 8006498:	e006      	b.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800649a:	bf00      	nop
 800649c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80064a4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80064a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064b0:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80064b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80064b8:	2300      	movs	r3, #0
 80064ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80064be:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80064c2:	460b      	mov	r3, r1
 80064c4:	4313      	orrs	r3, r2
 80064c6:	d055      	beq.n	8006574 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80064c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064cc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80064d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80064d4:	d033      	beq.n	800653e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80064d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80064da:	d82c      	bhi.n	8006536 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80064dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064e0:	d02f      	beq.n	8006542 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80064e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064e6:	d826      	bhi.n	8006536 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80064e8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80064ec:	d02b      	beq.n	8006546 <HAL_RCCEx_PeriphCLKConfig+0x672>
 80064ee:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80064f2:	d820      	bhi.n	8006536 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80064f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80064f8:	d012      	beq.n	8006520 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80064fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80064fe:	d81a      	bhi.n	8006536 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006500:	2b00      	cmp	r3, #0
 8006502:	d022      	beq.n	800654a <HAL_RCCEx_PeriphCLKConfig+0x676>
 8006504:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006508:	d115      	bne.n	8006536 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800650a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800650e:	3308      	adds	r3, #8
 8006510:	2101      	movs	r1, #1
 8006512:	4618      	mov	r0, r3
 8006514:	f001 fccc 	bl	8007eb0 <RCCEx_PLL2_Config>
 8006518:	4603      	mov	r3, r0
 800651a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800651e:	e015      	b.n	800654c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006520:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006524:	3328      	adds	r3, #40	@ 0x28
 8006526:	2101      	movs	r1, #1
 8006528:	4618      	mov	r0, r3
 800652a:	f001 fde3 	bl	80080f4 <RCCEx_PLL3_Config>
 800652e:	4603      	mov	r3, r0
 8006530:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006534:	e00a      	b.n	800654c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8006536:	2301      	movs	r3, #1
 8006538:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800653c:	e006      	b.n	800654c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800653e:	bf00      	nop
 8006540:	e004      	b.n	800654c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006542:	bf00      	nop
 8006544:	e002      	b.n	800654c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006546:	bf00      	nop
 8006548:	e000      	b.n	800654c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800654a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800654c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006550:	2b00      	cmp	r3, #0
 8006552:	d10b      	bne.n	800656c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8006554:	4b4e      	ldr	r3, [pc, #312]	@ (8006690 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 8006556:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006558:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800655c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006560:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006564:	4a4a      	ldr	r2, [pc, #296]	@ (8006690 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 8006566:	430b      	orrs	r3, r1
 8006568:	6593      	str	r3, [r2, #88]	@ 0x58
 800656a:	e003      	b.n	8006574 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800656c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006570:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006574:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800657c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8006580:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006584:	2300      	movs	r3, #0
 8006586:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800658a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800658e:	460b      	mov	r3, r1
 8006590:	4313      	orrs	r3, r2
 8006592:	d037      	beq.n	8006604 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8006594:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006598:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800659a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800659e:	d00e      	beq.n	80065be <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80065a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80065a4:	d816      	bhi.n	80065d4 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d018      	beq.n	80065dc <HAL_RCCEx_PeriphCLKConfig+0x708>
 80065aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80065ae:	d111      	bne.n	80065d4 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80065b0:	4b37      	ldr	r3, [pc, #220]	@ (8006690 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 80065b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065b4:	4a36      	ldr	r2, [pc, #216]	@ (8006690 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 80065b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80065ba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80065bc:	e00f      	b.n	80065de <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80065be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065c2:	3308      	adds	r3, #8
 80065c4:	2101      	movs	r1, #1
 80065c6:	4618      	mov	r0, r3
 80065c8:	f001 fc72 	bl	8007eb0 <RCCEx_PLL2_Config>
 80065cc:	4603      	mov	r3, r0
 80065ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80065d2:	e004      	b.n	80065de <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80065d4:	2301      	movs	r3, #1
 80065d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80065da:	e000      	b.n	80065de <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80065dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80065de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d10a      	bne.n	80065fc <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80065e6:	4b2a      	ldr	r3, [pc, #168]	@ (8006690 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 80065e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065ea:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80065ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065f4:	4a26      	ldr	r2, [pc, #152]	@ (8006690 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 80065f6:	430b      	orrs	r3, r1
 80065f8:	6513      	str	r3, [r2, #80]	@ 0x50
 80065fa:	e003      	b.n	8006604 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006600:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006604:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800660c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8006610:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006614:	2300      	movs	r3, #0
 8006616:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800661a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800661e:	460b      	mov	r3, r1
 8006620:	4313      	orrs	r3, r2
 8006622:	d03b      	beq.n	800669c <HAL_RCCEx_PeriphCLKConfig+0x7c8>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8006624:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006628:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800662a:	2b03      	cmp	r3, #3
 800662c:	d81c      	bhi.n	8006668 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800662e:	a201      	add	r2, pc, #4	@ (adr r2, 8006634 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8006630:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006634:	08006671 	.word	0x08006671
 8006638:	08006645 	.word	0x08006645
 800663c:	08006653 	.word	0x08006653
 8006640:	08006671 	.word	0x08006671
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006644:	4b12      	ldr	r3, [pc, #72]	@ (8006690 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 8006646:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006648:	4a11      	ldr	r2, [pc, #68]	@ (8006690 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 800664a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800664e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006650:	e00f      	b.n	8006672 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006652:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006656:	3308      	adds	r3, #8
 8006658:	2102      	movs	r1, #2
 800665a:	4618      	mov	r0, r3
 800665c:	f001 fc28 	bl	8007eb0 <RCCEx_PLL2_Config>
 8006660:	4603      	mov	r3, r0
 8006662:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006666:	e004      	b.n	8006672 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006668:	2301      	movs	r3, #1
 800666a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800666e:	e000      	b.n	8006672 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8006670:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006672:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006676:	2b00      	cmp	r3, #0
 8006678:	d10c      	bne.n	8006694 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800667a:	4b05      	ldr	r3, [pc, #20]	@ (8006690 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 800667c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800667e:	f023 0103 	bic.w	r1, r3, #3
 8006682:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006686:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006688:	4a01      	ldr	r2, [pc, #4]	@ (8006690 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 800668a:	430b      	orrs	r3, r1
 800668c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800668e:	e005      	b.n	800669c <HAL_RCCEx_PeriphCLKConfig+0x7c8>
 8006690:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006694:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006698:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800669c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066a4:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80066a8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80066ac:	2300      	movs	r3, #0
 80066ae:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80066b2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80066b6:	460b      	mov	r3, r1
 80066b8:	4313      	orrs	r3, r2
 80066ba:	f000 82f1 	beq.w	8006ca0 <HAL_RCCEx_PeriphCLKConfig+0xdcc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 80066be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066c2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80066c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80066ca:	f000 81eb 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80066ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066d2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80066d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80066da:	f000 81e3 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80066de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066e2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80066e6:	f5b3 5f0c 	cmp.w	r3, #8960	@ 0x2300
 80066ea:	f000 81db 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80066ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066f2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80066f6:	f5b3 5f4c 	cmp.w	r3, #13056	@ 0x3300
 80066fa:	f000 81d3 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80066fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006702:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006706:	f5b3 4f86 	cmp.w	r3, #17152	@ 0x4300
 800670a:	f000 81cb 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800670e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006712:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006716:	f5b3 4fa6 	cmp.w	r3, #21248	@ 0x5300
 800671a:	f000 81c3 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800671e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006722:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006726:	f5b3 4fc6 	cmp.w	r3, #25344	@ 0x6300
 800672a:	f000 81bb 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800672e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006732:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006736:	f5b3 4fe6 	cmp.w	r3, #29440	@ 0x7300
 800673a:	f000 81b3 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800673e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006742:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006746:	f5b3 4f03 	cmp.w	r3, #33536	@ 0x8300
 800674a:	f000 81ab 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800674e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006752:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006756:	f5b3 4f13 	cmp.w	r3, #37632	@ 0x9300
 800675a:	f000 81a3 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800675e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006762:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006766:	f5b3 4f23 	cmp.w	r3, #41728	@ 0xa300
 800676a:	f000 819b 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800676e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006772:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006776:	f5b3 4f33 	cmp.w	r3, #45824	@ 0xb300
 800677a:	f000 8193 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800677e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006782:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006786:	f5b3 4f43 	cmp.w	r3, #49920	@ 0xc300
 800678a:	f000 818b 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800678e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006792:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006796:	f5b3 4f53 	cmp.w	r3, #54016	@ 0xd300
 800679a:	f000 8183 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800679e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067a2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80067a6:	f5b3 4f63 	cmp.w	r3, #58112	@ 0xe300
 80067aa:	f000 817b 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80067ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067b2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80067b6:	f5b3 4f73 	cmp.w	r3, #62208	@ 0xf300
 80067ba:	f000 8173 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80067be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067c2:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80067c6:	4bbd      	ldr	r3, [pc, #756]	@ (8006abc <HAL_RCCEx_PeriphCLKConfig+0xbe8>)
 80067c8:	429a      	cmp	r2, r3
 80067ca:	f000 816b 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80067ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067d2:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80067d6:	4bba      	ldr	r3, [pc, #744]	@ (8006ac0 <HAL_RCCEx_PeriphCLKConfig+0xbec>)
 80067d8:	429a      	cmp	r2, r3
 80067da:	f000 8163 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80067de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067e2:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80067e6:	4bb7      	ldr	r3, [pc, #732]	@ (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0xbf0>)
 80067e8:	429a      	cmp	r2, r3
 80067ea:	f000 815b 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80067ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067f2:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80067f6:	4bb4      	ldr	r3, [pc, #720]	@ (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0xbf4>)
 80067f8:	429a      	cmp	r2, r3
 80067fa:	f000 8153 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80067fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006802:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8006806:	4bb1      	ldr	r3, [pc, #708]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0xbf8>)
 8006808:	429a      	cmp	r2, r3
 800680a:	f000 814b 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800680e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006812:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8006816:	4bae      	ldr	r3, [pc, #696]	@ (8006ad0 <HAL_RCCEx_PeriphCLKConfig+0xbfc>)
 8006818:	429a      	cmp	r2, r3
 800681a:	f000 8143 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800681e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006822:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8006826:	4bab      	ldr	r3, [pc, #684]	@ (8006ad4 <HAL_RCCEx_PeriphCLKConfig+0xc00>)
 8006828:	429a      	cmp	r2, r3
 800682a:	f000 813b 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800682e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006832:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8006836:	4ba8      	ldr	r3, [pc, #672]	@ (8006ad8 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8006838:	429a      	cmp	r2, r3
 800683a:	f000 8133 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800683e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006842:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8006846:	4ba5      	ldr	r3, [pc, #660]	@ (8006adc <HAL_RCCEx_PeriphCLKConfig+0xc08>)
 8006848:	429a      	cmp	r2, r3
 800684a:	f000 812b 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800684e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006852:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8006856:	4ba2      	ldr	r3, [pc, #648]	@ (8006ae0 <HAL_RCCEx_PeriphCLKConfig+0xc0c>)
 8006858:	429a      	cmp	r2, r3
 800685a:	f000 8123 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800685e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006862:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8006866:	4b9f      	ldr	r3, [pc, #636]	@ (8006ae4 <HAL_RCCEx_PeriphCLKConfig+0xc10>)
 8006868:	429a      	cmp	r2, r3
 800686a:	f000 811b 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800686e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006872:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8006876:	4b9c      	ldr	r3, [pc, #624]	@ (8006ae8 <HAL_RCCEx_PeriphCLKConfig+0xc14>)
 8006878:	429a      	cmp	r2, r3
 800687a:	f000 8113 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800687e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006882:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8006886:	4b99      	ldr	r3, [pc, #612]	@ (8006aec <HAL_RCCEx_PeriphCLKConfig+0xc18>)
 8006888:	429a      	cmp	r2, r3
 800688a:	f000 810b 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800688e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006892:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8006896:	4b96      	ldr	r3, [pc, #600]	@ (8006af0 <HAL_RCCEx_PeriphCLKConfig+0xc1c>)
 8006898:	429a      	cmp	r2, r3
 800689a:	f000 8103 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800689e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068a2:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80068a6:	4b93      	ldr	r3, [pc, #588]	@ (8006af4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80068a8:	429a      	cmp	r2, r3
 80068aa:	f000 80fb 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80068ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068b2:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80068b6:	4b90      	ldr	r3, [pc, #576]	@ (8006af8 <HAL_RCCEx_PeriphCLKConfig+0xc24>)
 80068b8:	429a      	cmp	r2, r3
 80068ba:	f000 80f3 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80068be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068c2:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80068c6:	4b8d      	ldr	r3, [pc, #564]	@ (8006afc <HAL_RCCEx_PeriphCLKConfig+0xc28>)
 80068c8:	429a      	cmp	r2, r3
 80068ca:	f000 80eb 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80068ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068d2:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80068d6:	4b8a      	ldr	r3, [pc, #552]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0xc2c>)
 80068d8:	429a      	cmp	r2, r3
 80068da:	f000 80e3 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80068de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068e2:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80068e6:	4b87      	ldr	r3, [pc, #540]	@ (8006b04 <HAL_RCCEx_PeriphCLKConfig+0xc30>)
 80068e8:	429a      	cmp	r2, r3
 80068ea:	f000 80db 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80068ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068f2:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80068f6:	4b84      	ldr	r3, [pc, #528]	@ (8006b08 <HAL_RCCEx_PeriphCLKConfig+0xc34>)
 80068f8:	429a      	cmp	r2, r3
 80068fa:	f000 80d3 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80068fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006902:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8006906:	4b81      	ldr	r3, [pc, #516]	@ (8006b0c <HAL_RCCEx_PeriphCLKConfig+0xc38>)
 8006908:	429a      	cmp	r2, r3
 800690a:	f000 80cb 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800690e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006912:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8006916:	4b7e      	ldr	r3, [pc, #504]	@ (8006b10 <HAL_RCCEx_PeriphCLKConfig+0xc3c>)
 8006918:	429a      	cmp	r2, r3
 800691a:	f000 80c3 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800691e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006922:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8006926:	4b7b      	ldr	r3, [pc, #492]	@ (8006b14 <HAL_RCCEx_PeriphCLKConfig+0xc40>)
 8006928:	429a      	cmp	r2, r3
 800692a:	f000 80bb 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800692e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006932:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8006936:	4b78      	ldr	r3, [pc, #480]	@ (8006b18 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006938:	429a      	cmp	r2, r3
 800693a:	f000 80b3 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800693e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006942:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8006946:	4b75      	ldr	r3, [pc, #468]	@ (8006b1c <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8006948:	429a      	cmp	r2, r3
 800694a:	f000 80ab 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800694e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006952:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8006956:	4b72      	ldr	r3, [pc, #456]	@ (8006b20 <HAL_RCCEx_PeriphCLKConfig+0xc4c>)
 8006958:	429a      	cmp	r2, r3
 800695a:	f000 80a3 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800695e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006962:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8006966:	4b6f      	ldr	r3, [pc, #444]	@ (8006b24 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8006968:	429a      	cmp	r2, r3
 800696a:	f000 809b 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800696e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006972:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8006976:	4b6c      	ldr	r3, [pc, #432]	@ (8006b28 <HAL_RCCEx_PeriphCLKConfig+0xc54>)
 8006978:	429a      	cmp	r2, r3
 800697a:	f000 8093 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800697e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006982:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8006986:	4b69      	ldr	r3, [pc, #420]	@ (8006b2c <HAL_RCCEx_PeriphCLKConfig+0xc58>)
 8006988:	429a      	cmp	r2, r3
 800698a:	f000 808b 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800698e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006992:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8006996:	4b66      	ldr	r3, [pc, #408]	@ (8006b30 <HAL_RCCEx_PeriphCLKConfig+0xc5c>)
 8006998:	429a      	cmp	r2, r3
 800699a:	f000 8083 	beq.w	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800699e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069a2:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80069a6:	4b63      	ldr	r3, [pc, #396]	@ (8006b34 <HAL_RCCEx_PeriphCLKConfig+0xc60>)
 80069a8:	429a      	cmp	r2, r3
 80069aa:	d07b      	beq.n	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80069ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069b0:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80069b4:	4b60      	ldr	r3, [pc, #384]	@ (8006b38 <HAL_RCCEx_PeriphCLKConfig+0xc64>)
 80069b6:	429a      	cmp	r2, r3
 80069b8:	d074      	beq.n	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80069ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069be:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80069c2:	4b5e      	ldr	r3, [pc, #376]	@ (8006b3c <HAL_RCCEx_PeriphCLKConfig+0xc68>)
 80069c4:	429a      	cmp	r2, r3
 80069c6:	d06d      	beq.n	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80069c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069cc:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80069d0:	4b5b      	ldr	r3, [pc, #364]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 80069d2:	429a      	cmp	r2, r3
 80069d4:	d066      	beq.n	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80069d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069da:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80069de:	4b59      	ldr	r3, [pc, #356]	@ (8006b44 <HAL_RCCEx_PeriphCLKConfig+0xc70>)
 80069e0:	429a      	cmp	r2, r3
 80069e2:	d05f      	beq.n	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80069e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069e8:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80069ec:	4b56      	ldr	r3, [pc, #344]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0xc74>)
 80069ee:	429a      	cmp	r2, r3
 80069f0:	d058      	beq.n	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80069f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069f6:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80069fa:	4b54      	ldr	r3, [pc, #336]	@ (8006b4c <HAL_RCCEx_PeriphCLKConfig+0xc78>)
 80069fc:	429a      	cmp	r2, r3
 80069fe:	d051      	beq.n	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8006a00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a04:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8006a08:	4b51      	ldr	r3, [pc, #324]	@ (8006b50 <HAL_RCCEx_PeriphCLKConfig+0xc7c>)
 8006a0a:	429a      	cmp	r2, r3
 8006a0c:	d04a      	beq.n	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8006a0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a12:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8006a16:	4b4f      	ldr	r3, [pc, #316]	@ (8006b54 <HAL_RCCEx_PeriphCLKConfig+0xc80>)
 8006a18:	429a      	cmp	r2, r3
 8006a1a:	d043      	beq.n	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8006a1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a20:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8006a24:	4b4c      	ldr	r3, [pc, #304]	@ (8006b58 <HAL_RCCEx_PeriphCLKConfig+0xc84>)
 8006a26:	429a      	cmp	r2, r3
 8006a28:	d03c      	beq.n	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8006a2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a2e:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8006a32:	4b4a      	ldr	r3, [pc, #296]	@ (8006b5c <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 8006a34:	429a      	cmp	r2, r3
 8006a36:	d035      	beq.n	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8006a38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a3c:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8006a40:	4b47      	ldr	r3, [pc, #284]	@ (8006b60 <HAL_RCCEx_PeriphCLKConfig+0xc8c>)
 8006a42:	429a      	cmp	r2, r3
 8006a44:	d02e      	beq.n	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8006a46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a4a:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8006a4e:	4b45      	ldr	r3, [pc, #276]	@ (8006b64 <HAL_RCCEx_PeriphCLKConfig+0xc90>)
 8006a50:	429a      	cmp	r2, r3
 8006a52:	d027      	beq.n	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8006a54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a58:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8006a5c:	4b42      	ldr	r3, [pc, #264]	@ (8006b68 <HAL_RCCEx_PeriphCLKConfig+0xc94>)
 8006a5e:	429a      	cmp	r2, r3
 8006a60:	d020      	beq.n	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8006a62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a66:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8006a6a:	4b40      	ldr	r3, [pc, #256]	@ (8006b6c <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006a6c:	429a      	cmp	r2, r3
 8006a6e:	d019      	beq.n	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8006a70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a74:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8006a78:	4b3d      	ldr	r3, [pc, #244]	@ (8006b70 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006a7a:	429a      	cmp	r2, r3
 8006a7c:	d012      	beq.n	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8006a7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a82:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8006a86:	4b3b      	ldr	r3, [pc, #236]	@ (8006b74 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8006a88:	429a      	cmp	r2, r3
 8006a8a:	d00b      	beq.n	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8006a8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a90:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8006a94:	4b38      	ldr	r3, [pc, #224]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0xca4>)
 8006a96:	429a      	cmp	r2, r3
 8006a98:	d004      	beq.n	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8006a9a:	f240 317d 	movw	r1, #893	@ 0x37d
 8006a9e:	4837      	ldr	r0, [pc, #220]	@ (8006b7c <HAL_RCCEx_PeriphCLKConfig+0xca8>)
 8006aa0:	f7fb fdea 	bl	8002678 <assert_failed>

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006aa4:	4b36      	ldr	r3, [pc, #216]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0xcac>)
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	4a35      	ldr	r2, [pc, #212]	@ (8006b80 <HAL_RCCEx_PeriphCLKConfig+0xcac>)
 8006aaa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006aae:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006ab0:	f7fc fb30 	bl	8003114 <HAL_GetTick>
 8006ab4:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006ab8:	e070      	b.n	8006b9c <HAL_RCCEx_PeriphCLKConfig+0xcc8>
 8006aba:	bf00      	nop
 8006abc:	00010300 	.word	0x00010300
 8006ac0:	00011300 	.word	0x00011300
 8006ac4:	00012300 	.word	0x00012300
 8006ac8:	00013300 	.word	0x00013300
 8006acc:	00014300 	.word	0x00014300
 8006ad0:	00015300 	.word	0x00015300
 8006ad4:	00016300 	.word	0x00016300
 8006ad8:	00017300 	.word	0x00017300
 8006adc:	00018300 	.word	0x00018300
 8006ae0:	00019300 	.word	0x00019300
 8006ae4:	0001a300 	.word	0x0001a300
 8006ae8:	0001b300 	.word	0x0001b300
 8006aec:	0001c300 	.word	0x0001c300
 8006af0:	0001d300 	.word	0x0001d300
 8006af4:	0001e300 	.word	0x0001e300
 8006af8:	0001f300 	.word	0x0001f300
 8006afc:	00020300 	.word	0x00020300
 8006b00:	00021300 	.word	0x00021300
 8006b04:	00022300 	.word	0x00022300
 8006b08:	00023300 	.word	0x00023300
 8006b0c:	00024300 	.word	0x00024300
 8006b10:	00025300 	.word	0x00025300
 8006b14:	00026300 	.word	0x00026300
 8006b18:	00027300 	.word	0x00027300
 8006b1c:	00028300 	.word	0x00028300
 8006b20:	00029300 	.word	0x00029300
 8006b24:	0002a300 	.word	0x0002a300
 8006b28:	0002b300 	.word	0x0002b300
 8006b2c:	0002c300 	.word	0x0002c300
 8006b30:	0002d300 	.word	0x0002d300
 8006b34:	0002e300 	.word	0x0002e300
 8006b38:	0002f300 	.word	0x0002f300
 8006b3c:	00030300 	.word	0x00030300
 8006b40:	00031300 	.word	0x00031300
 8006b44:	00032300 	.word	0x00032300
 8006b48:	00033300 	.word	0x00033300
 8006b4c:	00034300 	.word	0x00034300
 8006b50:	00035300 	.word	0x00035300
 8006b54:	00036300 	.word	0x00036300
 8006b58:	00037300 	.word	0x00037300
 8006b5c:	00038300 	.word	0x00038300
 8006b60:	00039300 	.word	0x00039300
 8006b64:	0003a300 	.word	0x0003a300
 8006b68:	0003b300 	.word	0x0003b300
 8006b6c:	0003c300 	.word	0x0003c300
 8006b70:	0003d300 	.word	0x0003d300
 8006b74:	0003e300 	.word	0x0003e300
 8006b78:	0003f300 	.word	0x0003f300
 8006b7c:	08011620 	.word	0x08011620
 8006b80:	58024800 	.word	0x58024800
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006b84:	f7fc fac6 	bl	8003114 <HAL_GetTick>
 8006b88:	4602      	mov	r2, r0
 8006b8a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8006b8e:	1ad3      	subs	r3, r2, r3
 8006b90:	2b64      	cmp	r3, #100	@ 0x64
 8006b92:	d903      	bls.n	8006b9c <HAL_RCCEx_PeriphCLKConfig+0xcc8>
      {
        ret = HAL_TIMEOUT;
 8006b94:	2303      	movs	r3, #3
 8006b96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006b9a:	e005      	b.n	8006ba8 <HAL_RCCEx_PeriphCLKConfig+0xcd4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006b9c:	4bcf      	ldr	r3, [pc, #828]	@ (8006edc <HAL_RCCEx_PeriphCLKConfig+0x1008>)
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d0ed      	beq.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0xcb0>
      }
    }

    if (ret == HAL_OK)
 8006ba8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d173      	bne.n	8006c98 <HAL_RCCEx_PeriphCLKConfig+0xdc4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8006bb0:	4bcb      	ldr	r3, [pc, #812]	@ (8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 8006bb2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006bb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bb8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006bbc:	4053      	eors	r3, r2
 8006bbe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d015      	beq.n	8006bf2 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006bc6:	4bc6      	ldr	r3, [pc, #792]	@ (8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 8006bc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006bca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006bce:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006bd2:	4bc3      	ldr	r3, [pc, #780]	@ (8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 8006bd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006bd6:	4ac2      	ldr	r2, [pc, #776]	@ (8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 8006bd8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006bdc:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006bde:	4bc0      	ldr	r3, [pc, #768]	@ (8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 8006be0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006be2:	4abf      	ldr	r2, [pc, #764]	@ (8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 8006be4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006be8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8006bea:	4abd      	ldr	r2, [pc, #756]	@ (8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 8006bec:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006bf0:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8006bf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bf6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006bfa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006bfe:	d118      	bne.n	8006c32 <HAL_RCCEx_PeriphCLKConfig+0xd5e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c00:	f7fc fa88 	bl	8003114 <HAL_GetTick>
 8006c04:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006c08:	e00d      	b.n	8006c26 <HAL_RCCEx_PeriphCLKConfig+0xd52>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c0a:	f7fc fa83 	bl	8003114 <HAL_GetTick>
 8006c0e:	4602      	mov	r2, r0
 8006c10:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8006c14:	1ad2      	subs	r2, r2, r3
 8006c16:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006c1a:	429a      	cmp	r2, r3
 8006c1c:	d903      	bls.n	8006c26 <HAL_RCCEx_PeriphCLKConfig+0xd52>
          {
            ret = HAL_TIMEOUT;
 8006c1e:	2303      	movs	r3, #3
 8006c20:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8006c24:	e005      	b.n	8006c32 <HAL_RCCEx_PeriphCLKConfig+0xd5e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006c26:	4bae      	ldr	r3, [pc, #696]	@ (8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 8006c28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c2a:	f003 0302 	and.w	r3, r3, #2
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d0eb      	beq.n	8006c0a <HAL_RCCEx_PeriphCLKConfig+0xd36>
          }
        }
      }

      if (ret == HAL_OK)
 8006c32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d129      	bne.n	8006c8e <HAL_RCCEx_PeriphCLKConfig+0xdba>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006c3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c3e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006c42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006c46:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006c4a:	d10e      	bne.n	8006c6a <HAL_RCCEx_PeriphCLKConfig+0xd96>
 8006c4c:	4ba4      	ldr	r3, [pc, #656]	@ (8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 8006c4e:	691b      	ldr	r3, [r3, #16]
 8006c50:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8006c54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c58:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006c5c:	091a      	lsrs	r2, r3, #4
 8006c5e:	4ba1      	ldr	r3, [pc, #644]	@ (8006ee4 <HAL_RCCEx_PeriphCLKConfig+0x1010>)
 8006c60:	4013      	ands	r3, r2
 8006c62:	4a9f      	ldr	r2, [pc, #636]	@ (8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 8006c64:	430b      	orrs	r3, r1
 8006c66:	6113      	str	r3, [r2, #16]
 8006c68:	e005      	b.n	8006c76 <HAL_RCCEx_PeriphCLKConfig+0xda2>
 8006c6a:	4b9d      	ldr	r3, [pc, #628]	@ (8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 8006c6c:	691b      	ldr	r3, [r3, #16]
 8006c6e:	4a9c      	ldr	r2, [pc, #624]	@ (8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 8006c70:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006c74:	6113      	str	r3, [r2, #16]
 8006c76:	4b9a      	ldr	r3, [pc, #616]	@ (8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 8006c78:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8006c7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c7e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006c82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006c86:	4a96      	ldr	r2, [pc, #600]	@ (8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 8006c88:	430b      	orrs	r3, r1
 8006c8a:	6713      	str	r3, [r2, #112]	@ 0x70
 8006c8c:	e008      	b.n	8006ca0 <HAL_RCCEx_PeriphCLKConfig+0xdcc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006c8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c92:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8006c96:	e003      	b.n	8006ca0 <HAL_RCCEx_PeriphCLKConfig+0xdcc>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c98:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c9c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006ca0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ca8:	f002 0301 	and.w	r3, r2, #1
 8006cac:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006cb6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006cba:	460b      	mov	r3, r1
 8006cbc:	4313      	orrs	r3, r2
 8006cbe:	f000 8089 	beq.w	8006dd4 <HAL_RCCEx_PeriphCLKConfig+0xf00>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8006cc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cc6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006cc8:	2b28      	cmp	r3, #40	@ 0x28
 8006cca:	d86b      	bhi.n	8006da4 <HAL_RCCEx_PeriphCLKConfig+0xed0>
 8006ccc:	a201      	add	r2, pc, #4	@ (adr r2, 8006cd4 <HAL_RCCEx_PeriphCLKConfig+0xe00>)
 8006cce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cd2:	bf00      	nop
 8006cd4:	08006dad 	.word	0x08006dad
 8006cd8:	08006da5 	.word	0x08006da5
 8006cdc:	08006da5 	.word	0x08006da5
 8006ce0:	08006da5 	.word	0x08006da5
 8006ce4:	08006da5 	.word	0x08006da5
 8006ce8:	08006da5 	.word	0x08006da5
 8006cec:	08006da5 	.word	0x08006da5
 8006cf0:	08006da5 	.word	0x08006da5
 8006cf4:	08006d79 	.word	0x08006d79
 8006cf8:	08006da5 	.word	0x08006da5
 8006cfc:	08006da5 	.word	0x08006da5
 8006d00:	08006da5 	.word	0x08006da5
 8006d04:	08006da5 	.word	0x08006da5
 8006d08:	08006da5 	.word	0x08006da5
 8006d0c:	08006da5 	.word	0x08006da5
 8006d10:	08006da5 	.word	0x08006da5
 8006d14:	08006d8f 	.word	0x08006d8f
 8006d18:	08006da5 	.word	0x08006da5
 8006d1c:	08006da5 	.word	0x08006da5
 8006d20:	08006da5 	.word	0x08006da5
 8006d24:	08006da5 	.word	0x08006da5
 8006d28:	08006da5 	.word	0x08006da5
 8006d2c:	08006da5 	.word	0x08006da5
 8006d30:	08006da5 	.word	0x08006da5
 8006d34:	08006dad 	.word	0x08006dad
 8006d38:	08006da5 	.word	0x08006da5
 8006d3c:	08006da5 	.word	0x08006da5
 8006d40:	08006da5 	.word	0x08006da5
 8006d44:	08006da5 	.word	0x08006da5
 8006d48:	08006da5 	.word	0x08006da5
 8006d4c:	08006da5 	.word	0x08006da5
 8006d50:	08006da5 	.word	0x08006da5
 8006d54:	08006dad 	.word	0x08006dad
 8006d58:	08006da5 	.word	0x08006da5
 8006d5c:	08006da5 	.word	0x08006da5
 8006d60:	08006da5 	.word	0x08006da5
 8006d64:	08006da5 	.word	0x08006da5
 8006d68:	08006da5 	.word	0x08006da5
 8006d6c:	08006da5 	.word	0x08006da5
 8006d70:	08006da5 	.word	0x08006da5
 8006d74:	08006dad 	.word	0x08006dad
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006d78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d7c:	3308      	adds	r3, #8
 8006d7e:	2101      	movs	r1, #1
 8006d80:	4618      	mov	r0, r3
 8006d82:	f001 f895 	bl	8007eb0 <RCCEx_PLL2_Config>
 8006d86:	4603      	mov	r3, r0
 8006d88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006d8c:	e00f      	b.n	8006dae <HAL_RCCEx_PeriphCLKConfig+0xeda>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006d8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d92:	3328      	adds	r3, #40	@ 0x28
 8006d94:	2101      	movs	r1, #1
 8006d96:	4618      	mov	r0, r3
 8006d98:	f001 f9ac 	bl	80080f4 <RCCEx_PLL3_Config>
 8006d9c:	4603      	mov	r3, r0
 8006d9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006da2:	e004      	b.n	8006dae <HAL_RCCEx_PeriphCLKConfig+0xeda>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006da4:	2301      	movs	r3, #1
 8006da6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006daa:	e000      	b.n	8006dae <HAL_RCCEx_PeriphCLKConfig+0xeda>
        break;
 8006dac:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006dae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d10a      	bne.n	8006dcc <HAL_RCCEx_PeriphCLKConfig+0xef8>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8006db6:	4b4a      	ldr	r3, [pc, #296]	@ (8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 8006db8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006dba:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8006dbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006dc2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006dc4:	4a46      	ldr	r2, [pc, #280]	@ (8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 8006dc6:	430b      	orrs	r3, r1
 8006dc8:	6553      	str	r3, [r2, #84]	@ 0x54
 8006dca:	e003      	b.n	8006dd4 <HAL_RCCEx_PeriphCLKConfig+0xf00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006dcc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006dd0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8006dd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ddc:	f002 0302 	and.w	r3, r2, #2
 8006de0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006de4:	2300      	movs	r3, #0
 8006de6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006dea:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8006dee:	460b      	mov	r3, r1
 8006df0:	4313      	orrs	r3, r2
 8006df2:	d041      	beq.n	8006e78 <HAL_RCCEx_PeriphCLKConfig+0xfa4>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8006df4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006df8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006dfa:	2b05      	cmp	r3, #5
 8006dfc:	d824      	bhi.n	8006e48 <HAL_RCCEx_PeriphCLKConfig+0xf74>
 8006dfe:	a201      	add	r2, pc, #4	@ (adr r2, 8006e04 <HAL_RCCEx_PeriphCLKConfig+0xf30>)
 8006e00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e04:	08006e51 	.word	0x08006e51
 8006e08:	08006e1d 	.word	0x08006e1d
 8006e0c:	08006e33 	.word	0x08006e33
 8006e10:	08006e51 	.word	0x08006e51
 8006e14:	08006e51 	.word	0x08006e51
 8006e18:	08006e51 	.word	0x08006e51
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006e1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e20:	3308      	adds	r3, #8
 8006e22:	2101      	movs	r1, #1
 8006e24:	4618      	mov	r0, r3
 8006e26:	f001 f843 	bl	8007eb0 <RCCEx_PLL2_Config>
 8006e2a:	4603      	mov	r3, r0
 8006e2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006e30:	e00f      	b.n	8006e52 <HAL_RCCEx_PeriphCLKConfig+0xf7e>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006e32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e36:	3328      	adds	r3, #40	@ 0x28
 8006e38:	2101      	movs	r1, #1
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	f001 f95a 	bl	80080f4 <RCCEx_PLL3_Config>
 8006e40:	4603      	mov	r3, r0
 8006e42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006e46:	e004      	b.n	8006e52 <HAL_RCCEx_PeriphCLKConfig+0xf7e>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006e48:	2301      	movs	r3, #1
 8006e4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006e4e:	e000      	b.n	8006e52 <HAL_RCCEx_PeriphCLKConfig+0xf7e>
        break;
 8006e50:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d10a      	bne.n	8006e70 <HAL_RCCEx_PeriphCLKConfig+0xf9c>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8006e5a:	4b21      	ldr	r3, [pc, #132]	@ (8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 8006e5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e5e:	f023 0107 	bic.w	r1, r3, #7
 8006e62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e66:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006e68:	4a1d      	ldr	r2, [pc, #116]	@ (8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 8006e6a:	430b      	orrs	r3, r1
 8006e6c:	6553      	str	r3, [r2, #84]	@ 0x54
 8006e6e:	e003      	b.n	8006e78 <HAL_RCCEx_PeriphCLKConfig+0xfa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e70:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e74:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006e78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e80:	f002 0304 	and.w	r3, r2, #4
 8006e84:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006e88:	2300      	movs	r3, #0
 8006e8a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006e8e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8006e92:	460b      	mov	r3, r1
 8006e94:	4313      	orrs	r3, r2
 8006e96:	d04b      	beq.n	8006f30 <HAL_RCCEx_PeriphCLKConfig+0x105c>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8006e98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006ea0:	2b05      	cmp	r3, #5
 8006ea2:	d82c      	bhi.n	8006efe <HAL_RCCEx_PeriphCLKConfig+0x102a>
 8006ea4:	a201      	add	r2, pc, #4	@ (adr r2, 8006eac <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006ea6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006eaa:	bf00      	nop
 8006eac:	08006f07 	.word	0x08006f07
 8006eb0:	08006ec5 	.word	0x08006ec5
 8006eb4:	08006ee9 	.word	0x08006ee9
 8006eb8:	08006f07 	.word	0x08006f07
 8006ebc:	08006f07 	.word	0x08006f07
 8006ec0:	08006f07 	.word	0x08006f07
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006ec4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ec8:	3308      	adds	r3, #8
 8006eca:	2101      	movs	r1, #1
 8006ecc:	4618      	mov	r0, r3
 8006ece:	f000 ffef 	bl	8007eb0 <RCCEx_PLL2_Config>
 8006ed2:	4603      	mov	r3, r0
 8006ed4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006ed8:	e016      	b.n	8006f08 <HAL_RCCEx_PeriphCLKConfig+0x1034>
 8006eda:	bf00      	nop
 8006edc:	58024800 	.word	0x58024800
 8006ee0:	58024400 	.word	0x58024400
 8006ee4:	00ffffcf 	.word	0x00ffffcf

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006ee8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006eec:	3328      	adds	r3, #40	@ 0x28
 8006eee:	2101      	movs	r1, #1
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	f001 f8ff 	bl	80080f4 <RCCEx_PLL3_Config>
 8006ef6:	4603      	mov	r3, r0
 8006ef8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006efc:	e004      	b.n	8006f08 <HAL_RCCEx_PeriphCLKConfig+0x1034>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006efe:	2301      	movs	r3, #1
 8006f00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006f04:	e000      	b.n	8006f08 <HAL_RCCEx_PeriphCLKConfig+0x1034>
        break;
 8006f06:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f08:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d10b      	bne.n	8006f28 <HAL_RCCEx_PeriphCLKConfig+0x1054>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006f10:	4b9e      	ldr	r3, [pc, #632]	@ (800718c <HAL_RCCEx_PeriphCLKConfig+0x12b8>)
 8006f12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f14:	f023 0107 	bic.w	r1, r3, #7
 8006f18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006f20:	4a9a      	ldr	r2, [pc, #616]	@ (800718c <HAL_RCCEx_PeriphCLKConfig+0x12b8>)
 8006f22:	430b      	orrs	r3, r1
 8006f24:	6593      	str	r3, [r2, #88]	@ 0x58
 8006f26:	e003      	b.n	8006f30 <HAL_RCCEx_PeriphCLKConfig+0x105c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f2c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006f30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f38:	f002 0320 	and.w	r3, r2, #32
 8006f3c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006f40:	2300      	movs	r3, #0
 8006f42:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006f46:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006f4a:	460b      	mov	r3, r1
 8006f4c:	4313      	orrs	r3, r2
 8006f4e:	d055      	beq.n	8006ffc <HAL_RCCEx_PeriphCLKConfig+0x1128>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8006f50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f58:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006f5c:	d033      	beq.n	8006fc6 <HAL_RCCEx_PeriphCLKConfig+0x10f2>
 8006f5e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006f62:	d82c      	bhi.n	8006fbe <HAL_RCCEx_PeriphCLKConfig+0x10ea>
 8006f64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f68:	d02f      	beq.n	8006fca <HAL_RCCEx_PeriphCLKConfig+0x10f6>
 8006f6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f6e:	d826      	bhi.n	8006fbe <HAL_RCCEx_PeriphCLKConfig+0x10ea>
 8006f70:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006f74:	d02b      	beq.n	8006fce <HAL_RCCEx_PeriphCLKConfig+0x10fa>
 8006f76:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006f7a:	d820      	bhi.n	8006fbe <HAL_RCCEx_PeriphCLKConfig+0x10ea>
 8006f7c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006f80:	d012      	beq.n	8006fa8 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
 8006f82:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006f86:	d81a      	bhi.n	8006fbe <HAL_RCCEx_PeriphCLKConfig+0x10ea>
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d022      	beq.n	8006fd2 <HAL_RCCEx_PeriphCLKConfig+0x10fe>
 8006f8c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006f90:	d115      	bne.n	8006fbe <HAL_RCCEx_PeriphCLKConfig+0x10ea>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006f92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f96:	3308      	adds	r3, #8
 8006f98:	2100      	movs	r1, #0
 8006f9a:	4618      	mov	r0, r3
 8006f9c:	f000 ff88 	bl	8007eb0 <RCCEx_PLL2_Config>
 8006fa0:	4603      	mov	r3, r0
 8006fa2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006fa6:	e015      	b.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x1100>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006fa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fac:	3328      	adds	r3, #40	@ 0x28
 8006fae:	2102      	movs	r1, #2
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	f001 f89f 	bl	80080f4 <RCCEx_PLL3_Config>
 8006fb6:	4603      	mov	r3, r0
 8006fb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006fbc:	e00a      	b.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x1100>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006fbe:	2301      	movs	r3, #1
 8006fc0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006fc4:	e006      	b.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x1100>
        break;
 8006fc6:	bf00      	nop
 8006fc8:	e004      	b.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x1100>
        break;
 8006fca:	bf00      	nop
 8006fcc:	e002      	b.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x1100>
        break;
 8006fce:	bf00      	nop
 8006fd0:	e000      	b.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x1100>
        break;
 8006fd2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006fd4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d10b      	bne.n	8006ff4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006fdc:	4b6b      	ldr	r3, [pc, #428]	@ (800718c <HAL_RCCEx_PeriphCLKConfig+0x12b8>)
 8006fde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fe0:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006fe4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fe8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006fec:	4a67      	ldr	r2, [pc, #412]	@ (800718c <HAL_RCCEx_PeriphCLKConfig+0x12b8>)
 8006fee:	430b      	orrs	r3, r1
 8006ff0:	6553      	str	r3, [r2, #84]	@ 0x54
 8006ff2:	e003      	b.n	8006ffc <HAL_RCCEx_PeriphCLKConfig+0x1128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ff4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ff8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006ffc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007000:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007004:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8007008:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800700c:	2300      	movs	r3, #0
 800700e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007012:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8007016:	460b      	mov	r3, r1
 8007018:	4313      	orrs	r3, r2
 800701a:	d055      	beq.n	80070c8 <HAL_RCCEx_PeriphCLKConfig+0x11f4>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800701c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007020:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007024:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007028:	d033      	beq.n	8007092 <HAL_RCCEx_PeriphCLKConfig+0x11be>
 800702a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800702e:	d82c      	bhi.n	800708a <HAL_RCCEx_PeriphCLKConfig+0x11b6>
 8007030:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007034:	d02f      	beq.n	8007096 <HAL_RCCEx_PeriphCLKConfig+0x11c2>
 8007036:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800703a:	d826      	bhi.n	800708a <HAL_RCCEx_PeriphCLKConfig+0x11b6>
 800703c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007040:	d02b      	beq.n	800709a <HAL_RCCEx_PeriphCLKConfig+0x11c6>
 8007042:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007046:	d820      	bhi.n	800708a <HAL_RCCEx_PeriphCLKConfig+0x11b6>
 8007048:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800704c:	d012      	beq.n	8007074 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
 800704e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007052:	d81a      	bhi.n	800708a <HAL_RCCEx_PeriphCLKConfig+0x11b6>
 8007054:	2b00      	cmp	r3, #0
 8007056:	d022      	beq.n	800709e <HAL_RCCEx_PeriphCLKConfig+0x11ca>
 8007058:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800705c:	d115      	bne.n	800708a <HAL_RCCEx_PeriphCLKConfig+0x11b6>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800705e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007062:	3308      	adds	r3, #8
 8007064:	2100      	movs	r1, #0
 8007066:	4618      	mov	r0, r3
 8007068:	f000 ff22 	bl	8007eb0 <RCCEx_PLL2_Config>
 800706c:	4603      	mov	r3, r0
 800706e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007072:	e015      	b.n	80070a0 <HAL_RCCEx_PeriphCLKConfig+0x11cc>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007074:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007078:	3328      	adds	r3, #40	@ 0x28
 800707a:	2102      	movs	r1, #2
 800707c:	4618      	mov	r0, r3
 800707e:	f001 f839 	bl	80080f4 <RCCEx_PLL3_Config>
 8007082:	4603      	mov	r3, r0
 8007084:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007088:	e00a      	b.n	80070a0 <HAL_RCCEx_PeriphCLKConfig+0x11cc>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800708a:	2301      	movs	r3, #1
 800708c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007090:	e006      	b.n	80070a0 <HAL_RCCEx_PeriphCLKConfig+0x11cc>
        break;
 8007092:	bf00      	nop
 8007094:	e004      	b.n	80070a0 <HAL_RCCEx_PeriphCLKConfig+0x11cc>
        break;
 8007096:	bf00      	nop
 8007098:	e002      	b.n	80070a0 <HAL_RCCEx_PeriphCLKConfig+0x11cc>
        break;
 800709a:	bf00      	nop
 800709c:	e000      	b.n	80070a0 <HAL_RCCEx_PeriphCLKConfig+0x11cc>
        break;
 800709e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80070a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d10b      	bne.n	80070c0 <HAL_RCCEx_PeriphCLKConfig+0x11ec>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80070a8:	4b38      	ldr	r3, [pc, #224]	@ (800718c <HAL_RCCEx_PeriphCLKConfig+0x12b8>)
 80070aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070ac:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80070b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070b4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80070b8:	4a34      	ldr	r2, [pc, #208]	@ (800718c <HAL_RCCEx_PeriphCLKConfig+0x12b8>)
 80070ba:	430b      	orrs	r3, r1
 80070bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80070be:	e003      	b.n	80070c8 <HAL_RCCEx_PeriphCLKConfig+0x11f4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80070c4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80070c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070d0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80070d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80070d8:	2300      	movs	r3, #0
 80070da:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80070de:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80070e2:	460b      	mov	r3, r1
 80070e4:	4313      	orrs	r3, r2
 80070e6:	d057      	beq.n	8007198 <HAL_RCCEx_PeriphCLKConfig+0x12c4>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80070e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070ec:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80070f0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80070f4:	d033      	beq.n	800715e <HAL_RCCEx_PeriphCLKConfig+0x128a>
 80070f6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80070fa:	d82c      	bhi.n	8007156 <HAL_RCCEx_PeriphCLKConfig+0x1282>
 80070fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007100:	d02f      	beq.n	8007162 <HAL_RCCEx_PeriphCLKConfig+0x128e>
 8007102:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007106:	d826      	bhi.n	8007156 <HAL_RCCEx_PeriphCLKConfig+0x1282>
 8007108:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800710c:	d02b      	beq.n	8007166 <HAL_RCCEx_PeriphCLKConfig+0x1292>
 800710e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007112:	d820      	bhi.n	8007156 <HAL_RCCEx_PeriphCLKConfig+0x1282>
 8007114:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007118:	d012      	beq.n	8007140 <HAL_RCCEx_PeriphCLKConfig+0x126c>
 800711a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800711e:	d81a      	bhi.n	8007156 <HAL_RCCEx_PeriphCLKConfig+0x1282>
 8007120:	2b00      	cmp	r3, #0
 8007122:	d022      	beq.n	800716a <HAL_RCCEx_PeriphCLKConfig+0x1296>
 8007124:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007128:	d115      	bne.n	8007156 <HAL_RCCEx_PeriphCLKConfig+0x1282>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800712a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800712e:	3308      	adds	r3, #8
 8007130:	2100      	movs	r1, #0
 8007132:	4618      	mov	r0, r3
 8007134:	f000 febc 	bl	8007eb0 <RCCEx_PLL2_Config>
 8007138:	4603      	mov	r3, r0
 800713a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800713e:	e015      	b.n	800716c <HAL_RCCEx_PeriphCLKConfig+0x1298>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007140:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007144:	3328      	adds	r3, #40	@ 0x28
 8007146:	2102      	movs	r1, #2
 8007148:	4618      	mov	r0, r3
 800714a:	f000 ffd3 	bl	80080f4 <RCCEx_PLL3_Config>
 800714e:	4603      	mov	r3, r0
 8007150:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007154:	e00a      	b.n	800716c <HAL_RCCEx_PeriphCLKConfig+0x1298>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007156:	2301      	movs	r3, #1
 8007158:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800715c:	e006      	b.n	800716c <HAL_RCCEx_PeriphCLKConfig+0x1298>
        break;
 800715e:	bf00      	nop
 8007160:	e004      	b.n	800716c <HAL_RCCEx_PeriphCLKConfig+0x1298>
        break;
 8007162:	bf00      	nop
 8007164:	e002      	b.n	800716c <HAL_RCCEx_PeriphCLKConfig+0x1298>
        break;
 8007166:	bf00      	nop
 8007168:	e000      	b.n	800716c <HAL_RCCEx_PeriphCLKConfig+0x1298>
        break;
 800716a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800716c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007170:	2b00      	cmp	r3, #0
 8007172:	d10d      	bne.n	8007190 <HAL_RCCEx_PeriphCLKConfig+0x12bc>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007174:	4b05      	ldr	r3, [pc, #20]	@ (800718c <HAL_RCCEx_PeriphCLKConfig+0x12b8>)
 8007176:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007178:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800717c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007180:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007184:	4a01      	ldr	r2, [pc, #4]	@ (800718c <HAL_RCCEx_PeriphCLKConfig+0x12b8>)
 8007186:	430b      	orrs	r3, r1
 8007188:	6593      	str	r3, [r2, #88]	@ 0x58
 800718a:	e005      	b.n	8007198 <HAL_RCCEx_PeriphCLKConfig+0x12c4>
 800718c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007190:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007194:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8007198:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800719c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071a0:	f002 0308 	and.w	r3, r2, #8
 80071a4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80071a8:	2300      	movs	r3, #0
 80071aa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80071ae:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80071b2:	460b      	mov	r3, r1
 80071b4:	4313      	orrs	r3, r2
 80071b6:	d03e      	beq.n	8007236 <HAL_RCCEx_PeriphCLKConfig+0x1362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));
 80071b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80071c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80071c4:	d018      	beq.n	80071f8 <HAL_RCCEx_PeriphCLKConfig+0x1324>
 80071c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80071ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80071d2:	d011      	beq.n	80071f8 <HAL_RCCEx_PeriphCLKConfig+0x1324>
 80071d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d00b      	beq.n	80071f8 <HAL_RCCEx_PeriphCLKConfig+0x1324>
 80071e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80071e8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80071ec:	d004      	beq.n	80071f8 <HAL_RCCEx_PeriphCLKConfig+0x1324>
 80071ee:	f240 510d 	movw	r1, #1293	@ 0x50d
 80071f2:	48ab      	ldr	r0, [pc, #684]	@ (80074a0 <HAL_RCCEx_PeriphCLKConfig+0x15cc>)
 80071f4:	f7fb fa40 	bl	8002678 <assert_failed>

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80071f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007200:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007204:	d10c      	bne.n	8007220 <HAL_RCCEx_PeriphCLKConfig+0x134c>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007206:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800720a:	3328      	adds	r3, #40	@ 0x28
 800720c:	2102      	movs	r1, #2
 800720e:	4618      	mov	r0, r3
 8007210:	f000 ff70 	bl	80080f4 <RCCEx_PLL3_Config>
 8007214:	4603      	mov	r3, r0
 8007216:	2b00      	cmp	r3, #0
 8007218:	d002      	beq.n	8007220 <HAL_RCCEx_PeriphCLKConfig+0x134c>
      {
        status = HAL_ERROR;
 800721a:	2301      	movs	r3, #1
 800721c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8007220:	4ba0      	ldr	r3, [pc, #640]	@ (80074a4 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 8007222:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007224:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007228:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800722c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007230:	4a9c      	ldr	r2, [pc, #624]	@ (80074a4 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 8007232:	430b      	orrs	r3, r1
 8007234:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007236:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800723a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800723e:	f002 0310 	and.w	r3, r2, #16
 8007242:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007246:	2300      	movs	r3, #0
 8007248:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800724c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8007250:	460b      	mov	r3, r1
 8007252:	4313      	orrs	r3, r2
 8007254:	d03e      	beq.n	80072d4 <HAL_RCCEx_PeriphCLKConfig+0x1400>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 8007256:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800725a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800725e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007262:	d018      	beq.n	8007296 <HAL_RCCEx_PeriphCLKConfig+0x13c2>
 8007264:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007268:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800726c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007270:	d011      	beq.n	8007296 <HAL_RCCEx_PeriphCLKConfig+0x13c2>
 8007272:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007276:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800727a:	2b00      	cmp	r3, #0
 800727c:	d00b      	beq.n	8007296 <HAL_RCCEx_PeriphCLKConfig+0x13c2>
 800727e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007282:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007286:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800728a:	d004      	beq.n	8007296 <HAL_RCCEx_PeriphCLKConfig+0x13c2>
 800728c:	f44f 61a4 	mov.w	r1, #1312	@ 0x520
 8007290:	4883      	ldr	r0, [pc, #524]	@ (80074a0 <HAL_RCCEx_PeriphCLKConfig+0x15cc>)
 8007292:	f7fb f9f1 	bl	8002678 <assert_failed>

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8007296:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800729a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800729e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80072a2:	d10c      	bne.n	80072be <HAL_RCCEx_PeriphCLKConfig+0x13ea>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80072a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072a8:	3328      	adds	r3, #40	@ 0x28
 80072aa:	2102      	movs	r1, #2
 80072ac:	4618      	mov	r0, r3
 80072ae:	f000 ff21 	bl	80080f4 <RCCEx_PLL3_Config>
 80072b2:	4603      	mov	r3, r0
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d002      	beq.n	80072be <HAL_RCCEx_PeriphCLKConfig+0x13ea>
      {
        status = HAL_ERROR;
 80072b8:	2301      	movs	r3, #1
 80072ba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80072be:	4b79      	ldr	r3, [pc, #484]	@ (80074a4 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 80072c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072c2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80072c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80072ce:	4a75      	ldr	r2, [pc, #468]	@ (80074a4 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 80072d0:	430b      	orrs	r3, r1
 80072d2:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80072d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072dc:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80072e0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80072e4:	2300      	movs	r3, #0
 80072e6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80072ea:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80072ee:	460b      	mov	r3, r1
 80072f0:	4313      	orrs	r3, r2
 80072f2:	d03e      	beq.n	8007372 <HAL_RCCEx_PeriphCLKConfig+0x149e>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80072f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072f8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80072fc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007300:	d022      	beq.n	8007348 <HAL_RCCEx_PeriphCLKConfig+0x1474>
 8007302:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007306:	d81b      	bhi.n	8007340 <HAL_RCCEx_PeriphCLKConfig+0x146c>
 8007308:	2b00      	cmp	r3, #0
 800730a:	d003      	beq.n	8007314 <HAL_RCCEx_PeriphCLKConfig+0x1440>
 800730c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007310:	d00b      	beq.n	800732a <HAL_RCCEx_PeriphCLKConfig+0x1456>
 8007312:	e015      	b.n	8007340 <HAL_RCCEx_PeriphCLKConfig+0x146c>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007314:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007318:	3308      	adds	r3, #8
 800731a:	2100      	movs	r1, #0
 800731c:	4618      	mov	r0, r3
 800731e:	f000 fdc7 	bl	8007eb0 <RCCEx_PLL2_Config>
 8007322:	4603      	mov	r3, r0
 8007324:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007328:	e00f      	b.n	800734a <HAL_RCCEx_PeriphCLKConfig+0x1476>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800732a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800732e:	3328      	adds	r3, #40	@ 0x28
 8007330:	2102      	movs	r1, #2
 8007332:	4618      	mov	r0, r3
 8007334:	f000 fede 	bl	80080f4 <RCCEx_PLL3_Config>
 8007338:	4603      	mov	r3, r0
 800733a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800733e:	e004      	b.n	800734a <HAL_RCCEx_PeriphCLKConfig+0x1476>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007340:	2301      	movs	r3, #1
 8007342:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007346:	e000      	b.n	800734a <HAL_RCCEx_PeriphCLKConfig+0x1476>
        break;
 8007348:	bf00      	nop
    }

    if (ret == HAL_OK)
 800734a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800734e:	2b00      	cmp	r3, #0
 8007350:	d10b      	bne.n	800736a <HAL_RCCEx_PeriphCLKConfig+0x1496>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007352:	4b54      	ldr	r3, [pc, #336]	@ (80074a4 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 8007354:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007356:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800735a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800735e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007362:	4a50      	ldr	r2, [pc, #320]	@ (80074a4 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 8007364:	430b      	orrs	r3, r1
 8007366:	6593      	str	r3, [r2, #88]	@ 0x58
 8007368:	e003      	b.n	8007372 <HAL_RCCEx_PeriphCLKConfig+0x149e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800736a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800736e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007372:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007376:	e9d3 2300 	ldrd	r2, r3, [r3]
 800737a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800737e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007380:	2300      	movs	r3, #0
 8007382:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007384:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8007388:	460b      	mov	r3, r1
 800738a:	4313      	orrs	r3, r2
 800738c:	d03b      	beq.n	8007406 <HAL_RCCEx_PeriphCLKConfig+0x1532>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800738e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007392:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007396:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800739a:	d01f      	beq.n	80073dc <HAL_RCCEx_PeriphCLKConfig+0x1508>
 800739c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80073a0:	d818      	bhi.n	80073d4 <HAL_RCCEx_PeriphCLKConfig+0x1500>
 80073a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80073a6:	d003      	beq.n	80073b0 <HAL_RCCEx_PeriphCLKConfig+0x14dc>
 80073a8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80073ac:	d007      	beq.n	80073be <HAL_RCCEx_PeriphCLKConfig+0x14ea>
 80073ae:	e011      	b.n	80073d4 <HAL_RCCEx_PeriphCLKConfig+0x1500>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80073b0:	4b3c      	ldr	r3, [pc, #240]	@ (80074a4 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 80073b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073b4:	4a3b      	ldr	r2, [pc, #236]	@ (80074a4 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 80073b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80073ba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80073bc:	e00f      	b.n	80073de <HAL_RCCEx_PeriphCLKConfig+0x150a>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80073be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073c2:	3328      	adds	r3, #40	@ 0x28
 80073c4:	2101      	movs	r1, #1
 80073c6:	4618      	mov	r0, r3
 80073c8:	f000 fe94 	bl	80080f4 <RCCEx_PLL3_Config>
 80073cc:	4603      	mov	r3, r0
 80073ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80073d2:	e004      	b.n	80073de <HAL_RCCEx_PeriphCLKConfig+0x150a>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80073d4:	2301      	movs	r3, #1
 80073d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80073da:	e000      	b.n	80073de <HAL_RCCEx_PeriphCLKConfig+0x150a>
        break;
 80073dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80073de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d10b      	bne.n	80073fe <HAL_RCCEx_PeriphCLKConfig+0x152a>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80073e6:	4b2f      	ldr	r3, [pc, #188]	@ (80074a4 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 80073e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073ea:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80073ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073f6:	4a2b      	ldr	r2, [pc, #172]	@ (80074a4 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 80073f8:	430b      	orrs	r3, r1
 80073fa:	6553      	str	r3, [r2, #84]	@ 0x54
 80073fc:	e003      	b.n	8007406 <HAL_RCCEx_PeriphCLKConfig+0x1532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007402:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007406:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800740a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800740e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8007412:	673b      	str	r3, [r7, #112]	@ 0x70
 8007414:	2300      	movs	r3, #0
 8007416:	677b      	str	r3, [r7, #116]	@ 0x74
 8007418:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800741c:	460b      	mov	r3, r1
 800741e:	4313      	orrs	r3, r2
 8007420:	d046      	beq.n	80074b0 <HAL_RCCEx_PeriphCLKConfig+0x15dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));
 8007422:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007426:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007428:	2b00      	cmp	r3, #0
 800742a:	d00a      	beq.n	8007442 <HAL_RCCEx_PeriphCLKConfig+0x156e>
 800742c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007430:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007432:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007436:	d004      	beq.n	8007442 <HAL_RCCEx_PeriphCLKConfig+0x156e>
 8007438:	f240 5186 	movw	r1, #1414	@ 0x586
 800743c:	4818      	ldr	r0, [pc, #96]	@ (80074a0 <HAL_RCCEx_PeriphCLKConfig+0x15cc>)
 800743e:	f7fb f91b 	bl	8002678 <assert_failed>

    switch (PeriphClkInit->SdmmcClockSelection)
 8007442:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007446:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007448:	2b00      	cmp	r3, #0
 800744a:	d003      	beq.n	8007454 <HAL_RCCEx_PeriphCLKConfig+0x1580>
 800744c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007450:	d007      	beq.n	8007462 <HAL_RCCEx_PeriphCLKConfig+0x158e>
 8007452:	e011      	b.n	8007478 <HAL_RCCEx_PeriphCLKConfig+0x15a4>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007454:	4b13      	ldr	r3, [pc, #76]	@ (80074a4 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 8007456:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007458:	4a12      	ldr	r2, [pc, #72]	@ (80074a4 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 800745a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800745e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007460:	e00e      	b.n	8007480 <HAL_RCCEx_PeriphCLKConfig+0x15ac>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007462:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007466:	3308      	adds	r3, #8
 8007468:	2102      	movs	r1, #2
 800746a:	4618      	mov	r0, r3
 800746c:	f000 fd20 	bl	8007eb0 <RCCEx_PLL2_Config>
 8007470:	4603      	mov	r3, r0
 8007472:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007476:	e003      	b.n	8007480 <HAL_RCCEx_PeriphCLKConfig+0x15ac>

      default:
        ret = HAL_ERROR;
 8007478:	2301      	movs	r3, #1
 800747a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800747e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007480:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007484:	2b00      	cmp	r3, #0
 8007486:	d10f      	bne.n	80074a8 <HAL_RCCEx_PeriphCLKConfig+0x15d4>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007488:	4b06      	ldr	r3, [pc, #24]	@ (80074a4 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 800748a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800748c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007490:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007494:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007496:	4a03      	ldr	r2, [pc, #12]	@ (80074a4 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 8007498:	430b      	orrs	r3, r1
 800749a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800749c:	e008      	b.n	80074b0 <HAL_RCCEx_PeriphCLKConfig+0x15dc>
 800749e:	bf00      	nop
 80074a0:	08011620 	.word	0x08011620
 80074a4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80074ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80074b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074b8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80074bc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80074be:	2300      	movs	r3, #0
 80074c0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80074c2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80074c6:	460b      	mov	r3, r1
 80074c8:	4313      	orrs	r3, r2
 80074ca:	d00c      	beq.n	80074e6 <HAL_RCCEx_PeriphCLKConfig+0x1612>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80074cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074d0:	3328      	adds	r3, #40	@ 0x28
 80074d2:	2102      	movs	r1, #2
 80074d4:	4618      	mov	r0, r3
 80074d6:	f000 fe0d 	bl	80080f4 <RCCEx_PLL3_Config>
 80074da:	4603      	mov	r3, r0
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d002      	beq.n	80074e6 <HAL_RCCEx_PeriphCLKConfig+0x1612>
    {
      status = HAL_ERROR;
 80074e0:	2301      	movs	r3, #1
 80074e2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80074e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074ee:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80074f2:	663b      	str	r3, [r7, #96]	@ 0x60
 80074f4:	2300      	movs	r3, #0
 80074f6:	667b      	str	r3, [r7, #100]	@ 0x64
 80074f8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80074fc:	460b      	mov	r3, r1
 80074fe:	4313      	orrs	r3, r2
 8007500:	d03a      	beq.n	8007578 <HAL_RCCEx_PeriphCLKConfig+0x16a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8007502:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007506:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800750a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800750e:	d018      	beq.n	8007542 <HAL_RCCEx_PeriphCLKConfig+0x166e>
 8007510:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007514:	d811      	bhi.n	800753a <HAL_RCCEx_PeriphCLKConfig+0x1666>
 8007516:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800751a:	d014      	beq.n	8007546 <HAL_RCCEx_PeriphCLKConfig+0x1672>
 800751c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007520:	d80b      	bhi.n	800753a <HAL_RCCEx_PeriphCLKConfig+0x1666>
 8007522:	2b00      	cmp	r3, #0
 8007524:	d011      	beq.n	800754a <HAL_RCCEx_PeriphCLKConfig+0x1676>
 8007526:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800752a:	d106      	bne.n	800753a <HAL_RCCEx_PeriphCLKConfig+0x1666>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800752c:	4b0f      	ldr	r3, [pc, #60]	@ (800756c <HAL_RCCEx_PeriphCLKConfig+0x1698>)
 800752e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007530:	4a0e      	ldr	r2, [pc, #56]	@ (800756c <HAL_RCCEx_PeriphCLKConfig+0x1698>)
 8007532:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007536:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8007538:	e008      	b.n	800754c <HAL_RCCEx_PeriphCLKConfig+0x1678>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800753a:	2301      	movs	r3, #1
 800753c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007540:	e004      	b.n	800754c <HAL_RCCEx_PeriphCLKConfig+0x1678>
        break;
 8007542:	bf00      	nop
 8007544:	e002      	b.n	800754c <HAL_RCCEx_PeriphCLKConfig+0x1678>
        break;
 8007546:	bf00      	nop
 8007548:	e000      	b.n	800754c <HAL_RCCEx_PeriphCLKConfig+0x1678>
        break;
 800754a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800754c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007550:	2b00      	cmp	r3, #0
 8007552:	d10d      	bne.n	8007570 <HAL_RCCEx_PeriphCLKConfig+0x169c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007554:	4b05      	ldr	r3, [pc, #20]	@ (800756c <HAL_RCCEx_PeriphCLKConfig+0x1698>)
 8007556:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007558:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800755c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007560:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007564:	4a01      	ldr	r2, [pc, #4]	@ (800756c <HAL_RCCEx_PeriphCLKConfig+0x1698>)
 8007566:	430b      	orrs	r3, r1
 8007568:	6553      	str	r3, [r2, #84]	@ 0x54
 800756a:	e005      	b.n	8007578 <HAL_RCCEx_PeriphCLKConfig+0x16a4>
 800756c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007570:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007574:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007578:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800757c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007580:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8007584:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007586:	2300      	movs	r3, #0
 8007588:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800758a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800758e:	460b      	mov	r3, r1
 8007590:	4313      	orrs	r3, r2
 8007592:	d019      	beq.n	80075c8 <HAL_RCCEx_PeriphCLKConfig+0x16f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));
 8007594:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007598:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800759a:	2b00      	cmp	r3, #0
 800759c:	d00a      	beq.n	80075b4 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 800759e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80075a4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80075a8:	d004      	beq.n	80075b4 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 80075aa:	f240 51e5 	movw	r1, #1509	@ 0x5e5
 80075ae:	48b8      	ldr	r0, [pc, #736]	@ (8007890 <HAL_RCCEx_PeriphCLKConfig+0x19bc>)
 80075b0:	f7fb f862 	bl	8002678 <assert_failed>

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80075b4:	4bb7      	ldr	r3, [pc, #732]	@ (8007894 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 80075b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80075b8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80075bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80075c2:	4ab4      	ldr	r2, [pc, #720]	@ (8007894 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 80075c4:	430b      	orrs	r3, r1
 80075c6:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80075c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075d0:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80075d4:	653b      	str	r3, [r7, #80]	@ 0x50
 80075d6:	2300      	movs	r3, #0
 80075d8:	657b      	str	r3, [r7, #84]	@ 0x54
 80075da:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80075de:	460b      	mov	r3, r1
 80075e0:	4313      	orrs	r3, r2
 80075e2:	d01c      	beq.n	800761e <HAL_RCCEx_PeriphCLKConfig+0x174a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
 80075e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075e8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d00b      	beq.n	8007608 <HAL_RCCEx_PeriphCLKConfig+0x1734>
 80075f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075f4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80075f8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80075fc:	d004      	beq.n	8007608 <HAL_RCCEx_PeriphCLKConfig+0x1734>
 80075fe:	f240 51ef 	movw	r1, #1519	@ 0x5ef
 8007602:	48a3      	ldr	r0, [pc, #652]	@ (8007890 <HAL_RCCEx_PeriphCLKConfig+0x19bc>)
 8007604:	f7fb f838 	bl	8002678 <assert_failed>

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8007608:	4ba2      	ldr	r3, [pc, #648]	@ (8007894 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 800760a:	691b      	ldr	r3, [r3, #16]
 800760c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8007610:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007614:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8007618:	4a9e      	ldr	r2, [pc, #632]	@ (8007894 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 800761a:	430b      	orrs	r3, r1
 800761c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800761e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007622:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007626:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800762a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800762c:	2300      	movs	r3, #0
 800762e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007630:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8007634:	460b      	mov	r3, r1
 8007636:	4313      	orrs	r3, r2
 8007638:	d019      	beq.n	800766e <HAL_RCCEx_PeriphCLKConfig+0x179a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 800763a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800763e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007640:	2b00      	cmp	r3, #0
 8007642:	d00a      	beq.n	800765a <HAL_RCCEx_PeriphCLKConfig+0x1786>
 8007644:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007648:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800764a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800764e:	d004      	beq.n	800765a <HAL_RCCEx_PeriphCLKConfig+0x1786>
 8007650:	f240 51f9 	movw	r1, #1529	@ 0x5f9
 8007654:	488e      	ldr	r0, [pc, #568]	@ (8007890 <HAL_RCCEx_PeriphCLKConfig+0x19bc>)
 8007656:	f7fb f80f 	bl	8002678 <assert_failed>

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800765a:	4b8e      	ldr	r3, [pc, #568]	@ (8007894 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 800765c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800765e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8007662:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007666:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007668:	4a8a      	ldr	r2, [pc, #552]	@ (8007894 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 800766a:	430b      	orrs	r3, r1
 800766c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800766e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007676:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800767a:	643b      	str	r3, [r7, #64]	@ 0x40
 800767c:	2300      	movs	r3, #0
 800767e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007680:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8007684:	460b      	mov	r3, r1
 8007686:	4313      	orrs	r3, r2
 8007688:	d020      	beq.n	80076cc <HAL_RCCEx_PeriphCLKConfig+0x17f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
 800768a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800768e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007692:	2b00      	cmp	r3, #0
 8007694:	d00b      	beq.n	80076ae <HAL_RCCEx_PeriphCLKConfig+0x17da>
 8007696:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800769a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800769e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80076a2:	d004      	beq.n	80076ae <HAL_RCCEx_PeriphCLKConfig+0x17da>
 80076a4:	f240 610f 	movw	r1, #1551	@ 0x60f
 80076a8:	4879      	ldr	r0, [pc, #484]	@ (8007890 <HAL_RCCEx_PeriphCLKConfig+0x19bc>)
 80076aa:	f7fa ffe5 	bl	8002678 <assert_failed>

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80076ae:	4b79      	ldr	r3, [pc, #484]	@ (8007894 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 80076b0:	691b      	ldr	r3, [r3, #16]
 80076b2:	4a78      	ldr	r2, [pc, #480]	@ (8007894 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 80076b4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80076b8:	6113      	str	r3, [r2, #16]
 80076ba:	4b76      	ldr	r3, [pc, #472]	@ (8007894 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 80076bc:	6919      	ldr	r1, [r3, #16]
 80076be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076c2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80076c6:	4a73      	ldr	r2, [pc, #460]	@ (8007894 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 80076c8:	430b      	orrs	r3, r1
 80076ca:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80076cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076d4:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80076d8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80076da:	2300      	movs	r3, #0
 80076dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80076de:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80076e2:	460b      	mov	r3, r1
 80076e4:	4313      	orrs	r3, r2
 80076e6:	d01f      	beq.n	8007728 <HAL_RCCEx_PeriphCLKConfig+0x1854>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));
 80076e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d010      	beq.n	8007714 <HAL_RCCEx_PeriphCLKConfig+0x1840>
 80076f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076f8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80076fc:	d00a      	beq.n	8007714 <HAL_RCCEx_PeriphCLKConfig+0x1840>
 80076fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007702:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007704:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007708:	d004      	beq.n	8007714 <HAL_RCCEx_PeriphCLKConfig+0x1840>
 800770a:	f240 6119 	movw	r1, #1561	@ 0x619
 800770e:	4860      	ldr	r0, [pc, #384]	@ (8007890 <HAL_RCCEx_PeriphCLKConfig+0x19bc>)
 8007710:	f7fa ffb2 	bl	8002678 <assert_failed>

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007714:	4b5f      	ldr	r3, [pc, #380]	@ (8007894 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 8007716:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007718:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800771c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007720:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007722:	4a5c      	ldr	r2, [pc, #368]	@ (8007894 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 8007724:	430b      	orrs	r3, r1
 8007726:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007728:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800772c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007730:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8007734:	633b      	str	r3, [r7, #48]	@ 0x30
 8007736:	2300      	movs	r3, #0
 8007738:	637b      	str	r3, [r7, #52]	@ 0x34
 800773a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800773e:	460b      	mov	r3, r1
 8007740:	4313      	orrs	r3, r2
 8007742:	d023      	beq.n	800778c <HAL_RCCEx_PeriphCLKConfig+0x18b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
 8007744:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007748:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800774c:	2b00      	cmp	r3, #0
 800774e:	d012      	beq.n	8007776 <HAL_RCCEx_PeriphCLKConfig+0x18a2>
 8007750:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007754:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007758:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800775c:	d00b      	beq.n	8007776 <HAL_RCCEx_PeriphCLKConfig+0x18a2>
 800775e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007762:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007766:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800776a:	d004      	beq.n	8007776 <HAL_RCCEx_PeriphCLKConfig+0x18a2>
 800776c:	f240 6123 	movw	r1, #1571	@ 0x623
 8007770:	4847      	ldr	r0, [pc, #284]	@ (8007890 <HAL_RCCEx_PeriphCLKConfig+0x19bc>)
 8007772:	f7fa ff81 	bl	8002678 <assert_failed>

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007776:	4b47      	ldr	r3, [pc, #284]	@ (8007894 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 8007778:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800777a:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800777e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007782:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007786:	4a43      	ldr	r2, [pc, #268]	@ (8007894 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 8007788:	430b      	orrs	r3, r1
 800778a:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800778c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007794:	2100      	movs	r1, #0
 8007796:	62b9      	str	r1, [r7, #40]	@ 0x28
 8007798:	f003 0301 	and.w	r3, r3, #1
 800779c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800779e:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80077a2:	460b      	mov	r3, r1
 80077a4:	4313      	orrs	r3, r2
 80077a6:	d011      	beq.n	80077cc <HAL_RCCEx_PeriphCLKConfig+0x18f8>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80077a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077ac:	3308      	adds	r3, #8
 80077ae:	2100      	movs	r1, #0
 80077b0:	4618      	mov	r0, r3
 80077b2:	f000 fb7d 	bl	8007eb0 <RCCEx_PLL2_Config>
 80077b6:	4603      	mov	r3, r0
 80077b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80077bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d003      	beq.n	80077cc <HAL_RCCEx_PeriphCLKConfig+0x18f8>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80077cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077d4:	2100      	movs	r1, #0
 80077d6:	6239      	str	r1, [r7, #32]
 80077d8:	f003 0302 	and.w	r3, r3, #2
 80077dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80077de:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80077e2:	460b      	mov	r3, r1
 80077e4:	4313      	orrs	r3, r2
 80077e6:	d011      	beq.n	800780c <HAL_RCCEx_PeriphCLKConfig+0x1938>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80077e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077ec:	3308      	adds	r3, #8
 80077ee:	2101      	movs	r1, #1
 80077f0:	4618      	mov	r0, r3
 80077f2:	f000 fb5d 	bl	8007eb0 <RCCEx_PLL2_Config>
 80077f6:	4603      	mov	r3, r0
 80077f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80077fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007800:	2b00      	cmp	r3, #0
 8007802:	d003      	beq.n	800780c <HAL_RCCEx_PeriphCLKConfig+0x1938>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007804:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007808:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800780c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007810:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007814:	2100      	movs	r1, #0
 8007816:	61b9      	str	r1, [r7, #24]
 8007818:	f003 0304 	and.w	r3, r3, #4
 800781c:	61fb      	str	r3, [r7, #28]
 800781e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8007822:	460b      	mov	r3, r1
 8007824:	4313      	orrs	r3, r2
 8007826:	d011      	beq.n	800784c <HAL_RCCEx_PeriphCLKConfig+0x1978>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007828:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800782c:	3308      	adds	r3, #8
 800782e:	2102      	movs	r1, #2
 8007830:	4618      	mov	r0, r3
 8007832:	f000 fb3d 	bl	8007eb0 <RCCEx_PLL2_Config>
 8007836:	4603      	mov	r3, r0
 8007838:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800783c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007840:	2b00      	cmp	r3, #0
 8007842:	d003      	beq.n	800784c <HAL_RCCEx_PeriphCLKConfig+0x1978>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007844:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007848:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800784c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007854:	2100      	movs	r1, #0
 8007856:	6139      	str	r1, [r7, #16]
 8007858:	f003 0308 	and.w	r3, r3, #8
 800785c:	617b      	str	r3, [r7, #20]
 800785e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8007862:	460b      	mov	r3, r1
 8007864:	4313      	orrs	r3, r2
 8007866:	d017      	beq.n	8007898 <HAL_RCCEx_PeriphCLKConfig+0x19c4>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007868:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800786c:	3328      	adds	r3, #40	@ 0x28
 800786e:	2100      	movs	r1, #0
 8007870:	4618      	mov	r0, r3
 8007872:	f000 fc3f 	bl	80080f4 <RCCEx_PLL3_Config>
 8007876:	4603      	mov	r3, r0
 8007878:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800787c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007880:	2b00      	cmp	r3, #0
 8007882:	d009      	beq.n	8007898 <HAL_RCCEx_PeriphCLKConfig+0x19c4>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007884:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007888:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800788c:	e004      	b.n	8007898 <HAL_RCCEx_PeriphCLKConfig+0x19c4>
 800788e:	bf00      	nop
 8007890:	08011620 	.word	0x08011620
 8007894:	58024400 	.word	0x58024400
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8007898:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800789c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078a0:	2100      	movs	r1, #0
 80078a2:	60b9      	str	r1, [r7, #8]
 80078a4:	f003 0310 	and.w	r3, r3, #16
 80078a8:	60fb      	str	r3, [r7, #12]
 80078aa:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80078ae:	460b      	mov	r3, r1
 80078b0:	4313      	orrs	r3, r2
 80078b2:	d011      	beq.n	80078d8 <HAL_RCCEx_PeriphCLKConfig+0x1a04>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80078b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078b8:	3328      	adds	r3, #40	@ 0x28
 80078ba:	2101      	movs	r1, #1
 80078bc:	4618      	mov	r0, r3
 80078be:	f000 fc19 	bl	80080f4 <RCCEx_PLL3_Config>
 80078c2:	4603      	mov	r3, r0
 80078c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80078c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d003      	beq.n	80078d8 <HAL_RCCEx_PeriphCLKConfig+0x1a04>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80078d4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80078d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078e0:	2100      	movs	r1, #0
 80078e2:	6039      	str	r1, [r7, #0]
 80078e4:	f003 0320 	and.w	r3, r3, #32
 80078e8:	607b      	str	r3, [r7, #4]
 80078ea:	e9d7 1200 	ldrd	r1, r2, [r7]
 80078ee:	460b      	mov	r3, r1
 80078f0:	4313      	orrs	r3, r2
 80078f2:	d011      	beq.n	8007918 <HAL_RCCEx_PeriphCLKConfig+0x1a44>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80078f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078f8:	3328      	adds	r3, #40	@ 0x28
 80078fa:	2102      	movs	r1, #2
 80078fc:	4618      	mov	r0, r3
 80078fe:	f000 fbf9 	bl	80080f4 <RCCEx_PLL3_Config>
 8007902:	4603      	mov	r3, r0
 8007904:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007908:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800790c:	2b00      	cmp	r3, #0
 800790e:	d003      	beq.n	8007918 <HAL_RCCEx_PeriphCLKConfig+0x1a44>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007910:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007914:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8007918:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800791c:	2b00      	cmp	r3, #0
 800791e:	d101      	bne.n	8007924 <HAL_RCCEx_PeriphCLKConfig+0x1a50>
  {
    return HAL_OK;
 8007920:	2300      	movs	r3, #0
 8007922:	e000      	b.n	8007926 <HAL_RCCEx_PeriphCLKConfig+0x1a52>
  }
  return HAL_ERROR;
 8007924:	2301      	movs	r3, #1
}
 8007926:	4618      	mov	r0, r3
 8007928:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800792c:	46bd      	mov	sp, r7
 800792e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007932:	bf00      	nop

08007934 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007934:	b580      	push	{r7, lr}
 8007936:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8007938:	f7fe fa70 	bl	8005e1c <HAL_RCC_GetHCLKFreq>
 800793c:	4602      	mov	r2, r0
 800793e:	4b06      	ldr	r3, [pc, #24]	@ (8007958 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8007940:	6a1b      	ldr	r3, [r3, #32]
 8007942:	091b      	lsrs	r3, r3, #4
 8007944:	f003 0307 	and.w	r3, r3, #7
 8007948:	4904      	ldr	r1, [pc, #16]	@ (800795c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800794a:	5ccb      	ldrb	r3, [r1, r3]
 800794c:	f003 031f 	and.w	r3, r3, #31
 8007950:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8007954:	4618      	mov	r0, r3
 8007956:	bd80      	pop	{r7, pc}
 8007958:	58024400 	.word	0x58024400
 800795c:	08012d80 	.word	0x08012d80

08007960 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8007960:	b480      	push	{r7}
 8007962:	b089      	sub	sp, #36	@ 0x24
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007968:	4ba1      	ldr	r3, [pc, #644]	@ (8007bf0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800796a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800796c:	f003 0303 	and.w	r3, r3, #3
 8007970:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8007972:	4b9f      	ldr	r3, [pc, #636]	@ (8007bf0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007974:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007976:	0b1b      	lsrs	r3, r3, #12
 8007978:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800797c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800797e:	4b9c      	ldr	r3, [pc, #624]	@ (8007bf0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007980:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007982:	091b      	lsrs	r3, r3, #4
 8007984:	f003 0301 	and.w	r3, r3, #1
 8007988:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800798a:	4b99      	ldr	r3, [pc, #612]	@ (8007bf0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800798c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800798e:	08db      	lsrs	r3, r3, #3
 8007990:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007994:	693a      	ldr	r2, [r7, #16]
 8007996:	fb02 f303 	mul.w	r3, r2, r3
 800799a:	ee07 3a90 	vmov	s15, r3
 800799e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079a2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80079a6:	697b      	ldr	r3, [r7, #20]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	f000 8111 	beq.w	8007bd0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80079ae:	69bb      	ldr	r3, [r7, #24]
 80079b0:	2b02      	cmp	r3, #2
 80079b2:	f000 8083 	beq.w	8007abc <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80079b6:	69bb      	ldr	r3, [r7, #24]
 80079b8:	2b02      	cmp	r3, #2
 80079ba:	f200 80a1 	bhi.w	8007b00 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80079be:	69bb      	ldr	r3, [r7, #24]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d003      	beq.n	80079cc <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80079c4:	69bb      	ldr	r3, [r7, #24]
 80079c6:	2b01      	cmp	r3, #1
 80079c8:	d056      	beq.n	8007a78 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80079ca:	e099      	b.n	8007b00 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80079cc:	4b88      	ldr	r3, [pc, #544]	@ (8007bf0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	f003 0320 	and.w	r3, r3, #32
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d02d      	beq.n	8007a34 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80079d8:	4b85      	ldr	r3, [pc, #532]	@ (8007bf0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	08db      	lsrs	r3, r3, #3
 80079de:	f003 0303 	and.w	r3, r3, #3
 80079e2:	4a84      	ldr	r2, [pc, #528]	@ (8007bf4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80079e4:	fa22 f303 	lsr.w	r3, r2, r3
 80079e8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80079ea:	68bb      	ldr	r3, [r7, #8]
 80079ec:	ee07 3a90 	vmov	s15, r3
 80079f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80079f4:	697b      	ldr	r3, [r7, #20]
 80079f6:	ee07 3a90 	vmov	s15, r3
 80079fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007a02:	4b7b      	ldr	r3, [pc, #492]	@ (8007bf0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007a04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a0a:	ee07 3a90 	vmov	s15, r3
 8007a0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a12:	ed97 6a03 	vldr	s12, [r7, #12]
 8007a16:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007bf8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007a1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007a26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a2e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007a32:	e087      	b.n	8007b44 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007a34:	697b      	ldr	r3, [r7, #20]
 8007a36:	ee07 3a90 	vmov	s15, r3
 8007a3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a3e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007bfc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8007a42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007a46:	4b6a      	ldr	r3, [pc, #424]	@ (8007bf0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007a48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a4e:	ee07 3a90 	vmov	s15, r3
 8007a52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a56:	ed97 6a03 	vldr	s12, [r7, #12]
 8007a5a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007bf8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007a5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a66:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007a6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a72:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007a76:	e065      	b.n	8007b44 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007a78:	697b      	ldr	r3, [r7, #20]
 8007a7a:	ee07 3a90 	vmov	s15, r3
 8007a7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a82:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007c00 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007a86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007a8a:	4b59      	ldr	r3, [pc, #356]	@ (8007bf0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007a8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a92:	ee07 3a90 	vmov	s15, r3
 8007a96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a9a:	ed97 6a03 	vldr	s12, [r7, #12]
 8007a9e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007bf8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007aa2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007aa6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007aaa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007aae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ab2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ab6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007aba:	e043      	b.n	8007b44 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007abc:	697b      	ldr	r3, [r7, #20]
 8007abe:	ee07 3a90 	vmov	s15, r3
 8007ac2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ac6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007c04 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8007aca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007ace:	4b48      	ldr	r3, [pc, #288]	@ (8007bf0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007ad0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ad2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ad6:	ee07 3a90 	vmov	s15, r3
 8007ada:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ade:	ed97 6a03 	vldr	s12, [r7, #12]
 8007ae2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007bf8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007ae6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007aea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007aee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007af2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007af6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007afa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007afe:	e021      	b.n	8007b44 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007b00:	697b      	ldr	r3, [r7, #20]
 8007b02:	ee07 3a90 	vmov	s15, r3
 8007b06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b0a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007c00 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007b0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b12:	4b37      	ldr	r3, [pc, #220]	@ (8007bf0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b1a:	ee07 3a90 	vmov	s15, r3
 8007b1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b22:	ed97 6a03 	vldr	s12, [r7, #12]
 8007b26:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007bf8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007b2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b32:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007b36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b3e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007b42:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8007b44:	4b2a      	ldr	r3, [pc, #168]	@ (8007bf0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b48:	0a5b      	lsrs	r3, r3, #9
 8007b4a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007b4e:	ee07 3a90 	vmov	s15, r3
 8007b52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b56:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007b5a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007b5e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007b62:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007b66:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007b6a:	ee17 2a90 	vmov	r2, s15
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8007b72:	4b1f      	ldr	r3, [pc, #124]	@ (8007bf0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b76:	0c1b      	lsrs	r3, r3, #16
 8007b78:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007b7c:	ee07 3a90 	vmov	s15, r3
 8007b80:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b84:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007b88:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007b8c:	edd7 6a07 	vldr	s13, [r7, #28]
 8007b90:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007b94:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007b98:	ee17 2a90 	vmov	r2, s15
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8007ba0:	4b13      	ldr	r3, [pc, #76]	@ (8007bf0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007ba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ba4:	0e1b      	lsrs	r3, r3, #24
 8007ba6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007baa:	ee07 3a90 	vmov	s15, r3
 8007bae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bb2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007bb6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007bba:	edd7 6a07 	vldr	s13, [r7, #28]
 8007bbe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007bc2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007bc6:	ee17 2a90 	vmov	r2, s15
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007bce:	e008      	b.n	8007be2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	2200      	movs	r2, #0
 8007bda:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	2200      	movs	r2, #0
 8007be0:	609a      	str	r2, [r3, #8]
}
 8007be2:	bf00      	nop
 8007be4:	3724      	adds	r7, #36	@ 0x24
 8007be6:	46bd      	mov	sp, r7
 8007be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bec:	4770      	bx	lr
 8007bee:	bf00      	nop
 8007bf0:	58024400 	.word	0x58024400
 8007bf4:	03d09000 	.word	0x03d09000
 8007bf8:	46000000 	.word	0x46000000
 8007bfc:	4c742400 	.word	0x4c742400
 8007c00:	4a742400 	.word	0x4a742400
 8007c04:	4bbebc20 	.word	0x4bbebc20

08007c08 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8007c08:	b480      	push	{r7}
 8007c0a:	b089      	sub	sp, #36	@ 0x24
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007c10:	4ba1      	ldr	r3, [pc, #644]	@ (8007e98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c14:	f003 0303 	and.w	r3, r3, #3
 8007c18:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8007c1a:	4b9f      	ldr	r3, [pc, #636]	@ (8007e98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c1e:	0d1b      	lsrs	r3, r3, #20
 8007c20:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007c24:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007c26:	4b9c      	ldr	r3, [pc, #624]	@ (8007e98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c2a:	0a1b      	lsrs	r3, r3, #8
 8007c2c:	f003 0301 	and.w	r3, r3, #1
 8007c30:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8007c32:	4b99      	ldr	r3, [pc, #612]	@ (8007e98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c36:	08db      	lsrs	r3, r3, #3
 8007c38:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007c3c:	693a      	ldr	r2, [r7, #16]
 8007c3e:	fb02 f303 	mul.w	r3, r2, r3
 8007c42:	ee07 3a90 	vmov	s15, r3
 8007c46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c4a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007c4e:	697b      	ldr	r3, [r7, #20]
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	f000 8111 	beq.w	8007e78 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007c56:	69bb      	ldr	r3, [r7, #24]
 8007c58:	2b02      	cmp	r3, #2
 8007c5a:	f000 8083 	beq.w	8007d64 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8007c5e:	69bb      	ldr	r3, [r7, #24]
 8007c60:	2b02      	cmp	r3, #2
 8007c62:	f200 80a1 	bhi.w	8007da8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007c66:	69bb      	ldr	r3, [r7, #24]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d003      	beq.n	8007c74 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007c6c:	69bb      	ldr	r3, [r7, #24]
 8007c6e:	2b01      	cmp	r3, #1
 8007c70:	d056      	beq.n	8007d20 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8007c72:	e099      	b.n	8007da8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007c74:	4b88      	ldr	r3, [pc, #544]	@ (8007e98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	f003 0320 	and.w	r3, r3, #32
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d02d      	beq.n	8007cdc <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007c80:	4b85      	ldr	r3, [pc, #532]	@ (8007e98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	08db      	lsrs	r3, r3, #3
 8007c86:	f003 0303 	and.w	r3, r3, #3
 8007c8a:	4a84      	ldr	r2, [pc, #528]	@ (8007e9c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8007c8c:	fa22 f303 	lsr.w	r3, r2, r3
 8007c90:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007c92:	68bb      	ldr	r3, [r7, #8]
 8007c94:	ee07 3a90 	vmov	s15, r3
 8007c98:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c9c:	697b      	ldr	r3, [r7, #20]
 8007c9e:	ee07 3a90 	vmov	s15, r3
 8007ca2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ca6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007caa:	4b7b      	ldr	r3, [pc, #492]	@ (8007e98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007cac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007cb2:	ee07 3a90 	vmov	s15, r3
 8007cb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007cba:	ed97 6a03 	vldr	s12, [r7, #12]
 8007cbe:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007ea0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007cc2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007cc6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007cca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007cce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007cd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007cd6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007cda:	e087      	b.n	8007dec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007cdc:	697b      	ldr	r3, [r7, #20]
 8007cde:	ee07 3a90 	vmov	s15, r3
 8007ce2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ce6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007ea4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8007cea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007cee:	4b6a      	ldr	r3, [pc, #424]	@ (8007e98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007cf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cf2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007cf6:	ee07 3a90 	vmov	s15, r3
 8007cfa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007cfe:	ed97 6a03 	vldr	s12, [r7, #12]
 8007d02:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007ea0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007d06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d0e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007d12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d1a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007d1e:	e065      	b.n	8007dec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007d20:	697b      	ldr	r3, [r7, #20]
 8007d22:	ee07 3a90 	vmov	s15, r3
 8007d26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d2a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007ea8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007d2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d32:	4b59      	ldr	r3, [pc, #356]	@ (8007e98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007d34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d3a:	ee07 3a90 	vmov	s15, r3
 8007d3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d42:	ed97 6a03 	vldr	s12, [r7, #12]
 8007d46:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007ea0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007d4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d52:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007d56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d5e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007d62:	e043      	b.n	8007dec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007d64:	697b      	ldr	r3, [r7, #20]
 8007d66:	ee07 3a90 	vmov	s15, r3
 8007d6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d6e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007eac <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8007d72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d76:	4b48      	ldr	r3, [pc, #288]	@ (8007e98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d7e:	ee07 3a90 	vmov	s15, r3
 8007d82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d86:	ed97 6a03 	vldr	s12, [r7, #12]
 8007d8a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007ea0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007d8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007d9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007da2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007da6:	e021      	b.n	8007dec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007da8:	697b      	ldr	r3, [r7, #20]
 8007daa:	ee07 3a90 	vmov	s15, r3
 8007dae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007db2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007ea8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007db6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007dba:	4b37      	ldr	r3, [pc, #220]	@ (8007e98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007dc2:	ee07 3a90 	vmov	s15, r3
 8007dc6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007dca:	ed97 6a03 	vldr	s12, [r7, #12]
 8007dce:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007ea0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007dd2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007dd6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007dda:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007dde:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007de2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007de6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007dea:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8007dec:	4b2a      	ldr	r3, [pc, #168]	@ (8007e98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007dee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007df0:	0a5b      	lsrs	r3, r3, #9
 8007df2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007df6:	ee07 3a90 	vmov	s15, r3
 8007dfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007dfe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007e02:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007e06:	edd7 6a07 	vldr	s13, [r7, #28]
 8007e0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007e0e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007e12:	ee17 2a90 	vmov	r2, s15
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8007e1a:	4b1f      	ldr	r3, [pc, #124]	@ (8007e98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e1e:	0c1b      	lsrs	r3, r3, #16
 8007e20:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007e24:	ee07 3a90 	vmov	s15, r3
 8007e28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e2c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007e30:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007e34:	edd7 6a07 	vldr	s13, [r7, #28]
 8007e38:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007e3c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007e40:	ee17 2a90 	vmov	r2, s15
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8007e48:	4b13      	ldr	r3, [pc, #76]	@ (8007e98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e4c:	0e1b      	lsrs	r3, r3, #24
 8007e4e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007e52:	ee07 3a90 	vmov	s15, r3
 8007e56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e5a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007e5e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007e62:	edd7 6a07 	vldr	s13, [r7, #28]
 8007e66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007e6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007e6e:	ee17 2a90 	vmov	r2, s15
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8007e76:	e008      	b.n	8007e8a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	2200      	movs	r2, #0
 8007e82:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2200      	movs	r2, #0
 8007e88:	609a      	str	r2, [r3, #8]
}
 8007e8a:	bf00      	nop
 8007e8c:	3724      	adds	r7, #36	@ 0x24
 8007e8e:	46bd      	mov	sp, r7
 8007e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e94:	4770      	bx	lr
 8007e96:	bf00      	nop
 8007e98:	58024400 	.word	0x58024400
 8007e9c:	03d09000 	.word	0x03d09000
 8007ea0:	46000000 	.word	0x46000000
 8007ea4:	4c742400 	.word	0x4c742400
 8007ea8:	4a742400 	.word	0x4a742400
 8007eac:	4bbebc20 	.word	0x4bbebc20

08007eb0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007eb0:	b580      	push	{r7, lr}
 8007eb2:	b084      	sub	sp, #16
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	6078      	str	r0, [r7, #4]
 8007eb8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007eba:	2300      	movs	r3, #0
 8007ebc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2M_VALUE(pll2->PLL2M));
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d003      	beq.n	8007ece <RCCEx_PLL2_Config+0x1e>
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	2b3f      	cmp	r3, #63	@ 0x3f
 8007ecc:	d904      	bls.n	8007ed8 <RCCEx_PLL2_Config+0x28>
 8007ece:	f640 6172 	movw	r1, #3698	@ 0xe72
 8007ed2:	4885      	ldr	r0, [pc, #532]	@ (80080e8 <RCCEx_PLL2_Config+0x238>)
 8007ed4:	f7fa fbd0 	bl	8002678 <assert_failed>
  assert_param(IS_RCC_PLL2N_VALUE(pll2->PLL2N));
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	685b      	ldr	r3, [r3, #4]
 8007edc:	2b03      	cmp	r3, #3
 8007ede:	d904      	bls.n	8007eea <RCCEx_PLL2_Config+0x3a>
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	685b      	ldr	r3, [r3, #4]
 8007ee4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ee8:	d904      	bls.n	8007ef4 <RCCEx_PLL2_Config+0x44>
 8007eea:	f640 6173 	movw	r1, #3699	@ 0xe73
 8007eee:	487e      	ldr	r0, [pc, #504]	@ (80080e8 <RCCEx_PLL2_Config+0x238>)
 8007ef0:	f7fa fbc2 	bl	8002678 <assert_failed>
  assert_param(IS_RCC_PLL2P_VALUE(pll2->PLL2P));
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	689b      	ldr	r3, [r3, #8]
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d003      	beq.n	8007f04 <RCCEx_PLL2_Config+0x54>
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	689b      	ldr	r3, [r3, #8]
 8007f00:	2b80      	cmp	r3, #128	@ 0x80
 8007f02:	d904      	bls.n	8007f0e <RCCEx_PLL2_Config+0x5e>
 8007f04:	f640 6174 	movw	r1, #3700	@ 0xe74
 8007f08:	4877      	ldr	r0, [pc, #476]	@ (80080e8 <RCCEx_PLL2_Config+0x238>)
 8007f0a:	f7fa fbb5 	bl	8002678 <assert_failed>
  assert_param(IS_RCC_PLL2R_VALUE(pll2->PLL2R));
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	691b      	ldr	r3, [r3, #16]
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d003      	beq.n	8007f1e <RCCEx_PLL2_Config+0x6e>
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	691b      	ldr	r3, [r3, #16]
 8007f1a:	2b80      	cmp	r3, #128	@ 0x80
 8007f1c:	d904      	bls.n	8007f28 <RCCEx_PLL2_Config+0x78>
 8007f1e:	f640 6175 	movw	r1, #3701	@ 0xe75
 8007f22:	4871      	ldr	r0, [pc, #452]	@ (80080e8 <RCCEx_PLL2_Config+0x238>)
 8007f24:	f7fa fba8 	bl	8002678 <assert_failed>
  assert_param(IS_RCC_PLL2Q_VALUE(pll2->PLL2Q));
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	68db      	ldr	r3, [r3, #12]
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d003      	beq.n	8007f38 <RCCEx_PLL2_Config+0x88>
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	68db      	ldr	r3, [r3, #12]
 8007f34:	2b80      	cmp	r3, #128	@ 0x80
 8007f36:	d904      	bls.n	8007f42 <RCCEx_PLL2_Config+0x92>
 8007f38:	f640 6176 	movw	r1, #3702	@ 0xe76
 8007f3c:	486a      	ldr	r0, [pc, #424]	@ (80080e8 <RCCEx_PLL2_Config+0x238>)
 8007f3e:	f7fa fb9b 	bl	8002678 <assert_failed>
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	695b      	ldr	r3, [r3, #20]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d010      	beq.n	8007f6c <RCCEx_PLL2_Config+0xbc>
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	695b      	ldr	r3, [r3, #20]
 8007f4e:	2b40      	cmp	r3, #64	@ 0x40
 8007f50:	d00c      	beq.n	8007f6c <RCCEx_PLL2_Config+0xbc>
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	695b      	ldr	r3, [r3, #20]
 8007f56:	2b80      	cmp	r3, #128	@ 0x80
 8007f58:	d008      	beq.n	8007f6c <RCCEx_PLL2_Config+0xbc>
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	695b      	ldr	r3, [r3, #20]
 8007f5e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007f60:	d004      	beq.n	8007f6c <RCCEx_PLL2_Config+0xbc>
 8007f62:	f640 6177 	movw	r1, #3703	@ 0xe77
 8007f66:	4860      	ldr	r0, [pc, #384]	@ (80080e8 <RCCEx_PLL2_Config+0x238>)
 8007f68:	f7fa fb86 	bl	8002678 <assert_failed>
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	699b      	ldr	r3, [r3, #24]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d008      	beq.n	8007f86 <RCCEx_PLL2_Config+0xd6>
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	699b      	ldr	r3, [r3, #24]
 8007f78:	2b20      	cmp	r3, #32
 8007f7a:	d004      	beq.n	8007f86 <RCCEx_PLL2_Config+0xd6>
 8007f7c:	f640 6178 	movw	r1, #3704	@ 0xe78
 8007f80:	4859      	ldr	r0, [pc, #356]	@ (80080e8 <RCCEx_PLL2_Config+0x238>)
 8007f82:	f7fa fb79 	bl	8002678 <assert_failed>
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	69db      	ldr	r3, [r3, #28]
 8007f8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007f8e:	d304      	bcc.n	8007f9a <RCCEx_PLL2_Config+0xea>
 8007f90:	f640 6179 	movw	r1, #3705	@ 0xe79
 8007f94:	4854      	ldr	r0, [pc, #336]	@ (80080e8 <RCCEx_PLL2_Config+0x238>)
 8007f96:	f7fa fb6f 	bl	8002678 <assert_failed>

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007f9a:	4b54      	ldr	r3, [pc, #336]	@ (80080ec <RCCEx_PLL2_Config+0x23c>)
 8007f9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f9e:	f003 0303 	and.w	r3, r3, #3
 8007fa2:	2b03      	cmp	r3, #3
 8007fa4:	d101      	bne.n	8007faa <RCCEx_PLL2_Config+0xfa>
  {
    return HAL_ERROR;
 8007fa6:	2301      	movs	r3, #1
 8007fa8:	e099      	b.n	80080de <RCCEx_PLL2_Config+0x22e>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007faa:	4b50      	ldr	r3, [pc, #320]	@ (80080ec <RCCEx_PLL2_Config+0x23c>)
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	4a4f      	ldr	r2, [pc, #316]	@ (80080ec <RCCEx_PLL2_Config+0x23c>)
 8007fb0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007fb4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007fb6:	f7fb f8ad 	bl	8003114 <HAL_GetTick>
 8007fba:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007fbc:	e008      	b.n	8007fd0 <RCCEx_PLL2_Config+0x120>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007fbe:	f7fb f8a9 	bl	8003114 <HAL_GetTick>
 8007fc2:	4602      	mov	r2, r0
 8007fc4:	68bb      	ldr	r3, [r7, #8]
 8007fc6:	1ad3      	subs	r3, r2, r3
 8007fc8:	2b02      	cmp	r3, #2
 8007fca:	d901      	bls.n	8007fd0 <RCCEx_PLL2_Config+0x120>
      {
        return HAL_TIMEOUT;
 8007fcc:	2303      	movs	r3, #3
 8007fce:	e086      	b.n	80080de <RCCEx_PLL2_Config+0x22e>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007fd0:	4b46      	ldr	r3, [pc, #280]	@ (80080ec <RCCEx_PLL2_Config+0x23c>)
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d1f0      	bne.n	8007fbe <RCCEx_PLL2_Config+0x10e>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007fdc:	4b43      	ldr	r3, [pc, #268]	@ (80080ec <RCCEx_PLL2_Config+0x23c>)
 8007fde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fe0:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	031b      	lsls	r3, r3, #12
 8007fea:	4940      	ldr	r1, [pc, #256]	@ (80080ec <RCCEx_PLL2_Config+0x23c>)
 8007fec:	4313      	orrs	r3, r2
 8007fee:	628b      	str	r3, [r1, #40]	@ 0x28
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	685b      	ldr	r3, [r3, #4]
 8007ff4:	3b01      	subs	r3, #1
 8007ff6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	689b      	ldr	r3, [r3, #8]
 8007ffe:	3b01      	subs	r3, #1
 8008000:	025b      	lsls	r3, r3, #9
 8008002:	b29b      	uxth	r3, r3
 8008004:	431a      	orrs	r2, r3
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	68db      	ldr	r3, [r3, #12]
 800800a:	3b01      	subs	r3, #1
 800800c:	041b      	lsls	r3, r3, #16
 800800e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008012:	431a      	orrs	r2, r3
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	691b      	ldr	r3, [r3, #16]
 8008018:	3b01      	subs	r3, #1
 800801a:	061b      	lsls	r3, r3, #24
 800801c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008020:	4932      	ldr	r1, [pc, #200]	@ (80080ec <RCCEx_PLL2_Config+0x23c>)
 8008022:	4313      	orrs	r3, r2
 8008024:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8008026:	4b31      	ldr	r3, [pc, #196]	@ (80080ec <RCCEx_PLL2_Config+0x23c>)
 8008028:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800802a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	695b      	ldr	r3, [r3, #20]
 8008032:	492e      	ldr	r1, [pc, #184]	@ (80080ec <RCCEx_PLL2_Config+0x23c>)
 8008034:	4313      	orrs	r3, r2
 8008036:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008038:	4b2c      	ldr	r3, [pc, #176]	@ (80080ec <RCCEx_PLL2_Config+0x23c>)
 800803a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800803c:	f023 0220 	bic.w	r2, r3, #32
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	699b      	ldr	r3, [r3, #24]
 8008044:	4929      	ldr	r1, [pc, #164]	@ (80080ec <RCCEx_PLL2_Config+0x23c>)
 8008046:	4313      	orrs	r3, r2
 8008048:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800804a:	4b28      	ldr	r3, [pc, #160]	@ (80080ec <RCCEx_PLL2_Config+0x23c>)
 800804c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800804e:	4a27      	ldr	r2, [pc, #156]	@ (80080ec <RCCEx_PLL2_Config+0x23c>)
 8008050:	f023 0310 	bic.w	r3, r3, #16
 8008054:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008056:	4b25      	ldr	r3, [pc, #148]	@ (80080ec <RCCEx_PLL2_Config+0x23c>)
 8008058:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800805a:	4b25      	ldr	r3, [pc, #148]	@ (80080f0 <RCCEx_PLL2_Config+0x240>)
 800805c:	4013      	ands	r3, r2
 800805e:	687a      	ldr	r2, [r7, #4]
 8008060:	69d2      	ldr	r2, [r2, #28]
 8008062:	00d2      	lsls	r2, r2, #3
 8008064:	4921      	ldr	r1, [pc, #132]	@ (80080ec <RCCEx_PLL2_Config+0x23c>)
 8008066:	4313      	orrs	r3, r2
 8008068:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800806a:	4b20      	ldr	r3, [pc, #128]	@ (80080ec <RCCEx_PLL2_Config+0x23c>)
 800806c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800806e:	4a1f      	ldr	r2, [pc, #124]	@ (80080ec <RCCEx_PLL2_Config+0x23c>)
 8008070:	f043 0310 	orr.w	r3, r3, #16
 8008074:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008076:	683b      	ldr	r3, [r7, #0]
 8008078:	2b00      	cmp	r3, #0
 800807a:	d106      	bne.n	800808a <RCCEx_PLL2_Config+0x1da>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800807c:	4b1b      	ldr	r3, [pc, #108]	@ (80080ec <RCCEx_PLL2_Config+0x23c>)
 800807e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008080:	4a1a      	ldr	r2, [pc, #104]	@ (80080ec <RCCEx_PLL2_Config+0x23c>)
 8008082:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008086:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008088:	e00f      	b.n	80080aa <RCCEx_PLL2_Config+0x1fa>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800808a:	683b      	ldr	r3, [r7, #0]
 800808c:	2b01      	cmp	r3, #1
 800808e:	d106      	bne.n	800809e <RCCEx_PLL2_Config+0x1ee>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008090:	4b16      	ldr	r3, [pc, #88]	@ (80080ec <RCCEx_PLL2_Config+0x23c>)
 8008092:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008094:	4a15      	ldr	r2, [pc, #84]	@ (80080ec <RCCEx_PLL2_Config+0x23c>)
 8008096:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800809a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800809c:	e005      	b.n	80080aa <RCCEx_PLL2_Config+0x1fa>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800809e:	4b13      	ldr	r3, [pc, #76]	@ (80080ec <RCCEx_PLL2_Config+0x23c>)
 80080a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080a2:	4a12      	ldr	r2, [pc, #72]	@ (80080ec <RCCEx_PLL2_Config+0x23c>)
 80080a4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80080a8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80080aa:	4b10      	ldr	r3, [pc, #64]	@ (80080ec <RCCEx_PLL2_Config+0x23c>)
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	4a0f      	ldr	r2, [pc, #60]	@ (80080ec <RCCEx_PLL2_Config+0x23c>)
 80080b0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80080b4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80080b6:	f7fb f82d 	bl	8003114 <HAL_GetTick>
 80080ba:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80080bc:	e008      	b.n	80080d0 <RCCEx_PLL2_Config+0x220>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80080be:	f7fb f829 	bl	8003114 <HAL_GetTick>
 80080c2:	4602      	mov	r2, r0
 80080c4:	68bb      	ldr	r3, [r7, #8]
 80080c6:	1ad3      	subs	r3, r2, r3
 80080c8:	2b02      	cmp	r3, #2
 80080ca:	d901      	bls.n	80080d0 <RCCEx_PLL2_Config+0x220>
      {
        return HAL_TIMEOUT;
 80080cc:	2303      	movs	r3, #3
 80080ce:	e006      	b.n	80080de <RCCEx_PLL2_Config+0x22e>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80080d0:	4b06      	ldr	r3, [pc, #24]	@ (80080ec <RCCEx_PLL2_Config+0x23c>)
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d0f0      	beq.n	80080be <RCCEx_PLL2_Config+0x20e>
    }

  }


  return status;
 80080dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80080de:	4618      	mov	r0, r3
 80080e0:	3710      	adds	r7, #16
 80080e2:	46bd      	mov	sp, r7
 80080e4:	bd80      	pop	{r7, pc}
 80080e6:	bf00      	nop
 80080e8:	08011620 	.word	0x08011620
 80080ec:	58024400 	.word	0x58024400
 80080f0:	ffff0007 	.word	0xffff0007

080080f4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80080f4:	b580      	push	{r7, lr}
 80080f6:	b084      	sub	sp, #16
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	6078      	str	r0, [r7, #4]
 80080fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80080fe:	2300      	movs	r3, #0
 8008100:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3M_VALUE(pll3->PLL3M));
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	2b00      	cmp	r3, #0
 8008108:	d003      	beq.n	8008112 <RCCEx_PLL3_Config+0x1e>
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	2b3f      	cmp	r3, #63	@ 0x3f
 8008110:	d904      	bls.n	800811c <RCCEx_PLL3_Config+0x28>
 8008112:	f640 61da 	movw	r1, #3802	@ 0xeda
 8008116:	4887      	ldr	r0, [pc, #540]	@ (8008334 <RCCEx_PLL3_Config+0x240>)
 8008118:	f7fa faae 	bl	8002678 <assert_failed>
  assert_param(IS_RCC_PLL3N_VALUE(pll3->PLL3N));
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	685b      	ldr	r3, [r3, #4]
 8008120:	2b03      	cmp	r3, #3
 8008122:	d904      	bls.n	800812e <RCCEx_PLL3_Config+0x3a>
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	685b      	ldr	r3, [r3, #4]
 8008128:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800812c:	d904      	bls.n	8008138 <RCCEx_PLL3_Config+0x44>
 800812e:	f640 61db 	movw	r1, #3803	@ 0xedb
 8008132:	4880      	ldr	r0, [pc, #512]	@ (8008334 <RCCEx_PLL3_Config+0x240>)
 8008134:	f7fa faa0 	bl	8002678 <assert_failed>
  assert_param(IS_RCC_PLL3P_VALUE(pll3->PLL3P));
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	689b      	ldr	r3, [r3, #8]
 800813c:	2b00      	cmp	r3, #0
 800813e:	d003      	beq.n	8008148 <RCCEx_PLL3_Config+0x54>
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	689b      	ldr	r3, [r3, #8]
 8008144:	2b80      	cmp	r3, #128	@ 0x80
 8008146:	d904      	bls.n	8008152 <RCCEx_PLL3_Config+0x5e>
 8008148:	f640 61dc 	movw	r1, #3804	@ 0xedc
 800814c:	4879      	ldr	r0, [pc, #484]	@ (8008334 <RCCEx_PLL3_Config+0x240>)
 800814e:	f7fa fa93 	bl	8002678 <assert_failed>
  assert_param(IS_RCC_PLL3R_VALUE(pll3->PLL3R));
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	691b      	ldr	r3, [r3, #16]
 8008156:	2b00      	cmp	r3, #0
 8008158:	d003      	beq.n	8008162 <RCCEx_PLL3_Config+0x6e>
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	691b      	ldr	r3, [r3, #16]
 800815e:	2b80      	cmp	r3, #128	@ 0x80
 8008160:	d904      	bls.n	800816c <RCCEx_PLL3_Config+0x78>
 8008162:	f640 61dd 	movw	r1, #3805	@ 0xedd
 8008166:	4873      	ldr	r0, [pc, #460]	@ (8008334 <RCCEx_PLL3_Config+0x240>)
 8008168:	f7fa fa86 	bl	8002678 <assert_failed>
  assert_param(IS_RCC_PLL3Q_VALUE(pll3->PLL3Q));
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	68db      	ldr	r3, [r3, #12]
 8008170:	2b00      	cmp	r3, #0
 8008172:	d003      	beq.n	800817c <RCCEx_PLL3_Config+0x88>
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	68db      	ldr	r3, [r3, #12]
 8008178:	2b80      	cmp	r3, #128	@ 0x80
 800817a:	d904      	bls.n	8008186 <RCCEx_PLL3_Config+0x92>
 800817c:	f640 61de 	movw	r1, #3806	@ 0xede
 8008180:	486c      	ldr	r0, [pc, #432]	@ (8008334 <RCCEx_PLL3_Config+0x240>)
 8008182:	f7fa fa79 	bl	8002678 <assert_failed>
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	695b      	ldr	r3, [r3, #20]
 800818a:	2b00      	cmp	r3, #0
 800818c:	d013      	beq.n	80081b6 <RCCEx_PLL3_Config+0xc2>
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	695b      	ldr	r3, [r3, #20]
 8008192:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008196:	d00e      	beq.n	80081b6 <RCCEx_PLL3_Config+0xc2>
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	695b      	ldr	r3, [r3, #20]
 800819c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80081a0:	d009      	beq.n	80081b6 <RCCEx_PLL3_Config+0xc2>
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	695b      	ldr	r3, [r3, #20]
 80081a6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80081aa:	d004      	beq.n	80081b6 <RCCEx_PLL3_Config+0xc2>
 80081ac:	f640 61df 	movw	r1, #3807	@ 0xedf
 80081b0:	4860      	ldr	r0, [pc, #384]	@ (8008334 <RCCEx_PLL3_Config+0x240>)
 80081b2:	f7fa fa61 	bl	8002678 <assert_failed>
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	699b      	ldr	r3, [r3, #24]
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d009      	beq.n	80081d2 <RCCEx_PLL3_Config+0xde>
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	699b      	ldr	r3, [r3, #24]
 80081c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80081c6:	d004      	beq.n	80081d2 <RCCEx_PLL3_Config+0xde>
 80081c8:	f44f 616e 	mov.w	r1, #3808	@ 0xee0
 80081cc:	4859      	ldr	r0, [pc, #356]	@ (8008334 <RCCEx_PLL3_Config+0x240>)
 80081ce:	f7fa fa53 	bl	8002678 <assert_failed>
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	69db      	ldr	r3, [r3, #28]
 80081d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80081da:	d304      	bcc.n	80081e6 <RCCEx_PLL3_Config+0xf2>
 80081dc:	f640 61e1 	movw	r1, #3809	@ 0xee1
 80081e0:	4854      	ldr	r0, [pc, #336]	@ (8008334 <RCCEx_PLL3_Config+0x240>)
 80081e2:	f7fa fa49 	bl	8002678 <assert_failed>

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80081e6:	4b54      	ldr	r3, [pc, #336]	@ (8008338 <RCCEx_PLL3_Config+0x244>)
 80081e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081ea:	f003 0303 	and.w	r3, r3, #3
 80081ee:	2b03      	cmp	r3, #3
 80081f0:	d101      	bne.n	80081f6 <RCCEx_PLL3_Config+0x102>
  {
    return HAL_ERROR;
 80081f2:	2301      	movs	r3, #1
 80081f4:	e099      	b.n	800832a <RCCEx_PLL3_Config+0x236>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80081f6:	4b50      	ldr	r3, [pc, #320]	@ (8008338 <RCCEx_PLL3_Config+0x244>)
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	4a4f      	ldr	r2, [pc, #316]	@ (8008338 <RCCEx_PLL3_Config+0x244>)
 80081fc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008200:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008202:	f7fa ff87 	bl	8003114 <HAL_GetTick>
 8008206:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008208:	e008      	b.n	800821c <RCCEx_PLL3_Config+0x128>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800820a:	f7fa ff83 	bl	8003114 <HAL_GetTick>
 800820e:	4602      	mov	r2, r0
 8008210:	68bb      	ldr	r3, [r7, #8]
 8008212:	1ad3      	subs	r3, r2, r3
 8008214:	2b02      	cmp	r3, #2
 8008216:	d901      	bls.n	800821c <RCCEx_PLL3_Config+0x128>
      {
        return HAL_TIMEOUT;
 8008218:	2303      	movs	r3, #3
 800821a:	e086      	b.n	800832a <RCCEx_PLL3_Config+0x236>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800821c:	4b46      	ldr	r3, [pc, #280]	@ (8008338 <RCCEx_PLL3_Config+0x244>)
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008224:	2b00      	cmp	r3, #0
 8008226:	d1f0      	bne.n	800820a <RCCEx_PLL3_Config+0x116>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008228:	4b43      	ldr	r3, [pc, #268]	@ (8008338 <RCCEx_PLL3_Config+0x244>)
 800822a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800822c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	051b      	lsls	r3, r3, #20
 8008236:	4940      	ldr	r1, [pc, #256]	@ (8008338 <RCCEx_PLL3_Config+0x244>)
 8008238:	4313      	orrs	r3, r2
 800823a:	628b      	str	r3, [r1, #40]	@ 0x28
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	685b      	ldr	r3, [r3, #4]
 8008240:	3b01      	subs	r3, #1
 8008242:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	689b      	ldr	r3, [r3, #8]
 800824a:	3b01      	subs	r3, #1
 800824c:	025b      	lsls	r3, r3, #9
 800824e:	b29b      	uxth	r3, r3
 8008250:	431a      	orrs	r2, r3
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	68db      	ldr	r3, [r3, #12]
 8008256:	3b01      	subs	r3, #1
 8008258:	041b      	lsls	r3, r3, #16
 800825a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800825e:	431a      	orrs	r2, r3
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	691b      	ldr	r3, [r3, #16]
 8008264:	3b01      	subs	r3, #1
 8008266:	061b      	lsls	r3, r3, #24
 8008268:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800826c:	4932      	ldr	r1, [pc, #200]	@ (8008338 <RCCEx_PLL3_Config+0x244>)
 800826e:	4313      	orrs	r3, r2
 8008270:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8008272:	4b31      	ldr	r3, [pc, #196]	@ (8008338 <RCCEx_PLL3_Config+0x244>)
 8008274:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008276:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	695b      	ldr	r3, [r3, #20]
 800827e:	492e      	ldr	r1, [pc, #184]	@ (8008338 <RCCEx_PLL3_Config+0x244>)
 8008280:	4313      	orrs	r3, r2
 8008282:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008284:	4b2c      	ldr	r3, [pc, #176]	@ (8008338 <RCCEx_PLL3_Config+0x244>)
 8008286:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008288:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	699b      	ldr	r3, [r3, #24]
 8008290:	4929      	ldr	r1, [pc, #164]	@ (8008338 <RCCEx_PLL3_Config+0x244>)
 8008292:	4313      	orrs	r3, r2
 8008294:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8008296:	4b28      	ldr	r3, [pc, #160]	@ (8008338 <RCCEx_PLL3_Config+0x244>)
 8008298:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800829a:	4a27      	ldr	r2, [pc, #156]	@ (8008338 <RCCEx_PLL3_Config+0x244>)
 800829c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80082a0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80082a2:	4b25      	ldr	r3, [pc, #148]	@ (8008338 <RCCEx_PLL3_Config+0x244>)
 80082a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80082a6:	4b25      	ldr	r3, [pc, #148]	@ (800833c <RCCEx_PLL3_Config+0x248>)
 80082a8:	4013      	ands	r3, r2
 80082aa:	687a      	ldr	r2, [r7, #4]
 80082ac:	69d2      	ldr	r2, [r2, #28]
 80082ae:	00d2      	lsls	r2, r2, #3
 80082b0:	4921      	ldr	r1, [pc, #132]	@ (8008338 <RCCEx_PLL3_Config+0x244>)
 80082b2:	4313      	orrs	r3, r2
 80082b4:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80082b6:	4b20      	ldr	r3, [pc, #128]	@ (8008338 <RCCEx_PLL3_Config+0x244>)
 80082b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082ba:	4a1f      	ldr	r2, [pc, #124]	@ (8008338 <RCCEx_PLL3_Config+0x244>)
 80082bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80082c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80082c2:	683b      	ldr	r3, [r7, #0]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d106      	bne.n	80082d6 <RCCEx_PLL3_Config+0x1e2>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80082c8:	4b1b      	ldr	r3, [pc, #108]	@ (8008338 <RCCEx_PLL3_Config+0x244>)
 80082ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082cc:	4a1a      	ldr	r2, [pc, #104]	@ (8008338 <RCCEx_PLL3_Config+0x244>)
 80082ce:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80082d2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80082d4:	e00f      	b.n	80082f6 <RCCEx_PLL3_Config+0x202>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80082d6:	683b      	ldr	r3, [r7, #0]
 80082d8:	2b01      	cmp	r3, #1
 80082da:	d106      	bne.n	80082ea <RCCEx_PLL3_Config+0x1f6>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80082dc:	4b16      	ldr	r3, [pc, #88]	@ (8008338 <RCCEx_PLL3_Config+0x244>)
 80082de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082e0:	4a15      	ldr	r2, [pc, #84]	@ (8008338 <RCCEx_PLL3_Config+0x244>)
 80082e2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80082e6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80082e8:	e005      	b.n	80082f6 <RCCEx_PLL3_Config+0x202>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80082ea:	4b13      	ldr	r3, [pc, #76]	@ (8008338 <RCCEx_PLL3_Config+0x244>)
 80082ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082ee:	4a12      	ldr	r2, [pc, #72]	@ (8008338 <RCCEx_PLL3_Config+0x244>)
 80082f0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80082f4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80082f6:	4b10      	ldr	r3, [pc, #64]	@ (8008338 <RCCEx_PLL3_Config+0x244>)
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	4a0f      	ldr	r2, [pc, #60]	@ (8008338 <RCCEx_PLL3_Config+0x244>)
 80082fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008300:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008302:	f7fa ff07 	bl	8003114 <HAL_GetTick>
 8008306:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008308:	e008      	b.n	800831c <RCCEx_PLL3_Config+0x228>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800830a:	f7fa ff03 	bl	8003114 <HAL_GetTick>
 800830e:	4602      	mov	r2, r0
 8008310:	68bb      	ldr	r3, [r7, #8]
 8008312:	1ad3      	subs	r3, r2, r3
 8008314:	2b02      	cmp	r3, #2
 8008316:	d901      	bls.n	800831c <RCCEx_PLL3_Config+0x228>
      {
        return HAL_TIMEOUT;
 8008318:	2303      	movs	r3, #3
 800831a:	e006      	b.n	800832a <RCCEx_PLL3_Config+0x236>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800831c:	4b06      	ldr	r3, [pc, #24]	@ (8008338 <RCCEx_PLL3_Config+0x244>)
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008324:	2b00      	cmp	r3, #0
 8008326:	d0f0      	beq.n	800830a <RCCEx_PLL3_Config+0x216>
    }

  }


  return status;
 8008328:	7bfb      	ldrb	r3, [r7, #15]
}
 800832a:	4618      	mov	r0, r3
 800832c:	3710      	adds	r7, #16
 800832e:	46bd      	mov	sp, r7
 8008330:	bd80      	pop	{r7, pc}
 8008332:	bf00      	nop
 8008334:	08011620 	.word	0x08011620
 8008338:	58024400 	.word	0x58024400
 800833c:	ffff0007 	.word	0xffff0007

08008340 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008340:	b580      	push	{r7, lr}
 8008342:	b084      	sub	sp, #16
 8008344:	af00      	add	r7, sp, #0
 8008346:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	2b00      	cmp	r3, #0
 800834c:	d101      	bne.n	8008352 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800834e:	2301      	movs	r3, #1
 8008350:	e2c2      	b.n	80088d8 <HAL_SPI_Init+0x598>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	4a62      	ldr	r2, [pc, #392]	@ (80084e0 <HAL_SPI_Init+0x1a0>)
 8008358:	4293      	cmp	r3, r2
 800835a:	d01c      	beq.n	8008396 <HAL_SPI_Init+0x56>
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	4a60      	ldr	r2, [pc, #384]	@ (80084e4 <HAL_SPI_Init+0x1a4>)
 8008362:	4293      	cmp	r3, r2
 8008364:	d017      	beq.n	8008396 <HAL_SPI_Init+0x56>
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	4a5f      	ldr	r2, [pc, #380]	@ (80084e8 <HAL_SPI_Init+0x1a8>)
 800836c:	4293      	cmp	r3, r2
 800836e:	d012      	beq.n	8008396 <HAL_SPI_Init+0x56>
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	4a5d      	ldr	r2, [pc, #372]	@ (80084ec <HAL_SPI_Init+0x1ac>)
 8008376:	4293      	cmp	r3, r2
 8008378:	d00d      	beq.n	8008396 <HAL_SPI_Init+0x56>
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	4a5c      	ldr	r2, [pc, #368]	@ (80084f0 <HAL_SPI_Init+0x1b0>)
 8008380:	4293      	cmp	r3, r2
 8008382:	d008      	beq.n	8008396 <HAL_SPI_Init+0x56>
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	4a5a      	ldr	r2, [pc, #360]	@ (80084f4 <HAL_SPI_Init+0x1b4>)
 800838a:	4293      	cmp	r3, r2
 800838c:	d003      	beq.n	8008396 <HAL_SPI_Init+0x56>
 800838e:	21fe      	movs	r1, #254	@ 0xfe
 8008390:	4859      	ldr	r0, [pc, #356]	@ (80084f8 <HAL_SPI_Init+0x1b8>)
 8008392:	f7fa f971 	bl	8002678 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	685b      	ldr	r3, [r3, #4]
 800839a:	2b00      	cmp	r3, #0
 800839c:	d008      	beq.n	80083b0 <HAL_SPI_Init+0x70>
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	685b      	ldr	r3, [r3, #4]
 80083a2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80083a6:	d003      	beq.n	80083b0 <HAL_SPI_Init+0x70>
 80083a8:	21ff      	movs	r1, #255	@ 0xff
 80083aa:	4853      	ldr	r0, [pc, #332]	@ (80084f8 <HAL_SPI_Init+0x1b8>)
 80083ac:	f7fa f964 	bl	8002678 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	689b      	ldr	r3, [r3, #8]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d013      	beq.n	80083e0 <HAL_SPI_Init+0xa0>
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	689b      	ldr	r3, [r3, #8]
 80083bc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80083c0:	d00e      	beq.n	80083e0 <HAL_SPI_Init+0xa0>
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	689b      	ldr	r3, [r3, #8]
 80083c6:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80083ca:	d009      	beq.n	80083e0 <HAL_SPI_Init+0xa0>
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	689b      	ldr	r3, [r3, #8]
 80083d0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80083d4:	d004      	beq.n	80083e0 <HAL_SPI_Init+0xa0>
 80083d6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80083da:	4847      	ldr	r0, [pc, #284]	@ (80084f8 <HAL_SPI_Init+0x1b8>)
 80083dc:	f7fa f94c 	bl	8002678 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	68db      	ldr	r3, [r3, #12]
 80083e4:	2b1f      	cmp	r3, #31
 80083e6:	f000 8089 	beq.w	80084fc <HAL_SPI_Init+0x1bc>
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	68db      	ldr	r3, [r3, #12]
 80083ee:	2b1e      	cmp	r3, #30
 80083f0:	f000 8084 	beq.w	80084fc <HAL_SPI_Init+0x1bc>
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	68db      	ldr	r3, [r3, #12]
 80083f8:	2b1d      	cmp	r3, #29
 80083fa:	d07f      	beq.n	80084fc <HAL_SPI_Init+0x1bc>
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	68db      	ldr	r3, [r3, #12]
 8008400:	2b1c      	cmp	r3, #28
 8008402:	d07b      	beq.n	80084fc <HAL_SPI_Init+0x1bc>
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	68db      	ldr	r3, [r3, #12]
 8008408:	2b1b      	cmp	r3, #27
 800840a:	d077      	beq.n	80084fc <HAL_SPI_Init+0x1bc>
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	68db      	ldr	r3, [r3, #12]
 8008410:	2b1a      	cmp	r3, #26
 8008412:	d073      	beq.n	80084fc <HAL_SPI_Init+0x1bc>
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	68db      	ldr	r3, [r3, #12]
 8008418:	2b19      	cmp	r3, #25
 800841a:	d06f      	beq.n	80084fc <HAL_SPI_Init+0x1bc>
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	68db      	ldr	r3, [r3, #12]
 8008420:	2b18      	cmp	r3, #24
 8008422:	d06b      	beq.n	80084fc <HAL_SPI_Init+0x1bc>
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	68db      	ldr	r3, [r3, #12]
 8008428:	2b17      	cmp	r3, #23
 800842a:	d067      	beq.n	80084fc <HAL_SPI_Init+0x1bc>
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	68db      	ldr	r3, [r3, #12]
 8008430:	2b16      	cmp	r3, #22
 8008432:	d063      	beq.n	80084fc <HAL_SPI_Init+0x1bc>
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	68db      	ldr	r3, [r3, #12]
 8008438:	2b15      	cmp	r3, #21
 800843a:	d05f      	beq.n	80084fc <HAL_SPI_Init+0x1bc>
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	68db      	ldr	r3, [r3, #12]
 8008440:	2b14      	cmp	r3, #20
 8008442:	d05b      	beq.n	80084fc <HAL_SPI_Init+0x1bc>
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	68db      	ldr	r3, [r3, #12]
 8008448:	2b13      	cmp	r3, #19
 800844a:	d057      	beq.n	80084fc <HAL_SPI_Init+0x1bc>
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	68db      	ldr	r3, [r3, #12]
 8008450:	2b15      	cmp	r3, #21
 8008452:	d053      	beq.n	80084fc <HAL_SPI_Init+0x1bc>
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	68db      	ldr	r3, [r3, #12]
 8008458:	2b12      	cmp	r3, #18
 800845a:	d04f      	beq.n	80084fc <HAL_SPI_Init+0x1bc>
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	68db      	ldr	r3, [r3, #12]
 8008460:	2b11      	cmp	r3, #17
 8008462:	d04b      	beq.n	80084fc <HAL_SPI_Init+0x1bc>
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	68db      	ldr	r3, [r3, #12]
 8008468:	2b10      	cmp	r3, #16
 800846a:	d047      	beq.n	80084fc <HAL_SPI_Init+0x1bc>
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	68db      	ldr	r3, [r3, #12]
 8008470:	2b0f      	cmp	r3, #15
 8008472:	d043      	beq.n	80084fc <HAL_SPI_Init+0x1bc>
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	68db      	ldr	r3, [r3, #12]
 8008478:	2b0e      	cmp	r3, #14
 800847a:	d03f      	beq.n	80084fc <HAL_SPI_Init+0x1bc>
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	68db      	ldr	r3, [r3, #12]
 8008480:	2b0d      	cmp	r3, #13
 8008482:	d03b      	beq.n	80084fc <HAL_SPI_Init+0x1bc>
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	68db      	ldr	r3, [r3, #12]
 8008488:	2b0c      	cmp	r3, #12
 800848a:	d037      	beq.n	80084fc <HAL_SPI_Init+0x1bc>
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	68db      	ldr	r3, [r3, #12]
 8008490:	2b0b      	cmp	r3, #11
 8008492:	d033      	beq.n	80084fc <HAL_SPI_Init+0x1bc>
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	68db      	ldr	r3, [r3, #12]
 8008498:	2b0a      	cmp	r3, #10
 800849a:	d02f      	beq.n	80084fc <HAL_SPI_Init+0x1bc>
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	68db      	ldr	r3, [r3, #12]
 80084a0:	2b09      	cmp	r3, #9
 80084a2:	d02b      	beq.n	80084fc <HAL_SPI_Init+0x1bc>
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	68db      	ldr	r3, [r3, #12]
 80084a8:	2b08      	cmp	r3, #8
 80084aa:	d027      	beq.n	80084fc <HAL_SPI_Init+0x1bc>
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	68db      	ldr	r3, [r3, #12]
 80084b0:	2b07      	cmp	r3, #7
 80084b2:	d023      	beq.n	80084fc <HAL_SPI_Init+0x1bc>
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	68db      	ldr	r3, [r3, #12]
 80084b8:	2b06      	cmp	r3, #6
 80084ba:	d01f      	beq.n	80084fc <HAL_SPI_Init+0x1bc>
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	68db      	ldr	r3, [r3, #12]
 80084c0:	2b05      	cmp	r3, #5
 80084c2:	d01b      	beq.n	80084fc <HAL_SPI_Init+0x1bc>
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	68db      	ldr	r3, [r3, #12]
 80084c8:	2b04      	cmp	r3, #4
 80084ca:	d017      	beq.n	80084fc <HAL_SPI_Init+0x1bc>
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	68db      	ldr	r3, [r3, #12]
 80084d0:	2b03      	cmp	r3, #3
 80084d2:	d013      	beq.n	80084fc <HAL_SPI_Init+0x1bc>
 80084d4:	f240 1101 	movw	r1, #257	@ 0x101
 80084d8:	4807      	ldr	r0, [pc, #28]	@ (80084f8 <HAL_SPI_Init+0x1b8>)
 80084da:	f7fa f8cd 	bl	8002678 <assert_failed>
 80084de:	e00d      	b.n	80084fc <HAL_SPI_Init+0x1bc>
 80084e0:	40013000 	.word	0x40013000
 80084e4:	40003800 	.word	0x40003800
 80084e8:	40003c00 	.word	0x40003c00
 80084ec:	40013400 	.word	0x40013400
 80084f0:	40015000 	.word	0x40015000
 80084f4:	58001400 	.word	0x58001400
 80084f8:	0801165c 	.word	0x0801165c
  assert_param(IS_SPI_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008500:	2b00      	cmp	r3, #0
 8008502:	d048      	beq.n	8008596 <HAL_SPI_Init+0x256>
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008508:	2b20      	cmp	r3, #32
 800850a:	d044      	beq.n	8008596 <HAL_SPI_Init+0x256>
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008510:	2b40      	cmp	r3, #64	@ 0x40
 8008512:	d040      	beq.n	8008596 <HAL_SPI_Init+0x256>
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008518:	2b60      	cmp	r3, #96	@ 0x60
 800851a:	d03c      	beq.n	8008596 <HAL_SPI_Init+0x256>
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008520:	2b80      	cmp	r3, #128	@ 0x80
 8008522:	d038      	beq.n	8008596 <HAL_SPI_Init+0x256>
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008528:	2ba0      	cmp	r3, #160	@ 0xa0
 800852a:	d034      	beq.n	8008596 <HAL_SPI_Init+0x256>
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008530:	2bc0      	cmp	r3, #192	@ 0xc0
 8008532:	d030      	beq.n	8008596 <HAL_SPI_Init+0x256>
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008538:	2be0      	cmp	r3, #224	@ 0xe0
 800853a:	d02c      	beq.n	8008596 <HAL_SPI_Init+0x256>
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008540:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008544:	d027      	beq.n	8008596 <HAL_SPI_Init+0x256>
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800854a:	f5b3 7f90 	cmp.w	r3, #288	@ 0x120
 800854e:	d022      	beq.n	8008596 <HAL_SPI_Init+0x256>
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008554:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8008558:	d01d      	beq.n	8008596 <HAL_SPI_Init+0x256>
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800855e:	f5b3 7fb0 	cmp.w	r3, #352	@ 0x160
 8008562:	d018      	beq.n	8008596 <HAL_SPI_Init+0x256>
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008568:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 800856c:	d013      	beq.n	8008596 <HAL_SPI_Init+0x256>
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008572:	f5b3 7fd0 	cmp.w	r3, #416	@ 0x1a0
 8008576:	d00e      	beq.n	8008596 <HAL_SPI_Init+0x256>
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800857c:	f5b3 7fe0 	cmp.w	r3, #448	@ 0x1c0
 8008580:	d009      	beq.n	8008596 <HAL_SPI_Init+0x256>
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008586:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 800858a:	d004      	beq.n	8008596 <HAL_SPI_Init+0x256>
 800858c:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8008590:	4890      	ldr	r0, [pc, #576]	@ (80087d4 <HAL_SPI_Init+0x494>)
 8008592:	f7fa f871 	bl	8002678 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	699b      	ldr	r3, [r3, #24]
 800859a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800859e:	d00d      	beq.n	80085bc <HAL_SPI_Init+0x27c>
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	699b      	ldr	r3, [r3, #24]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d009      	beq.n	80085bc <HAL_SPI_Init+0x27c>
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	699b      	ldr	r3, [r3, #24]
 80085ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80085b0:	d004      	beq.n	80085bc <HAL_SPI_Init+0x27c>
 80085b2:	f240 1103 	movw	r1, #259	@ 0x103
 80085b6:	4887      	ldr	r0, [pc, #540]	@ (80087d4 <HAL_SPI_Init+0x494>)
 80085b8:	f7fa f85e 	bl	8002678 <assert_failed>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80085c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80085c4:	d008      	beq.n	80085d8 <HAL_SPI_Init+0x298>
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d004      	beq.n	80085d8 <HAL_SPI_Init+0x298>
 80085ce:	f44f 7182 	mov.w	r1, #260	@ 0x104
 80085d2:	4880      	ldr	r0, [pc, #512]	@ (80087d4 <HAL_SPI_Init+0x494>)
 80085d4:	f7fa f850 	bl	8002678 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	69db      	ldr	r3, [r3, #28]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d027      	beq.n	8008630 <HAL_SPI_Init+0x2f0>
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	69db      	ldr	r3, [r3, #28]
 80085e4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80085e8:	d022      	beq.n	8008630 <HAL_SPI_Init+0x2f0>
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	69db      	ldr	r3, [r3, #28]
 80085ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80085f2:	d01d      	beq.n	8008630 <HAL_SPI_Init+0x2f0>
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	69db      	ldr	r3, [r3, #28]
 80085f8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80085fc:	d018      	beq.n	8008630 <HAL_SPI_Init+0x2f0>
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	69db      	ldr	r3, [r3, #28]
 8008602:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008606:	d013      	beq.n	8008630 <HAL_SPI_Init+0x2f0>
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	69db      	ldr	r3, [r3, #28]
 800860c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008610:	d00e      	beq.n	8008630 <HAL_SPI_Init+0x2f0>
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	69db      	ldr	r3, [r3, #28]
 8008616:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 800861a:	d009      	beq.n	8008630 <HAL_SPI_Init+0x2f0>
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	69db      	ldr	r3, [r3, #28]
 8008620:	f1b3 4fe0 	cmp.w	r3, #1879048192	@ 0x70000000
 8008624:	d004      	beq.n	8008630 <HAL_SPI_Init+0x2f0>
 8008626:	f240 1105 	movw	r1, #261	@ 0x105
 800862a:	486a      	ldr	r0, [pc, #424]	@ (80087d4 <HAL_SPI_Init+0x494>)
 800862c:	f7fa f824 	bl	8002678 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	6a1b      	ldr	r3, [r3, #32]
 8008634:	2b00      	cmp	r3, #0
 8008636:	d009      	beq.n	800864c <HAL_SPI_Init+0x30c>
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	6a1b      	ldr	r3, [r3, #32]
 800863c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008640:	d004      	beq.n	800864c <HAL_SPI_Init+0x30c>
 8008642:	f44f 7183 	mov.w	r1, #262	@ 0x106
 8008646:	4863      	ldr	r0, [pc, #396]	@ (80087d4 <HAL_SPI_Init+0x494>)
 8008648:	f7fa f816 	bl	8002678 <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008650:	2b00      	cmp	r3, #0
 8008652:	d009      	beq.n	8008668 <HAL_SPI_Init+0x328>
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008658:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800865c:	d004      	beq.n	8008668 <HAL_SPI_Init+0x328>
 800865e:	f240 1107 	movw	r1, #263	@ 0x107
 8008662:	485c      	ldr	r0, [pc, #368]	@ (80087d4 <HAL_SPI_Init+0x494>)
 8008664:	f7fa f808 	bl	8002678 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800866c:	2b00      	cmp	r3, #0
 800866e:	d11b      	bne.n	80086a8 <HAL_SPI_Init+0x368>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	691b      	ldr	r3, [r3, #16]
 8008674:	2b00      	cmp	r3, #0
 8008676:	d009      	beq.n	800868c <HAL_SPI_Init+0x34c>
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	691b      	ldr	r3, [r3, #16]
 800867c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008680:	d004      	beq.n	800868c <HAL_SPI_Init+0x34c>
 8008682:	f44f 7185 	mov.w	r1, #266	@ 0x10a
 8008686:	4853      	ldr	r0, [pc, #332]	@ (80087d4 <HAL_SPI_Init+0x494>)
 8008688:	f7f9 fff6 	bl	8002678 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	695b      	ldr	r3, [r3, #20]
 8008690:	2b00      	cmp	r3, #0
 8008692:	d009      	beq.n	80086a8 <HAL_SPI_Init+0x368>
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	695b      	ldr	r3, [r3, #20]
 8008698:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800869c:	d004      	beq.n	80086a8 <HAL_SPI_Init+0x368>
 800869e:	f240 110b 	movw	r1, #267	@ 0x10b
 80086a2:	484c      	ldr	r0, [pc, #304]	@ (80087d4 <HAL_SPI_Init+0x494>)
 80086a4:	f7f9 ffe8 	bl	8002678 <assert_failed>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	2200      	movs	r2, #0
 80086ac:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	4a49      	ldr	r2, [pc, #292]	@ (80087d8 <HAL_SPI_Init+0x498>)
 80086b4:	4293      	cmp	r3, r2
 80086b6:	d00f      	beq.n	80086d8 <HAL_SPI_Init+0x398>
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	4a47      	ldr	r2, [pc, #284]	@ (80087dc <HAL_SPI_Init+0x49c>)
 80086be:	4293      	cmp	r3, r2
 80086c0:	d00a      	beq.n	80086d8 <HAL_SPI_Init+0x398>
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	4a46      	ldr	r2, [pc, #280]	@ (80087e0 <HAL_SPI_Init+0x4a0>)
 80086c8:	4293      	cmp	r3, r2
 80086ca:	d005      	beq.n	80086d8 <HAL_SPI_Init+0x398>
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	68db      	ldr	r3, [r3, #12]
 80086d0:	2b0f      	cmp	r3, #15
 80086d2:	d901      	bls.n	80086d8 <HAL_SPI_Init+0x398>
  {
    return HAL_ERROR;
 80086d4:	2301      	movs	r3, #1
 80086d6:	e0ff      	b.n	80088d8 <HAL_SPI_Init+0x598>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 80086d8:	6878      	ldr	r0, [r7, #4]
 80086da:	f000 fbd3 	bl	8008e84 <SPI_GetPacketSize>
 80086de:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	4a3c      	ldr	r2, [pc, #240]	@ (80087d8 <HAL_SPI_Init+0x498>)
 80086e6:	4293      	cmp	r3, r2
 80086e8:	d00c      	beq.n	8008704 <HAL_SPI_Init+0x3c4>
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	4a3b      	ldr	r2, [pc, #236]	@ (80087dc <HAL_SPI_Init+0x49c>)
 80086f0:	4293      	cmp	r3, r2
 80086f2:	d007      	beq.n	8008704 <HAL_SPI_Init+0x3c4>
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	4a39      	ldr	r2, [pc, #228]	@ (80087e0 <HAL_SPI_Init+0x4a0>)
 80086fa:	4293      	cmp	r3, r2
 80086fc:	d002      	beq.n	8008704 <HAL_SPI_Init+0x3c4>
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	2b08      	cmp	r3, #8
 8008702:	d811      	bhi.n	8008728 <HAL_SPI_Init+0x3e8>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8008708:	4a33      	ldr	r2, [pc, #204]	@ (80087d8 <HAL_SPI_Init+0x498>)
 800870a:	4293      	cmp	r3, r2
 800870c:	d009      	beq.n	8008722 <HAL_SPI_Init+0x3e2>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	4a32      	ldr	r2, [pc, #200]	@ (80087dc <HAL_SPI_Init+0x49c>)
 8008714:	4293      	cmp	r3, r2
 8008716:	d004      	beq.n	8008722 <HAL_SPI_Init+0x3e2>
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	4a30      	ldr	r2, [pc, #192]	@ (80087e0 <HAL_SPI_Init+0x4a0>)
 800871e:	4293      	cmp	r3, r2
 8008720:	d104      	bne.n	800872c <HAL_SPI_Init+0x3ec>
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	2b10      	cmp	r3, #16
 8008726:	d901      	bls.n	800872c <HAL_SPI_Init+0x3ec>
  {
    return HAL_ERROR;
 8008728:	2301      	movs	r3, #1
 800872a:	e0d5      	b.n	80088d8 <HAL_SPI_Init+0x598>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8008732:	b2db      	uxtb	r3, r3
 8008734:	2b00      	cmp	r3, #0
 8008736:	d106      	bne.n	8008746 <HAL_SPI_Init+0x406>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	2200      	movs	r2, #0
 800873c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008740:	6878      	ldr	r0, [r7, #4]
 8008742:	f7f9 ffbf 	bl	80026c4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	2202      	movs	r2, #2
 800874a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	681a      	ldr	r2, [r3, #0]
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	f022 0201 	bic.w	r2, r2, #1
 800875c:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	689b      	ldr	r3, [r3, #8]
 8008764:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8008768:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	699b      	ldr	r3, [r3, #24]
 800876e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008772:	d119      	bne.n	80087a8 <HAL_SPI_Init+0x468>
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	685b      	ldr	r3, [r3, #4]
 8008778:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800877c:	d103      	bne.n	8008786 <HAL_SPI_Init+0x446>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8008782:	2b00      	cmp	r3, #0
 8008784:	d008      	beq.n	8008798 <HAL_SPI_Init+0x458>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800878a:	2b00      	cmp	r3, #0
 800878c:	d10c      	bne.n	80087a8 <HAL_SPI_Init+0x468>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8008792:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008796:	d107      	bne.n	80087a8 <HAL_SPI_Init+0x468>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	681a      	ldr	r2, [r3, #0]
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80087a6:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	685b      	ldr	r3, [r3, #4]
 80087ac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d017      	beq.n	80087e4 <HAL_SPI_Init+0x4a4>
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	68db      	ldr	r3, [r3, #12]
 80087b8:	2b06      	cmp	r3, #6
 80087ba:	d913      	bls.n	80087e4 <HAL_SPI_Init+0x4a4>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	430a      	orrs	r2, r1
 80087d0:	601a      	str	r2, [r3, #0]
 80087d2:	e00f      	b.n	80087f4 <HAL_SPI_Init+0x4b4>
 80087d4:	0801165c 	.word	0x0801165c
 80087d8:	40013000 	.word	0x40013000
 80087dc:	40003800 	.word	0x40003800
 80087e0:	40003c00 	.word	0x40003c00
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	681a      	ldr	r2, [r3, #0]
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80087f2:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	69da      	ldr	r2, [r3, #28]
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087fc:	431a      	orrs	r2, r3
 80087fe:	68bb      	ldr	r3, [r7, #8]
 8008800:	431a      	orrs	r2, r3
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008806:	ea42 0103 	orr.w	r1, r2, r3
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	68da      	ldr	r2, [r3, #12]
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	430a      	orrs	r2, r1
 8008814:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800881e:	431a      	orrs	r2, r3
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008824:	431a      	orrs	r2, r3
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	699b      	ldr	r3, [r3, #24]
 800882a:	431a      	orrs	r2, r3
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	691b      	ldr	r3, [r3, #16]
 8008830:	431a      	orrs	r2, r3
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	695b      	ldr	r3, [r3, #20]
 8008836:	431a      	orrs	r2, r3
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	6a1b      	ldr	r3, [r3, #32]
 800883c:	431a      	orrs	r2, r3
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	685b      	ldr	r3, [r3, #4]
 8008842:	431a      	orrs	r2, r3
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008848:	431a      	orrs	r2, r3
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	689b      	ldr	r3, [r3, #8]
 800884e:	431a      	orrs	r2, r3
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008854:	ea42 0103 	orr.w	r1, r2, r3
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	430a      	orrs	r2, r1
 8008862:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	685b      	ldr	r3, [r3, #4]
 8008868:	2b00      	cmp	r3, #0
 800886a:	d113      	bne.n	8008894 <HAL_SPI_Init+0x554>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	689b      	ldr	r3, [r3, #8]
 8008872:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800887e:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	689b      	ldr	r3, [r3, #8]
 8008886:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008892:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	f022 0201 	bic.w	r2, r2, #1
 80088a2:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	685b      	ldr	r3, [r3, #4]
 80088a8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d00a      	beq.n	80088c6 <HAL_SPI_Init+0x586>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	68db      	ldr	r3, [r3, #12]
 80088b6:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	430a      	orrs	r2, r1
 80088c4:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	2200      	movs	r2, #0
 80088ca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	2201      	movs	r2, #1
 80088d2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 80088d6:	2300      	movs	r3, #0
}
 80088d8:	4618      	mov	r0, r3
 80088da:	3710      	adds	r7, #16
 80088dc:	46bd      	mov	sp, r7
 80088de:	bd80      	pop	{r7, pc}

080088e0 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80088e0:	b580      	push	{r7, lr}
 80088e2:	b088      	sub	sp, #32
 80088e4:	af02      	add	r7, sp, #8
 80088e6:	60f8      	str	r0, [r7, #12]
 80088e8:	60b9      	str	r1, [r7, #8]
 80088ea:	603b      	str	r3, [r7, #0]
 80088ec:	4613      	mov	r3, r2
 80088ee:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	3320      	adds	r3, #32
 80088f6:	617b      	str	r3, [r7, #20]
#endif /* __GNUC__ */

  uint32_t tickstart;

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	689b      	ldr	r3, [r3, #8]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d00e      	beq.n	800891e <HAL_SPI_Transmit+0x3e>
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	689b      	ldr	r3, [r3, #8]
 8008904:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8008908:	d009      	beq.n	800891e <HAL_SPI_Transmit+0x3e>
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	689b      	ldr	r3, [r3, #8]
 800890e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008912:	d004      	beq.n	800891e <HAL_SPI_Transmit+0x3e>
 8008914:	f240 3141 	movw	r1, #833	@ 0x341
 8008918:	4899      	ldr	r0, [pc, #612]	@ (8008b80 <HAL_SPI_Transmit+0x2a0>)
 800891a:	f7f9 fead 	bl	8002678 <assert_failed>

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800891e:	f7fa fbf9 	bl	8003114 <HAL_GetTick>
 8008922:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800892a:	b2db      	uxtb	r3, r3
 800892c:	2b01      	cmp	r3, #1
 800892e:	d001      	beq.n	8008934 <HAL_SPI_Transmit+0x54>
  {
    return HAL_BUSY;
 8008930:	2302      	movs	r3, #2
 8008932:	e1d4      	b.n	8008cde <HAL_SPI_Transmit+0x3fe>
  }

  if ((pData == NULL) || (Size == 0UL))
 8008934:	68bb      	ldr	r3, [r7, #8]
 8008936:	2b00      	cmp	r3, #0
 8008938:	d002      	beq.n	8008940 <HAL_SPI_Transmit+0x60>
 800893a:	88fb      	ldrh	r3, [r7, #6]
 800893c:	2b00      	cmp	r3, #0
 800893e:	d101      	bne.n	8008944 <HAL_SPI_Transmit+0x64>
  {
    return HAL_ERROR;
 8008940:	2301      	movs	r3, #1
 8008942:	e1cc      	b.n	8008cde <HAL_SPI_Transmit+0x3fe>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800894a:	2b01      	cmp	r3, #1
 800894c:	d101      	bne.n	8008952 <HAL_SPI_Transmit+0x72>
 800894e:	2302      	movs	r3, #2
 8008950:	e1c5      	b.n	8008cde <HAL_SPI_Transmit+0x3fe>
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	2201      	movs	r2, #1
 8008956:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	2203      	movs	r2, #3
 800895e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	2200      	movs	r2, #0
 8008966:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	68ba      	ldr	r2, [r7, #8]
 800896e:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	88fa      	ldrh	r2, [r7, #6]
 8008974:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	88fa      	ldrh	r2, [r7, #6]
 800897c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	2200      	movs	r2, #0
 8008984:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	2200      	movs	r2, #0
 800898a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	2200      	movs	r2, #0
 8008992:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	2200      	movs	r2, #0
 800899a:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	2200      	movs	r2, #0
 80089a0:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	689b      	ldr	r3, [r3, #8]
 80089a6:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80089aa:	d108      	bne.n	80089be <HAL_SPI_Transmit+0xde>
  {
    SPI_1LINE_TX(hspi);
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	681a      	ldr	r2, [r3, #0]
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80089ba:	601a      	str	r2, [r3, #0]
 80089bc:	e009      	b.n	80089d2 <HAL_SPI_Transmit+0xf2>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	68db      	ldr	r3, [r3, #12]
 80089c4:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80089d0:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	685a      	ldr	r2, [r3, #4]
 80089d8:	4b6a      	ldr	r3, [pc, #424]	@ (8008b84 <HAL_SPI_Transmit+0x2a4>)
 80089da:	4013      	ands	r3, r2
 80089dc:	88f9      	ldrh	r1, [r7, #6]
 80089de:	68fa      	ldr	r2, [r7, #12]
 80089e0:	6812      	ldr	r2, [r2, #0]
 80089e2:	430b      	orrs	r3, r1
 80089e4:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	681a      	ldr	r2, [r3, #0]
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	f042 0201 	orr.w	r2, r2, #1
 80089f4:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	685b      	ldr	r3, [r3, #4]
 80089fa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80089fe:	d107      	bne.n	8008a10 <HAL_SPI_Transmit+0x130>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	681a      	ldr	r2, [r3, #0]
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008a0e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	68db      	ldr	r3, [r3, #12]
 8008a14:	2b0f      	cmp	r3, #15
 8008a16:	d947      	bls.n	8008aa8 <HAL_SPI_Transmit+0x1c8>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8008a18:	e03f      	b.n	8008a9a <HAL_SPI_Transmit+0x1ba>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	695b      	ldr	r3, [r3, #20]
 8008a20:	f003 0302 	and.w	r3, r3, #2
 8008a24:	2b02      	cmp	r3, #2
 8008a26:	d114      	bne.n	8008a52 <HAL_SPI_Transmit+0x172>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	6812      	ldr	r2, [r2, #0]
 8008a32:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008a38:	1d1a      	adds	r2, r3, #4
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008a44:	b29b      	uxth	r3, r3
 8008a46:	3b01      	subs	r3, #1
 8008a48:	b29a      	uxth	r2, r3
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8008a50:	e023      	b.n	8008a9a <HAL_SPI_Transmit+0x1ba>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008a52:	f7fa fb5f 	bl	8003114 <HAL_GetTick>
 8008a56:	4602      	mov	r2, r0
 8008a58:	693b      	ldr	r3, [r7, #16]
 8008a5a:	1ad3      	subs	r3, r2, r3
 8008a5c:	683a      	ldr	r2, [r7, #0]
 8008a5e:	429a      	cmp	r2, r3
 8008a60:	d803      	bhi.n	8008a6a <HAL_SPI_Transmit+0x18a>
 8008a62:	683b      	ldr	r3, [r7, #0]
 8008a64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a68:	d102      	bne.n	8008a70 <HAL_SPI_Transmit+0x190>
 8008a6a:	683b      	ldr	r3, [r7, #0]
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d114      	bne.n	8008a9a <HAL_SPI_Transmit+0x1ba>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008a70:	68f8      	ldr	r0, [r7, #12]
 8008a72:	f000 f939 	bl	8008ce8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008a7c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	2201      	movs	r2, #1
 8008a8a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	2200      	movs	r2, #0
 8008a92:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8008a96:	2303      	movs	r3, #3
 8008a98:	e121      	b.n	8008cde <HAL_SPI_Transmit+0x3fe>
    while (hspi->TxXferCount > 0UL)
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008aa0:	b29b      	uxth	r3, r3
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d1b9      	bne.n	8008a1a <HAL_SPI_Transmit+0x13a>
 8008aa6:	e0f4      	b.n	8008c92 <HAL_SPI_Transmit+0x3b2>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	68db      	ldr	r3, [r3, #12]
 8008aac:	2b07      	cmp	r3, #7
 8008aae:	f240 80e9 	bls.w	8008c84 <HAL_SPI_Transmit+0x3a4>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8008ab2:	e05d      	b.n	8008b70 <HAL_SPI_Transmit+0x290>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	695b      	ldr	r3, [r3, #20]
 8008aba:	f003 0302 	and.w	r3, r3, #2
 8008abe:	2b02      	cmp	r3, #2
 8008ac0:	d132      	bne.n	8008b28 <HAL_SPI_Transmit+0x248>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008ac8:	b29b      	uxth	r3, r3
 8008aca:	2b01      	cmp	r3, #1
 8008acc:	d918      	bls.n	8008b00 <HAL_SPI_Transmit+0x220>
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d014      	beq.n	8008b00 <HAL_SPI_Transmit+0x220>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	6812      	ldr	r2, [r2, #0]
 8008ae0:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008ae6:	1d1a      	adds	r2, r3, #4
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008af2:	b29b      	uxth	r3, r3
 8008af4:	3b02      	subs	r3, #2
 8008af6:	b29a      	uxth	r2, r3
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8008afe:	e037      	b.n	8008b70 <HAL_SPI_Transmit+0x290>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b04:	881a      	ldrh	r2, [r3, #0]
 8008b06:	697b      	ldr	r3, [r7, #20]
 8008b08:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b0e:	1c9a      	adds	r2, r3, #2
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008b1a:	b29b      	uxth	r3, r3
 8008b1c:	3b01      	subs	r3, #1
 8008b1e:	b29a      	uxth	r2, r3
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8008b26:	e023      	b.n	8008b70 <HAL_SPI_Transmit+0x290>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008b28:	f7fa faf4 	bl	8003114 <HAL_GetTick>
 8008b2c:	4602      	mov	r2, r0
 8008b2e:	693b      	ldr	r3, [r7, #16]
 8008b30:	1ad3      	subs	r3, r2, r3
 8008b32:	683a      	ldr	r2, [r7, #0]
 8008b34:	429a      	cmp	r2, r3
 8008b36:	d803      	bhi.n	8008b40 <HAL_SPI_Transmit+0x260>
 8008b38:	683b      	ldr	r3, [r7, #0]
 8008b3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b3e:	d102      	bne.n	8008b46 <HAL_SPI_Transmit+0x266>
 8008b40:	683b      	ldr	r3, [r7, #0]
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d114      	bne.n	8008b70 <HAL_SPI_Transmit+0x290>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008b46:	68f8      	ldr	r0, [r7, #12]
 8008b48:	f000 f8ce 	bl	8008ce8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008b52:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	2201      	movs	r2, #1
 8008b60:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	2200      	movs	r2, #0
 8008b68:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8008b6c:	2303      	movs	r3, #3
 8008b6e:	e0b6      	b.n	8008cde <HAL_SPI_Transmit+0x3fe>
    while (hspi->TxXferCount > 0UL)
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008b76:	b29b      	uxth	r3, r3
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d19b      	bne.n	8008ab4 <HAL_SPI_Transmit+0x1d4>
 8008b7c:	e089      	b.n	8008c92 <HAL_SPI_Transmit+0x3b2>
 8008b7e:	bf00      	nop
 8008b80:	0801165c 	.word	0x0801165c
 8008b84:	ffff0000 	.word	0xffff0000
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	695b      	ldr	r3, [r3, #20]
 8008b8e:	f003 0302 	and.w	r3, r3, #2
 8008b92:	2b02      	cmp	r3, #2
 8008b94:	d152      	bne.n	8008c3c <HAL_SPI_Transmit+0x35c>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008b9c:	b29b      	uxth	r3, r3
 8008b9e:	2b03      	cmp	r3, #3
 8008ba0:	d918      	bls.n	8008bd4 <HAL_SPI_Transmit+0x2f4>
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ba6:	2b40      	cmp	r3, #64	@ 0x40
 8008ba8:	d914      	bls.n	8008bd4 <HAL_SPI_Transmit+0x2f4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	6812      	ldr	r2, [r2, #0]
 8008bb4:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008bba:	1d1a      	adds	r2, r3, #4
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008bc6:	b29b      	uxth	r3, r3
 8008bc8:	3b04      	subs	r3, #4
 8008bca:	b29a      	uxth	r2, r3
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8008bd2:	e057      	b.n	8008c84 <HAL_SPI_Transmit+0x3a4>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008bda:	b29b      	uxth	r3, r3
 8008bdc:	2b01      	cmp	r3, #1
 8008bde:	d917      	bls.n	8008c10 <HAL_SPI_Transmit+0x330>
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d013      	beq.n	8008c10 <HAL_SPI_Transmit+0x330>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008bec:	881a      	ldrh	r2, [r3, #0]
 8008bee:	697b      	ldr	r3, [r7, #20]
 8008bf0:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008bf6:	1c9a      	adds	r2, r3, #2
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008c02:	b29b      	uxth	r3, r3
 8008c04:	3b02      	subs	r3, #2
 8008c06:	b29a      	uxth	r2, r3
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8008c0e:	e039      	b.n	8008c84 <HAL_SPI_Transmit+0x3a4>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	3320      	adds	r3, #32
 8008c1a:	7812      	ldrb	r2, [r2, #0]
 8008c1c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008c22:	1c5a      	adds	r2, r3, #1
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008c2e:	b29b      	uxth	r3, r3
 8008c30:	3b01      	subs	r3, #1
 8008c32:	b29a      	uxth	r2, r3
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8008c3a:	e023      	b.n	8008c84 <HAL_SPI_Transmit+0x3a4>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008c3c:	f7fa fa6a 	bl	8003114 <HAL_GetTick>
 8008c40:	4602      	mov	r2, r0
 8008c42:	693b      	ldr	r3, [r7, #16]
 8008c44:	1ad3      	subs	r3, r2, r3
 8008c46:	683a      	ldr	r2, [r7, #0]
 8008c48:	429a      	cmp	r2, r3
 8008c4a:	d803      	bhi.n	8008c54 <HAL_SPI_Transmit+0x374>
 8008c4c:	683b      	ldr	r3, [r7, #0]
 8008c4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c52:	d102      	bne.n	8008c5a <HAL_SPI_Transmit+0x37a>
 8008c54:	683b      	ldr	r3, [r7, #0]
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d114      	bne.n	8008c84 <HAL_SPI_Transmit+0x3a4>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008c5a:	68f8      	ldr	r0, [r7, #12]
 8008c5c:	f000 f844 	bl	8008ce8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008c66:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	2201      	movs	r2, #1
 8008c74:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	2200      	movs	r2, #0
 8008c7c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8008c80:	2303      	movs	r3, #3
 8008c82:	e02c      	b.n	8008cde <HAL_SPI_Transmit+0x3fe>
    while (hspi->TxXferCount > 0UL)
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008c8a:	b29b      	uxth	r3, r3
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	f47f af7b 	bne.w	8008b88 <HAL_SPI_Transmit+0x2a8>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8008c92:	693b      	ldr	r3, [r7, #16]
 8008c94:	9300      	str	r3, [sp, #0]
 8008c96:	683b      	ldr	r3, [r7, #0]
 8008c98:	2200      	movs	r2, #0
 8008c9a:	2108      	movs	r1, #8
 8008c9c:	68f8      	ldr	r0, [r7, #12]
 8008c9e:	f000 f8c3 	bl	8008e28 <SPI_WaitOnFlagUntilTimeout>
 8008ca2:	4603      	mov	r3, r0
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d007      	beq.n	8008cb8 <HAL_SPI_Transmit+0x3d8>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008cae:	f043 0220 	orr.w	r2, r3, #32
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8008cb8:	68f8      	ldr	r0, [r7, #12]
 8008cba:	f000 f815 	bl	8008ce8 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	2201      	movs	r2, #1
 8008cc2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	2200      	movs	r2, #0
 8008cca:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d001      	beq.n	8008cdc <HAL_SPI_Transmit+0x3fc>
  {
    return HAL_ERROR;
 8008cd8:	2301      	movs	r3, #1
 8008cda:	e000      	b.n	8008cde <HAL_SPI_Transmit+0x3fe>
  }
  else
  {
    return HAL_OK;
 8008cdc:	2300      	movs	r3, #0
  }
}
 8008cde:	4618      	mov	r0, r3
 8008ce0:	3718      	adds	r7, #24
 8008ce2:	46bd      	mov	sp, r7
 8008ce4:	bd80      	pop	{r7, pc}
 8008ce6:	bf00      	nop

08008ce8 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8008ce8:	b480      	push	{r7}
 8008cea:	b085      	sub	sp, #20
 8008cec:	af00      	add	r7, sp, #0
 8008cee:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	695b      	ldr	r3, [r3, #20]
 8008cf6:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	699a      	ldr	r2, [r3, #24]
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	f042 0208 	orr.w	r2, r2, #8
 8008d06:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	699a      	ldr	r2, [r3, #24]
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	f042 0210 	orr.w	r2, r2, #16
 8008d16:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	681a      	ldr	r2, [r3, #0]
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	f022 0201 	bic.w	r2, r2, #1
 8008d26:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	6919      	ldr	r1, [r3, #16]
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681a      	ldr	r2, [r3, #0]
 8008d32:	4b3c      	ldr	r3, [pc, #240]	@ (8008e24 <SPI_CloseTransfer+0x13c>)
 8008d34:	400b      	ands	r3, r1
 8008d36:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	689a      	ldr	r2, [r3, #8]
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8008d46:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8008d4e:	b2db      	uxtb	r3, r3
 8008d50:	2b04      	cmp	r3, #4
 8008d52:	d014      	beq.n	8008d7e <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	f003 0320 	and.w	r3, r3, #32
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d00f      	beq.n	8008d7e <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008d64:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	699a      	ldr	r2, [r3, #24]
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	f042 0220 	orr.w	r2, r2, #32
 8008d7c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8008d84:	b2db      	uxtb	r3, r3
 8008d86:	2b03      	cmp	r3, #3
 8008d88:	d014      	beq.n	8008db4 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d00f      	beq.n	8008db4 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008d9a:	f043 0204 	orr.w	r2, r3, #4
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	699a      	ldr	r2, [r3, #24]
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008db2:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d00f      	beq.n	8008dde <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008dc4:	f043 0201 	orr.w	r2, r3, #1
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	699a      	ldr	r2, [r3, #24]
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008ddc:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d00f      	beq.n	8008e08 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008dee:	f043 0208 	orr.w	r2, r3, #8
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	699a      	ldr	r2, [r3, #24]
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008e06:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	2200      	movs	r2, #0
 8008e14:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8008e18:	bf00      	nop
 8008e1a:	3714      	adds	r7, #20
 8008e1c:	46bd      	mov	sp, r7
 8008e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e22:	4770      	bx	lr
 8008e24:	fffffc90 	.word	0xfffffc90

08008e28 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8008e28:	b580      	push	{r7, lr}
 8008e2a:	b084      	sub	sp, #16
 8008e2c:	af00      	add	r7, sp, #0
 8008e2e:	60f8      	str	r0, [r7, #12]
 8008e30:	60b9      	str	r1, [r7, #8]
 8008e32:	603b      	str	r3, [r7, #0]
 8008e34:	4613      	mov	r3, r2
 8008e36:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8008e38:	e010      	b.n	8008e5c <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008e3a:	f7fa f96b 	bl	8003114 <HAL_GetTick>
 8008e3e:	4602      	mov	r2, r0
 8008e40:	69bb      	ldr	r3, [r7, #24]
 8008e42:	1ad3      	subs	r3, r2, r3
 8008e44:	683a      	ldr	r2, [r7, #0]
 8008e46:	429a      	cmp	r2, r3
 8008e48:	d803      	bhi.n	8008e52 <SPI_WaitOnFlagUntilTimeout+0x2a>
 8008e4a:	683b      	ldr	r3, [r7, #0]
 8008e4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e50:	d102      	bne.n	8008e58 <SPI_WaitOnFlagUntilTimeout+0x30>
 8008e52:	683b      	ldr	r3, [r7, #0]
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d101      	bne.n	8008e5c <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8008e58:	2303      	movs	r3, #3
 8008e5a:	e00f      	b.n	8008e7c <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	695a      	ldr	r2, [r3, #20]
 8008e62:	68bb      	ldr	r3, [r7, #8]
 8008e64:	4013      	ands	r3, r2
 8008e66:	68ba      	ldr	r2, [r7, #8]
 8008e68:	429a      	cmp	r2, r3
 8008e6a:	bf0c      	ite	eq
 8008e6c:	2301      	moveq	r3, #1
 8008e6e:	2300      	movne	r3, #0
 8008e70:	b2db      	uxtb	r3, r3
 8008e72:	461a      	mov	r2, r3
 8008e74:	79fb      	ldrb	r3, [r7, #7]
 8008e76:	429a      	cmp	r2, r3
 8008e78:	d0df      	beq.n	8008e3a <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8008e7a:	2300      	movs	r3, #0
}
 8008e7c:	4618      	mov	r0, r3
 8008e7e:	3710      	adds	r7, #16
 8008e80:	46bd      	mov	sp, r7
 8008e82:	bd80      	pop	{r7, pc}

08008e84 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8008e84:	b480      	push	{r7}
 8008e86:	b085      	sub	sp, #20
 8008e88:	af00      	add	r7, sp, #0
 8008e8a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e90:	095b      	lsrs	r3, r3, #5
 8008e92:	3301      	adds	r3, #1
 8008e94:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	68db      	ldr	r3, [r3, #12]
 8008e9a:	3301      	adds	r3, #1
 8008e9c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8008e9e:	68bb      	ldr	r3, [r7, #8]
 8008ea0:	3307      	adds	r3, #7
 8008ea2:	08db      	lsrs	r3, r3, #3
 8008ea4:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8008ea6:	68bb      	ldr	r3, [r7, #8]
 8008ea8:	68fa      	ldr	r2, [r7, #12]
 8008eaa:	fb02 f303 	mul.w	r3, r2, r3
}
 8008eae:	4618      	mov	r0, r3
 8008eb0:	3714      	adds	r7, #20
 8008eb2:	46bd      	mov	sp, r7
 8008eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb8:	4770      	bx	lr
	...

08008ebc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008ebc:	b580      	push	{r7, lr}
 8008ebe:	b082      	sub	sp, #8
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d101      	bne.n	8008ece <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008eca:	2301      	movs	r3, #1
 8008ecc:	e0f5      	b.n	80090ba <HAL_TIM_Base_Init+0x1fe>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	4a7c      	ldr	r2, [pc, #496]	@ (80090c4 <HAL_TIM_Base_Init+0x208>)
 8008ed4:	4293      	cmp	r3, r2
 8008ed6:	d045      	beq.n	8008f64 <HAL_TIM_Base_Init+0xa8>
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ee0:	d040      	beq.n	8008f64 <HAL_TIM_Base_Init+0xa8>
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	4a78      	ldr	r2, [pc, #480]	@ (80090c8 <HAL_TIM_Base_Init+0x20c>)
 8008ee8:	4293      	cmp	r3, r2
 8008eea:	d03b      	beq.n	8008f64 <HAL_TIM_Base_Init+0xa8>
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	4a76      	ldr	r2, [pc, #472]	@ (80090cc <HAL_TIM_Base_Init+0x210>)
 8008ef2:	4293      	cmp	r3, r2
 8008ef4:	d036      	beq.n	8008f64 <HAL_TIM_Base_Init+0xa8>
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	4a75      	ldr	r2, [pc, #468]	@ (80090d0 <HAL_TIM_Base_Init+0x214>)
 8008efc:	4293      	cmp	r3, r2
 8008efe:	d031      	beq.n	8008f64 <HAL_TIM_Base_Init+0xa8>
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	4a73      	ldr	r2, [pc, #460]	@ (80090d4 <HAL_TIM_Base_Init+0x218>)
 8008f06:	4293      	cmp	r3, r2
 8008f08:	d02c      	beq.n	8008f64 <HAL_TIM_Base_Init+0xa8>
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	4a72      	ldr	r2, [pc, #456]	@ (80090d8 <HAL_TIM_Base_Init+0x21c>)
 8008f10:	4293      	cmp	r3, r2
 8008f12:	d027      	beq.n	8008f64 <HAL_TIM_Base_Init+0xa8>
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	4a70      	ldr	r2, [pc, #448]	@ (80090dc <HAL_TIM_Base_Init+0x220>)
 8008f1a:	4293      	cmp	r3, r2
 8008f1c:	d022      	beq.n	8008f64 <HAL_TIM_Base_Init+0xa8>
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	4a6f      	ldr	r2, [pc, #444]	@ (80090e0 <HAL_TIM_Base_Init+0x224>)
 8008f24:	4293      	cmp	r3, r2
 8008f26:	d01d      	beq.n	8008f64 <HAL_TIM_Base_Init+0xa8>
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	4a6d      	ldr	r2, [pc, #436]	@ (80090e4 <HAL_TIM_Base_Init+0x228>)
 8008f2e:	4293      	cmp	r3, r2
 8008f30:	d018      	beq.n	8008f64 <HAL_TIM_Base_Init+0xa8>
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	4a6c      	ldr	r2, [pc, #432]	@ (80090e8 <HAL_TIM_Base_Init+0x22c>)
 8008f38:	4293      	cmp	r3, r2
 8008f3a:	d013      	beq.n	8008f64 <HAL_TIM_Base_Init+0xa8>
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	4a6a      	ldr	r2, [pc, #424]	@ (80090ec <HAL_TIM_Base_Init+0x230>)
 8008f42:	4293      	cmp	r3, r2
 8008f44:	d00e      	beq.n	8008f64 <HAL_TIM_Base_Init+0xa8>
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	4a69      	ldr	r2, [pc, #420]	@ (80090f0 <HAL_TIM_Base_Init+0x234>)
 8008f4c:	4293      	cmp	r3, r2
 8008f4e:	d009      	beq.n	8008f64 <HAL_TIM_Base_Init+0xa8>
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	4a67      	ldr	r2, [pc, #412]	@ (80090f4 <HAL_TIM_Base_Init+0x238>)
 8008f56:	4293      	cmp	r3, r2
 8008f58:	d004      	beq.n	8008f64 <HAL_TIM_Base_Init+0xa8>
 8008f5a:	f44f 718b 	mov.w	r1, #278	@ 0x116
 8008f5e:	4866      	ldr	r0, [pc, #408]	@ (80090f8 <HAL_TIM_Base_Init+0x23c>)
 8008f60:	f7f9 fb8a 	bl	8002678 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	689b      	ldr	r3, [r3, #8]
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d014      	beq.n	8008f96 <HAL_TIM_Base_Init+0xda>
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	689b      	ldr	r3, [r3, #8]
 8008f70:	2b10      	cmp	r3, #16
 8008f72:	d010      	beq.n	8008f96 <HAL_TIM_Base_Init+0xda>
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	689b      	ldr	r3, [r3, #8]
 8008f78:	2b20      	cmp	r3, #32
 8008f7a:	d00c      	beq.n	8008f96 <HAL_TIM_Base_Init+0xda>
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	689b      	ldr	r3, [r3, #8]
 8008f80:	2b40      	cmp	r3, #64	@ 0x40
 8008f82:	d008      	beq.n	8008f96 <HAL_TIM_Base_Init+0xda>
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	689b      	ldr	r3, [r3, #8]
 8008f88:	2b60      	cmp	r3, #96	@ 0x60
 8008f8a:	d004      	beq.n	8008f96 <HAL_TIM_Base_Init+0xda>
 8008f8c:	f240 1117 	movw	r1, #279	@ 0x117
 8008f90:	4859      	ldr	r0, [pc, #356]	@ (80090f8 <HAL_TIM_Base_Init+0x23c>)
 8008f92:	f7f9 fb71 	bl	8002678 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	691b      	ldr	r3, [r3, #16]
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d00e      	beq.n	8008fbc <HAL_TIM_Base_Init+0x100>
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	691b      	ldr	r3, [r3, #16]
 8008fa2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008fa6:	d009      	beq.n	8008fbc <HAL_TIM_Base_Init+0x100>
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	691b      	ldr	r3, [r3, #16]
 8008fac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008fb0:	d004      	beq.n	8008fbc <HAL_TIM_Base_Init+0x100>
 8008fb2:	f44f 718c 	mov.w	r1, #280	@ 0x118
 8008fb6:	4850      	ldr	r0, [pc, #320]	@ (80090f8 <HAL_TIM_Base_Init+0x23c>)
 8008fb8:	f7f9 fb5e 	bl	8002678 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008fc4:	d004      	beq.n	8008fd0 <HAL_TIM_Base_Init+0x114>
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	4a41      	ldr	r2, [pc, #260]	@ (80090d0 <HAL_TIM_Base_Init+0x214>)
 8008fcc:	4293      	cmp	r3, r2
 8008fce:	d107      	bne.n	8008fe0 <HAL_TIM_Base_Init+0x124>
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	68db      	ldr	r3, [r3, #12]
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	bf14      	ite	ne
 8008fd8:	2301      	movne	r3, #1
 8008fda:	2300      	moveq	r3, #0
 8008fdc:	b2db      	uxtb	r3, r3
 8008fde:	e00e      	b.n	8008ffe <HAL_TIM_Base_Init+0x142>
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	68db      	ldr	r3, [r3, #12]
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d006      	beq.n	8008ff6 <HAL_TIM_Base_Init+0x13a>
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	68db      	ldr	r3, [r3, #12]
 8008fec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008ff0:	d201      	bcs.n	8008ff6 <HAL_TIM_Base_Init+0x13a>
 8008ff2:	2301      	movs	r3, #1
 8008ff4:	e000      	b.n	8008ff8 <HAL_TIM_Base_Init+0x13c>
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	f003 0301 	and.w	r3, r3, #1
 8008ffc:	b2db      	uxtb	r3, r3
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d104      	bne.n	800900c <HAL_TIM_Base_Init+0x150>
 8009002:	f240 1119 	movw	r1, #281	@ 0x119
 8009006:	483c      	ldr	r0, [pc, #240]	@ (80090f8 <HAL_TIM_Base_Init+0x23c>)
 8009008:	f7f9 fb36 	bl	8002678 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	699b      	ldr	r3, [r3, #24]
 8009010:	2b00      	cmp	r3, #0
 8009012:	d008      	beq.n	8009026 <HAL_TIM_Base_Init+0x16a>
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	699b      	ldr	r3, [r3, #24]
 8009018:	2b80      	cmp	r3, #128	@ 0x80
 800901a:	d004      	beq.n	8009026 <HAL_TIM_Base_Init+0x16a>
 800901c:	f44f 718d 	mov.w	r1, #282	@ 0x11a
 8009020:	4835      	ldr	r0, [pc, #212]	@ (80090f8 <HAL_TIM_Base_Init+0x23c>)
 8009022:	f7f9 fb29 	bl	8002678 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800902c:	b2db      	uxtb	r3, r3
 800902e:	2b00      	cmp	r3, #0
 8009030:	d106      	bne.n	8009040 <HAL_TIM_Base_Init+0x184>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	2200      	movs	r2, #0
 8009036:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800903a:	6878      	ldr	r0, [r7, #4]
 800903c:	f7f9 fbaa 	bl	8002794 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	2202      	movs	r2, #2
 8009044:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681a      	ldr	r2, [r3, #0]
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	3304      	adds	r3, #4
 8009050:	4619      	mov	r1, r3
 8009052:	4610      	mov	r0, r2
 8009054:	f000 fe02 	bl	8009c5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	2201      	movs	r2, #1
 800905c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	2201      	movs	r2, #1
 8009064:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	2201      	movs	r2, #1
 800906c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	2201      	movs	r2, #1
 8009074:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	2201      	movs	r2, #1
 800907c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	2201      	movs	r2, #1
 8009084:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	2201      	movs	r2, #1
 800908c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	2201      	movs	r2, #1
 8009094:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	2201      	movs	r2, #1
 800909c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	2201      	movs	r2, #1
 80090a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	2201      	movs	r2, #1
 80090ac:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	2201      	movs	r2, #1
 80090b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80090b8:	2300      	movs	r3, #0
}
 80090ba:	4618      	mov	r0, r3
 80090bc:	3708      	adds	r7, #8
 80090be:	46bd      	mov	sp, r7
 80090c0:	bd80      	pop	{r7, pc}
 80090c2:	bf00      	nop
 80090c4:	40010000 	.word	0x40010000
 80090c8:	40000400 	.word	0x40000400
 80090cc:	40000800 	.word	0x40000800
 80090d0:	40000c00 	.word	0x40000c00
 80090d4:	40001000 	.word	0x40001000
 80090d8:	40001400 	.word	0x40001400
 80090dc:	40010400 	.word	0x40010400
 80090e0:	40001800 	.word	0x40001800
 80090e4:	40001c00 	.word	0x40001c00
 80090e8:	40002000 	.word	0x40002000
 80090ec:	40014000 	.word	0x40014000
 80090f0:	40014400 	.word	0x40014400
 80090f4:	40014800 	.word	0x40014800
 80090f8:	08011694 	.word	0x08011694

080090fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80090fc:	b580      	push	{r7, lr}
 80090fe:	b084      	sub	sp, #16
 8009100:	af00      	add	r7, sp, #0
 8009102:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	4a54      	ldr	r2, [pc, #336]	@ (800925c <HAL_TIM_Base_Start_IT+0x160>)
 800910a:	4293      	cmp	r3, r2
 800910c:	d045      	beq.n	800919a <HAL_TIM_Base_Start_IT+0x9e>
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009116:	d040      	beq.n	800919a <HAL_TIM_Base_Start_IT+0x9e>
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	4a50      	ldr	r2, [pc, #320]	@ (8009260 <HAL_TIM_Base_Start_IT+0x164>)
 800911e:	4293      	cmp	r3, r2
 8009120:	d03b      	beq.n	800919a <HAL_TIM_Base_Start_IT+0x9e>
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	4a4f      	ldr	r2, [pc, #316]	@ (8009264 <HAL_TIM_Base_Start_IT+0x168>)
 8009128:	4293      	cmp	r3, r2
 800912a:	d036      	beq.n	800919a <HAL_TIM_Base_Start_IT+0x9e>
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	4a4d      	ldr	r2, [pc, #308]	@ (8009268 <HAL_TIM_Base_Start_IT+0x16c>)
 8009132:	4293      	cmp	r3, r2
 8009134:	d031      	beq.n	800919a <HAL_TIM_Base_Start_IT+0x9e>
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	4a4c      	ldr	r2, [pc, #304]	@ (800926c <HAL_TIM_Base_Start_IT+0x170>)
 800913c:	4293      	cmp	r3, r2
 800913e:	d02c      	beq.n	800919a <HAL_TIM_Base_Start_IT+0x9e>
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	4a4a      	ldr	r2, [pc, #296]	@ (8009270 <HAL_TIM_Base_Start_IT+0x174>)
 8009146:	4293      	cmp	r3, r2
 8009148:	d027      	beq.n	800919a <HAL_TIM_Base_Start_IT+0x9e>
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	4a49      	ldr	r2, [pc, #292]	@ (8009274 <HAL_TIM_Base_Start_IT+0x178>)
 8009150:	4293      	cmp	r3, r2
 8009152:	d022      	beq.n	800919a <HAL_TIM_Base_Start_IT+0x9e>
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	4a47      	ldr	r2, [pc, #284]	@ (8009278 <HAL_TIM_Base_Start_IT+0x17c>)
 800915a:	4293      	cmp	r3, r2
 800915c:	d01d      	beq.n	800919a <HAL_TIM_Base_Start_IT+0x9e>
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	4a46      	ldr	r2, [pc, #280]	@ (800927c <HAL_TIM_Base_Start_IT+0x180>)
 8009164:	4293      	cmp	r3, r2
 8009166:	d018      	beq.n	800919a <HAL_TIM_Base_Start_IT+0x9e>
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	4a44      	ldr	r2, [pc, #272]	@ (8009280 <HAL_TIM_Base_Start_IT+0x184>)
 800916e:	4293      	cmp	r3, r2
 8009170:	d013      	beq.n	800919a <HAL_TIM_Base_Start_IT+0x9e>
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	4a43      	ldr	r2, [pc, #268]	@ (8009284 <HAL_TIM_Base_Start_IT+0x188>)
 8009178:	4293      	cmp	r3, r2
 800917a:	d00e      	beq.n	800919a <HAL_TIM_Base_Start_IT+0x9e>
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	4a41      	ldr	r2, [pc, #260]	@ (8009288 <HAL_TIM_Base_Start_IT+0x18c>)
 8009182:	4293      	cmp	r3, r2
 8009184:	d009      	beq.n	800919a <HAL_TIM_Base_Start_IT+0x9e>
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	4a40      	ldr	r2, [pc, #256]	@ (800928c <HAL_TIM_Base_Start_IT+0x190>)
 800918c:	4293      	cmp	r3, r2
 800918e:	d004      	beq.n	800919a <HAL_TIM_Base_Start_IT+0x9e>
 8009190:	f240 11d3 	movw	r1, #467	@ 0x1d3
 8009194:	483e      	ldr	r0, [pc, #248]	@ (8009290 <HAL_TIM_Base_Start_IT+0x194>)
 8009196:	f7f9 fa6f 	bl	8002678 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80091a0:	b2db      	uxtb	r3, r3
 80091a2:	2b01      	cmp	r3, #1
 80091a4:	d001      	beq.n	80091aa <HAL_TIM_Base_Start_IT+0xae>
  {
    return HAL_ERROR;
 80091a6:	2301      	movs	r3, #1
 80091a8:	e054      	b.n	8009254 <HAL_TIM_Base_Start_IT+0x158>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	2202      	movs	r2, #2
 80091ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	68da      	ldr	r2, [r3, #12]
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	f042 0201 	orr.w	r2, r2, #1
 80091c0:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	4a25      	ldr	r2, [pc, #148]	@ (800925c <HAL_TIM_Base_Start_IT+0x160>)
 80091c8:	4293      	cmp	r3, r2
 80091ca:	d022      	beq.n	8009212 <HAL_TIM_Base_Start_IT+0x116>
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80091d4:	d01d      	beq.n	8009212 <HAL_TIM_Base_Start_IT+0x116>
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	4a21      	ldr	r2, [pc, #132]	@ (8009260 <HAL_TIM_Base_Start_IT+0x164>)
 80091dc:	4293      	cmp	r3, r2
 80091de:	d018      	beq.n	8009212 <HAL_TIM_Base_Start_IT+0x116>
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	4a1f      	ldr	r2, [pc, #124]	@ (8009264 <HAL_TIM_Base_Start_IT+0x168>)
 80091e6:	4293      	cmp	r3, r2
 80091e8:	d013      	beq.n	8009212 <HAL_TIM_Base_Start_IT+0x116>
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	4a1e      	ldr	r2, [pc, #120]	@ (8009268 <HAL_TIM_Base_Start_IT+0x16c>)
 80091f0:	4293      	cmp	r3, r2
 80091f2:	d00e      	beq.n	8009212 <HAL_TIM_Base_Start_IT+0x116>
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	4a1e      	ldr	r2, [pc, #120]	@ (8009274 <HAL_TIM_Base_Start_IT+0x178>)
 80091fa:	4293      	cmp	r3, r2
 80091fc:	d009      	beq.n	8009212 <HAL_TIM_Base_Start_IT+0x116>
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	4a1d      	ldr	r2, [pc, #116]	@ (8009278 <HAL_TIM_Base_Start_IT+0x17c>)
 8009204:	4293      	cmp	r3, r2
 8009206:	d004      	beq.n	8009212 <HAL_TIM_Base_Start_IT+0x116>
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	4a1d      	ldr	r2, [pc, #116]	@ (8009284 <HAL_TIM_Base_Start_IT+0x188>)
 800920e:	4293      	cmp	r3, r2
 8009210:	d115      	bne.n	800923e <HAL_TIM_Base_Start_IT+0x142>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	689a      	ldr	r2, [r3, #8]
 8009218:	4b1e      	ldr	r3, [pc, #120]	@ (8009294 <HAL_TIM_Base_Start_IT+0x198>)
 800921a:	4013      	ands	r3, r2
 800921c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	2b06      	cmp	r3, #6
 8009222:	d015      	beq.n	8009250 <HAL_TIM_Base_Start_IT+0x154>
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800922a:	d011      	beq.n	8009250 <HAL_TIM_Base_Start_IT+0x154>
    {
      __HAL_TIM_ENABLE(htim);
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	681a      	ldr	r2, [r3, #0]
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	f042 0201 	orr.w	r2, r2, #1
 800923a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800923c:	e008      	b.n	8009250 <HAL_TIM_Base_Start_IT+0x154>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	681a      	ldr	r2, [r3, #0]
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	f042 0201 	orr.w	r2, r2, #1
 800924c:	601a      	str	r2, [r3, #0]
 800924e:	e000      	b.n	8009252 <HAL_TIM_Base_Start_IT+0x156>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009250:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009252:	2300      	movs	r3, #0
}
 8009254:	4618      	mov	r0, r3
 8009256:	3710      	adds	r7, #16
 8009258:	46bd      	mov	sp, r7
 800925a:	bd80      	pop	{r7, pc}
 800925c:	40010000 	.word	0x40010000
 8009260:	40000400 	.word	0x40000400
 8009264:	40000800 	.word	0x40000800
 8009268:	40000c00 	.word	0x40000c00
 800926c:	40001000 	.word	0x40001000
 8009270:	40001400 	.word	0x40001400
 8009274:	40010400 	.word	0x40010400
 8009278:	40001800 	.word	0x40001800
 800927c:	40001c00 	.word	0x40001c00
 8009280:	40002000 	.word	0x40002000
 8009284:	40014000 	.word	0x40014000
 8009288:	40014400 	.word	0x40014400
 800928c:	40014800 	.word	0x40014800
 8009290:	08011694 	.word	0x08011694
 8009294:	00010007 	.word	0x00010007

08009298 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009298:	b580      	push	{r7, lr}
 800929a:	b084      	sub	sp, #16
 800929c:	af00      	add	r7, sp, #0
 800929e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	68db      	ldr	r3, [r3, #12]
 80092a6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	691b      	ldr	r3, [r3, #16]
 80092ae:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80092b0:	68bb      	ldr	r3, [r7, #8]
 80092b2:	f003 0302 	and.w	r3, r3, #2
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d020      	beq.n	80092fc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	f003 0302 	and.w	r3, r3, #2
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d01b      	beq.n	80092fc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	f06f 0202 	mvn.w	r2, #2
 80092cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	2201      	movs	r2, #1
 80092d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	699b      	ldr	r3, [r3, #24]
 80092da:	f003 0303 	and.w	r3, r3, #3
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d003      	beq.n	80092ea <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80092e2:	6878      	ldr	r0, [r7, #4]
 80092e4:	f000 fc9c 	bl	8009c20 <HAL_TIM_IC_CaptureCallback>
 80092e8:	e005      	b.n	80092f6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80092ea:	6878      	ldr	r0, [r7, #4]
 80092ec:	f000 fc8e 	bl	8009c0c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80092f0:	6878      	ldr	r0, [r7, #4]
 80092f2:	f000 fc9f 	bl	8009c34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	2200      	movs	r2, #0
 80092fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80092fc:	68bb      	ldr	r3, [r7, #8]
 80092fe:	f003 0304 	and.w	r3, r3, #4
 8009302:	2b00      	cmp	r3, #0
 8009304:	d020      	beq.n	8009348 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	f003 0304 	and.w	r3, r3, #4
 800930c:	2b00      	cmp	r3, #0
 800930e:	d01b      	beq.n	8009348 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	f06f 0204 	mvn.w	r2, #4
 8009318:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	2202      	movs	r2, #2
 800931e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	699b      	ldr	r3, [r3, #24]
 8009326:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800932a:	2b00      	cmp	r3, #0
 800932c:	d003      	beq.n	8009336 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800932e:	6878      	ldr	r0, [r7, #4]
 8009330:	f000 fc76 	bl	8009c20 <HAL_TIM_IC_CaptureCallback>
 8009334:	e005      	b.n	8009342 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009336:	6878      	ldr	r0, [r7, #4]
 8009338:	f000 fc68 	bl	8009c0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800933c:	6878      	ldr	r0, [r7, #4]
 800933e:	f000 fc79 	bl	8009c34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	2200      	movs	r2, #0
 8009346:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009348:	68bb      	ldr	r3, [r7, #8]
 800934a:	f003 0308 	and.w	r3, r3, #8
 800934e:	2b00      	cmp	r3, #0
 8009350:	d020      	beq.n	8009394 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	f003 0308 	and.w	r3, r3, #8
 8009358:	2b00      	cmp	r3, #0
 800935a:	d01b      	beq.n	8009394 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	f06f 0208 	mvn.w	r2, #8
 8009364:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	2204      	movs	r2, #4
 800936a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	69db      	ldr	r3, [r3, #28]
 8009372:	f003 0303 	and.w	r3, r3, #3
 8009376:	2b00      	cmp	r3, #0
 8009378:	d003      	beq.n	8009382 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800937a:	6878      	ldr	r0, [r7, #4]
 800937c:	f000 fc50 	bl	8009c20 <HAL_TIM_IC_CaptureCallback>
 8009380:	e005      	b.n	800938e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009382:	6878      	ldr	r0, [r7, #4]
 8009384:	f000 fc42 	bl	8009c0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009388:	6878      	ldr	r0, [r7, #4]
 800938a:	f000 fc53 	bl	8009c34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	2200      	movs	r2, #0
 8009392:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009394:	68bb      	ldr	r3, [r7, #8]
 8009396:	f003 0310 	and.w	r3, r3, #16
 800939a:	2b00      	cmp	r3, #0
 800939c:	d020      	beq.n	80093e0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	f003 0310 	and.w	r3, r3, #16
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d01b      	beq.n	80093e0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	f06f 0210 	mvn.w	r2, #16
 80093b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	2208      	movs	r2, #8
 80093b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	69db      	ldr	r3, [r3, #28]
 80093be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d003      	beq.n	80093ce <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80093c6:	6878      	ldr	r0, [r7, #4]
 80093c8:	f000 fc2a 	bl	8009c20 <HAL_TIM_IC_CaptureCallback>
 80093cc:	e005      	b.n	80093da <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80093ce:	6878      	ldr	r0, [r7, #4]
 80093d0:	f000 fc1c 	bl	8009c0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80093d4:	6878      	ldr	r0, [r7, #4]
 80093d6:	f000 fc2d 	bl	8009c34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	2200      	movs	r2, #0
 80093de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80093e0:	68bb      	ldr	r3, [r7, #8]
 80093e2:	f003 0301 	and.w	r3, r3, #1
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d00c      	beq.n	8009404 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	f003 0301 	and.w	r3, r3, #1
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d007      	beq.n	8009404 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	f06f 0201 	mvn.w	r2, #1
 80093fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80093fe:	6878      	ldr	r0, [r7, #4]
 8009400:	f7f8 fd4a 	bl	8001e98 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009404:	68bb      	ldr	r3, [r7, #8]
 8009406:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800940a:	2b00      	cmp	r3, #0
 800940c:	d104      	bne.n	8009418 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800940e:	68bb      	ldr	r3, [r7, #8]
 8009410:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009414:	2b00      	cmp	r3, #0
 8009416:	d00c      	beq.n	8009432 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800941e:	2b00      	cmp	r3, #0
 8009420:	d007      	beq.n	8009432 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800942a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800942c:	6878      	ldr	r0, [r7, #4]
 800942e:	f000 fec3 	bl	800a1b8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8009432:	68bb      	ldr	r3, [r7, #8]
 8009434:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009438:	2b00      	cmp	r3, #0
 800943a:	d00c      	beq.n	8009456 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009442:	2b00      	cmp	r3, #0
 8009444:	d007      	beq.n	8009456 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800944e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009450:	6878      	ldr	r0, [r7, #4]
 8009452:	f000 febb 	bl	800a1cc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009456:	68bb      	ldr	r3, [r7, #8]
 8009458:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800945c:	2b00      	cmp	r3, #0
 800945e:	d00c      	beq.n	800947a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009466:	2b00      	cmp	r3, #0
 8009468:	d007      	beq.n	800947a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009472:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009474:	6878      	ldr	r0, [r7, #4]
 8009476:	f000 fbe7 	bl	8009c48 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800947a:	68bb      	ldr	r3, [r7, #8]
 800947c:	f003 0320 	and.w	r3, r3, #32
 8009480:	2b00      	cmp	r3, #0
 8009482:	d00c      	beq.n	800949e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	f003 0320 	and.w	r3, r3, #32
 800948a:	2b00      	cmp	r3, #0
 800948c:	d007      	beq.n	800949e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	f06f 0220 	mvn.w	r2, #32
 8009496:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009498:	6878      	ldr	r0, [r7, #4]
 800949a:	f000 fe83 	bl	800a1a4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800949e:	bf00      	nop
 80094a0:	3710      	adds	r7, #16
 80094a2:	46bd      	mov	sp, r7
 80094a4:	bd80      	pop	{r7, pc}
	...

080094a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80094a8:	b580      	push	{r7, lr}
 80094aa:	b084      	sub	sp, #16
 80094ac:	af00      	add	r7, sp, #0
 80094ae:	6078      	str	r0, [r7, #4]
 80094b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80094b2:	2300      	movs	r3, #0
 80094b4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80094bc:	2b01      	cmp	r3, #1
 80094be:	d101      	bne.n	80094c4 <HAL_TIM_ConfigClockSource+0x1c>
 80094c0:	2302      	movs	r3, #2
 80094c2:	e38e      	b.n	8009be2 <HAL_TIM_ConfigClockSource+0x73a>
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	2201      	movs	r2, #1
 80094c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	2202      	movs	r2, #2
 80094d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 80094d4:	683b      	ldr	r3, [r7, #0]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80094dc:	d029      	beq.n	8009532 <HAL_TIM_ConfigClockSource+0x8a>
 80094de:	683b      	ldr	r3, [r7, #0]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	2b70      	cmp	r3, #112	@ 0x70
 80094e4:	d025      	beq.n	8009532 <HAL_TIM_ConfigClockSource+0x8a>
 80094e6:	683b      	ldr	r3, [r7, #0]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80094ee:	d020      	beq.n	8009532 <HAL_TIM_ConfigClockSource+0x8a>
 80094f0:	683b      	ldr	r3, [r7, #0]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	2b40      	cmp	r3, #64	@ 0x40
 80094f6:	d01c      	beq.n	8009532 <HAL_TIM_ConfigClockSource+0x8a>
 80094f8:	683b      	ldr	r3, [r7, #0]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	2b50      	cmp	r3, #80	@ 0x50
 80094fe:	d018      	beq.n	8009532 <HAL_TIM_ConfigClockSource+0x8a>
 8009500:	683b      	ldr	r3, [r7, #0]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	2b60      	cmp	r3, #96	@ 0x60
 8009506:	d014      	beq.n	8009532 <HAL_TIM_ConfigClockSource+0x8a>
 8009508:	683b      	ldr	r3, [r7, #0]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	2b00      	cmp	r3, #0
 800950e:	d010      	beq.n	8009532 <HAL_TIM_ConfigClockSource+0x8a>
 8009510:	683b      	ldr	r3, [r7, #0]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	2b10      	cmp	r3, #16
 8009516:	d00c      	beq.n	8009532 <HAL_TIM_ConfigClockSource+0x8a>
 8009518:	683b      	ldr	r3, [r7, #0]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	2b20      	cmp	r3, #32
 800951e:	d008      	beq.n	8009532 <HAL_TIM_ConfigClockSource+0x8a>
 8009520:	683b      	ldr	r3, [r7, #0]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	2b30      	cmp	r3, #48	@ 0x30
 8009526:	d004      	beq.n	8009532 <HAL_TIM_ConfigClockSource+0x8a>
 8009528:	f241 5151 	movw	r1, #5457	@ 0x1551
 800952c:	4868      	ldr	r0, [pc, #416]	@ (80096d0 <HAL_TIM_ConfigClockSource+0x228>)
 800952e:	f7f9 f8a3 	bl	8002678 <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	689b      	ldr	r3, [r3, #8]
 8009538:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800953a:	68ba      	ldr	r2, [r7, #8]
 800953c:	4b65      	ldr	r3, [pc, #404]	@ (80096d4 <HAL_TIM_ConfigClockSource+0x22c>)
 800953e:	4013      	ands	r3, r2
 8009540:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009542:	68bb      	ldr	r3, [r7, #8]
 8009544:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009548:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	68ba      	ldr	r2, [r7, #8]
 8009550:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009552:	683b      	ldr	r3, [r7, #0]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	4a60      	ldr	r2, [pc, #384]	@ (80096d8 <HAL_TIM_ConfigClockSource+0x230>)
 8009558:	4293      	cmp	r3, r2
 800955a:	f000 82ff 	beq.w	8009b5c <HAL_TIM_ConfigClockSource+0x6b4>
 800955e:	4a5e      	ldr	r2, [pc, #376]	@ (80096d8 <HAL_TIM_ConfigClockSource+0x230>)
 8009560:	4293      	cmp	r3, r2
 8009562:	f200 8331 	bhi.w	8009bc8 <HAL_TIM_ConfigClockSource+0x720>
 8009566:	4a5d      	ldr	r2, [pc, #372]	@ (80096dc <HAL_TIM_ConfigClockSource+0x234>)
 8009568:	4293      	cmp	r3, r2
 800956a:	f000 82f7 	beq.w	8009b5c <HAL_TIM_ConfigClockSource+0x6b4>
 800956e:	4a5b      	ldr	r2, [pc, #364]	@ (80096dc <HAL_TIM_ConfigClockSource+0x234>)
 8009570:	4293      	cmp	r3, r2
 8009572:	f200 8329 	bhi.w	8009bc8 <HAL_TIM_ConfigClockSource+0x720>
 8009576:	4a5a      	ldr	r2, [pc, #360]	@ (80096e0 <HAL_TIM_ConfigClockSource+0x238>)
 8009578:	4293      	cmp	r3, r2
 800957a:	f000 82ef 	beq.w	8009b5c <HAL_TIM_ConfigClockSource+0x6b4>
 800957e:	4a58      	ldr	r2, [pc, #352]	@ (80096e0 <HAL_TIM_ConfigClockSource+0x238>)
 8009580:	4293      	cmp	r3, r2
 8009582:	f200 8321 	bhi.w	8009bc8 <HAL_TIM_ConfigClockSource+0x720>
 8009586:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800958a:	f000 82e7 	beq.w	8009b5c <HAL_TIM_ConfigClockSource+0x6b4>
 800958e:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8009592:	f200 8319 	bhi.w	8009bc8 <HAL_TIM_ConfigClockSource+0x720>
 8009596:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800959a:	f000 82df 	beq.w	8009b5c <HAL_TIM_ConfigClockSource+0x6b4>
 800959e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80095a2:	f200 8311 	bhi.w	8009bc8 <HAL_TIM_ConfigClockSource+0x720>
 80095a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80095aa:	f000 812a 	beq.w	8009802 <HAL_TIM_ConfigClockSource+0x35a>
 80095ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80095b2:	f200 8309 	bhi.w	8009bc8 <HAL_TIM_ConfigClockSource+0x720>
 80095b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80095ba:	d02e      	beq.n	800961a <HAL_TIM_ConfigClockSource+0x172>
 80095bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80095c0:	f200 8302 	bhi.w	8009bc8 <HAL_TIM_ConfigClockSource+0x720>
 80095c4:	2b70      	cmp	r3, #112	@ 0x70
 80095c6:	f000 80a7 	beq.w	8009718 <HAL_TIM_ConfigClockSource+0x270>
 80095ca:	2b70      	cmp	r3, #112	@ 0x70
 80095cc:	f200 82fc 	bhi.w	8009bc8 <HAL_TIM_ConfigClockSource+0x720>
 80095d0:	2b60      	cmp	r3, #96	@ 0x60
 80095d2:	f000 81f3 	beq.w	80099bc <HAL_TIM_ConfigClockSource+0x514>
 80095d6:	2b60      	cmp	r3, #96	@ 0x60
 80095d8:	f200 82f6 	bhi.w	8009bc8 <HAL_TIM_ConfigClockSource+0x720>
 80095dc:	2b50      	cmp	r3, #80	@ 0x50
 80095de:	f000 818d 	beq.w	80098fc <HAL_TIM_ConfigClockSource+0x454>
 80095e2:	2b50      	cmp	r3, #80	@ 0x50
 80095e4:	f200 82f0 	bhi.w	8009bc8 <HAL_TIM_ConfigClockSource+0x720>
 80095e8:	2b40      	cmp	r3, #64	@ 0x40
 80095ea:	f000 8257 	beq.w	8009a9c <HAL_TIM_ConfigClockSource+0x5f4>
 80095ee:	2b40      	cmp	r3, #64	@ 0x40
 80095f0:	f200 82ea 	bhi.w	8009bc8 <HAL_TIM_ConfigClockSource+0x720>
 80095f4:	2b30      	cmp	r3, #48	@ 0x30
 80095f6:	f000 82b1 	beq.w	8009b5c <HAL_TIM_ConfigClockSource+0x6b4>
 80095fa:	2b30      	cmp	r3, #48	@ 0x30
 80095fc:	f200 82e4 	bhi.w	8009bc8 <HAL_TIM_ConfigClockSource+0x720>
 8009600:	2b20      	cmp	r3, #32
 8009602:	f000 82ab 	beq.w	8009b5c <HAL_TIM_ConfigClockSource+0x6b4>
 8009606:	2b20      	cmp	r3, #32
 8009608:	f200 82de 	bhi.w	8009bc8 <HAL_TIM_ConfigClockSource+0x720>
 800960c:	2b00      	cmp	r3, #0
 800960e:	f000 82a5 	beq.w	8009b5c <HAL_TIM_ConfigClockSource+0x6b4>
 8009612:	2b10      	cmp	r3, #16
 8009614:	f000 82a2 	beq.w	8009b5c <HAL_TIM_ConfigClockSource+0x6b4>
 8009618:	e2d6      	b.n	8009bc8 <HAL_TIM_ConfigClockSource+0x720>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	4a31      	ldr	r2, [pc, #196]	@ (80096e4 <HAL_TIM_ConfigClockSource+0x23c>)
 8009620:	4293      	cmp	r3, r2
 8009622:	f000 82d4 	beq.w	8009bce <HAL_TIM_ConfigClockSource+0x726>
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800962e:	f000 82ce 	beq.w	8009bce <HAL_TIM_ConfigClockSource+0x726>
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	4a2c      	ldr	r2, [pc, #176]	@ (80096e8 <HAL_TIM_ConfigClockSource+0x240>)
 8009638:	4293      	cmp	r3, r2
 800963a:	f000 82c8 	beq.w	8009bce <HAL_TIM_ConfigClockSource+0x726>
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	4a2a      	ldr	r2, [pc, #168]	@ (80096ec <HAL_TIM_ConfigClockSource+0x244>)
 8009644:	4293      	cmp	r3, r2
 8009646:	f000 82c2 	beq.w	8009bce <HAL_TIM_ConfigClockSource+0x726>
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	4a28      	ldr	r2, [pc, #160]	@ (80096f0 <HAL_TIM_ConfigClockSource+0x248>)
 8009650:	4293      	cmp	r3, r2
 8009652:	f000 82bc 	beq.w	8009bce <HAL_TIM_ConfigClockSource+0x726>
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	4a26      	ldr	r2, [pc, #152]	@ (80096f4 <HAL_TIM_ConfigClockSource+0x24c>)
 800965c:	4293      	cmp	r3, r2
 800965e:	f000 82b6 	beq.w	8009bce <HAL_TIM_ConfigClockSource+0x726>
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	4a24      	ldr	r2, [pc, #144]	@ (80096f8 <HAL_TIM_ConfigClockSource+0x250>)
 8009668:	4293      	cmp	r3, r2
 800966a:	f000 82b0 	beq.w	8009bce <HAL_TIM_ConfigClockSource+0x726>
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	4a22      	ldr	r2, [pc, #136]	@ (80096fc <HAL_TIM_ConfigClockSource+0x254>)
 8009674:	4293      	cmp	r3, r2
 8009676:	f000 82aa 	beq.w	8009bce <HAL_TIM_ConfigClockSource+0x726>
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	4a20      	ldr	r2, [pc, #128]	@ (8009700 <HAL_TIM_ConfigClockSource+0x258>)
 8009680:	4293      	cmp	r3, r2
 8009682:	f000 82a4 	beq.w	8009bce <HAL_TIM_ConfigClockSource+0x726>
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	4a1e      	ldr	r2, [pc, #120]	@ (8009704 <HAL_TIM_ConfigClockSource+0x25c>)
 800968c:	4293      	cmp	r3, r2
 800968e:	f000 829e 	beq.w	8009bce <HAL_TIM_ConfigClockSource+0x726>
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	4a1c      	ldr	r2, [pc, #112]	@ (8009708 <HAL_TIM_ConfigClockSource+0x260>)
 8009698:	4293      	cmp	r3, r2
 800969a:	f000 8298 	beq.w	8009bce <HAL_TIM_ConfigClockSource+0x726>
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	4a1a      	ldr	r2, [pc, #104]	@ (800970c <HAL_TIM_ConfigClockSource+0x264>)
 80096a4:	4293      	cmp	r3, r2
 80096a6:	f000 8292 	beq.w	8009bce <HAL_TIM_ConfigClockSource+0x726>
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	4a18      	ldr	r2, [pc, #96]	@ (8009710 <HAL_TIM_ConfigClockSource+0x268>)
 80096b0:	4293      	cmp	r3, r2
 80096b2:	f000 828c 	beq.w	8009bce <HAL_TIM_ConfigClockSource+0x726>
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	4a16      	ldr	r2, [pc, #88]	@ (8009714 <HAL_TIM_ConfigClockSource+0x26c>)
 80096bc:	4293      	cmp	r3, r2
 80096be:	f000 8286 	beq.w	8009bce <HAL_TIM_ConfigClockSource+0x726>
 80096c2:	f241 515d 	movw	r1, #5469	@ 0x155d
 80096c6:	4802      	ldr	r0, [pc, #8]	@ (80096d0 <HAL_TIM_ConfigClockSource+0x228>)
 80096c8:	f7f8 ffd6 	bl	8002678 <assert_failed>
      break;
 80096cc:	e27f      	b.n	8009bce <HAL_TIM_ConfigClockSource+0x726>
 80096ce:	bf00      	nop
 80096d0:	08011694 	.word	0x08011694
 80096d4:	ffceff88 	.word	0xffceff88
 80096d8:	00100040 	.word	0x00100040
 80096dc:	00100030 	.word	0x00100030
 80096e0:	00100020 	.word	0x00100020
 80096e4:	40010000 	.word	0x40010000
 80096e8:	40000400 	.word	0x40000400
 80096ec:	40000800 	.word	0x40000800
 80096f0:	40000c00 	.word	0x40000c00
 80096f4:	40001000 	.word	0x40001000
 80096f8:	40001400 	.word	0x40001400
 80096fc:	40010400 	.word	0x40010400
 8009700:	40001800 	.word	0x40001800
 8009704:	40001c00 	.word	0x40001c00
 8009708:	40002000 	.word	0x40002000
 800970c:	40014000 	.word	0x40014000
 8009710:	40014400 	.word	0x40014400
 8009714:	40014800 	.word	0x40014800
    }

    case TIM_CLOCKSOURCE_ETRMODE1:
    {
      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	4a71      	ldr	r2, [pc, #452]	@ (80098e4 <HAL_TIM_ConfigClockSource+0x43c>)
 800971e:	4293      	cmp	r3, r2
 8009720:	d01d      	beq.n	800975e <HAL_TIM_ConfigClockSource+0x2b6>
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800972a:	d018      	beq.n	800975e <HAL_TIM_ConfigClockSource+0x2b6>
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	4a6d      	ldr	r2, [pc, #436]	@ (80098e8 <HAL_TIM_ConfigClockSource+0x440>)
 8009732:	4293      	cmp	r3, r2
 8009734:	d013      	beq.n	800975e <HAL_TIM_ConfigClockSource+0x2b6>
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	4a6c      	ldr	r2, [pc, #432]	@ (80098ec <HAL_TIM_ConfigClockSource+0x444>)
 800973c:	4293      	cmp	r3, r2
 800973e:	d00e      	beq.n	800975e <HAL_TIM_ConfigClockSource+0x2b6>
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	4a6a      	ldr	r2, [pc, #424]	@ (80098f0 <HAL_TIM_ConfigClockSource+0x448>)
 8009746:	4293      	cmp	r3, r2
 8009748:	d009      	beq.n	800975e <HAL_TIM_ConfigClockSource+0x2b6>
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	4a69      	ldr	r2, [pc, #420]	@ (80098f4 <HAL_TIM_ConfigClockSource+0x44c>)
 8009750:	4293      	cmp	r3, r2
 8009752:	d004      	beq.n	800975e <HAL_TIM_ConfigClockSource+0x2b6>
 8009754:	f241 5164 	movw	r1, #5476	@ 0x1564
 8009758:	4867      	ldr	r0, [pc, #412]	@ (80098f8 <HAL_TIM_ConfigClockSource+0x450>)
 800975a:	f7f8 ff8d 	bl	8002678 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800975e:	683b      	ldr	r3, [r7, #0]
 8009760:	689b      	ldr	r3, [r3, #8]
 8009762:	2b00      	cmp	r3, #0
 8009764:	d013      	beq.n	800978e <HAL_TIM_ConfigClockSource+0x2e6>
 8009766:	683b      	ldr	r3, [r7, #0]
 8009768:	689b      	ldr	r3, [r3, #8]
 800976a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800976e:	d00e      	beq.n	800978e <HAL_TIM_ConfigClockSource+0x2e6>
 8009770:	683b      	ldr	r3, [r7, #0]
 8009772:	689b      	ldr	r3, [r3, #8]
 8009774:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009778:	d009      	beq.n	800978e <HAL_TIM_ConfigClockSource+0x2e6>
 800977a:	683b      	ldr	r3, [r7, #0]
 800977c:	689b      	ldr	r3, [r3, #8]
 800977e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009782:	d004      	beq.n	800978e <HAL_TIM_ConfigClockSource+0x2e6>
 8009784:	f241 5167 	movw	r1, #5479	@ 0x1567
 8009788:	485b      	ldr	r0, [pc, #364]	@ (80098f8 <HAL_TIM_ConfigClockSource+0x450>)
 800978a:	f7f8 ff75 	bl	8002678 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800978e:	683b      	ldr	r3, [r7, #0]
 8009790:	685b      	ldr	r3, [r3, #4]
 8009792:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009796:	d014      	beq.n	80097c2 <HAL_TIM_ConfigClockSource+0x31a>
 8009798:	683b      	ldr	r3, [r7, #0]
 800979a:	685b      	ldr	r3, [r3, #4]
 800979c:	2b00      	cmp	r3, #0
 800979e:	d010      	beq.n	80097c2 <HAL_TIM_ConfigClockSource+0x31a>
 80097a0:	683b      	ldr	r3, [r7, #0]
 80097a2:	685b      	ldr	r3, [r3, #4]
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d00c      	beq.n	80097c2 <HAL_TIM_ConfigClockSource+0x31a>
 80097a8:	683b      	ldr	r3, [r7, #0]
 80097aa:	685b      	ldr	r3, [r3, #4]
 80097ac:	2b02      	cmp	r3, #2
 80097ae:	d008      	beq.n	80097c2 <HAL_TIM_ConfigClockSource+0x31a>
 80097b0:	683b      	ldr	r3, [r7, #0]
 80097b2:	685b      	ldr	r3, [r3, #4]
 80097b4:	2b0a      	cmp	r3, #10
 80097b6:	d004      	beq.n	80097c2 <HAL_TIM_ConfigClockSource+0x31a>
 80097b8:	f241 5168 	movw	r1, #5480	@ 0x1568
 80097bc:	484e      	ldr	r0, [pc, #312]	@ (80098f8 <HAL_TIM_ConfigClockSource+0x450>)
 80097be:	f7f8 ff5b 	bl	8002678 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80097c2:	683b      	ldr	r3, [r7, #0]
 80097c4:	68db      	ldr	r3, [r3, #12]
 80097c6:	2b0f      	cmp	r3, #15
 80097c8:	d904      	bls.n	80097d4 <HAL_TIM_ConfigClockSource+0x32c>
 80097ca:	f241 5169 	movw	r1, #5481	@ 0x1569
 80097ce:	484a      	ldr	r0, [pc, #296]	@ (80098f8 <HAL_TIM_ConfigClockSource+0x450>)
 80097d0:	f7f8 ff52 	bl	8002678 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80097d8:	683b      	ldr	r3, [r7, #0]
 80097da:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80097dc:	683b      	ldr	r3, [r7, #0]
 80097de:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80097e0:	683b      	ldr	r3, [r7, #0]
 80097e2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80097e4:	f000 fb58 	bl	8009e98 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	689b      	ldr	r3, [r3, #8]
 80097ee:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80097f0:	68bb      	ldr	r3, [r7, #8]
 80097f2:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80097f6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	68ba      	ldr	r2, [r7, #8]
 80097fe:	609a      	str	r2, [r3, #8]
      break;
 8009800:	e1e6      	b.n	8009bd0 <HAL_TIM_ConfigClockSource+0x728>
    }

    case TIM_CLOCKSOURCE_ETRMODE2:
    {
      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	4a37      	ldr	r2, [pc, #220]	@ (80098e4 <HAL_TIM_ConfigClockSource+0x43c>)
 8009808:	4293      	cmp	r3, r2
 800980a:	d01d      	beq.n	8009848 <HAL_TIM_ConfigClockSource+0x3a0>
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009814:	d018      	beq.n	8009848 <HAL_TIM_ConfigClockSource+0x3a0>
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	4a33      	ldr	r2, [pc, #204]	@ (80098e8 <HAL_TIM_ConfigClockSource+0x440>)
 800981c:	4293      	cmp	r3, r2
 800981e:	d013      	beq.n	8009848 <HAL_TIM_ConfigClockSource+0x3a0>
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	4a31      	ldr	r2, [pc, #196]	@ (80098ec <HAL_TIM_ConfigClockSource+0x444>)
 8009826:	4293      	cmp	r3, r2
 8009828:	d00e      	beq.n	8009848 <HAL_TIM_ConfigClockSource+0x3a0>
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	4a30      	ldr	r2, [pc, #192]	@ (80098f0 <HAL_TIM_ConfigClockSource+0x448>)
 8009830:	4293      	cmp	r3, r2
 8009832:	d009      	beq.n	8009848 <HAL_TIM_ConfigClockSource+0x3a0>
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	4a2e      	ldr	r2, [pc, #184]	@ (80098f4 <HAL_TIM_ConfigClockSource+0x44c>)
 800983a:	4293      	cmp	r3, r2
 800983c:	d004      	beq.n	8009848 <HAL_TIM_ConfigClockSource+0x3a0>
 800983e:	f241 517c 	movw	r1, #5500	@ 0x157c
 8009842:	482d      	ldr	r0, [pc, #180]	@ (80098f8 <HAL_TIM_ConfigClockSource+0x450>)
 8009844:	f7f8 ff18 	bl	8002678 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8009848:	683b      	ldr	r3, [r7, #0]
 800984a:	689b      	ldr	r3, [r3, #8]
 800984c:	2b00      	cmp	r3, #0
 800984e:	d013      	beq.n	8009878 <HAL_TIM_ConfigClockSource+0x3d0>
 8009850:	683b      	ldr	r3, [r7, #0]
 8009852:	689b      	ldr	r3, [r3, #8]
 8009854:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009858:	d00e      	beq.n	8009878 <HAL_TIM_ConfigClockSource+0x3d0>
 800985a:	683b      	ldr	r3, [r7, #0]
 800985c:	689b      	ldr	r3, [r3, #8]
 800985e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009862:	d009      	beq.n	8009878 <HAL_TIM_ConfigClockSource+0x3d0>
 8009864:	683b      	ldr	r3, [r7, #0]
 8009866:	689b      	ldr	r3, [r3, #8]
 8009868:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800986c:	d004      	beq.n	8009878 <HAL_TIM_ConfigClockSource+0x3d0>
 800986e:	f241 517f 	movw	r1, #5503	@ 0x157f
 8009872:	4821      	ldr	r0, [pc, #132]	@ (80098f8 <HAL_TIM_ConfigClockSource+0x450>)
 8009874:	f7f8 ff00 	bl	8002678 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8009878:	683b      	ldr	r3, [r7, #0]
 800987a:	685b      	ldr	r3, [r3, #4]
 800987c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009880:	d014      	beq.n	80098ac <HAL_TIM_ConfigClockSource+0x404>
 8009882:	683b      	ldr	r3, [r7, #0]
 8009884:	685b      	ldr	r3, [r3, #4]
 8009886:	2b00      	cmp	r3, #0
 8009888:	d010      	beq.n	80098ac <HAL_TIM_ConfigClockSource+0x404>
 800988a:	683b      	ldr	r3, [r7, #0]
 800988c:	685b      	ldr	r3, [r3, #4]
 800988e:	2b00      	cmp	r3, #0
 8009890:	d00c      	beq.n	80098ac <HAL_TIM_ConfigClockSource+0x404>
 8009892:	683b      	ldr	r3, [r7, #0]
 8009894:	685b      	ldr	r3, [r3, #4]
 8009896:	2b02      	cmp	r3, #2
 8009898:	d008      	beq.n	80098ac <HAL_TIM_ConfigClockSource+0x404>
 800989a:	683b      	ldr	r3, [r7, #0]
 800989c:	685b      	ldr	r3, [r3, #4]
 800989e:	2b0a      	cmp	r3, #10
 80098a0:	d004      	beq.n	80098ac <HAL_TIM_ConfigClockSource+0x404>
 80098a2:	f44f 51ac 	mov.w	r1, #5504	@ 0x1580
 80098a6:	4814      	ldr	r0, [pc, #80]	@ (80098f8 <HAL_TIM_ConfigClockSource+0x450>)
 80098a8:	f7f8 fee6 	bl	8002678 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80098ac:	683b      	ldr	r3, [r7, #0]
 80098ae:	68db      	ldr	r3, [r3, #12]
 80098b0:	2b0f      	cmp	r3, #15
 80098b2:	d904      	bls.n	80098be <HAL_TIM_ConfigClockSource+0x416>
 80098b4:	f241 5181 	movw	r1, #5505	@ 0x1581
 80098b8:	480f      	ldr	r0, [pc, #60]	@ (80098f8 <HAL_TIM_ConfigClockSource+0x450>)
 80098ba:	f7f8 fedd 	bl	8002678 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80098c2:	683b      	ldr	r3, [r7, #0]
 80098c4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80098c6:	683b      	ldr	r3, [r7, #0]
 80098c8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80098ca:	683b      	ldr	r3, [r7, #0]
 80098cc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80098ce:	f000 fae3 	bl	8009e98 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	689a      	ldr	r2, [r3, #8]
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80098e0:	609a      	str	r2, [r3, #8]
      break;
 80098e2:	e175      	b.n	8009bd0 <HAL_TIM_ConfigClockSource+0x728>
 80098e4:	40010000 	.word	0x40010000
 80098e8:	40000400 	.word	0x40000400
 80098ec:	40000800 	.word	0x40000800
 80098f0:	40000c00 	.word	0x40000c00
 80098f4:	40010400 	.word	0x40010400
 80098f8:	08011694 	.word	0x08011694
    }

    case TIM_CLOCKSOURCE_TI1:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	4a5e      	ldr	r2, [pc, #376]	@ (8009a7c <HAL_TIM_ConfigClockSource+0x5d4>)
 8009902:	4293      	cmp	r3, r2
 8009904:	d027      	beq.n	8009956 <HAL_TIM_ConfigClockSource+0x4ae>
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800990e:	d022      	beq.n	8009956 <HAL_TIM_ConfigClockSource+0x4ae>
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	4a5a      	ldr	r2, [pc, #360]	@ (8009a80 <HAL_TIM_ConfigClockSource+0x5d8>)
 8009916:	4293      	cmp	r3, r2
 8009918:	d01d      	beq.n	8009956 <HAL_TIM_ConfigClockSource+0x4ae>
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	4a59      	ldr	r2, [pc, #356]	@ (8009a84 <HAL_TIM_ConfigClockSource+0x5dc>)
 8009920:	4293      	cmp	r3, r2
 8009922:	d018      	beq.n	8009956 <HAL_TIM_ConfigClockSource+0x4ae>
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	4a57      	ldr	r2, [pc, #348]	@ (8009a88 <HAL_TIM_ConfigClockSource+0x5e0>)
 800992a:	4293      	cmp	r3, r2
 800992c:	d013      	beq.n	8009956 <HAL_TIM_ConfigClockSource+0x4ae>
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	4a56      	ldr	r2, [pc, #344]	@ (8009a8c <HAL_TIM_ConfigClockSource+0x5e4>)
 8009934:	4293      	cmp	r3, r2
 8009936:	d00e      	beq.n	8009956 <HAL_TIM_ConfigClockSource+0x4ae>
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	4a54      	ldr	r2, [pc, #336]	@ (8009a90 <HAL_TIM_ConfigClockSource+0x5e8>)
 800993e:	4293      	cmp	r3, r2
 8009940:	d009      	beq.n	8009956 <HAL_TIM_ConfigClockSource+0x4ae>
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	4a53      	ldr	r2, [pc, #332]	@ (8009a94 <HAL_TIM_ConfigClockSource+0x5ec>)
 8009948:	4293      	cmp	r3, r2
 800994a:	d004      	beq.n	8009956 <HAL_TIM_ConfigClockSource+0x4ae>
 800994c:	f241 5190 	movw	r1, #5520	@ 0x1590
 8009950:	4851      	ldr	r0, [pc, #324]	@ (8009a98 <HAL_TIM_ConfigClockSource+0x5f0>)
 8009952:	f7f8 fe91 	bl	8002678 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8009956:	683b      	ldr	r3, [r7, #0]
 8009958:	685b      	ldr	r3, [r3, #4]
 800995a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800995e:	d014      	beq.n	800998a <HAL_TIM_ConfigClockSource+0x4e2>
 8009960:	683b      	ldr	r3, [r7, #0]
 8009962:	685b      	ldr	r3, [r3, #4]
 8009964:	2b00      	cmp	r3, #0
 8009966:	d010      	beq.n	800998a <HAL_TIM_ConfigClockSource+0x4e2>
 8009968:	683b      	ldr	r3, [r7, #0]
 800996a:	685b      	ldr	r3, [r3, #4]
 800996c:	2b00      	cmp	r3, #0
 800996e:	d00c      	beq.n	800998a <HAL_TIM_ConfigClockSource+0x4e2>
 8009970:	683b      	ldr	r3, [r7, #0]
 8009972:	685b      	ldr	r3, [r3, #4]
 8009974:	2b02      	cmp	r3, #2
 8009976:	d008      	beq.n	800998a <HAL_TIM_ConfigClockSource+0x4e2>
 8009978:	683b      	ldr	r3, [r7, #0]
 800997a:	685b      	ldr	r3, [r3, #4]
 800997c:	2b0a      	cmp	r3, #10
 800997e:	d004      	beq.n	800998a <HAL_TIM_ConfigClockSource+0x4e2>
 8009980:	f241 5193 	movw	r1, #5523	@ 0x1593
 8009984:	4844      	ldr	r0, [pc, #272]	@ (8009a98 <HAL_TIM_ConfigClockSource+0x5f0>)
 8009986:	f7f8 fe77 	bl	8002678 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800998a:	683b      	ldr	r3, [r7, #0]
 800998c:	68db      	ldr	r3, [r3, #12]
 800998e:	2b0f      	cmp	r3, #15
 8009990:	d904      	bls.n	800999c <HAL_TIM_ConfigClockSource+0x4f4>
 8009992:	f241 5194 	movw	r1, #5524	@ 0x1594
 8009996:	4840      	ldr	r0, [pc, #256]	@ (8009a98 <HAL_TIM_ConfigClockSource+0x5f0>)
 8009998:	f7f8 fe6e 	bl	8002678 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80099a0:	683b      	ldr	r3, [r7, #0]
 80099a2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80099a4:	683b      	ldr	r3, [r7, #0]
 80099a6:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80099a8:	461a      	mov	r2, r3
 80099aa:	f000 f9f7 	bl	8009d9c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	2150      	movs	r1, #80	@ 0x50
 80099b4:	4618      	mov	r0, r3
 80099b6:	f000 fa51 	bl	8009e5c <TIM_ITRx_SetConfig>
      break;
 80099ba:	e109      	b.n	8009bd0 <HAL_TIM_ConfigClockSource+0x728>
    }

    case TIM_CLOCKSOURCE_TI2:
    {
      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	4a2e      	ldr	r2, [pc, #184]	@ (8009a7c <HAL_TIM_ConfigClockSource+0x5d4>)
 80099c2:	4293      	cmp	r3, r2
 80099c4:	d027      	beq.n	8009a16 <HAL_TIM_ConfigClockSource+0x56e>
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80099ce:	d022      	beq.n	8009a16 <HAL_TIM_ConfigClockSource+0x56e>
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	4a2a      	ldr	r2, [pc, #168]	@ (8009a80 <HAL_TIM_ConfigClockSource+0x5d8>)
 80099d6:	4293      	cmp	r3, r2
 80099d8:	d01d      	beq.n	8009a16 <HAL_TIM_ConfigClockSource+0x56e>
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	4a29      	ldr	r2, [pc, #164]	@ (8009a84 <HAL_TIM_ConfigClockSource+0x5dc>)
 80099e0:	4293      	cmp	r3, r2
 80099e2:	d018      	beq.n	8009a16 <HAL_TIM_ConfigClockSource+0x56e>
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	4a27      	ldr	r2, [pc, #156]	@ (8009a88 <HAL_TIM_ConfigClockSource+0x5e0>)
 80099ea:	4293      	cmp	r3, r2
 80099ec:	d013      	beq.n	8009a16 <HAL_TIM_ConfigClockSource+0x56e>
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	4a26      	ldr	r2, [pc, #152]	@ (8009a8c <HAL_TIM_ConfigClockSource+0x5e4>)
 80099f4:	4293      	cmp	r3, r2
 80099f6:	d00e      	beq.n	8009a16 <HAL_TIM_ConfigClockSource+0x56e>
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	4a24      	ldr	r2, [pc, #144]	@ (8009a90 <HAL_TIM_ConfigClockSource+0x5e8>)
 80099fe:	4293      	cmp	r3, r2
 8009a00:	d009      	beq.n	8009a16 <HAL_TIM_ConfigClockSource+0x56e>
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	4a23      	ldr	r2, [pc, #140]	@ (8009a94 <HAL_TIM_ConfigClockSource+0x5ec>)
 8009a08:	4293      	cmp	r3, r2
 8009a0a:	d004      	beq.n	8009a16 <HAL_TIM_ConfigClockSource+0x56e>
 8009a0c:	f44f 51ad 	mov.w	r1, #5536	@ 0x15a0
 8009a10:	4821      	ldr	r0, [pc, #132]	@ (8009a98 <HAL_TIM_ConfigClockSource+0x5f0>)
 8009a12:	f7f8 fe31 	bl	8002678 <assert_failed>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8009a16:	683b      	ldr	r3, [r7, #0]
 8009a18:	685b      	ldr	r3, [r3, #4]
 8009a1a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009a1e:	d014      	beq.n	8009a4a <HAL_TIM_ConfigClockSource+0x5a2>
 8009a20:	683b      	ldr	r3, [r7, #0]
 8009a22:	685b      	ldr	r3, [r3, #4]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d010      	beq.n	8009a4a <HAL_TIM_ConfigClockSource+0x5a2>
 8009a28:	683b      	ldr	r3, [r7, #0]
 8009a2a:	685b      	ldr	r3, [r3, #4]
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d00c      	beq.n	8009a4a <HAL_TIM_ConfigClockSource+0x5a2>
 8009a30:	683b      	ldr	r3, [r7, #0]
 8009a32:	685b      	ldr	r3, [r3, #4]
 8009a34:	2b02      	cmp	r3, #2
 8009a36:	d008      	beq.n	8009a4a <HAL_TIM_ConfigClockSource+0x5a2>
 8009a38:	683b      	ldr	r3, [r7, #0]
 8009a3a:	685b      	ldr	r3, [r3, #4]
 8009a3c:	2b0a      	cmp	r3, #10
 8009a3e:	d004      	beq.n	8009a4a <HAL_TIM_ConfigClockSource+0x5a2>
 8009a40:	f241 51a3 	movw	r1, #5539	@ 0x15a3
 8009a44:	4814      	ldr	r0, [pc, #80]	@ (8009a98 <HAL_TIM_ConfigClockSource+0x5f0>)
 8009a46:	f7f8 fe17 	bl	8002678 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8009a4a:	683b      	ldr	r3, [r7, #0]
 8009a4c:	68db      	ldr	r3, [r3, #12]
 8009a4e:	2b0f      	cmp	r3, #15
 8009a50:	d904      	bls.n	8009a5c <HAL_TIM_ConfigClockSource+0x5b4>
 8009a52:	f241 51a4 	movw	r1, #5540	@ 0x15a4
 8009a56:	4810      	ldr	r0, [pc, #64]	@ (8009a98 <HAL_TIM_ConfigClockSource+0x5f0>)
 8009a58:	f7f8 fe0e 	bl	8002678 <assert_failed>

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009a60:	683b      	ldr	r3, [r7, #0]
 8009a62:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009a64:	683b      	ldr	r3, [r7, #0]
 8009a66:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009a68:	461a      	mov	r2, r3
 8009a6a:	f000 f9c6 	bl	8009dfa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	2160      	movs	r1, #96	@ 0x60
 8009a74:	4618      	mov	r0, r3
 8009a76:	f000 f9f1 	bl	8009e5c <TIM_ITRx_SetConfig>
      break;
 8009a7a:	e0a9      	b.n	8009bd0 <HAL_TIM_ConfigClockSource+0x728>
 8009a7c:	40010000 	.word	0x40010000
 8009a80:	40000400 	.word	0x40000400
 8009a84:	40000800 	.word	0x40000800
 8009a88:	40000c00 	.word	0x40000c00
 8009a8c:	40010400 	.word	0x40010400
 8009a90:	40001800 	.word	0x40001800
 8009a94:	40014000 	.word	0x40014000
 8009a98:	08011694 	.word	0x08011694
    }

    case TIM_CLOCKSOURCE_TI1ED:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	4a52      	ldr	r2, [pc, #328]	@ (8009bec <HAL_TIM_ConfigClockSource+0x744>)
 8009aa2:	4293      	cmp	r3, r2
 8009aa4:	d027      	beq.n	8009af6 <HAL_TIM_ConfigClockSource+0x64e>
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009aae:	d022      	beq.n	8009af6 <HAL_TIM_ConfigClockSource+0x64e>
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	4a4e      	ldr	r2, [pc, #312]	@ (8009bf0 <HAL_TIM_ConfigClockSource+0x748>)
 8009ab6:	4293      	cmp	r3, r2
 8009ab8:	d01d      	beq.n	8009af6 <HAL_TIM_ConfigClockSource+0x64e>
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	4a4d      	ldr	r2, [pc, #308]	@ (8009bf4 <HAL_TIM_ConfigClockSource+0x74c>)
 8009ac0:	4293      	cmp	r3, r2
 8009ac2:	d018      	beq.n	8009af6 <HAL_TIM_ConfigClockSource+0x64e>
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	4a4b      	ldr	r2, [pc, #300]	@ (8009bf8 <HAL_TIM_ConfigClockSource+0x750>)
 8009aca:	4293      	cmp	r3, r2
 8009acc:	d013      	beq.n	8009af6 <HAL_TIM_ConfigClockSource+0x64e>
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	4a4a      	ldr	r2, [pc, #296]	@ (8009bfc <HAL_TIM_ConfigClockSource+0x754>)
 8009ad4:	4293      	cmp	r3, r2
 8009ad6:	d00e      	beq.n	8009af6 <HAL_TIM_ConfigClockSource+0x64e>
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	4a48      	ldr	r2, [pc, #288]	@ (8009c00 <HAL_TIM_ConfigClockSource+0x758>)
 8009ade:	4293      	cmp	r3, r2
 8009ae0:	d009      	beq.n	8009af6 <HAL_TIM_ConfigClockSource+0x64e>
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	4a47      	ldr	r2, [pc, #284]	@ (8009c04 <HAL_TIM_ConfigClockSource+0x75c>)
 8009ae8:	4293      	cmp	r3, r2
 8009aea:	d004      	beq.n	8009af6 <HAL_TIM_ConfigClockSource+0x64e>
 8009aec:	f241 51b0 	movw	r1, #5552	@ 0x15b0
 8009af0:	4845      	ldr	r0, [pc, #276]	@ (8009c08 <HAL_TIM_ConfigClockSource+0x760>)
 8009af2:	f7f8 fdc1 	bl	8002678 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8009af6:	683b      	ldr	r3, [r7, #0]
 8009af8:	685b      	ldr	r3, [r3, #4]
 8009afa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009afe:	d014      	beq.n	8009b2a <HAL_TIM_ConfigClockSource+0x682>
 8009b00:	683b      	ldr	r3, [r7, #0]
 8009b02:	685b      	ldr	r3, [r3, #4]
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d010      	beq.n	8009b2a <HAL_TIM_ConfigClockSource+0x682>
 8009b08:	683b      	ldr	r3, [r7, #0]
 8009b0a:	685b      	ldr	r3, [r3, #4]
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d00c      	beq.n	8009b2a <HAL_TIM_ConfigClockSource+0x682>
 8009b10:	683b      	ldr	r3, [r7, #0]
 8009b12:	685b      	ldr	r3, [r3, #4]
 8009b14:	2b02      	cmp	r3, #2
 8009b16:	d008      	beq.n	8009b2a <HAL_TIM_ConfigClockSource+0x682>
 8009b18:	683b      	ldr	r3, [r7, #0]
 8009b1a:	685b      	ldr	r3, [r3, #4]
 8009b1c:	2b0a      	cmp	r3, #10
 8009b1e:	d004      	beq.n	8009b2a <HAL_TIM_ConfigClockSource+0x682>
 8009b20:	f241 51b3 	movw	r1, #5555	@ 0x15b3
 8009b24:	4838      	ldr	r0, [pc, #224]	@ (8009c08 <HAL_TIM_ConfigClockSource+0x760>)
 8009b26:	f7f8 fda7 	bl	8002678 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8009b2a:	683b      	ldr	r3, [r7, #0]
 8009b2c:	68db      	ldr	r3, [r3, #12]
 8009b2e:	2b0f      	cmp	r3, #15
 8009b30:	d904      	bls.n	8009b3c <HAL_TIM_ConfigClockSource+0x694>
 8009b32:	f241 51b4 	movw	r1, #5556	@ 0x15b4
 8009b36:	4834      	ldr	r0, [pc, #208]	@ (8009c08 <HAL_TIM_ConfigClockSource+0x760>)
 8009b38:	f7f8 fd9e 	bl	8002678 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009b40:	683b      	ldr	r3, [r7, #0]
 8009b42:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009b44:	683b      	ldr	r3, [r7, #0]
 8009b46:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009b48:	461a      	mov	r2, r3
 8009b4a:	f000 f927 	bl	8009d9c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	2140      	movs	r1, #64	@ 0x40
 8009b54:	4618      	mov	r0, r3
 8009b56:	f000 f981 	bl	8009e5c <TIM_ITRx_SetConfig>
      break;
 8009b5a:	e039      	b.n	8009bd0 <HAL_TIM_ConfigClockSource+0x728>
    case TIM_CLOCKSOURCE_ITR6:
    case TIM_CLOCKSOURCE_ITR7:
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	4a22      	ldr	r2, [pc, #136]	@ (8009bec <HAL_TIM_ConfigClockSource+0x744>)
 8009b62:	4293      	cmp	r3, r2
 8009b64:	d027      	beq.n	8009bb6 <HAL_TIM_ConfigClockSource+0x70e>
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009b6e:	d022      	beq.n	8009bb6 <HAL_TIM_ConfigClockSource+0x70e>
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	4a1e      	ldr	r2, [pc, #120]	@ (8009bf0 <HAL_TIM_ConfigClockSource+0x748>)
 8009b76:	4293      	cmp	r3, r2
 8009b78:	d01d      	beq.n	8009bb6 <HAL_TIM_ConfigClockSource+0x70e>
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	4a1d      	ldr	r2, [pc, #116]	@ (8009bf4 <HAL_TIM_ConfigClockSource+0x74c>)
 8009b80:	4293      	cmp	r3, r2
 8009b82:	d018      	beq.n	8009bb6 <HAL_TIM_ConfigClockSource+0x70e>
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	4a1b      	ldr	r2, [pc, #108]	@ (8009bf8 <HAL_TIM_ConfigClockSource+0x750>)
 8009b8a:	4293      	cmp	r3, r2
 8009b8c:	d013      	beq.n	8009bb6 <HAL_TIM_ConfigClockSource+0x70e>
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	4a1a      	ldr	r2, [pc, #104]	@ (8009bfc <HAL_TIM_ConfigClockSource+0x754>)
 8009b94:	4293      	cmp	r3, r2
 8009b96:	d00e      	beq.n	8009bb6 <HAL_TIM_ConfigClockSource+0x70e>
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	4a18      	ldr	r2, [pc, #96]	@ (8009c00 <HAL_TIM_ConfigClockSource+0x758>)
 8009b9e:	4293      	cmp	r3, r2
 8009ba0:	d009      	beq.n	8009bb6 <HAL_TIM_ConfigClockSource+0x70e>
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	4a17      	ldr	r2, [pc, #92]	@ (8009c04 <HAL_TIM_ConfigClockSource+0x75c>)
 8009ba8:	4293      	cmp	r3, r2
 8009baa:	d004      	beq.n	8009bb6 <HAL_TIM_ConfigClockSource+0x70e>
 8009bac:	f241 51c8 	movw	r1, #5576	@ 0x15c8
 8009bb0:	4815      	ldr	r0, [pc, #84]	@ (8009c08 <HAL_TIM_ConfigClockSource+0x760>)
 8009bb2:	f7f8 fd61 	bl	8002678 <assert_failed>

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	681a      	ldr	r2, [r3, #0]
 8009bba:	683b      	ldr	r3, [r7, #0]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	4619      	mov	r1, r3
 8009bc0:	4610      	mov	r0, r2
 8009bc2:	f000 f94b 	bl	8009e5c <TIM_ITRx_SetConfig>
      break;
 8009bc6:	e003      	b.n	8009bd0 <HAL_TIM_ConfigClockSource+0x728>
    }

    default:
      status = HAL_ERROR;
 8009bc8:	2301      	movs	r3, #1
 8009bca:	73fb      	strb	r3, [r7, #15]
      break;
 8009bcc:	e000      	b.n	8009bd0 <HAL_TIM_ConfigClockSource+0x728>
      break;
 8009bce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	2201      	movs	r2, #1
 8009bd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	2200      	movs	r2, #0
 8009bdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009be0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009be2:	4618      	mov	r0, r3
 8009be4:	3710      	adds	r7, #16
 8009be6:	46bd      	mov	sp, r7
 8009be8:	bd80      	pop	{r7, pc}
 8009bea:	bf00      	nop
 8009bec:	40010000 	.word	0x40010000
 8009bf0:	40000400 	.word	0x40000400
 8009bf4:	40000800 	.word	0x40000800
 8009bf8:	40000c00 	.word	0x40000c00
 8009bfc:	40010400 	.word	0x40010400
 8009c00:	40001800 	.word	0x40001800
 8009c04:	40014000 	.word	0x40014000
 8009c08:	08011694 	.word	0x08011694

08009c0c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009c0c:	b480      	push	{r7}
 8009c0e:	b083      	sub	sp, #12
 8009c10:	af00      	add	r7, sp, #0
 8009c12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009c14:	bf00      	nop
 8009c16:	370c      	adds	r7, #12
 8009c18:	46bd      	mov	sp, r7
 8009c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c1e:	4770      	bx	lr

08009c20 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009c20:	b480      	push	{r7}
 8009c22:	b083      	sub	sp, #12
 8009c24:	af00      	add	r7, sp, #0
 8009c26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009c28:	bf00      	nop
 8009c2a:	370c      	adds	r7, #12
 8009c2c:	46bd      	mov	sp, r7
 8009c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c32:	4770      	bx	lr

08009c34 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009c34:	b480      	push	{r7}
 8009c36:	b083      	sub	sp, #12
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009c3c:	bf00      	nop
 8009c3e:	370c      	adds	r7, #12
 8009c40:	46bd      	mov	sp, r7
 8009c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c46:	4770      	bx	lr

08009c48 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009c48:	b480      	push	{r7}
 8009c4a:	b083      	sub	sp, #12
 8009c4c:	af00      	add	r7, sp, #0
 8009c4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009c50:	bf00      	nop
 8009c52:	370c      	adds	r7, #12
 8009c54:	46bd      	mov	sp, r7
 8009c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c5a:	4770      	bx	lr

08009c5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009c5c:	b480      	push	{r7}
 8009c5e:	b085      	sub	sp, #20
 8009c60:	af00      	add	r7, sp, #0
 8009c62:	6078      	str	r0, [r7, #4]
 8009c64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	4a43      	ldr	r2, [pc, #268]	@ (8009d7c <TIM_Base_SetConfig+0x120>)
 8009c70:	4293      	cmp	r3, r2
 8009c72:	d013      	beq.n	8009c9c <TIM_Base_SetConfig+0x40>
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009c7a:	d00f      	beq.n	8009c9c <TIM_Base_SetConfig+0x40>
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	4a40      	ldr	r2, [pc, #256]	@ (8009d80 <TIM_Base_SetConfig+0x124>)
 8009c80:	4293      	cmp	r3, r2
 8009c82:	d00b      	beq.n	8009c9c <TIM_Base_SetConfig+0x40>
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	4a3f      	ldr	r2, [pc, #252]	@ (8009d84 <TIM_Base_SetConfig+0x128>)
 8009c88:	4293      	cmp	r3, r2
 8009c8a:	d007      	beq.n	8009c9c <TIM_Base_SetConfig+0x40>
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	4a3e      	ldr	r2, [pc, #248]	@ (8009d88 <TIM_Base_SetConfig+0x12c>)
 8009c90:	4293      	cmp	r3, r2
 8009c92:	d003      	beq.n	8009c9c <TIM_Base_SetConfig+0x40>
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	4a3d      	ldr	r2, [pc, #244]	@ (8009d8c <TIM_Base_SetConfig+0x130>)
 8009c98:	4293      	cmp	r3, r2
 8009c9a:	d108      	bne.n	8009cae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009ca2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009ca4:	683b      	ldr	r3, [r7, #0]
 8009ca6:	685b      	ldr	r3, [r3, #4]
 8009ca8:	68fa      	ldr	r2, [r7, #12]
 8009caa:	4313      	orrs	r3, r2
 8009cac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	4a32      	ldr	r2, [pc, #200]	@ (8009d7c <TIM_Base_SetConfig+0x120>)
 8009cb2:	4293      	cmp	r3, r2
 8009cb4:	d01f      	beq.n	8009cf6 <TIM_Base_SetConfig+0x9a>
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009cbc:	d01b      	beq.n	8009cf6 <TIM_Base_SetConfig+0x9a>
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	4a2f      	ldr	r2, [pc, #188]	@ (8009d80 <TIM_Base_SetConfig+0x124>)
 8009cc2:	4293      	cmp	r3, r2
 8009cc4:	d017      	beq.n	8009cf6 <TIM_Base_SetConfig+0x9a>
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	4a2e      	ldr	r2, [pc, #184]	@ (8009d84 <TIM_Base_SetConfig+0x128>)
 8009cca:	4293      	cmp	r3, r2
 8009ccc:	d013      	beq.n	8009cf6 <TIM_Base_SetConfig+0x9a>
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	4a2d      	ldr	r2, [pc, #180]	@ (8009d88 <TIM_Base_SetConfig+0x12c>)
 8009cd2:	4293      	cmp	r3, r2
 8009cd4:	d00f      	beq.n	8009cf6 <TIM_Base_SetConfig+0x9a>
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	4a2c      	ldr	r2, [pc, #176]	@ (8009d8c <TIM_Base_SetConfig+0x130>)
 8009cda:	4293      	cmp	r3, r2
 8009cdc:	d00b      	beq.n	8009cf6 <TIM_Base_SetConfig+0x9a>
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	4a2b      	ldr	r2, [pc, #172]	@ (8009d90 <TIM_Base_SetConfig+0x134>)
 8009ce2:	4293      	cmp	r3, r2
 8009ce4:	d007      	beq.n	8009cf6 <TIM_Base_SetConfig+0x9a>
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	4a2a      	ldr	r2, [pc, #168]	@ (8009d94 <TIM_Base_SetConfig+0x138>)
 8009cea:	4293      	cmp	r3, r2
 8009cec:	d003      	beq.n	8009cf6 <TIM_Base_SetConfig+0x9a>
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	4a29      	ldr	r2, [pc, #164]	@ (8009d98 <TIM_Base_SetConfig+0x13c>)
 8009cf2:	4293      	cmp	r3, r2
 8009cf4:	d108      	bne.n	8009d08 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009cfc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009cfe:	683b      	ldr	r3, [r7, #0]
 8009d00:	68db      	ldr	r3, [r3, #12]
 8009d02:	68fa      	ldr	r2, [r7, #12]
 8009d04:	4313      	orrs	r3, r2
 8009d06:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009d0e:	683b      	ldr	r3, [r7, #0]
 8009d10:	695b      	ldr	r3, [r3, #20]
 8009d12:	4313      	orrs	r3, r2
 8009d14:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009d16:	683b      	ldr	r3, [r7, #0]
 8009d18:	689a      	ldr	r2, [r3, #8]
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009d1e:	683b      	ldr	r3, [r7, #0]
 8009d20:	681a      	ldr	r2, [r3, #0]
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	4a14      	ldr	r2, [pc, #80]	@ (8009d7c <TIM_Base_SetConfig+0x120>)
 8009d2a:	4293      	cmp	r3, r2
 8009d2c:	d00f      	beq.n	8009d4e <TIM_Base_SetConfig+0xf2>
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	4a16      	ldr	r2, [pc, #88]	@ (8009d8c <TIM_Base_SetConfig+0x130>)
 8009d32:	4293      	cmp	r3, r2
 8009d34:	d00b      	beq.n	8009d4e <TIM_Base_SetConfig+0xf2>
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	4a15      	ldr	r2, [pc, #84]	@ (8009d90 <TIM_Base_SetConfig+0x134>)
 8009d3a:	4293      	cmp	r3, r2
 8009d3c:	d007      	beq.n	8009d4e <TIM_Base_SetConfig+0xf2>
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	4a14      	ldr	r2, [pc, #80]	@ (8009d94 <TIM_Base_SetConfig+0x138>)
 8009d42:	4293      	cmp	r3, r2
 8009d44:	d003      	beq.n	8009d4e <TIM_Base_SetConfig+0xf2>
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	4a13      	ldr	r2, [pc, #76]	@ (8009d98 <TIM_Base_SetConfig+0x13c>)
 8009d4a:	4293      	cmp	r3, r2
 8009d4c:	d103      	bne.n	8009d56 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009d4e:	683b      	ldr	r3, [r7, #0]
 8009d50:	691a      	ldr	r2, [r3, #16]
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	f043 0204 	orr.w	r2, r3, #4
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	2201      	movs	r2, #1
 8009d66:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	68fa      	ldr	r2, [r7, #12]
 8009d6c:	601a      	str	r2, [r3, #0]
}
 8009d6e:	bf00      	nop
 8009d70:	3714      	adds	r7, #20
 8009d72:	46bd      	mov	sp, r7
 8009d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d78:	4770      	bx	lr
 8009d7a:	bf00      	nop
 8009d7c:	40010000 	.word	0x40010000
 8009d80:	40000400 	.word	0x40000400
 8009d84:	40000800 	.word	0x40000800
 8009d88:	40000c00 	.word	0x40000c00
 8009d8c:	40010400 	.word	0x40010400
 8009d90:	40014000 	.word	0x40014000
 8009d94:	40014400 	.word	0x40014400
 8009d98:	40014800 	.word	0x40014800

08009d9c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009d9c:	b480      	push	{r7}
 8009d9e:	b087      	sub	sp, #28
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	60f8      	str	r0, [r7, #12]
 8009da4:	60b9      	str	r1, [r7, #8]
 8009da6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	6a1b      	ldr	r3, [r3, #32]
 8009dac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	6a1b      	ldr	r3, [r3, #32]
 8009db2:	f023 0201 	bic.w	r2, r3, #1
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	699b      	ldr	r3, [r3, #24]
 8009dbe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009dc0:	693b      	ldr	r3, [r7, #16]
 8009dc2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009dc6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	011b      	lsls	r3, r3, #4
 8009dcc:	693a      	ldr	r2, [r7, #16]
 8009dce:	4313      	orrs	r3, r2
 8009dd0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009dd2:	697b      	ldr	r3, [r7, #20]
 8009dd4:	f023 030a 	bic.w	r3, r3, #10
 8009dd8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009dda:	697a      	ldr	r2, [r7, #20]
 8009ddc:	68bb      	ldr	r3, [r7, #8]
 8009dde:	4313      	orrs	r3, r2
 8009de0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	693a      	ldr	r2, [r7, #16]
 8009de6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	697a      	ldr	r2, [r7, #20]
 8009dec:	621a      	str	r2, [r3, #32]
}
 8009dee:	bf00      	nop
 8009df0:	371c      	adds	r7, #28
 8009df2:	46bd      	mov	sp, r7
 8009df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df8:	4770      	bx	lr

08009dfa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009dfa:	b480      	push	{r7}
 8009dfc:	b087      	sub	sp, #28
 8009dfe:	af00      	add	r7, sp, #0
 8009e00:	60f8      	str	r0, [r7, #12]
 8009e02:	60b9      	str	r1, [r7, #8]
 8009e04:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	6a1b      	ldr	r3, [r3, #32]
 8009e0a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	6a1b      	ldr	r3, [r3, #32]
 8009e10:	f023 0210 	bic.w	r2, r3, #16
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	699b      	ldr	r3, [r3, #24]
 8009e1c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009e1e:	693b      	ldr	r3, [r7, #16]
 8009e20:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009e24:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	031b      	lsls	r3, r3, #12
 8009e2a:	693a      	ldr	r2, [r7, #16]
 8009e2c:	4313      	orrs	r3, r2
 8009e2e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009e30:	697b      	ldr	r3, [r7, #20]
 8009e32:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009e36:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009e38:	68bb      	ldr	r3, [r7, #8]
 8009e3a:	011b      	lsls	r3, r3, #4
 8009e3c:	697a      	ldr	r2, [r7, #20]
 8009e3e:	4313      	orrs	r3, r2
 8009e40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	693a      	ldr	r2, [r7, #16]
 8009e46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	697a      	ldr	r2, [r7, #20]
 8009e4c:	621a      	str	r2, [r3, #32]
}
 8009e4e:	bf00      	nop
 8009e50:	371c      	adds	r7, #28
 8009e52:	46bd      	mov	sp, r7
 8009e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e58:	4770      	bx	lr
	...

08009e5c <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009e5c:	b480      	push	{r7}
 8009e5e:	b085      	sub	sp, #20
 8009e60:	af00      	add	r7, sp, #0
 8009e62:	6078      	str	r0, [r7, #4]
 8009e64:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	689b      	ldr	r3, [r3, #8]
 8009e6a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009e6c:	68fa      	ldr	r2, [r7, #12]
 8009e6e:	4b09      	ldr	r3, [pc, #36]	@ (8009e94 <TIM_ITRx_SetConfig+0x38>)
 8009e70:	4013      	ands	r3, r2
 8009e72:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009e74:	683a      	ldr	r2, [r7, #0]
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	4313      	orrs	r3, r2
 8009e7a:	f043 0307 	orr.w	r3, r3, #7
 8009e7e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	68fa      	ldr	r2, [r7, #12]
 8009e84:	609a      	str	r2, [r3, #8]
}
 8009e86:	bf00      	nop
 8009e88:	3714      	adds	r7, #20
 8009e8a:	46bd      	mov	sp, r7
 8009e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e90:	4770      	bx	lr
 8009e92:	bf00      	nop
 8009e94:	ffcfff8f 	.word	0xffcfff8f

08009e98 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009e98:	b480      	push	{r7}
 8009e9a:	b087      	sub	sp, #28
 8009e9c:	af00      	add	r7, sp, #0
 8009e9e:	60f8      	str	r0, [r7, #12]
 8009ea0:	60b9      	str	r1, [r7, #8]
 8009ea2:	607a      	str	r2, [r7, #4]
 8009ea4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	689b      	ldr	r3, [r3, #8]
 8009eaa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009eac:	697b      	ldr	r3, [r7, #20]
 8009eae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009eb2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009eb4:	683b      	ldr	r3, [r7, #0]
 8009eb6:	021a      	lsls	r2, r3, #8
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	431a      	orrs	r2, r3
 8009ebc:	68bb      	ldr	r3, [r7, #8]
 8009ebe:	4313      	orrs	r3, r2
 8009ec0:	697a      	ldr	r2, [r7, #20]
 8009ec2:	4313      	orrs	r3, r2
 8009ec4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	697a      	ldr	r2, [r7, #20]
 8009eca:	609a      	str	r2, [r3, #8]
}
 8009ecc:	bf00      	nop
 8009ece:	371c      	adds	r7, #28
 8009ed0:	46bd      	mov	sp, r7
 8009ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed6:	4770      	bx	lr

08009ed8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009ed8:	b580      	push	{r7, lr}
 8009eda:	b084      	sub	sp, #16
 8009edc:	af00      	add	r7, sp, #0
 8009ede:	6078      	str	r0, [r7, #4]
 8009ee0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	4a37      	ldr	r2, [pc, #220]	@ (8009fc4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009ee8:	4293      	cmp	r3, r2
 8009eea:	d031      	beq.n	8009f50 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009ef4:	d02c      	beq.n	8009f50 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	4a33      	ldr	r2, [pc, #204]	@ (8009fc8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009efc:	4293      	cmp	r3, r2
 8009efe:	d027      	beq.n	8009f50 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	4a31      	ldr	r2, [pc, #196]	@ (8009fcc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009f06:	4293      	cmp	r3, r2
 8009f08:	d022      	beq.n	8009f50 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	4a30      	ldr	r2, [pc, #192]	@ (8009fd0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8009f10:	4293      	cmp	r3, r2
 8009f12:	d01d      	beq.n	8009f50 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	4a2e      	ldr	r2, [pc, #184]	@ (8009fd4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8009f1a:	4293      	cmp	r3, r2
 8009f1c:	d018      	beq.n	8009f50 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	4a2d      	ldr	r2, [pc, #180]	@ (8009fd8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009f24:	4293      	cmp	r3, r2
 8009f26:	d013      	beq.n	8009f50 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	4a2b      	ldr	r2, [pc, #172]	@ (8009fdc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009f2e:	4293      	cmp	r3, r2
 8009f30:	d00e      	beq.n	8009f50 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	4a2a      	ldr	r2, [pc, #168]	@ (8009fe0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8009f38:	4293      	cmp	r3, r2
 8009f3a:	d009      	beq.n	8009f50 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	4a28      	ldr	r2, [pc, #160]	@ (8009fe4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8009f42:	4293      	cmp	r3, r2
 8009f44:	d004      	beq.n	8009f50 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 8009f46:	f240 71cb 	movw	r1, #1995	@ 0x7cb
 8009f4a:	4827      	ldr	r0, [pc, #156]	@ (8009fe8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009f4c:	f7f8 fb94 	bl	8002678 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8009f50:	683b      	ldr	r3, [r7, #0]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d020      	beq.n	8009f9a <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8009f58:	683b      	ldr	r3, [r7, #0]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	2b10      	cmp	r3, #16
 8009f5e:	d01c      	beq.n	8009f9a <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8009f60:	683b      	ldr	r3, [r7, #0]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	2b20      	cmp	r3, #32
 8009f66:	d018      	beq.n	8009f9a <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8009f68:	683b      	ldr	r3, [r7, #0]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	2b30      	cmp	r3, #48	@ 0x30
 8009f6e:	d014      	beq.n	8009f9a <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8009f70:	683b      	ldr	r3, [r7, #0]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	2b40      	cmp	r3, #64	@ 0x40
 8009f76:	d010      	beq.n	8009f9a <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8009f78:	683b      	ldr	r3, [r7, #0]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	2b50      	cmp	r3, #80	@ 0x50
 8009f7e:	d00c      	beq.n	8009f9a <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8009f80:	683b      	ldr	r3, [r7, #0]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	2b60      	cmp	r3, #96	@ 0x60
 8009f86:	d008      	beq.n	8009f9a <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8009f88:	683b      	ldr	r3, [r7, #0]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	2b70      	cmp	r3, #112	@ 0x70
 8009f8e:	d004      	beq.n	8009f9a <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8009f90:	f240 71cc 	movw	r1, #1996	@ 0x7cc
 8009f94:	4814      	ldr	r0, [pc, #80]	@ (8009fe8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009f96:	f7f8 fb6f 	bl	8002678 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 8009f9a:	683b      	ldr	r3, [r7, #0]
 8009f9c:	689b      	ldr	r3, [r3, #8]
 8009f9e:	2b80      	cmp	r3, #128	@ 0x80
 8009fa0:	d008      	beq.n	8009fb4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8009fa2:	683b      	ldr	r3, [r7, #0]
 8009fa4:	689b      	ldr	r3, [r3, #8]
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d004      	beq.n	8009fb4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8009faa:	f240 71cd 	movw	r1, #1997	@ 0x7cd
 8009fae:	480e      	ldr	r0, [pc, #56]	@ (8009fe8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009fb0:	f7f8 fb62 	bl	8002678 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009fba:	2b01      	cmp	r3, #1
 8009fbc:	d116      	bne.n	8009fec <HAL_TIMEx_MasterConfigSynchronization+0x114>
 8009fbe:	2302      	movs	r3, #2
 8009fc0:	e0db      	b.n	800a17a <HAL_TIMEx_MasterConfigSynchronization+0x2a2>
 8009fc2:	bf00      	nop
 8009fc4:	40010000 	.word	0x40010000
 8009fc8:	40000400 	.word	0x40000400
 8009fcc:	40000800 	.word	0x40000800
 8009fd0:	40000c00 	.word	0x40000c00
 8009fd4:	40001000 	.word	0x40001000
 8009fd8:	40001400 	.word	0x40001400
 8009fdc:	40010400 	.word	0x40010400
 8009fe0:	40001800 	.word	0x40001800
 8009fe4:	40014000 	.word	0x40014000
 8009fe8:	080116cc 	.word	0x080116cc
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	2201      	movs	r2, #1
 8009ff0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	2202      	movs	r2, #2
 8009ff8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	685b      	ldr	r3, [r3, #4]
 800a002:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	689b      	ldr	r3, [r3, #8]
 800a00a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	4a5c      	ldr	r2, [pc, #368]	@ (800a184 <HAL_TIMEx_MasterConfigSynchronization+0x2ac>)
 800a012:	4293      	cmp	r3, r2
 800a014:	d004      	beq.n	800a020 <HAL_TIMEx_MasterConfigSynchronization+0x148>
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	4a5b      	ldr	r2, [pc, #364]	@ (800a188 <HAL_TIMEx_MasterConfigSynchronization+0x2b0>)
 800a01c:	4293      	cmp	r3, r2
 800a01e:	d161      	bne.n	800a0e4 <HAL_TIMEx_MasterConfigSynchronization+0x20c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 800a020:	683b      	ldr	r3, [r7, #0]
 800a022:	685b      	ldr	r3, [r3, #4]
 800a024:	2b00      	cmp	r3, #0
 800a026:	d054      	beq.n	800a0d2 <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 800a028:	683b      	ldr	r3, [r7, #0]
 800a02a:	685b      	ldr	r3, [r3, #4]
 800a02c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a030:	d04f      	beq.n	800a0d2 <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 800a032:	683b      	ldr	r3, [r7, #0]
 800a034:	685b      	ldr	r3, [r3, #4]
 800a036:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a03a:	d04a      	beq.n	800a0d2 <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 800a03c:	683b      	ldr	r3, [r7, #0]
 800a03e:	685b      	ldr	r3, [r3, #4]
 800a040:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a044:	d045      	beq.n	800a0d2 <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 800a046:	683b      	ldr	r3, [r7, #0]
 800a048:	685b      	ldr	r3, [r3, #4]
 800a04a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a04e:	d040      	beq.n	800a0d2 <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 800a050:	683b      	ldr	r3, [r7, #0]
 800a052:	685b      	ldr	r3, [r3, #4]
 800a054:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800a058:	d03b      	beq.n	800a0d2 <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 800a05a:	683b      	ldr	r3, [r7, #0]
 800a05c:	685b      	ldr	r3, [r3, #4]
 800a05e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a062:	d036      	beq.n	800a0d2 <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 800a064:	683b      	ldr	r3, [r7, #0]
 800a066:	685b      	ldr	r3, [r3, #4]
 800a068:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a06c:	d031      	beq.n	800a0d2 <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 800a06e:	683b      	ldr	r3, [r7, #0]
 800a070:	685b      	ldr	r3, [r3, #4]
 800a072:	f5b3 0fe0 	cmp.w	r3, #7340032	@ 0x700000
 800a076:	d02c      	beq.n	800a0d2 <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 800a078:	683b      	ldr	r3, [r7, #0]
 800a07a:	685b      	ldr	r3, [r3, #4]
 800a07c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a080:	d027      	beq.n	800a0d2 <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 800a082:	683b      	ldr	r3, [r7, #0]
 800a084:	685b      	ldr	r3, [r3, #4]
 800a086:	f5b3 0f10 	cmp.w	r3, #9437184	@ 0x900000
 800a08a:	d022      	beq.n	800a0d2 <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 800a08c:	683b      	ldr	r3, [r7, #0]
 800a08e:	685b      	ldr	r3, [r3, #4]
 800a090:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800a094:	d01d      	beq.n	800a0d2 <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 800a096:	683b      	ldr	r3, [r7, #0]
 800a098:	685b      	ldr	r3, [r3, #4]
 800a09a:	f5b3 0f30 	cmp.w	r3, #11534336	@ 0xb00000
 800a09e:	d018      	beq.n	800a0d2 <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 800a0a0:	683b      	ldr	r3, [r7, #0]
 800a0a2:	685b      	ldr	r3, [r3, #4]
 800a0a4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800a0a8:	d013      	beq.n	800a0d2 <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 800a0aa:	683b      	ldr	r3, [r7, #0]
 800a0ac:	685b      	ldr	r3, [r3, #4]
 800a0ae:	f5b3 0f50 	cmp.w	r3, #13631488	@ 0xd00000
 800a0b2:	d00e      	beq.n	800a0d2 <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 800a0b4:	683b      	ldr	r3, [r7, #0]
 800a0b6:	685b      	ldr	r3, [r3, #4]
 800a0b8:	f5b3 0f60 	cmp.w	r3, #14680064	@ 0xe00000
 800a0bc:	d009      	beq.n	800a0d2 <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 800a0be:	683b      	ldr	r3, [r7, #0]
 800a0c0:	685b      	ldr	r3, [r3, #4]
 800a0c2:	f5b3 0f70 	cmp.w	r3, #15728640	@ 0xf00000
 800a0c6:	d004      	beq.n	800a0d2 <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 800a0c8:	f240 71df 	movw	r1, #2015	@ 0x7df
 800a0cc:	482f      	ldr	r0, [pc, #188]	@ (800a18c <HAL_TIMEx_MasterConfigSynchronization+0x2b4>)
 800a0ce:	f7f8 fad3 	bl	8002678 <assert_failed>

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a0d8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a0da:	683b      	ldr	r3, [r7, #0]
 800a0dc:	685b      	ldr	r3, [r3, #4]
 800a0de:	68fa      	ldr	r2, [r7, #12]
 800a0e0:	4313      	orrs	r3, r2
 800a0e2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a0ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a0ec:	683b      	ldr	r3, [r7, #0]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	68fa      	ldr	r2, [r7, #12]
 800a0f2:	4313      	orrs	r3, r2
 800a0f4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	68fa      	ldr	r2, [r7, #12]
 800a0fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	4a20      	ldr	r2, [pc, #128]	@ (800a184 <HAL_TIMEx_MasterConfigSynchronization+0x2ac>)
 800a104:	4293      	cmp	r3, r2
 800a106:	d022      	beq.n	800a14e <HAL_TIMEx_MasterConfigSynchronization+0x276>
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a110:	d01d      	beq.n	800a14e <HAL_TIMEx_MasterConfigSynchronization+0x276>
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	4a1e      	ldr	r2, [pc, #120]	@ (800a190 <HAL_TIMEx_MasterConfigSynchronization+0x2b8>)
 800a118:	4293      	cmp	r3, r2
 800a11a:	d018      	beq.n	800a14e <HAL_TIMEx_MasterConfigSynchronization+0x276>
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	4a1c      	ldr	r2, [pc, #112]	@ (800a194 <HAL_TIMEx_MasterConfigSynchronization+0x2bc>)
 800a122:	4293      	cmp	r3, r2
 800a124:	d013      	beq.n	800a14e <HAL_TIMEx_MasterConfigSynchronization+0x276>
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	4a1b      	ldr	r2, [pc, #108]	@ (800a198 <HAL_TIMEx_MasterConfigSynchronization+0x2c0>)
 800a12c:	4293      	cmp	r3, r2
 800a12e:	d00e      	beq.n	800a14e <HAL_TIMEx_MasterConfigSynchronization+0x276>
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	4a14      	ldr	r2, [pc, #80]	@ (800a188 <HAL_TIMEx_MasterConfigSynchronization+0x2b0>)
 800a136:	4293      	cmp	r3, r2
 800a138:	d009      	beq.n	800a14e <HAL_TIMEx_MasterConfigSynchronization+0x276>
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	4a17      	ldr	r2, [pc, #92]	@ (800a19c <HAL_TIMEx_MasterConfigSynchronization+0x2c4>)
 800a140:	4293      	cmp	r3, r2
 800a142:	d004      	beq.n	800a14e <HAL_TIMEx_MasterConfigSynchronization+0x276>
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	4a15      	ldr	r2, [pc, #84]	@ (800a1a0 <HAL_TIMEx_MasterConfigSynchronization+0x2c8>)
 800a14a:	4293      	cmp	r3, r2
 800a14c:	d10c      	bne.n	800a168 <HAL_TIMEx_MasterConfigSynchronization+0x290>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a14e:	68bb      	ldr	r3, [r7, #8]
 800a150:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a154:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a156:	683b      	ldr	r3, [r7, #0]
 800a158:	689b      	ldr	r3, [r3, #8]
 800a15a:	68ba      	ldr	r2, [r7, #8]
 800a15c:	4313      	orrs	r3, r2
 800a15e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	68ba      	ldr	r2, [r7, #8]
 800a166:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	2201      	movs	r2, #1
 800a16c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	2200      	movs	r2, #0
 800a174:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a178:	2300      	movs	r3, #0
}
 800a17a:	4618      	mov	r0, r3
 800a17c:	3710      	adds	r7, #16
 800a17e:	46bd      	mov	sp, r7
 800a180:	bd80      	pop	{r7, pc}
 800a182:	bf00      	nop
 800a184:	40010000 	.word	0x40010000
 800a188:	40010400 	.word	0x40010400
 800a18c:	080116cc 	.word	0x080116cc
 800a190:	40000400 	.word	0x40000400
 800a194:	40000800 	.word	0x40000800
 800a198:	40000c00 	.word	0x40000c00
 800a19c:	40001800 	.word	0x40001800
 800a1a0:	40014000 	.word	0x40014000

0800a1a4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a1a4:	b480      	push	{r7}
 800a1a6:	b083      	sub	sp, #12
 800a1a8:	af00      	add	r7, sp, #0
 800a1aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a1ac:	bf00      	nop
 800a1ae:	370c      	adds	r7, #12
 800a1b0:	46bd      	mov	sp, r7
 800a1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1b6:	4770      	bx	lr

0800a1b8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a1b8:	b480      	push	{r7}
 800a1ba:	b083      	sub	sp, #12
 800a1bc:	af00      	add	r7, sp, #0
 800a1be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a1c0:	bf00      	nop
 800a1c2:	370c      	adds	r7, #12
 800a1c4:	46bd      	mov	sp, r7
 800a1c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ca:	4770      	bx	lr

0800a1cc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a1cc:	b480      	push	{r7}
 800a1ce:	b083      	sub	sp, #12
 800a1d0:	af00      	add	r7, sp, #0
 800a1d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a1d4:	bf00      	nop
 800a1d6:	370c      	adds	r7, #12
 800a1d8:	46bd      	mov	sp, r7
 800a1da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1de:	4770      	bx	lr

0800a1e0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a1e0:	b580      	push	{r7, lr}
 800a1e2:	b082      	sub	sp, #8
 800a1e4:	af00      	add	r7, sp, #0
 800a1e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d101      	bne.n	800a1f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a1ee:	2301      	movs	r3, #1
 800a1f0:	e0ab      	b.n	800a34a <HAL_UART_Init+0x16a>
  }

  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	699b      	ldr	r3, [r3, #24]
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d032      	beq.n	800a260 <HAL_UART_Init+0x80>
  {
    /* Check the parameters */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	4a55      	ldr	r2, [pc, #340]	@ (800a354 <HAL_UART_Init+0x174>)
 800a200:	4293      	cmp	r3, r2
 800a202:	d05f      	beq.n	800a2c4 <HAL_UART_Init+0xe4>
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	4a53      	ldr	r2, [pc, #332]	@ (800a358 <HAL_UART_Init+0x178>)
 800a20a:	4293      	cmp	r3, r2
 800a20c:	d05a      	beq.n	800a2c4 <HAL_UART_Init+0xe4>
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	4a52      	ldr	r2, [pc, #328]	@ (800a35c <HAL_UART_Init+0x17c>)
 800a214:	4293      	cmp	r3, r2
 800a216:	d055      	beq.n	800a2c4 <HAL_UART_Init+0xe4>
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	4a50      	ldr	r2, [pc, #320]	@ (800a360 <HAL_UART_Init+0x180>)
 800a21e:	4293      	cmp	r3, r2
 800a220:	d050      	beq.n	800a2c4 <HAL_UART_Init+0xe4>
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	4a4f      	ldr	r2, [pc, #316]	@ (800a364 <HAL_UART_Init+0x184>)
 800a228:	4293      	cmp	r3, r2
 800a22a:	d04b      	beq.n	800a2c4 <HAL_UART_Init+0xe4>
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	4a4d      	ldr	r2, [pc, #308]	@ (800a368 <HAL_UART_Init+0x188>)
 800a232:	4293      	cmp	r3, r2
 800a234:	d046      	beq.n	800a2c4 <HAL_UART_Init+0xe4>
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	4a4c      	ldr	r2, [pc, #304]	@ (800a36c <HAL_UART_Init+0x18c>)
 800a23c:	4293      	cmp	r3, r2
 800a23e:	d041      	beq.n	800a2c4 <HAL_UART_Init+0xe4>
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	4a4a      	ldr	r2, [pc, #296]	@ (800a370 <HAL_UART_Init+0x190>)
 800a246:	4293      	cmp	r3, r2
 800a248:	d03c      	beq.n	800a2c4 <HAL_UART_Init+0xe4>
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	4a49      	ldr	r2, [pc, #292]	@ (800a374 <HAL_UART_Init+0x194>)
 800a250:	4293      	cmp	r3, r2
 800a252:	d037      	beq.n	800a2c4 <HAL_UART_Init+0xe4>
 800a254:	f44f 719f 	mov.w	r1, #318	@ 0x13e
 800a258:	4847      	ldr	r0, [pc, #284]	@ (800a378 <HAL_UART_Init+0x198>)
 800a25a:	f7f8 fa0d 	bl	8002678 <assert_failed>
 800a25e:	e031      	b.n	800a2c4 <HAL_UART_Init+0xe4>
  }
  else
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	4a3b      	ldr	r2, [pc, #236]	@ (800a354 <HAL_UART_Init+0x174>)
 800a266:	4293      	cmp	r3, r2
 800a268:	d02c      	beq.n	800a2c4 <HAL_UART_Init+0xe4>
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	4a3a      	ldr	r2, [pc, #232]	@ (800a358 <HAL_UART_Init+0x178>)
 800a270:	4293      	cmp	r3, r2
 800a272:	d027      	beq.n	800a2c4 <HAL_UART_Init+0xe4>
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	4a38      	ldr	r2, [pc, #224]	@ (800a35c <HAL_UART_Init+0x17c>)
 800a27a:	4293      	cmp	r3, r2
 800a27c:	d022      	beq.n	800a2c4 <HAL_UART_Init+0xe4>
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	4a37      	ldr	r2, [pc, #220]	@ (800a360 <HAL_UART_Init+0x180>)
 800a284:	4293      	cmp	r3, r2
 800a286:	d01d      	beq.n	800a2c4 <HAL_UART_Init+0xe4>
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	4a35      	ldr	r2, [pc, #212]	@ (800a364 <HAL_UART_Init+0x184>)
 800a28e:	4293      	cmp	r3, r2
 800a290:	d018      	beq.n	800a2c4 <HAL_UART_Init+0xe4>
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	4a34      	ldr	r2, [pc, #208]	@ (800a368 <HAL_UART_Init+0x188>)
 800a298:	4293      	cmp	r3, r2
 800a29a:	d013      	beq.n	800a2c4 <HAL_UART_Init+0xe4>
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	4a32      	ldr	r2, [pc, #200]	@ (800a36c <HAL_UART_Init+0x18c>)
 800a2a2:	4293      	cmp	r3, r2
 800a2a4:	d00e      	beq.n	800a2c4 <HAL_UART_Init+0xe4>
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	4a31      	ldr	r2, [pc, #196]	@ (800a370 <HAL_UART_Init+0x190>)
 800a2ac:	4293      	cmp	r3, r2
 800a2ae:	d009      	beq.n	800a2c4 <HAL_UART_Init+0xe4>
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	4a2f      	ldr	r2, [pc, #188]	@ (800a374 <HAL_UART_Init+0x194>)
 800a2b6:	4293      	cmp	r3, r2
 800a2b8:	d004      	beq.n	800a2c4 <HAL_UART_Init+0xe4>
 800a2ba:	f240 1143 	movw	r1, #323	@ 0x143
 800a2be:	482e      	ldr	r0, [pc, #184]	@ (800a378 <HAL_UART_Init+0x198>)
 800a2c0:	f7f8 f9da 	bl	8002678 <assert_failed>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d106      	bne.n	800a2dc <HAL_UART_Init+0xfc>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	2200      	movs	r2, #0
 800a2d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a2d6:	6878      	ldr	r0, [r7, #4]
 800a2d8:	f7f8 faa2 	bl	8002820 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	2224      	movs	r2, #36	@ 0x24
 800a2e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	681a      	ldr	r2, [r3, #0]
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	f022 0201 	bic.w	r2, r2, #1
 800a2f2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d002      	beq.n	800a302 <HAL_UART_Init+0x122>
  {
    UART_AdvFeatureConfig(huart);
 800a2fc:	6878      	ldr	r0, [r7, #4]
 800a2fe:	f001 fb51 	bl	800b9a4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a302:	6878      	ldr	r0, [r7, #4]
 800a304:	f000 fd0a 	bl	800ad1c <UART_SetConfig>
 800a308:	4603      	mov	r3, r0
 800a30a:	2b01      	cmp	r3, #1
 800a30c:	d101      	bne.n	800a312 <HAL_UART_Init+0x132>
  {
    return HAL_ERROR;
 800a30e:	2301      	movs	r3, #1
 800a310:	e01b      	b.n	800a34a <HAL_UART_Init+0x16a>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	685a      	ldr	r2, [r3, #4]
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a320:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	689a      	ldr	r2, [r3, #8]
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a330:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	681a      	ldr	r2, [r3, #0]
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	f042 0201 	orr.w	r2, r2, #1
 800a340:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a342:	6878      	ldr	r0, [r7, #4]
 800a344:	f001 fca2 	bl	800bc8c <UART_CheckIdleState>
 800a348:	4603      	mov	r3, r0
}
 800a34a:	4618      	mov	r0, r3
 800a34c:	3708      	adds	r7, #8
 800a34e:	46bd      	mov	sp, r7
 800a350:	bd80      	pop	{r7, pc}
 800a352:	bf00      	nop
 800a354:	40011000 	.word	0x40011000
 800a358:	40004400 	.word	0x40004400
 800a35c:	40004800 	.word	0x40004800
 800a360:	40004c00 	.word	0x40004c00
 800a364:	40005000 	.word	0x40005000
 800a368:	40011400 	.word	0x40011400
 800a36c:	40007800 	.word	0x40007800
 800a370:	40007c00 	.word	0x40007c00
 800a374:	58000c00 	.word	0x58000c00
 800a378:	08011708 	.word	0x08011708

0800a37c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a37c:	b580      	push	{r7, lr}
 800a37e:	b08a      	sub	sp, #40	@ 0x28
 800a380:	af02      	add	r7, sp, #8
 800a382:	60f8      	str	r0, [r7, #12]
 800a384:	60b9      	str	r1, [r7, #8]
 800a386:	603b      	str	r3, [r7, #0]
 800a388:	4613      	mov	r3, r2
 800a38a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a392:	2b20      	cmp	r3, #32
 800a394:	d17b      	bne.n	800a48e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800a396:	68bb      	ldr	r3, [r7, #8]
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d002      	beq.n	800a3a2 <HAL_UART_Transmit+0x26>
 800a39c:	88fb      	ldrh	r3, [r7, #6]
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d101      	bne.n	800a3a6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800a3a2:	2301      	movs	r3, #1
 800a3a4:	e074      	b.n	800a490 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	2200      	movs	r2, #0
 800a3aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	2221      	movs	r2, #33	@ 0x21
 800a3b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a3b6:	f7f8 fead 	bl	8003114 <HAL_GetTick>
 800a3ba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	88fa      	ldrh	r2, [r7, #6]
 800a3c0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	88fa      	ldrh	r2, [r7, #6]
 800a3c8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	689b      	ldr	r3, [r3, #8]
 800a3d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a3d4:	d108      	bne.n	800a3e8 <HAL_UART_Transmit+0x6c>
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	691b      	ldr	r3, [r3, #16]
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d104      	bne.n	800a3e8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800a3de:	2300      	movs	r3, #0
 800a3e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a3e2:	68bb      	ldr	r3, [r7, #8]
 800a3e4:	61bb      	str	r3, [r7, #24]
 800a3e6:	e003      	b.n	800a3f0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800a3e8:	68bb      	ldr	r3, [r7, #8]
 800a3ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a3ec:	2300      	movs	r3, #0
 800a3ee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a3f0:	e030      	b.n	800a454 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a3f2:	683b      	ldr	r3, [r7, #0]
 800a3f4:	9300      	str	r3, [sp, #0]
 800a3f6:	697b      	ldr	r3, [r7, #20]
 800a3f8:	2200      	movs	r2, #0
 800a3fa:	2180      	movs	r1, #128	@ 0x80
 800a3fc:	68f8      	ldr	r0, [r7, #12]
 800a3fe:	f001 fcef 	bl	800bde0 <UART_WaitOnFlagUntilTimeout>
 800a402:	4603      	mov	r3, r0
 800a404:	2b00      	cmp	r3, #0
 800a406:	d005      	beq.n	800a414 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	2220      	movs	r2, #32
 800a40c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800a410:	2303      	movs	r3, #3
 800a412:	e03d      	b.n	800a490 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800a414:	69fb      	ldr	r3, [r7, #28]
 800a416:	2b00      	cmp	r3, #0
 800a418:	d10b      	bne.n	800a432 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a41a:	69bb      	ldr	r3, [r7, #24]
 800a41c:	881b      	ldrh	r3, [r3, #0]
 800a41e:	461a      	mov	r2, r3
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a428:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800a42a:	69bb      	ldr	r3, [r7, #24]
 800a42c:	3302      	adds	r3, #2
 800a42e:	61bb      	str	r3, [r7, #24]
 800a430:	e007      	b.n	800a442 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a432:	69fb      	ldr	r3, [r7, #28]
 800a434:	781a      	ldrb	r2, [r3, #0]
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800a43c:	69fb      	ldr	r3, [r7, #28]
 800a43e:	3301      	adds	r3, #1
 800a440:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a448:	b29b      	uxth	r3, r3
 800a44a:	3b01      	subs	r3, #1
 800a44c:	b29a      	uxth	r2, r3
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a45a:	b29b      	uxth	r3, r3
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d1c8      	bne.n	800a3f2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a460:	683b      	ldr	r3, [r7, #0]
 800a462:	9300      	str	r3, [sp, #0]
 800a464:	697b      	ldr	r3, [r7, #20]
 800a466:	2200      	movs	r2, #0
 800a468:	2140      	movs	r1, #64	@ 0x40
 800a46a:	68f8      	ldr	r0, [r7, #12]
 800a46c:	f001 fcb8 	bl	800bde0 <UART_WaitOnFlagUntilTimeout>
 800a470:	4603      	mov	r3, r0
 800a472:	2b00      	cmp	r3, #0
 800a474:	d005      	beq.n	800a482 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	2220      	movs	r2, #32
 800a47a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800a47e:	2303      	movs	r3, #3
 800a480:	e006      	b.n	800a490 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	2220      	movs	r2, #32
 800a486:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800a48a:	2300      	movs	r3, #0
 800a48c:	e000      	b.n	800a490 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800a48e:	2302      	movs	r3, #2
  }
}
 800a490:	4618      	mov	r0, r3
 800a492:	3720      	adds	r7, #32
 800a494:	46bd      	mov	sp, r7
 800a496:	bd80      	pop	{r7, pc}

0800a498 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a498:	b580      	push	{r7, lr}
 800a49a:	b08a      	sub	sp, #40	@ 0x28
 800a49c:	af00      	add	r7, sp, #0
 800a49e:	60f8      	str	r0, [r7, #12]
 800a4a0:	60b9      	str	r1, [r7, #8]
 800a4a2:	4613      	mov	r3, r2
 800a4a4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a4ac:	2b20      	cmp	r3, #32
 800a4ae:	d137      	bne.n	800a520 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800a4b0:	68bb      	ldr	r3, [r7, #8]
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d002      	beq.n	800a4bc <HAL_UART_Receive_IT+0x24>
 800a4b6:	88fb      	ldrh	r3, [r7, #6]
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d101      	bne.n	800a4c0 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800a4bc:	2301      	movs	r3, #1
 800a4be:	e030      	b.n	800a522 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	2200      	movs	r2, #0
 800a4c4:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	4a18      	ldr	r2, [pc, #96]	@ (800a52c <HAL_UART_Receive_IT+0x94>)
 800a4cc:	4293      	cmp	r3, r2
 800a4ce:	d01f      	beq.n	800a510 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	685b      	ldr	r3, [r3, #4]
 800a4d6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d018      	beq.n	800a510 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4e4:	697b      	ldr	r3, [r7, #20]
 800a4e6:	e853 3f00 	ldrex	r3, [r3]
 800a4ea:	613b      	str	r3, [r7, #16]
   return(result);
 800a4ec:	693b      	ldr	r3, [r7, #16]
 800a4ee:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a4f2:	627b      	str	r3, [r7, #36]	@ 0x24
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	461a      	mov	r2, r3
 800a4fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4fc:	623b      	str	r3, [r7, #32]
 800a4fe:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a500:	69f9      	ldr	r1, [r7, #28]
 800a502:	6a3a      	ldr	r2, [r7, #32]
 800a504:	e841 2300 	strex	r3, r2, [r1]
 800a508:	61bb      	str	r3, [r7, #24]
   return(result);
 800a50a:	69bb      	ldr	r3, [r7, #24]
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d1e6      	bne.n	800a4de <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800a510:	88fb      	ldrh	r3, [r7, #6]
 800a512:	461a      	mov	r2, r3
 800a514:	68b9      	ldr	r1, [r7, #8]
 800a516:	68f8      	ldr	r0, [r7, #12]
 800a518:	f001 fcd0 	bl	800bebc <UART_Start_Receive_IT>
 800a51c:	4603      	mov	r3, r0
 800a51e:	e000      	b.n	800a522 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a520:	2302      	movs	r3, #2
  }
}
 800a522:	4618      	mov	r0, r3
 800a524:	3728      	adds	r7, #40	@ 0x28
 800a526:	46bd      	mov	sp, r7
 800a528:	bd80      	pop	{r7, pc}
 800a52a:	bf00      	nop
 800a52c:	58000c00 	.word	0x58000c00

0800a530 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a530:	b580      	push	{r7, lr}
 800a532:	b0ba      	sub	sp, #232	@ 0xe8
 800a534:	af00      	add	r7, sp, #0
 800a536:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	69db      	ldr	r3, [r3, #28]
 800a53e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	689b      	ldr	r3, [r3, #8]
 800a552:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a556:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800a55a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800a55e:	4013      	ands	r3, r2
 800a560:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800a564:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d11b      	bne.n	800a5a4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a56c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a570:	f003 0320 	and.w	r3, r3, #32
 800a574:	2b00      	cmp	r3, #0
 800a576:	d015      	beq.n	800a5a4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a578:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a57c:	f003 0320 	and.w	r3, r3, #32
 800a580:	2b00      	cmp	r3, #0
 800a582:	d105      	bne.n	800a590 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a584:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a588:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d009      	beq.n	800a5a4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a594:	2b00      	cmp	r3, #0
 800a596:	f000 8393 	beq.w	800acc0 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a59e:	6878      	ldr	r0, [r7, #4]
 800a5a0:	4798      	blx	r3
      }
      return;
 800a5a2:	e38d      	b.n	800acc0 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800a5a4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	f000 8123 	beq.w	800a7f4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800a5ae:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800a5b2:	4b8d      	ldr	r3, [pc, #564]	@ (800a7e8 <HAL_UART_IRQHandler+0x2b8>)
 800a5b4:	4013      	ands	r3, r2
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d106      	bne.n	800a5c8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800a5ba:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800a5be:	4b8b      	ldr	r3, [pc, #556]	@ (800a7ec <HAL_UART_IRQHandler+0x2bc>)
 800a5c0:	4013      	ands	r3, r2
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	f000 8116 	beq.w	800a7f4 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a5c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a5cc:	f003 0301 	and.w	r3, r3, #1
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d011      	beq.n	800a5f8 <HAL_UART_IRQHandler+0xc8>
 800a5d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a5d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d00b      	beq.n	800a5f8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	2201      	movs	r2, #1
 800a5e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a5ee:	f043 0201 	orr.w	r2, r3, #1
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a5f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a5fc:	f003 0302 	and.w	r3, r3, #2
 800a600:	2b00      	cmp	r3, #0
 800a602:	d011      	beq.n	800a628 <HAL_UART_IRQHandler+0xf8>
 800a604:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a608:	f003 0301 	and.w	r3, r3, #1
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d00b      	beq.n	800a628 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	2202      	movs	r2, #2
 800a616:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a61e:	f043 0204 	orr.w	r2, r3, #4
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a628:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a62c:	f003 0304 	and.w	r3, r3, #4
 800a630:	2b00      	cmp	r3, #0
 800a632:	d011      	beq.n	800a658 <HAL_UART_IRQHandler+0x128>
 800a634:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a638:	f003 0301 	and.w	r3, r3, #1
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d00b      	beq.n	800a658 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	2204      	movs	r2, #4
 800a646:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a64e:	f043 0202 	orr.w	r2, r3, #2
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a658:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a65c:	f003 0308 	and.w	r3, r3, #8
 800a660:	2b00      	cmp	r3, #0
 800a662:	d017      	beq.n	800a694 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a664:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a668:	f003 0320 	and.w	r3, r3, #32
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d105      	bne.n	800a67c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800a670:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800a674:	4b5c      	ldr	r3, [pc, #368]	@ (800a7e8 <HAL_UART_IRQHandler+0x2b8>)
 800a676:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d00b      	beq.n	800a694 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	2208      	movs	r2, #8
 800a682:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a68a:	f043 0208 	orr.w	r2, r3, #8
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a694:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a698:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d012      	beq.n	800a6c6 <HAL_UART_IRQHandler+0x196>
 800a6a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a6a4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d00c      	beq.n	800a6c6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a6b4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a6bc:	f043 0220 	orr.w	r2, r3, #32
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	f000 82f9 	beq.w	800acc4 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a6d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a6d6:	f003 0320 	and.w	r3, r3, #32
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d013      	beq.n	800a706 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a6de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a6e2:	f003 0320 	and.w	r3, r3, #32
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d105      	bne.n	800a6f6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a6ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a6ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d007      	beq.n	800a706 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d003      	beq.n	800a706 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a702:	6878      	ldr	r0, [r7, #4]
 800a704:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a70c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	689b      	ldr	r3, [r3, #8]
 800a716:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a71a:	2b40      	cmp	r3, #64	@ 0x40
 800a71c:	d005      	beq.n	800a72a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a71e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a722:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a726:	2b00      	cmp	r3, #0
 800a728:	d054      	beq.n	800a7d4 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a72a:	6878      	ldr	r0, [r7, #4]
 800a72c:	f001 fce8 	bl	800c100 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	689b      	ldr	r3, [r3, #8]
 800a736:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a73a:	2b40      	cmp	r3, #64	@ 0x40
 800a73c:	d146      	bne.n	800a7cc <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	3308      	adds	r3, #8
 800a744:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a748:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a74c:	e853 3f00 	ldrex	r3, [r3]
 800a750:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800a754:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a758:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a75c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	3308      	adds	r3, #8
 800a766:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800a76a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800a76e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a772:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800a776:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800a77a:	e841 2300 	strex	r3, r2, [r1]
 800a77e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800a782:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a786:	2b00      	cmp	r3, #0
 800a788:	d1d9      	bne.n	800a73e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a790:	2b00      	cmp	r3, #0
 800a792:	d017      	beq.n	800a7c4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a79a:	4a15      	ldr	r2, [pc, #84]	@ (800a7f0 <HAL_UART_IRQHandler+0x2c0>)
 800a79c:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a7a4:	4618      	mov	r0, r3
 800a7a6:	f7f9 fafb 	bl	8003da0 <HAL_DMA_Abort_IT>
 800a7aa:	4603      	mov	r3, r0
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d019      	beq.n	800a7e4 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a7b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a7b8:	687a      	ldr	r2, [r7, #4]
 800a7ba:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800a7be:	4610      	mov	r0, r2
 800a7c0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a7c2:	e00f      	b.n	800a7e4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a7c4:	6878      	ldr	r0, [r7, #4]
 800a7c6:	f000 fa93 	bl	800acf0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a7ca:	e00b      	b.n	800a7e4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a7cc:	6878      	ldr	r0, [r7, #4]
 800a7ce:	f000 fa8f 	bl	800acf0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a7d2:	e007      	b.n	800a7e4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a7d4:	6878      	ldr	r0, [r7, #4]
 800a7d6:	f000 fa8b 	bl	800acf0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	2200      	movs	r2, #0
 800a7de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800a7e2:	e26f      	b.n	800acc4 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a7e4:	bf00      	nop
    return;
 800a7e6:	e26d      	b.n	800acc4 <HAL_UART_IRQHandler+0x794>
 800a7e8:	10000001 	.word	0x10000001
 800a7ec:	04000120 	.word	0x04000120
 800a7f0:	0800c1cd 	.word	0x0800c1cd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a7f8:	2b01      	cmp	r3, #1
 800a7fa:	f040 8203 	bne.w	800ac04 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a7fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a802:	f003 0310 	and.w	r3, r3, #16
 800a806:	2b00      	cmp	r3, #0
 800a808:	f000 81fc 	beq.w	800ac04 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a80c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a810:	f003 0310 	and.w	r3, r3, #16
 800a814:	2b00      	cmp	r3, #0
 800a816:	f000 81f5 	beq.w	800ac04 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	2210      	movs	r2, #16
 800a820:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	689b      	ldr	r3, [r3, #8]
 800a828:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a82c:	2b40      	cmp	r3, #64	@ 0x40
 800a82e:	f040 816d 	bne.w	800ab0c <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	4aa4      	ldr	r2, [pc, #656]	@ (800aacc <HAL_UART_IRQHandler+0x59c>)
 800a83c:	4293      	cmp	r3, r2
 800a83e:	d068      	beq.n	800a912 <HAL_UART_IRQHandler+0x3e2>
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	4aa1      	ldr	r2, [pc, #644]	@ (800aad0 <HAL_UART_IRQHandler+0x5a0>)
 800a84a:	4293      	cmp	r3, r2
 800a84c:	d061      	beq.n	800a912 <HAL_UART_IRQHandler+0x3e2>
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	4a9f      	ldr	r2, [pc, #636]	@ (800aad4 <HAL_UART_IRQHandler+0x5a4>)
 800a858:	4293      	cmp	r3, r2
 800a85a:	d05a      	beq.n	800a912 <HAL_UART_IRQHandler+0x3e2>
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	4a9c      	ldr	r2, [pc, #624]	@ (800aad8 <HAL_UART_IRQHandler+0x5a8>)
 800a866:	4293      	cmp	r3, r2
 800a868:	d053      	beq.n	800a912 <HAL_UART_IRQHandler+0x3e2>
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	4a9a      	ldr	r2, [pc, #616]	@ (800aadc <HAL_UART_IRQHandler+0x5ac>)
 800a874:	4293      	cmp	r3, r2
 800a876:	d04c      	beq.n	800a912 <HAL_UART_IRQHandler+0x3e2>
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	4a97      	ldr	r2, [pc, #604]	@ (800aae0 <HAL_UART_IRQHandler+0x5b0>)
 800a882:	4293      	cmp	r3, r2
 800a884:	d045      	beq.n	800a912 <HAL_UART_IRQHandler+0x3e2>
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	4a95      	ldr	r2, [pc, #596]	@ (800aae4 <HAL_UART_IRQHandler+0x5b4>)
 800a890:	4293      	cmp	r3, r2
 800a892:	d03e      	beq.n	800a912 <HAL_UART_IRQHandler+0x3e2>
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	4a92      	ldr	r2, [pc, #584]	@ (800aae8 <HAL_UART_IRQHandler+0x5b8>)
 800a89e:	4293      	cmp	r3, r2
 800a8a0:	d037      	beq.n	800a912 <HAL_UART_IRQHandler+0x3e2>
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	4a90      	ldr	r2, [pc, #576]	@ (800aaec <HAL_UART_IRQHandler+0x5bc>)
 800a8ac:	4293      	cmp	r3, r2
 800a8ae:	d030      	beq.n	800a912 <HAL_UART_IRQHandler+0x3e2>
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	4a8d      	ldr	r2, [pc, #564]	@ (800aaf0 <HAL_UART_IRQHandler+0x5c0>)
 800a8ba:	4293      	cmp	r3, r2
 800a8bc:	d029      	beq.n	800a912 <HAL_UART_IRQHandler+0x3e2>
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	4a8b      	ldr	r2, [pc, #556]	@ (800aaf4 <HAL_UART_IRQHandler+0x5c4>)
 800a8c8:	4293      	cmp	r3, r2
 800a8ca:	d022      	beq.n	800a912 <HAL_UART_IRQHandler+0x3e2>
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	4a88      	ldr	r2, [pc, #544]	@ (800aaf8 <HAL_UART_IRQHandler+0x5c8>)
 800a8d6:	4293      	cmp	r3, r2
 800a8d8:	d01b      	beq.n	800a912 <HAL_UART_IRQHandler+0x3e2>
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	4a86      	ldr	r2, [pc, #536]	@ (800aafc <HAL_UART_IRQHandler+0x5cc>)
 800a8e4:	4293      	cmp	r3, r2
 800a8e6:	d014      	beq.n	800a912 <HAL_UART_IRQHandler+0x3e2>
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	4a83      	ldr	r2, [pc, #524]	@ (800ab00 <HAL_UART_IRQHandler+0x5d0>)
 800a8f2:	4293      	cmp	r3, r2
 800a8f4:	d00d      	beq.n	800a912 <HAL_UART_IRQHandler+0x3e2>
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	4a81      	ldr	r2, [pc, #516]	@ (800ab04 <HAL_UART_IRQHandler+0x5d4>)
 800a900:	4293      	cmp	r3, r2
 800a902:	d006      	beq.n	800a912 <HAL_UART_IRQHandler+0x3e2>
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	4a7e      	ldr	r2, [pc, #504]	@ (800ab08 <HAL_UART_IRQHandler+0x5d8>)
 800a90e:	4293      	cmp	r3, r2
 800a910:	d106      	bne.n	800a920 <HAL_UART_IRQHandler+0x3f0>
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	685b      	ldr	r3, [r3, #4]
 800a91c:	b29b      	uxth	r3, r3
 800a91e:	e005      	b.n	800a92c <HAL_UART_IRQHandler+0x3fc>
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	685b      	ldr	r3, [r3, #4]
 800a92a:	b29b      	uxth	r3, r3
 800a92c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a930:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800a934:	2b00      	cmp	r3, #0
 800a936:	f000 80ad 	beq.w	800aa94 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a940:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a944:	429a      	cmp	r2, r3
 800a946:	f080 80a5 	bcs.w	800aa94 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a950:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a95a:	69db      	ldr	r3, [r3, #28]
 800a95c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a960:	f000 8087 	beq.w	800aa72 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a96c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a970:	e853 3f00 	ldrex	r3, [r3]
 800a974:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800a978:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a97c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a980:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	461a      	mov	r2, r3
 800a98a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a98e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a992:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a996:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800a99a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a99e:	e841 2300 	strex	r3, r2, [r1]
 800a9a2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800a9a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d1da      	bne.n	800a964 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	3308      	adds	r3, #8
 800a9b4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a9b8:	e853 3f00 	ldrex	r3, [r3]
 800a9bc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a9be:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a9c0:	f023 0301 	bic.w	r3, r3, #1
 800a9c4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	3308      	adds	r3, #8
 800a9ce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a9d2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a9d6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9d8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a9da:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a9de:	e841 2300 	strex	r3, r2, [r1]
 800a9e2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a9e4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d1e1      	bne.n	800a9ae <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	3308      	adds	r3, #8
 800a9f0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9f2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a9f4:	e853 3f00 	ldrex	r3, [r3]
 800a9f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a9fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a9fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800aa00:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	3308      	adds	r3, #8
 800aa0a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800aa0e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800aa10:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa12:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800aa14:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800aa16:	e841 2300 	strex	r3, r2, [r1]
 800aa1a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800aa1c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d1e3      	bne.n	800a9ea <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	2220      	movs	r2, #32
 800aa26:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	2200      	movs	r2, #0
 800aa2e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa36:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa38:	e853 3f00 	ldrex	r3, [r3]
 800aa3c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800aa3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aa40:	f023 0310 	bic.w	r3, r3, #16
 800aa44:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	461a      	mov	r2, r3
 800aa4e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aa52:	65bb      	str	r3, [r7, #88]	@ 0x58
 800aa54:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa56:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800aa58:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800aa5a:	e841 2300 	strex	r3, r2, [r1]
 800aa5e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800aa60:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d1e4      	bne.n	800aa30 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aa6c:	4618      	mov	r0, r3
 800aa6e:	f7f8 fe79 	bl	8003764 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	2202      	movs	r2, #2
 800aa76:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800aa84:	b29b      	uxth	r3, r3
 800aa86:	1ad3      	subs	r3, r2, r3
 800aa88:	b29b      	uxth	r3, r3
 800aa8a:	4619      	mov	r1, r3
 800aa8c:	6878      	ldr	r0, [r7, #4]
 800aa8e:	f000 f939 	bl	800ad04 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800aa92:	e119      	b.n	800acc8 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800aa9a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800aa9e:	429a      	cmp	r2, r3
 800aaa0:	f040 8112 	bne.w	800acc8 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aaaa:	69db      	ldr	r3, [r3, #28]
 800aaac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aab0:	f040 810a 	bne.w	800acc8 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	2202      	movs	r2, #2
 800aab8:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800aac0:	4619      	mov	r1, r3
 800aac2:	6878      	ldr	r0, [r7, #4]
 800aac4:	f000 f91e 	bl	800ad04 <HAL_UARTEx_RxEventCallback>
      return;
 800aac8:	e0fe      	b.n	800acc8 <HAL_UART_IRQHandler+0x798>
 800aaca:	bf00      	nop
 800aacc:	40020010 	.word	0x40020010
 800aad0:	40020028 	.word	0x40020028
 800aad4:	40020040 	.word	0x40020040
 800aad8:	40020058 	.word	0x40020058
 800aadc:	40020070 	.word	0x40020070
 800aae0:	40020088 	.word	0x40020088
 800aae4:	400200a0 	.word	0x400200a0
 800aae8:	400200b8 	.word	0x400200b8
 800aaec:	40020410 	.word	0x40020410
 800aaf0:	40020428 	.word	0x40020428
 800aaf4:	40020440 	.word	0x40020440
 800aaf8:	40020458 	.word	0x40020458
 800aafc:	40020470 	.word	0x40020470
 800ab00:	40020488 	.word	0x40020488
 800ab04:	400204a0 	.word	0x400204a0
 800ab08:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ab18:	b29b      	uxth	r3, r3
 800ab1a:	1ad3      	subs	r3, r2, r3
 800ab1c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ab26:	b29b      	uxth	r3, r3
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	f000 80cf 	beq.w	800accc <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 800ab2e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	f000 80ca 	beq.w	800accc <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab40:	e853 3f00 	ldrex	r3, [r3]
 800ab44:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ab46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab48:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ab4c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	461a      	mov	r2, r3
 800ab56:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800ab5a:	647b      	str	r3, [r7, #68]	@ 0x44
 800ab5c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab5e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ab60:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ab62:	e841 2300 	strex	r3, r2, [r1]
 800ab66:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ab68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d1e4      	bne.n	800ab38 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	3308      	adds	r3, #8
 800ab74:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab78:	e853 3f00 	ldrex	r3, [r3]
 800ab7c:	623b      	str	r3, [r7, #32]
   return(result);
 800ab7e:	6a3a      	ldr	r2, [r7, #32]
 800ab80:	4b55      	ldr	r3, [pc, #340]	@ (800acd8 <HAL_UART_IRQHandler+0x7a8>)
 800ab82:	4013      	ands	r3, r2
 800ab84:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	3308      	adds	r3, #8
 800ab8e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800ab92:	633a      	str	r2, [r7, #48]	@ 0x30
 800ab94:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab96:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ab98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ab9a:	e841 2300 	strex	r3, r2, [r1]
 800ab9e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800aba0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d1e3      	bne.n	800ab6e <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	2220      	movs	r2, #32
 800abaa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	2200      	movs	r2, #0
 800abb2:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	2200      	movs	r2, #0
 800abb8:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abc0:	693b      	ldr	r3, [r7, #16]
 800abc2:	e853 3f00 	ldrex	r3, [r3]
 800abc6:	60fb      	str	r3, [r7, #12]
   return(result);
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	f023 0310 	bic.w	r3, r3, #16
 800abce:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	461a      	mov	r2, r3
 800abd8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800abdc:	61fb      	str	r3, [r7, #28]
 800abde:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abe0:	69b9      	ldr	r1, [r7, #24]
 800abe2:	69fa      	ldr	r2, [r7, #28]
 800abe4:	e841 2300 	strex	r3, r2, [r1]
 800abe8:	617b      	str	r3, [r7, #20]
   return(result);
 800abea:	697b      	ldr	r3, [r7, #20]
 800abec:	2b00      	cmp	r3, #0
 800abee:	d1e4      	bne.n	800abba <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	2202      	movs	r2, #2
 800abf4:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800abf6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800abfa:	4619      	mov	r1, r3
 800abfc:	6878      	ldr	r0, [r7, #4]
 800abfe:	f000 f881 	bl	800ad04 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800ac02:	e063      	b.n	800accc <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800ac04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac08:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d00e      	beq.n	800ac2e <HAL_UART_IRQHandler+0x6fe>
 800ac10:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ac14:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d008      	beq.n	800ac2e <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800ac24:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800ac26:	6878      	ldr	r0, [r7, #4]
 800ac28:	f002 f82e 	bl	800cc88 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ac2c:	e051      	b.n	800acd2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800ac2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d014      	beq.n	800ac64 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800ac3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ac3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d105      	bne.n	800ac52 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800ac46:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ac4a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d008      	beq.n	800ac64 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d03a      	beq.n	800acd0 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ac5e:	6878      	ldr	r0, [r7, #4]
 800ac60:	4798      	blx	r3
    }
    return;
 800ac62:	e035      	b.n	800acd0 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800ac64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d009      	beq.n	800ac84 <HAL_UART_IRQHandler+0x754>
 800ac70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ac74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d003      	beq.n	800ac84 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800ac7c:	6878      	ldr	r0, [r7, #4]
 800ac7e:	f001 fab7 	bl	800c1f0 <UART_EndTransmit_IT>
    return;
 800ac82:	e026      	b.n	800acd2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800ac84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac88:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d009      	beq.n	800aca4 <HAL_UART_IRQHandler+0x774>
 800ac90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ac94:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d003      	beq.n	800aca4 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800ac9c:	6878      	ldr	r0, [r7, #4]
 800ac9e:	f002 f807 	bl	800ccb0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800aca2:	e016      	b.n	800acd2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800aca4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aca8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800acac:	2b00      	cmp	r3, #0
 800acae:	d010      	beq.n	800acd2 <HAL_UART_IRQHandler+0x7a2>
 800acb0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	da0c      	bge.n	800acd2 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800acb8:	6878      	ldr	r0, [r7, #4]
 800acba:	f001 ffef 	bl	800cc9c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800acbe:	e008      	b.n	800acd2 <HAL_UART_IRQHandler+0x7a2>
      return;
 800acc0:	bf00      	nop
 800acc2:	e006      	b.n	800acd2 <HAL_UART_IRQHandler+0x7a2>
    return;
 800acc4:	bf00      	nop
 800acc6:	e004      	b.n	800acd2 <HAL_UART_IRQHandler+0x7a2>
      return;
 800acc8:	bf00      	nop
 800acca:	e002      	b.n	800acd2 <HAL_UART_IRQHandler+0x7a2>
      return;
 800accc:	bf00      	nop
 800acce:	e000      	b.n	800acd2 <HAL_UART_IRQHandler+0x7a2>
    return;
 800acd0:	bf00      	nop
  }
}
 800acd2:	37e8      	adds	r7, #232	@ 0xe8
 800acd4:	46bd      	mov	sp, r7
 800acd6:	bd80      	pop	{r7, pc}
 800acd8:	effffffe 	.word	0xeffffffe

0800acdc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800acdc:	b480      	push	{r7}
 800acde:	b083      	sub	sp, #12
 800ace0:	af00      	add	r7, sp, #0
 800ace2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800ace4:	bf00      	nop
 800ace6:	370c      	adds	r7, #12
 800ace8:	46bd      	mov	sp, r7
 800acea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acee:	4770      	bx	lr

0800acf0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800acf0:	b480      	push	{r7}
 800acf2:	b083      	sub	sp, #12
 800acf4:	af00      	add	r7, sp, #0
 800acf6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800acf8:	bf00      	nop
 800acfa:	370c      	adds	r7, #12
 800acfc:	46bd      	mov	sp, r7
 800acfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad02:	4770      	bx	lr

0800ad04 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800ad04:	b480      	push	{r7}
 800ad06:	b083      	sub	sp, #12
 800ad08:	af00      	add	r7, sp, #0
 800ad0a:	6078      	str	r0, [r7, #4]
 800ad0c:	460b      	mov	r3, r1
 800ad0e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800ad10:	bf00      	nop
 800ad12:	370c      	adds	r7, #12
 800ad14:	46bd      	mov	sp, r7
 800ad16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad1a:	4770      	bx	lr

0800ad1c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ad1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ad20:	b092      	sub	sp, #72	@ 0x48
 800ad22:	af00      	add	r7, sp, #0
 800ad24:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ad26:	2300      	movs	r3, #0
 800ad28:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  PLL2_ClocksTypeDef pll2_clocks;
  PLL3_ClocksTypeDef pll3_clocks;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800ad2c:	697b      	ldr	r3, [r7, #20]
 800ad2e:	685b      	ldr	r3, [r3, #4]
 800ad30:	4a17      	ldr	r2, [pc, #92]	@ (800ad90 <UART_SetConfig+0x74>)
 800ad32:	4293      	cmp	r3, r2
 800ad34:	d904      	bls.n	800ad40 <UART_SetConfig+0x24>
 800ad36:	f640 31e2 	movw	r1, #3042	@ 0xbe2
 800ad3a:	4816      	ldr	r0, [pc, #88]	@ (800ad94 <UART_SetConfig+0x78>)
 800ad3c:	f7f7 fc9c 	bl	8002678 <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 800ad40:	697b      	ldr	r3, [r7, #20]
 800ad42:	689b      	ldr	r3, [r3, #8]
 800ad44:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ad48:	d00d      	beq.n	800ad66 <UART_SetConfig+0x4a>
 800ad4a:	697b      	ldr	r3, [r7, #20]
 800ad4c:	689b      	ldr	r3, [r3, #8]
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d009      	beq.n	800ad66 <UART_SetConfig+0x4a>
 800ad52:	697b      	ldr	r3, [r7, #20]
 800ad54:	689b      	ldr	r3, [r3, #8]
 800ad56:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ad5a:	d004      	beq.n	800ad66 <UART_SetConfig+0x4a>
 800ad5c:	f640 31e3 	movw	r1, #3043	@ 0xbe3
 800ad60:	480c      	ldr	r0, [pc, #48]	@ (800ad94 <UART_SetConfig+0x78>)
 800ad62:	f7f7 fc89 	bl	8002678 <assert_failed>
  if (UART_INSTANCE_LOWPOWER(huart))
 800ad66:	697b      	ldr	r3, [r7, #20]
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	4a0b      	ldr	r2, [pc, #44]	@ (800ad98 <UART_SetConfig+0x7c>)
 800ad6c:	4293      	cmp	r3, r2
 800ad6e:	d115      	bne.n	800ad9c <UART_SetConfig+0x80>
  {
    assert_param(IS_LPUART_STOPBITS(huart->Init.StopBits));
 800ad70:	697b      	ldr	r3, [r7, #20]
 800ad72:	68db      	ldr	r3, [r3, #12]
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d037      	beq.n	800ade8 <UART_SetConfig+0xcc>
 800ad78:	697b      	ldr	r3, [r7, #20]
 800ad7a:	68db      	ldr	r3, [r3, #12]
 800ad7c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ad80:	d032      	beq.n	800ade8 <UART_SetConfig+0xcc>
 800ad82:	f640 31e6 	movw	r1, #3046	@ 0xbe6
 800ad86:	4803      	ldr	r0, [pc, #12]	@ (800ad94 <UART_SetConfig+0x78>)
 800ad88:	f7f7 fc76 	bl	8002678 <assert_failed>
 800ad8c:	e02c      	b.n	800ade8 <UART_SetConfig+0xcc>
 800ad8e:	bf00      	nop
 800ad90:	00bebc20 	.word	0x00bebc20
 800ad94:	08011708 	.word	0x08011708
 800ad98:	58000c00 	.word	0x58000c00
  }
  else
  {
    assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 800ad9c:	697b      	ldr	r3, [r7, #20]
 800ad9e:	68db      	ldr	r3, [r3, #12]
 800ada0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ada4:	d012      	beq.n	800adcc <UART_SetConfig+0xb0>
 800ada6:	697b      	ldr	r3, [r7, #20]
 800ada8:	68db      	ldr	r3, [r3, #12]
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d00e      	beq.n	800adcc <UART_SetConfig+0xb0>
 800adae:	697b      	ldr	r3, [r7, #20]
 800adb0:	68db      	ldr	r3, [r3, #12]
 800adb2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800adb6:	d009      	beq.n	800adcc <UART_SetConfig+0xb0>
 800adb8:	697b      	ldr	r3, [r7, #20]
 800adba:	68db      	ldr	r3, [r3, #12]
 800adbc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800adc0:	d004      	beq.n	800adcc <UART_SetConfig+0xb0>
 800adc2:	f640 31ea 	movw	r1, #3050	@ 0xbea
 800adc6:	48a5      	ldr	r0, [pc, #660]	@ (800b05c <UART_SetConfig+0x340>)
 800adc8:	f7f7 fc56 	bl	8002678 <assert_failed>
    assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 800adcc:	697b      	ldr	r3, [r7, #20]
 800adce:	6a1b      	ldr	r3, [r3, #32]
 800add0:	2b00      	cmp	r3, #0
 800add2:	d009      	beq.n	800ade8 <UART_SetConfig+0xcc>
 800add4:	697b      	ldr	r3, [r7, #20]
 800add6:	6a1b      	ldr	r3, [r3, #32]
 800add8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800addc:	d004      	beq.n	800ade8 <UART_SetConfig+0xcc>
 800adde:	f640 31eb 	movw	r1, #3051	@ 0xbeb
 800ade2:	489e      	ldr	r0, [pc, #632]	@ (800b05c <UART_SetConfig+0x340>)
 800ade4:	f7f7 fc48 	bl	8002678 <assert_failed>
  }

  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800ade8:	697b      	ldr	r3, [r7, #20]
 800adea:	691b      	ldr	r3, [r3, #16]
 800adec:	2b00      	cmp	r3, #0
 800adee:	d00e      	beq.n	800ae0e <UART_SetConfig+0xf2>
 800adf0:	697b      	ldr	r3, [r7, #20]
 800adf2:	691b      	ldr	r3, [r3, #16]
 800adf4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800adf8:	d009      	beq.n	800ae0e <UART_SetConfig+0xf2>
 800adfa:	697b      	ldr	r3, [r7, #20]
 800adfc:	691b      	ldr	r3, [r3, #16]
 800adfe:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800ae02:	d004      	beq.n	800ae0e <UART_SetConfig+0xf2>
 800ae04:	f640 31ee 	movw	r1, #3054	@ 0xbee
 800ae08:	4894      	ldr	r0, [pc, #592]	@ (800b05c <UART_SetConfig+0x340>)
 800ae0a:	f7f7 fc35 	bl	8002678 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800ae0e:	697b      	ldr	r3, [r7, #20]
 800ae10:	695b      	ldr	r3, [r3, #20]
 800ae12:	f023 030c 	bic.w	r3, r3, #12
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d103      	bne.n	800ae22 <UART_SetConfig+0x106>
 800ae1a:	697b      	ldr	r3, [r7, #20]
 800ae1c:	695b      	ldr	r3, [r3, #20]
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d104      	bne.n	800ae2c <UART_SetConfig+0x110>
 800ae22:	f640 31ef 	movw	r1, #3055	@ 0xbef
 800ae26:	488d      	ldr	r0, [pc, #564]	@ (800b05c <UART_SetConfig+0x340>)
 800ae28:	f7f7 fc26 	bl	8002678 <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 800ae2c:	697b      	ldr	r3, [r7, #20]
 800ae2e:	699b      	ldr	r3, [r3, #24]
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d013      	beq.n	800ae5c <UART_SetConfig+0x140>
 800ae34:	697b      	ldr	r3, [r7, #20]
 800ae36:	699b      	ldr	r3, [r3, #24]
 800ae38:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ae3c:	d00e      	beq.n	800ae5c <UART_SetConfig+0x140>
 800ae3e:	697b      	ldr	r3, [r7, #20]
 800ae40:	699b      	ldr	r3, [r3, #24]
 800ae42:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ae46:	d009      	beq.n	800ae5c <UART_SetConfig+0x140>
 800ae48:	697b      	ldr	r3, [r7, #20]
 800ae4a:	699b      	ldr	r3, [r3, #24]
 800ae4c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ae50:	d004      	beq.n	800ae5c <UART_SetConfig+0x140>
 800ae52:	f44f 613f 	mov.w	r1, #3056	@ 0xbf0
 800ae56:	4881      	ldr	r0, [pc, #516]	@ (800b05c <UART_SetConfig+0x340>)
 800ae58:	f7f7 fc0e 	bl	8002678 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 800ae5c:	697b      	ldr	r3, [r7, #20]
 800ae5e:	69db      	ldr	r3, [r3, #28]
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	d009      	beq.n	800ae78 <UART_SetConfig+0x15c>
 800ae64:	697b      	ldr	r3, [r7, #20]
 800ae66:	69db      	ldr	r3, [r3, #28]
 800ae68:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ae6c:	d004      	beq.n	800ae78 <UART_SetConfig+0x15c>
 800ae6e:	f640 31f1 	movw	r1, #3057	@ 0xbf1
 800ae72:	487a      	ldr	r0, [pc, #488]	@ (800b05c <UART_SetConfig+0x340>)
 800ae74:	f7f7 fc00 	bl	8002678 <assert_failed>
  assert_param(IS_UART_PRESCALER(huart->Init.ClockPrescaler));
 800ae78:	697b      	ldr	r3, [r7, #20]
 800ae7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d030      	beq.n	800aee2 <UART_SetConfig+0x1c6>
 800ae80:	697b      	ldr	r3, [r7, #20]
 800ae82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae84:	2b01      	cmp	r3, #1
 800ae86:	d02c      	beq.n	800aee2 <UART_SetConfig+0x1c6>
 800ae88:	697b      	ldr	r3, [r7, #20]
 800ae8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae8c:	2b02      	cmp	r3, #2
 800ae8e:	d028      	beq.n	800aee2 <UART_SetConfig+0x1c6>
 800ae90:	697b      	ldr	r3, [r7, #20]
 800ae92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae94:	2b03      	cmp	r3, #3
 800ae96:	d024      	beq.n	800aee2 <UART_SetConfig+0x1c6>
 800ae98:	697b      	ldr	r3, [r7, #20]
 800ae9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae9c:	2b04      	cmp	r3, #4
 800ae9e:	d020      	beq.n	800aee2 <UART_SetConfig+0x1c6>
 800aea0:	697b      	ldr	r3, [r7, #20]
 800aea2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aea4:	2b05      	cmp	r3, #5
 800aea6:	d01c      	beq.n	800aee2 <UART_SetConfig+0x1c6>
 800aea8:	697b      	ldr	r3, [r7, #20]
 800aeaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aeac:	2b06      	cmp	r3, #6
 800aeae:	d018      	beq.n	800aee2 <UART_SetConfig+0x1c6>
 800aeb0:	697b      	ldr	r3, [r7, #20]
 800aeb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aeb4:	2b07      	cmp	r3, #7
 800aeb6:	d014      	beq.n	800aee2 <UART_SetConfig+0x1c6>
 800aeb8:	697b      	ldr	r3, [r7, #20]
 800aeba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aebc:	2b08      	cmp	r3, #8
 800aebe:	d010      	beq.n	800aee2 <UART_SetConfig+0x1c6>
 800aec0:	697b      	ldr	r3, [r7, #20]
 800aec2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aec4:	2b09      	cmp	r3, #9
 800aec6:	d00c      	beq.n	800aee2 <UART_SetConfig+0x1c6>
 800aec8:	697b      	ldr	r3, [r7, #20]
 800aeca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aecc:	2b0a      	cmp	r3, #10
 800aece:	d008      	beq.n	800aee2 <UART_SetConfig+0x1c6>
 800aed0:	697b      	ldr	r3, [r7, #20]
 800aed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aed4:	2b0b      	cmp	r3, #11
 800aed6:	d004      	beq.n	800aee2 <UART_SetConfig+0x1c6>
 800aed8:	f640 31f2 	movw	r1, #3058	@ 0xbf2
 800aedc:	485f      	ldr	r0, [pc, #380]	@ (800b05c <UART_SetConfig+0x340>)
 800aede:	f7f7 fbcb 	bl	8002678 <assert_failed>
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800aee2:	697b      	ldr	r3, [r7, #20]
 800aee4:	689a      	ldr	r2, [r3, #8]
 800aee6:	697b      	ldr	r3, [r7, #20]
 800aee8:	691b      	ldr	r3, [r3, #16]
 800aeea:	431a      	orrs	r2, r3
 800aeec:	697b      	ldr	r3, [r7, #20]
 800aeee:	695b      	ldr	r3, [r3, #20]
 800aef0:	431a      	orrs	r2, r3
 800aef2:	697b      	ldr	r3, [r7, #20]
 800aef4:	69db      	ldr	r3, [r3, #28]
 800aef6:	4313      	orrs	r3, r2
 800aef8:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800aefa:	697b      	ldr	r3, [r7, #20]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	681a      	ldr	r2, [r3, #0]
 800af00:	4b57      	ldr	r3, [pc, #348]	@ (800b060 <UART_SetConfig+0x344>)
 800af02:	4013      	ands	r3, r2
 800af04:	697a      	ldr	r2, [r7, #20]
 800af06:	6812      	ldr	r2, [r2, #0]
 800af08:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800af0a:	430b      	orrs	r3, r1
 800af0c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800af0e:	697b      	ldr	r3, [r7, #20]
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	685b      	ldr	r3, [r3, #4]
 800af14:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800af18:	697b      	ldr	r3, [r7, #20]
 800af1a:	68da      	ldr	r2, [r3, #12]
 800af1c:	697b      	ldr	r3, [r7, #20]
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	430a      	orrs	r2, r1
 800af22:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800af24:	697b      	ldr	r3, [r7, #20]
 800af26:	699b      	ldr	r3, [r3, #24]
 800af28:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800af2a:	697b      	ldr	r3, [r7, #20]
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	4a4d      	ldr	r2, [pc, #308]	@ (800b064 <UART_SetConfig+0x348>)
 800af30:	4293      	cmp	r3, r2
 800af32:	d004      	beq.n	800af3e <UART_SetConfig+0x222>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800af34:	697b      	ldr	r3, [r7, #20]
 800af36:	6a1b      	ldr	r3, [r3, #32]
 800af38:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800af3a:	4313      	orrs	r3, r2
 800af3c:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800af3e:	697b      	ldr	r3, [r7, #20]
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	689a      	ldr	r2, [r3, #8]
 800af44:	4b48      	ldr	r3, [pc, #288]	@ (800b068 <UART_SetConfig+0x34c>)
 800af46:	4013      	ands	r3, r2
 800af48:	697a      	ldr	r2, [r7, #20]
 800af4a:	6812      	ldr	r2, [r2, #0]
 800af4c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800af4e:	430b      	orrs	r3, r1
 800af50:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800af52:	697b      	ldr	r3, [r7, #20]
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af58:	f023 010f 	bic.w	r1, r3, #15
 800af5c:	697b      	ldr	r3, [r7, #20]
 800af5e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800af60:	697b      	ldr	r3, [r7, #20]
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	430a      	orrs	r2, r1
 800af66:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800af68:	697b      	ldr	r3, [r7, #20]
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	4a3f      	ldr	r2, [pc, #252]	@ (800b06c <UART_SetConfig+0x350>)
 800af6e:	4293      	cmp	r3, r2
 800af70:	f040 8084 	bne.w	800b07c <UART_SetConfig+0x360>
 800af74:	4b3e      	ldr	r3, [pc, #248]	@ (800b070 <UART_SetConfig+0x354>)
 800af76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800af78:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800af7c:	2b28      	cmp	r3, #40	@ 0x28
 800af7e:	d879      	bhi.n	800b074 <UART_SetConfig+0x358>
 800af80:	a201      	add	r2, pc, #4	@ (adr r2, 800af88 <UART_SetConfig+0x26c>)
 800af82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af86:	bf00      	nop
 800af88:	0800b02d 	.word	0x0800b02d
 800af8c:	0800b075 	.word	0x0800b075
 800af90:	0800b075 	.word	0x0800b075
 800af94:	0800b075 	.word	0x0800b075
 800af98:	0800b075 	.word	0x0800b075
 800af9c:	0800b075 	.word	0x0800b075
 800afa0:	0800b075 	.word	0x0800b075
 800afa4:	0800b075 	.word	0x0800b075
 800afa8:	0800b035 	.word	0x0800b035
 800afac:	0800b075 	.word	0x0800b075
 800afb0:	0800b075 	.word	0x0800b075
 800afb4:	0800b075 	.word	0x0800b075
 800afb8:	0800b075 	.word	0x0800b075
 800afbc:	0800b075 	.word	0x0800b075
 800afc0:	0800b075 	.word	0x0800b075
 800afc4:	0800b075 	.word	0x0800b075
 800afc8:	0800b03d 	.word	0x0800b03d
 800afcc:	0800b075 	.word	0x0800b075
 800afd0:	0800b075 	.word	0x0800b075
 800afd4:	0800b075 	.word	0x0800b075
 800afd8:	0800b075 	.word	0x0800b075
 800afdc:	0800b075 	.word	0x0800b075
 800afe0:	0800b075 	.word	0x0800b075
 800afe4:	0800b075 	.word	0x0800b075
 800afe8:	0800b045 	.word	0x0800b045
 800afec:	0800b075 	.word	0x0800b075
 800aff0:	0800b075 	.word	0x0800b075
 800aff4:	0800b075 	.word	0x0800b075
 800aff8:	0800b075 	.word	0x0800b075
 800affc:	0800b075 	.word	0x0800b075
 800b000:	0800b075 	.word	0x0800b075
 800b004:	0800b075 	.word	0x0800b075
 800b008:	0800b04d 	.word	0x0800b04d
 800b00c:	0800b075 	.word	0x0800b075
 800b010:	0800b075 	.word	0x0800b075
 800b014:	0800b075 	.word	0x0800b075
 800b018:	0800b075 	.word	0x0800b075
 800b01c:	0800b075 	.word	0x0800b075
 800b020:	0800b075 	.word	0x0800b075
 800b024:	0800b075 	.word	0x0800b075
 800b028:	0800b055 	.word	0x0800b055
 800b02c:	2301      	movs	r3, #1
 800b02e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b032:	e22a      	b.n	800b48a <UART_SetConfig+0x76e>
 800b034:	2304      	movs	r3, #4
 800b036:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b03a:	e226      	b.n	800b48a <UART_SetConfig+0x76e>
 800b03c:	2308      	movs	r3, #8
 800b03e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b042:	e222      	b.n	800b48a <UART_SetConfig+0x76e>
 800b044:	2310      	movs	r3, #16
 800b046:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b04a:	e21e      	b.n	800b48a <UART_SetConfig+0x76e>
 800b04c:	2320      	movs	r3, #32
 800b04e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b052:	e21a      	b.n	800b48a <UART_SetConfig+0x76e>
 800b054:	2340      	movs	r3, #64	@ 0x40
 800b056:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b05a:	e216      	b.n	800b48a <UART_SetConfig+0x76e>
 800b05c:	08011708 	.word	0x08011708
 800b060:	cfff69f3 	.word	0xcfff69f3
 800b064:	58000c00 	.word	0x58000c00
 800b068:	11fff4ff 	.word	0x11fff4ff
 800b06c:	40011000 	.word	0x40011000
 800b070:	58024400 	.word	0x58024400
 800b074:	2380      	movs	r3, #128	@ 0x80
 800b076:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b07a:	e206      	b.n	800b48a <UART_SetConfig+0x76e>
 800b07c:	697b      	ldr	r3, [r7, #20]
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	4ac3      	ldr	r2, [pc, #780]	@ (800b390 <UART_SetConfig+0x674>)
 800b082:	4293      	cmp	r3, r2
 800b084:	d130      	bne.n	800b0e8 <UART_SetConfig+0x3cc>
 800b086:	4bc3      	ldr	r3, [pc, #780]	@ (800b394 <UART_SetConfig+0x678>)
 800b088:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b08a:	f003 0307 	and.w	r3, r3, #7
 800b08e:	2b05      	cmp	r3, #5
 800b090:	d826      	bhi.n	800b0e0 <UART_SetConfig+0x3c4>
 800b092:	a201      	add	r2, pc, #4	@ (adr r2, 800b098 <UART_SetConfig+0x37c>)
 800b094:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b098:	0800b0b1 	.word	0x0800b0b1
 800b09c:	0800b0b9 	.word	0x0800b0b9
 800b0a0:	0800b0c1 	.word	0x0800b0c1
 800b0a4:	0800b0c9 	.word	0x0800b0c9
 800b0a8:	0800b0d1 	.word	0x0800b0d1
 800b0ac:	0800b0d9 	.word	0x0800b0d9
 800b0b0:	2300      	movs	r3, #0
 800b0b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b0b6:	e1e8      	b.n	800b48a <UART_SetConfig+0x76e>
 800b0b8:	2304      	movs	r3, #4
 800b0ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b0be:	e1e4      	b.n	800b48a <UART_SetConfig+0x76e>
 800b0c0:	2308      	movs	r3, #8
 800b0c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b0c6:	e1e0      	b.n	800b48a <UART_SetConfig+0x76e>
 800b0c8:	2310      	movs	r3, #16
 800b0ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b0ce:	e1dc      	b.n	800b48a <UART_SetConfig+0x76e>
 800b0d0:	2320      	movs	r3, #32
 800b0d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b0d6:	e1d8      	b.n	800b48a <UART_SetConfig+0x76e>
 800b0d8:	2340      	movs	r3, #64	@ 0x40
 800b0da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b0de:	e1d4      	b.n	800b48a <UART_SetConfig+0x76e>
 800b0e0:	2380      	movs	r3, #128	@ 0x80
 800b0e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b0e6:	e1d0      	b.n	800b48a <UART_SetConfig+0x76e>
 800b0e8:	697b      	ldr	r3, [r7, #20]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	4aaa      	ldr	r2, [pc, #680]	@ (800b398 <UART_SetConfig+0x67c>)
 800b0ee:	4293      	cmp	r3, r2
 800b0f0:	d130      	bne.n	800b154 <UART_SetConfig+0x438>
 800b0f2:	4ba8      	ldr	r3, [pc, #672]	@ (800b394 <UART_SetConfig+0x678>)
 800b0f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b0f6:	f003 0307 	and.w	r3, r3, #7
 800b0fa:	2b05      	cmp	r3, #5
 800b0fc:	d826      	bhi.n	800b14c <UART_SetConfig+0x430>
 800b0fe:	a201      	add	r2, pc, #4	@ (adr r2, 800b104 <UART_SetConfig+0x3e8>)
 800b100:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b104:	0800b11d 	.word	0x0800b11d
 800b108:	0800b125 	.word	0x0800b125
 800b10c:	0800b12d 	.word	0x0800b12d
 800b110:	0800b135 	.word	0x0800b135
 800b114:	0800b13d 	.word	0x0800b13d
 800b118:	0800b145 	.word	0x0800b145
 800b11c:	2300      	movs	r3, #0
 800b11e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b122:	e1b2      	b.n	800b48a <UART_SetConfig+0x76e>
 800b124:	2304      	movs	r3, #4
 800b126:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b12a:	e1ae      	b.n	800b48a <UART_SetConfig+0x76e>
 800b12c:	2308      	movs	r3, #8
 800b12e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b132:	e1aa      	b.n	800b48a <UART_SetConfig+0x76e>
 800b134:	2310      	movs	r3, #16
 800b136:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b13a:	e1a6      	b.n	800b48a <UART_SetConfig+0x76e>
 800b13c:	2320      	movs	r3, #32
 800b13e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b142:	e1a2      	b.n	800b48a <UART_SetConfig+0x76e>
 800b144:	2340      	movs	r3, #64	@ 0x40
 800b146:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b14a:	e19e      	b.n	800b48a <UART_SetConfig+0x76e>
 800b14c:	2380      	movs	r3, #128	@ 0x80
 800b14e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b152:	e19a      	b.n	800b48a <UART_SetConfig+0x76e>
 800b154:	697b      	ldr	r3, [r7, #20]
 800b156:	681b      	ldr	r3, [r3, #0]
 800b158:	4a90      	ldr	r2, [pc, #576]	@ (800b39c <UART_SetConfig+0x680>)
 800b15a:	4293      	cmp	r3, r2
 800b15c:	d130      	bne.n	800b1c0 <UART_SetConfig+0x4a4>
 800b15e:	4b8d      	ldr	r3, [pc, #564]	@ (800b394 <UART_SetConfig+0x678>)
 800b160:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b162:	f003 0307 	and.w	r3, r3, #7
 800b166:	2b05      	cmp	r3, #5
 800b168:	d826      	bhi.n	800b1b8 <UART_SetConfig+0x49c>
 800b16a:	a201      	add	r2, pc, #4	@ (adr r2, 800b170 <UART_SetConfig+0x454>)
 800b16c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b170:	0800b189 	.word	0x0800b189
 800b174:	0800b191 	.word	0x0800b191
 800b178:	0800b199 	.word	0x0800b199
 800b17c:	0800b1a1 	.word	0x0800b1a1
 800b180:	0800b1a9 	.word	0x0800b1a9
 800b184:	0800b1b1 	.word	0x0800b1b1
 800b188:	2300      	movs	r3, #0
 800b18a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b18e:	e17c      	b.n	800b48a <UART_SetConfig+0x76e>
 800b190:	2304      	movs	r3, #4
 800b192:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b196:	e178      	b.n	800b48a <UART_SetConfig+0x76e>
 800b198:	2308      	movs	r3, #8
 800b19a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b19e:	e174      	b.n	800b48a <UART_SetConfig+0x76e>
 800b1a0:	2310      	movs	r3, #16
 800b1a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b1a6:	e170      	b.n	800b48a <UART_SetConfig+0x76e>
 800b1a8:	2320      	movs	r3, #32
 800b1aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b1ae:	e16c      	b.n	800b48a <UART_SetConfig+0x76e>
 800b1b0:	2340      	movs	r3, #64	@ 0x40
 800b1b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b1b6:	e168      	b.n	800b48a <UART_SetConfig+0x76e>
 800b1b8:	2380      	movs	r3, #128	@ 0x80
 800b1ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b1be:	e164      	b.n	800b48a <UART_SetConfig+0x76e>
 800b1c0:	697b      	ldr	r3, [r7, #20]
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	4a76      	ldr	r2, [pc, #472]	@ (800b3a0 <UART_SetConfig+0x684>)
 800b1c6:	4293      	cmp	r3, r2
 800b1c8:	d130      	bne.n	800b22c <UART_SetConfig+0x510>
 800b1ca:	4b72      	ldr	r3, [pc, #456]	@ (800b394 <UART_SetConfig+0x678>)
 800b1cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b1ce:	f003 0307 	and.w	r3, r3, #7
 800b1d2:	2b05      	cmp	r3, #5
 800b1d4:	d826      	bhi.n	800b224 <UART_SetConfig+0x508>
 800b1d6:	a201      	add	r2, pc, #4	@ (adr r2, 800b1dc <UART_SetConfig+0x4c0>)
 800b1d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1dc:	0800b1f5 	.word	0x0800b1f5
 800b1e0:	0800b1fd 	.word	0x0800b1fd
 800b1e4:	0800b205 	.word	0x0800b205
 800b1e8:	0800b20d 	.word	0x0800b20d
 800b1ec:	0800b215 	.word	0x0800b215
 800b1f0:	0800b21d 	.word	0x0800b21d
 800b1f4:	2300      	movs	r3, #0
 800b1f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b1fa:	e146      	b.n	800b48a <UART_SetConfig+0x76e>
 800b1fc:	2304      	movs	r3, #4
 800b1fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b202:	e142      	b.n	800b48a <UART_SetConfig+0x76e>
 800b204:	2308      	movs	r3, #8
 800b206:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b20a:	e13e      	b.n	800b48a <UART_SetConfig+0x76e>
 800b20c:	2310      	movs	r3, #16
 800b20e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b212:	e13a      	b.n	800b48a <UART_SetConfig+0x76e>
 800b214:	2320      	movs	r3, #32
 800b216:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b21a:	e136      	b.n	800b48a <UART_SetConfig+0x76e>
 800b21c:	2340      	movs	r3, #64	@ 0x40
 800b21e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b222:	e132      	b.n	800b48a <UART_SetConfig+0x76e>
 800b224:	2380      	movs	r3, #128	@ 0x80
 800b226:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b22a:	e12e      	b.n	800b48a <UART_SetConfig+0x76e>
 800b22c:	697b      	ldr	r3, [r7, #20]
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	4a5c      	ldr	r2, [pc, #368]	@ (800b3a4 <UART_SetConfig+0x688>)
 800b232:	4293      	cmp	r3, r2
 800b234:	d176      	bne.n	800b324 <UART_SetConfig+0x608>
 800b236:	4b57      	ldr	r3, [pc, #348]	@ (800b394 <UART_SetConfig+0x678>)
 800b238:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b23a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b23e:	2b28      	cmp	r3, #40	@ 0x28
 800b240:	d86c      	bhi.n	800b31c <UART_SetConfig+0x600>
 800b242:	a201      	add	r2, pc, #4	@ (adr r2, 800b248 <UART_SetConfig+0x52c>)
 800b244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b248:	0800b2ed 	.word	0x0800b2ed
 800b24c:	0800b31d 	.word	0x0800b31d
 800b250:	0800b31d 	.word	0x0800b31d
 800b254:	0800b31d 	.word	0x0800b31d
 800b258:	0800b31d 	.word	0x0800b31d
 800b25c:	0800b31d 	.word	0x0800b31d
 800b260:	0800b31d 	.word	0x0800b31d
 800b264:	0800b31d 	.word	0x0800b31d
 800b268:	0800b2f5 	.word	0x0800b2f5
 800b26c:	0800b31d 	.word	0x0800b31d
 800b270:	0800b31d 	.word	0x0800b31d
 800b274:	0800b31d 	.word	0x0800b31d
 800b278:	0800b31d 	.word	0x0800b31d
 800b27c:	0800b31d 	.word	0x0800b31d
 800b280:	0800b31d 	.word	0x0800b31d
 800b284:	0800b31d 	.word	0x0800b31d
 800b288:	0800b2fd 	.word	0x0800b2fd
 800b28c:	0800b31d 	.word	0x0800b31d
 800b290:	0800b31d 	.word	0x0800b31d
 800b294:	0800b31d 	.word	0x0800b31d
 800b298:	0800b31d 	.word	0x0800b31d
 800b29c:	0800b31d 	.word	0x0800b31d
 800b2a0:	0800b31d 	.word	0x0800b31d
 800b2a4:	0800b31d 	.word	0x0800b31d
 800b2a8:	0800b305 	.word	0x0800b305
 800b2ac:	0800b31d 	.word	0x0800b31d
 800b2b0:	0800b31d 	.word	0x0800b31d
 800b2b4:	0800b31d 	.word	0x0800b31d
 800b2b8:	0800b31d 	.word	0x0800b31d
 800b2bc:	0800b31d 	.word	0x0800b31d
 800b2c0:	0800b31d 	.word	0x0800b31d
 800b2c4:	0800b31d 	.word	0x0800b31d
 800b2c8:	0800b30d 	.word	0x0800b30d
 800b2cc:	0800b31d 	.word	0x0800b31d
 800b2d0:	0800b31d 	.word	0x0800b31d
 800b2d4:	0800b31d 	.word	0x0800b31d
 800b2d8:	0800b31d 	.word	0x0800b31d
 800b2dc:	0800b31d 	.word	0x0800b31d
 800b2e0:	0800b31d 	.word	0x0800b31d
 800b2e4:	0800b31d 	.word	0x0800b31d
 800b2e8:	0800b315 	.word	0x0800b315
 800b2ec:	2301      	movs	r3, #1
 800b2ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b2f2:	e0ca      	b.n	800b48a <UART_SetConfig+0x76e>
 800b2f4:	2304      	movs	r3, #4
 800b2f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b2fa:	e0c6      	b.n	800b48a <UART_SetConfig+0x76e>
 800b2fc:	2308      	movs	r3, #8
 800b2fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b302:	e0c2      	b.n	800b48a <UART_SetConfig+0x76e>
 800b304:	2310      	movs	r3, #16
 800b306:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b30a:	e0be      	b.n	800b48a <UART_SetConfig+0x76e>
 800b30c:	2320      	movs	r3, #32
 800b30e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b312:	e0ba      	b.n	800b48a <UART_SetConfig+0x76e>
 800b314:	2340      	movs	r3, #64	@ 0x40
 800b316:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b31a:	e0b6      	b.n	800b48a <UART_SetConfig+0x76e>
 800b31c:	2380      	movs	r3, #128	@ 0x80
 800b31e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b322:	e0b2      	b.n	800b48a <UART_SetConfig+0x76e>
 800b324:	697b      	ldr	r3, [r7, #20]
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	4a1f      	ldr	r2, [pc, #124]	@ (800b3a8 <UART_SetConfig+0x68c>)
 800b32a:	4293      	cmp	r3, r2
 800b32c:	d13e      	bne.n	800b3ac <UART_SetConfig+0x690>
 800b32e:	4b19      	ldr	r3, [pc, #100]	@ (800b394 <UART_SetConfig+0x678>)
 800b330:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b332:	f003 0307 	and.w	r3, r3, #7
 800b336:	2b05      	cmp	r3, #5
 800b338:	d826      	bhi.n	800b388 <UART_SetConfig+0x66c>
 800b33a:	a201      	add	r2, pc, #4	@ (adr r2, 800b340 <UART_SetConfig+0x624>)
 800b33c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b340:	0800b359 	.word	0x0800b359
 800b344:	0800b361 	.word	0x0800b361
 800b348:	0800b369 	.word	0x0800b369
 800b34c:	0800b371 	.word	0x0800b371
 800b350:	0800b379 	.word	0x0800b379
 800b354:	0800b381 	.word	0x0800b381
 800b358:	2300      	movs	r3, #0
 800b35a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b35e:	e094      	b.n	800b48a <UART_SetConfig+0x76e>
 800b360:	2304      	movs	r3, #4
 800b362:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b366:	e090      	b.n	800b48a <UART_SetConfig+0x76e>
 800b368:	2308      	movs	r3, #8
 800b36a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b36e:	e08c      	b.n	800b48a <UART_SetConfig+0x76e>
 800b370:	2310      	movs	r3, #16
 800b372:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b376:	e088      	b.n	800b48a <UART_SetConfig+0x76e>
 800b378:	2320      	movs	r3, #32
 800b37a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b37e:	e084      	b.n	800b48a <UART_SetConfig+0x76e>
 800b380:	2340      	movs	r3, #64	@ 0x40
 800b382:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b386:	e080      	b.n	800b48a <UART_SetConfig+0x76e>
 800b388:	2380      	movs	r3, #128	@ 0x80
 800b38a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b38e:	e07c      	b.n	800b48a <UART_SetConfig+0x76e>
 800b390:	40004400 	.word	0x40004400
 800b394:	58024400 	.word	0x58024400
 800b398:	40004800 	.word	0x40004800
 800b39c:	40004c00 	.word	0x40004c00
 800b3a0:	40005000 	.word	0x40005000
 800b3a4:	40011400 	.word	0x40011400
 800b3a8:	40007800 	.word	0x40007800
 800b3ac:	697b      	ldr	r3, [r7, #20]
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	4aae      	ldr	r2, [pc, #696]	@ (800b66c <UART_SetConfig+0x950>)
 800b3b2:	4293      	cmp	r3, r2
 800b3b4:	d130      	bne.n	800b418 <UART_SetConfig+0x6fc>
 800b3b6:	4bae      	ldr	r3, [pc, #696]	@ (800b670 <UART_SetConfig+0x954>)
 800b3b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b3ba:	f003 0307 	and.w	r3, r3, #7
 800b3be:	2b05      	cmp	r3, #5
 800b3c0:	d826      	bhi.n	800b410 <UART_SetConfig+0x6f4>
 800b3c2:	a201      	add	r2, pc, #4	@ (adr r2, 800b3c8 <UART_SetConfig+0x6ac>)
 800b3c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3c8:	0800b3e1 	.word	0x0800b3e1
 800b3cc:	0800b3e9 	.word	0x0800b3e9
 800b3d0:	0800b3f1 	.word	0x0800b3f1
 800b3d4:	0800b3f9 	.word	0x0800b3f9
 800b3d8:	0800b401 	.word	0x0800b401
 800b3dc:	0800b409 	.word	0x0800b409
 800b3e0:	2300      	movs	r3, #0
 800b3e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b3e6:	e050      	b.n	800b48a <UART_SetConfig+0x76e>
 800b3e8:	2304      	movs	r3, #4
 800b3ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b3ee:	e04c      	b.n	800b48a <UART_SetConfig+0x76e>
 800b3f0:	2308      	movs	r3, #8
 800b3f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b3f6:	e048      	b.n	800b48a <UART_SetConfig+0x76e>
 800b3f8:	2310      	movs	r3, #16
 800b3fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b3fe:	e044      	b.n	800b48a <UART_SetConfig+0x76e>
 800b400:	2320      	movs	r3, #32
 800b402:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b406:	e040      	b.n	800b48a <UART_SetConfig+0x76e>
 800b408:	2340      	movs	r3, #64	@ 0x40
 800b40a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b40e:	e03c      	b.n	800b48a <UART_SetConfig+0x76e>
 800b410:	2380      	movs	r3, #128	@ 0x80
 800b412:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b416:	e038      	b.n	800b48a <UART_SetConfig+0x76e>
 800b418:	697b      	ldr	r3, [r7, #20]
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	4a95      	ldr	r2, [pc, #596]	@ (800b674 <UART_SetConfig+0x958>)
 800b41e:	4293      	cmp	r3, r2
 800b420:	d130      	bne.n	800b484 <UART_SetConfig+0x768>
 800b422:	4b93      	ldr	r3, [pc, #588]	@ (800b670 <UART_SetConfig+0x954>)
 800b424:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b426:	f003 0307 	and.w	r3, r3, #7
 800b42a:	2b05      	cmp	r3, #5
 800b42c:	d826      	bhi.n	800b47c <UART_SetConfig+0x760>
 800b42e:	a201      	add	r2, pc, #4	@ (adr r2, 800b434 <UART_SetConfig+0x718>)
 800b430:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b434:	0800b44d 	.word	0x0800b44d
 800b438:	0800b455 	.word	0x0800b455
 800b43c:	0800b45d 	.word	0x0800b45d
 800b440:	0800b465 	.word	0x0800b465
 800b444:	0800b46d 	.word	0x0800b46d
 800b448:	0800b475 	.word	0x0800b475
 800b44c:	2302      	movs	r3, #2
 800b44e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b452:	e01a      	b.n	800b48a <UART_SetConfig+0x76e>
 800b454:	2304      	movs	r3, #4
 800b456:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b45a:	e016      	b.n	800b48a <UART_SetConfig+0x76e>
 800b45c:	2308      	movs	r3, #8
 800b45e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b462:	e012      	b.n	800b48a <UART_SetConfig+0x76e>
 800b464:	2310      	movs	r3, #16
 800b466:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b46a:	e00e      	b.n	800b48a <UART_SetConfig+0x76e>
 800b46c:	2320      	movs	r3, #32
 800b46e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b472:	e00a      	b.n	800b48a <UART_SetConfig+0x76e>
 800b474:	2340      	movs	r3, #64	@ 0x40
 800b476:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b47a:	e006      	b.n	800b48a <UART_SetConfig+0x76e>
 800b47c:	2380      	movs	r3, #128	@ 0x80
 800b47e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b482:	e002      	b.n	800b48a <UART_SetConfig+0x76e>
 800b484:	2380      	movs	r3, #128	@ 0x80
 800b486:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b48a:	697b      	ldr	r3, [r7, #20]
 800b48c:	681b      	ldr	r3, [r3, #0]
 800b48e:	4a79      	ldr	r2, [pc, #484]	@ (800b674 <UART_SetConfig+0x958>)
 800b490:	4293      	cmp	r3, r2
 800b492:	f040 80f7 	bne.w	800b684 <UART_SetConfig+0x968>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b496:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b49a:	2b20      	cmp	r3, #32
 800b49c:	dc46      	bgt.n	800b52c <UART_SetConfig+0x810>
 800b49e:	2b02      	cmp	r3, #2
 800b4a0:	db75      	blt.n	800b58e <UART_SetConfig+0x872>
 800b4a2:	3b02      	subs	r3, #2
 800b4a4:	2b1e      	cmp	r3, #30
 800b4a6:	d872      	bhi.n	800b58e <UART_SetConfig+0x872>
 800b4a8:	a201      	add	r2, pc, #4	@ (adr r2, 800b4b0 <UART_SetConfig+0x794>)
 800b4aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b4ae:	bf00      	nop
 800b4b0:	0800b533 	.word	0x0800b533
 800b4b4:	0800b58f 	.word	0x0800b58f
 800b4b8:	0800b53b 	.word	0x0800b53b
 800b4bc:	0800b58f 	.word	0x0800b58f
 800b4c0:	0800b58f 	.word	0x0800b58f
 800b4c4:	0800b58f 	.word	0x0800b58f
 800b4c8:	0800b54b 	.word	0x0800b54b
 800b4cc:	0800b58f 	.word	0x0800b58f
 800b4d0:	0800b58f 	.word	0x0800b58f
 800b4d4:	0800b58f 	.word	0x0800b58f
 800b4d8:	0800b58f 	.word	0x0800b58f
 800b4dc:	0800b58f 	.word	0x0800b58f
 800b4e0:	0800b58f 	.word	0x0800b58f
 800b4e4:	0800b58f 	.word	0x0800b58f
 800b4e8:	0800b55b 	.word	0x0800b55b
 800b4ec:	0800b58f 	.word	0x0800b58f
 800b4f0:	0800b58f 	.word	0x0800b58f
 800b4f4:	0800b58f 	.word	0x0800b58f
 800b4f8:	0800b58f 	.word	0x0800b58f
 800b4fc:	0800b58f 	.word	0x0800b58f
 800b500:	0800b58f 	.word	0x0800b58f
 800b504:	0800b58f 	.word	0x0800b58f
 800b508:	0800b58f 	.word	0x0800b58f
 800b50c:	0800b58f 	.word	0x0800b58f
 800b510:	0800b58f 	.word	0x0800b58f
 800b514:	0800b58f 	.word	0x0800b58f
 800b518:	0800b58f 	.word	0x0800b58f
 800b51c:	0800b58f 	.word	0x0800b58f
 800b520:	0800b58f 	.word	0x0800b58f
 800b524:	0800b58f 	.word	0x0800b58f
 800b528:	0800b581 	.word	0x0800b581
 800b52c:	2b40      	cmp	r3, #64	@ 0x40
 800b52e:	d02a      	beq.n	800b586 <UART_SetConfig+0x86a>
 800b530:	e02d      	b.n	800b58e <UART_SetConfig+0x872>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800b532:	f7fc f9ff 	bl	8007934 <HAL_RCCEx_GetD3PCLK1Freq>
 800b536:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b538:	e02f      	b.n	800b59a <UART_SetConfig+0x87e>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b53a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b53e:	4618      	mov	r0, r3
 800b540:	f7fc fa0e 	bl	8007960 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b544:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b546:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b548:	e027      	b.n	800b59a <UART_SetConfig+0x87e>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b54a:	f107 0318 	add.w	r3, r7, #24
 800b54e:	4618      	mov	r0, r3
 800b550:	f7fc fb5a 	bl	8007c08 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b554:	69fb      	ldr	r3, [r7, #28]
 800b556:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b558:	e01f      	b.n	800b59a <UART_SetConfig+0x87e>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b55a:	4b45      	ldr	r3, [pc, #276]	@ (800b670 <UART_SetConfig+0x954>)
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	f003 0320 	and.w	r3, r3, #32
 800b562:	2b00      	cmp	r3, #0
 800b564:	d009      	beq.n	800b57a <UART_SetConfig+0x85e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b566:	4b42      	ldr	r3, [pc, #264]	@ (800b670 <UART_SetConfig+0x954>)
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	08db      	lsrs	r3, r3, #3
 800b56c:	f003 0303 	and.w	r3, r3, #3
 800b570:	4a41      	ldr	r2, [pc, #260]	@ (800b678 <UART_SetConfig+0x95c>)
 800b572:	fa22 f303 	lsr.w	r3, r2, r3
 800b576:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b578:	e00f      	b.n	800b59a <UART_SetConfig+0x87e>
          pclk = (uint32_t) HSI_VALUE;
 800b57a:	4b3f      	ldr	r3, [pc, #252]	@ (800b678 <UART_SetConfig+0x95c>)
 800b57c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b57e:	e00c      	b.n	800b59a <UART_SetConfig+0x87e>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b580:	4b3e      	ldr	r3, [pc, #248]	@ (800b67c <UART_SetConfig+0x960>)
 800b582:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b584:	e009      	b.n	800b59a <UART_SetConfig+0x87e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b586:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b58a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b58c:	e005      	b.n	800b59a <UART_SetConfig+0x87e>
      default:
        pclk = 0U;
 800b58e:	2300      	movs	r3, #0
 800b590:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b592:	2301      	movs	r3, #1
 800b594:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b598:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b59a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	f000 81e3 	beq.w	800b968 <UART_SetConfig+0xc4c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b5a2:	697b      	ldr	r3, [r7, #20]
 800b5a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b5a6:	4a36      	ldr	r2, [pc, #216]	@ (800b680 <UART_SetConfig+0x964>)
 800b5a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b5ac:	461a      	mov	r2, r3
 800b5ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b5b0:	fbb3 f3f2 	udiv	r3, r3, r2
 800b5b4:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b5b6:	697b      	ldr	r3, [r7, #20]
 800b5b8:	685a      	ldr	r2, [r3, #4]
 800b5ba:	4613      	mov	r3, r2
 800b5bc:	005b      	lsls	r3, r3, #1
 800b5be:	4413      	add	r3, r2
 800b5c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b5c2:	429a      	cmp	r2, r3
 800b5c4:	d305      	bcc.n	800b5d2 <UART_SetConfig+0x8b6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b5c6:	697b      	ldr	r3, [r7, #20]
 800b5c8:	685b      	ldr	r3, [r3, #4]
 800b5ca:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b5cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b5ce:	429a      	cmp	r2, r3
 800b5d0:	d903      	bls.n	800b5da <UART_SetConfig+0x8be>
      {
        ret = HAL_ERROR;
 800b5d2:	2301      	movs	r3, #1
 800b5d4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b5d8:	e1c6      	b.n	800b968 <UART_SetConfig+0xc4c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b5da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b5dc:	2200      	movs	r2, #0
 800b5de:	60bb      	str	r3, [r7, #8]
 800b5e0:	60fa      	str	r2, [r7, #12]
 800b5e2:	697b      	ldr	r3, [r7, #20]
 800b5e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b5e6:	4a26      	ldr	r2, [pc, #152]	@ (800b680 <UART_SetConfig+0x964>)
 800b5e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b5ec:	b29b      	uxth	r3, r3
 800b5ee:	2200      	movs	r2, #0
 800b5f0:	603b      	str	r3, [r7, #0]
 800b5f2:	607a      	str	r2, [r7, #4]
 800b5f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b5f8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b5fc:	f7f5 f894 	bl	8000728 <__aeabi_uldivmod>
 800b600:	4602      	mov	r2, r0
 800b602:	460b      	mov	r3, r1
 800b604:	4610      	mov	r0, r2
 800b606:	4619      	mov	r1, r3
 800b608:	f04f 0200 	mov.w	r2, #0
 800b60c:	f04f 0300 	mov.w	r3, #0
 800b610:	020b      	lsls	r3, r1, #8
 800b612:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b616:	0202      	lsls	r2, r0, #8
 800b618:	6979      	ldr	r1, [r7, #20]
 800b61a:	6849      	ldr	r1, [r1, #4]
 800b61c:	0849      	lsrs	r1, r1, #1
 800b61e:	2000      	movs	r0, #0
 800b620:	460c      	mov	r4, r1
 800b622:	4605      	mov	r5, r0
 800b624:	eb12 0804 	adds.w	r8, r2, r4
 800b628:	eb43 0905 	adc.w	r9, r3, r5
 800b62c:	697b      	ldr	r3, [r7, #20]
 800b62e:	685b      	ldr	r3, [r3, #4]
 800b630:	2200      	movs	r2, #0
 800b632:	469a      	mov	sl, r3
 800b634:	4693      	mov	fp, r2
 800b636:	4652      	mov	r2, sl
 800b638:	465b      	mov	r3, fp
 800b63a:	4640      	mov	r0, r8
 800b63c:	4649      	mov	r1, r9
 800b63e:	f7f5 f873 	bl	8000728 <__aeabi_uldivmod>
 800b642:	4602      	mov	r2, r0
 800b644:	460b      	mov	r3, r1
 800b646:	4613      	mov	r3, r2
 800b648:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b64a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b64c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b650:	d308      	bcc.n	800b664 <UART_SetConfig+0x948>
 800b652:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b654:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b658:	d204      	bcs.n	800b664 <UART_SetConfig+0x948>
        {
          huart->Instance->BRR = usartdiv;
 800b65a:	697b      	ldr	r3, [r7, #20]
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b660:	60da      	str	r2, [r3, #12]
 800b662:	e181      	b.n	800b968 <UART_SetConfig+0xc4c>
        }
        else
        {
          ret = HAL_ERROR;
 800b664:	2301      	movs	r3, #1
 800b666:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b66a:	e17d      	b.n	800b968 <UART_SetConfig+0xc4c>
 800b66c:	40007c00 	.word	0x40007c00
 800b670:	58024400 	.word	0x58024400
 800b674:	58000c00 	.word	0x58000c00
 800b678:	03d09000 	.word	0x03d09000
 800b67c:	003d0900 	.word	0x003d0900
 800b680:	08012d90 	.word	0x08012d90
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b684:	697b      	ldr	r3, [r7, #20]
 800b686:	69db      	ldr	r3, [r3, #28]
 800b688:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b68c:	f040 80be 	bne.w	800b80c <UART_SetConfig+0xaf0>
  {
    switch (clocksource)
 800b690:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b694:	2b20      	cmp	r3, #32
 800b696:	dc49      	bgt.n	800b72c <UART_SetConfig+0xa10>
 800b698:	2b00      	cmp	r3, #0
 800b69a:	db7c      	blt.n	800b796 <UART_SetConfig+0xa7a>
 800b69c:	2b20      	cmp	r3, #32
 800b69e:	d87a      	bhi.n	800b796 <UART_SetConfig+0xa7a>
 800b6a0:	a201      	add	r2, pc, #4	@ (adr r2, 800b6a8 <UART_SetConfig+0x98c>)
 800b6a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b6a6:	bf00      	nop
 800b6a8:	0800b733 	.word	0x0800b733
 800b6ac:	0800b73b 	.word	0x0800b73b
 800b6b0:	0800b797 	.word	0x0800b797
 800b6b4:	0800b797 	.word	0x0800b797
 800b6b8:	0800b743 	.word	0x0800b743
 800b6bc:	0800b797 	.word	0x0800b797
 800b6c0:	0800b797 	.word	0x0800b797
 800b6c4:	0800b797 	.word	0x0800b797
 800b6c8:	0800b753 	.word	0x0800b753
 800b6cc:	0800b797 	.word	0x0800b797
 800b6d0:	0800b797 	.word	0x0800b797
 800b6d4:	0800b797 	.word	0x0800b797
 800b6d8:	0800b797 	.word	0x0800b797
 800b6dc:	0800b797 	.word	0x0800b797
 800b6e0:	0800b797 	.word	0x0800b797
 800b6e4:	0800b797 	.word	0x0800b797
 800b6e8:	0800b763 	.word	0x0800b763
 800b6ec:	0800b797 	.word	0x0800b797
 800b6f0:	0800b797 	.word	0x0800b797
 800b6f4:	0800b797 	.word	0x0800b797
 800b6f8:	0800b797 	.word	0x0800b797
 800b6fc:	0800b797 	.word	0x0800b797
 800b700:	0800b797 	.word	0x0800b797
 800b704:	0800b797 	.word	0x0800b797
 800b708:	0800b797 	.word	0x0800b797
 800b70c:	0800b797 	.word	0x0800b797
 800b710:	0800b797 	.word	0x0800b797
 800b714:	0800b797 	.word	0x0800b797
 800b718:	0800b797 	.word	0x0800b797
 800b71c:	0800b797 	.word	0x0800b797
 800b720:	0800b797 	.word	0x0800b797
 800b724:	0800b797 	.word	0x0800b797
 800b728:	0800b789 	.word	0x0800b789
 800b72c:	2b40      	cmp	r3, #64	@ 0x40
 800b72e:	d02e      	beq.n	800b78e <UART_SetConfig+0xa72>
 800b730:	e031      	b.n	800b796 <UART_SetConfig+0xa7a>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b732:	f7fa fba3 	bl	8005e7c <HAL_RCC_GetPCLK1Freq>
 800b736:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b738:	e033      	b.n	800b7a2 <UART_SetConfig+0xa86>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b73a:	f7fa fbb5 	bl	8005ea8 <HAL_RCC_GetPCLK2Freq>
 800b73e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b740:	e02f      	b.n	800b7a2 <UART_SetConfig+0xa86>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b742:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b746:	4618      	mov	r0, r3
 800b748:	f7fc f90a 	bl	8007960 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b74c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b74e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b750:	e027      	b.n	800b7a2 <UART_SetConfig+0xa86>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b752:	f107 0318 	add.w	r3, r7, #24
 800b756:	4618      	mov	r0, r3
 800b758:	f7fc fa56 	bl	8007c08 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b75c:	69fb      	ldr	r3, [r7, #28]
 800b75e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b760:	e01f      	b.n	800b7a2 <UART_SetConfig+0xa86>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b762:	4b8c      	ldr	r3, [pc, #560]	@ (800b994 <UART_SetConfig+0xc78>)
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	f003 0320 	and.w	r3, r3, #32
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d009      	beq.n	800b782 <UART_SetConfig+0xa66>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b76e:	4b89      	ldr	r3, [pc, #548]	@ (800b994 <UART_SetConfig+0xc78>)
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	08db      	lsrs	r3, r3, #3
 800b774:	f003 0303 	and.w	r3, r3, #3
 800b778:	4a87      	ldr	r2, [pc, #540]	@ (800b998 <UART_SetConfig+0xc7c>)
 800b77a:	fa22 f303 	lsr.w	r3, r2, r3
 800b77e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b780:	e00f      	b.n	800b7a2 <UART_SetConfig+0xa86>
          pclk = (uint32_t) HSI_VALUE;
 800b782:	4b85      	ldr	r3, [pc, #532]	@ (800b998 <UART_SetConfig+0xc7c>)
 800b784:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b786:	e00c      	b.n	800b7a2 <UART_SetConfig+0xa86>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b788:	4b84      	ldr	r3, [pc, #528]	@ (800b99c <UART_SetConfig+0xc80>)
 800b78a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b78c:	e009      	b.n	800b7a2 <UART_SetConfig+0xa86>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b78e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b792:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b794:	e005      	b.n	800b7a2 <UART_SetConfig+0xa86>
      default:
        pclk = 0U;
 800b796:	2300      	movs	r3, #0
 800b798:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b79a:	2301      	movs	r3, #1
 800b79c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b7a0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b7a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	f000 80df 	beq.w	800b968 <UART_SetConfig+0xc4c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b7aa:	697b      	ldr	r3, [r7, #20]
 800b7ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7ae:	4a7c      	ldr	r2, [pc, #496]	@ (800b9a0 <UART_SetConfig+0xc84>)
 800b7b0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b7b4:	461a      	mov	r2, r3
 800b7b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b7b8:	fbb3 f3f2 	udiv	r3, r3, r2
 800b7bc:	005a      	lsls	r2, r3, #1
 800b7be:	697b      	ldr	r3, [r7, #20]
 800b7c0:	685b      	ldr	r3, [r3, #4]
 800b7c2:	085b      	lsrs	r3, r3, #1
 800b7c4:	441a      	add	r2, r3
 800b7c6:	697b      	ldr	r3, [r7, #20]
 800b7c8:	685b      	ldr	r3, [r3, #4]
 800b7ca:	fbb2 f3f3 	udiv	r3, r2, r3
 800b7ce:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b7d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7d2:	2b0f      	cmp	r3, #15
 800b7d4:	d916      	bls.n	800b804 <UART_SetConfig+0xae8>
 800b7d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b7dc:	d212      	bcs.n	800b804 <UART_SetConfig+0xae8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b7de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7e0:	b29b      	uxth	r3, r3
 800b7e2:	f023 030f 	bic.w	r3, r3, #15
 800b7e6:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b7e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7ea:	085b      	lsrs	r3, r3, #1
 800b7ec:	b29b      	uxth	r3, r3
 800b7ee:	f003 0307 	and.w	r3, r3, #7
 800b7f2:	b29a      	uxth	r2, r3
 800b7f4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b7f6:	4313      	orrs	r3, r2
 800b7f8:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800b7fa:	697b      	ldr	r3, [r7, #20]
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800b800:	60da      	str	r2, [r3, #12]
 800b802:	e0b1      	b.n	800b968 <UART_SetConfig+0xc4c>
      }
      else
      {
        ret = HAL_ERROR;
 800b804:	2301      	movs	r3, #1
 800b806:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b80a:	e0ad      	b.n	800b968 <UART_SetConfig+0xc4c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b80c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b810:	2b20      	cmp	r3, #32
 800b812:	dc49      	bgt.n	800b8a8 <UART_SetConfig+0xb8c>
 800b814:	2b00      	cmp	r3, #0
 800b816:	db7c      	blt.n	800b912 <UART_SetConfig+0xbf6>
 800b818:	2b20      	cmp	r3, #32
 800b81a:	d87a      	bhi.n	800b912 <UART_SetConfig+0xbf6>
 800b81c:	a201      	add	r2, pc, #4	@ (adr r2, 800b824 <UART_SetConfig+0xb08>)
 800b81e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b822:	bf00      	nop
 800b824:	0800b8af 	.word	0x0800b8af
 800b828:	0800b8b7 	.word	0x0800b8b7
 800b82c:	0800b913 	.word	0x0800b913
 800b830:	0800b913 	.word	0x0800b913
 800b834:	0800b8bf 	.word	0x0800b8bf
 800b838:	0800b913 	.word	0x0800b913
 800b83c:	0800b913 	.word	0x0800b913
 800b840:	0800b913 	.word	0x0800b913
 800b844:	0800b8cf 	.word	0x0800b8cf
 800b848:	0800b913 	.word	0x0800b913
 800b84c:	0800b913 	.word	0x0800b913
 800b850:	0800b913 	.word	0x0800b913
 800b854:	0800b913 	.word	0x0800b913
 800b858:	0800b913 	.word	0x0800b913
 800b85c:	0800b913 	.word	0x0800b913
 800b860:	0800b913 	.word	0x0800b913
 800b864:	0800b8df 	.word	0x0800b8df
 800b868:	0800b913 	.word	0x0800b913
 800b86c:	0800b913 	.word	0x0800b913
 800b870:	0800b913 	.word	0x0800b913
 800b874:	0800b913 	.word	0x0800b913
 800b878:	0800b913 	.word	0x0800b913
 800b87c:	0800b913 	.word	0x0800b913
 800b880:	0800b913 	.word	0x0800b913
 800b884:	0800b913 	.word	0x0800b913
 800b888:	0800b913 	.word	0x0800b913
 800b88c:	0800b913 	.word	0x0800b913
 800b890:	0800b913 	.word	0x0800b913
 800b894:	0800b913 	.word	0x0800b913
 800b898:	0800b913 	.word	0x0800b913
 800b89c:	0800b913 	.word	0x0800b913
 800b8a0:	0800b913 	.word	0x0800b913
 800b8a4:	0800b905 	.word	0x0800b905
 800b8a8:	2b40      	cmp	r3, #64	@ 0x40
 800b8aa:	d02e      	beq.n	800b90a <UART_SetConfig+0xbee>
 800b8ac:	e031      	b.n	800b912 <UART_SetConfig+0xbf6>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b8ae:	f7fa fae5 	bl	8005e7c <HAL_RCC_GetPCLK1Freq>
 800b8b2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b8b4:	e033      	b.n	800b91e <UART_SetConfig+0xc02>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b8b6:	f7fa faf7 	bl	8005ea8 <HAL_RCC_GetPCLK2Freq>
 800b8ba:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b8bc:	e02f      	b.n	800b91e <UART_SetConfig+0xc02>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b8be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b8c2:	4618      	mov	r0, r3
 800b8c4:	f7fc f84c 	bl	8007960 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b8c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b8cc:	e027      	b.n	800b91e <UART_SetConfig+0xc02>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b8ce:	f107 0318 	add.w	r3, r7, #24
 800b8d2:	4618      	mov	r0, r3
 800b8d4:	f7fc f998 	bl	8007c08 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b8d8:	69fb      	ldr	r3, [r7, #28]
 800b8da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b8dc:	e01f      	b.n	800b91e <UART_SetConfig+0xc02>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b8de:	4b2d      	ldr	r3, [pc, #180]	@ (800b994 <UART_SetConfig+0xc78>)
 800b8e0:	681b      	ldr	r3, [r3, #0]
 800b8e2:	f003 0320 	and.w	r3, r3, #32
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	d009      	beq.n	800b8fe <UART_SetConfig+0xbe2>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b8ea:	4b2a      	ldr	r3, [pc, #168]	@ (800b994 <UART_SetConfig+0xc78>)
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	08db      	lsrs	r3, r3, #3
 800b8f0:	f003 0303 	and.w	r3, r3, #3
 800b8f4:	4a28      	ldr	r2, [pc, #160]	@ (800b998 <UART_SetConfig+0xc7c>)
 800b8f6:	fa22 f303 	lsr.w	r3, r2, r3
 800b8fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b8fc:	e00f      	b.n	800b91e <UART_SetConfig+0xc02>
          pclk = (uint32_t) HSI_VALUE;
 800b8fe:	4b26      	ldr	r3, [pc, #152]	@ (800b998 <UART_SetConfig+0xc7c>)
 800b900:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b902:	e00c      	b.n	800b91e <UART_SetConfig+0xc02>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b904:	4b25      	ldr	r3, [pc, #148]	@ (800b99c <UART_SetConfig+0xc80>)
 800b906:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b908:	e009      	b.n	800b91e <UART_SetConfig+0xc02>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b90a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b90e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b910:	e005      	b.n	800b91e <UART_SetConfig+0xc02>
      default:
        pclk = 0U;
 800b912:	2300      	movs	r3, #0
 800b914:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b916:	2301      	movs	r3, #1
 800b918:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b91c:	bf00      	nop
    }

    if (pclk != 0U)
 800b91e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b920:	2b00      	cmp	r3, #0
 800b922:	d021      	beq.n	800b968 <UART_SetConfig+0xc4c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b924:	697b      	ldr	r3, [r7, #20]
 800b926:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b928:	4a1d      	ldr	r2, [pc, #116]	@ (800b9a0 <UART_SetConfig+0xc84>)
 800b92a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b92e:	461a      	mov	r2, r3
 800b930:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b932:	fbb3 f2f2 	udiv	r2, r3, r2
 800b936:	697b      	ldr	r3, [r7, #20]
 800b938:	685b      	ldr	r3, [r3, #4]
 800b93a:	085b      	lsrs	r3, r3, #1
 800b93c:	441a      	add	r2, r3
 800b93e:	697b      	ldr	r3, [r7, #20]
 800b940:	685b      	ldr	r3, [r3, #4]
 800b942:	fbb2 f3f3 	udiv	r3, r2, r3
 800b946:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b948:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b94a:	2b0f      	cmp	r3, #15
 800b94c:	d909      	bls.n	800b962 <UART_SetConfig+0xc46>
 800b94e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b950:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b954:	d205      	bcs.n	800b962 <UART_SetConfig+0xc46>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b956:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b958:	b29a      	uxth	r2, r3
 800b95a:	697b      	ldr	r3, [r7, #20]
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	60da      	str	r2, [r3, #12]
 800b960:	e002      	b.n	800b968 <UART_SetConfig+0xc4c>
      }
      else
      {
        ret = HAL_ERROR;
 800b962:	2301      	movs	r3, #1
 800b964:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b968:	697b      	ldr	r3, [r7, #20]
 800b96a:	2201      	movs	r2, #1
 800b96c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800b970:	697b      	ldr	r3, [r7, #20]
 800b972:	2201      	movs	r2, #1
 800b974:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b978:	697b      	ldr	r3, [r7, #20]
 800b97a:	2200      	movs	r2, #0
 800b97c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800b97e:	697b      	ldr	r3, [r7, #20]
 800b980:	2200      	movs	r2, #0
 800b982:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800b984:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800b988:	4618      	mov	r0, r3
 800b98a:	3748      	adds	r7, #72	@ 0x48
 800b98c:	46bd      	mov	sp, r7
 800b98e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b992:	bf00      	nop
 800b994:	58024400 	.word	0x58024400
 800b998:	03d09000 	.word	0x03d09000
 800b99c:	003d0900 	.word	0x003d0900
 800b9a0:	08012d90 	.word	0x08012d90

0800b9a4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b9a4:	b580      	push	{r7, lr}
 800b9a6:	b082      	sub	sp, #8
 800b9a8:	af00      	add	r7, sp, #0
 800b9aa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b9b0:	2bff      	cmp	r3, #255	@ 0xff
 800b9b2:	d904      	bls.n	800b9be <UART_AdvFeatureConfig+0x1a>
 800b9b4:	f44f 614e 	mov.w	r1, #3296	@ 0xce0
 800b9b8:	4893      	ldr	r0, [pc, #588]	@ (800bc08 <UART_AdvFeatureConfig+0x264>)
 800b9ba:	f7f6 fe5d 	bl	8002678 <assert_failed>

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b9c2:	f003 0308 	and.w	r3, r3, #8
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d018      	beq.n	800b9fc <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	d009      	beq.n	800b9e6 <UART_AdvFeatureConfig+0x42>
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b9d6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b9da:	d004      	beq.n	800b9e6 <UART_AdvFeatureConfig+0x42>
 800b9dc:	f640 41e5 	movw	r1, #3301	@ 0xce5
 800b9e0:	4889      	ldr	r0, [pc, #548]	@ (800bc08 <UART_AdvFeatureConfig+0x264>)
 800b9e2:	f7f6 fe49 	bl	8002678 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	681b      	ldr	r3, [r3, #0]
 800b9ea:	685b      	ldr	r3, [r3, #4]
 800b9ec:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	430a      	orrs	r2, r1
 800b9fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba00:	f003 0301 	and.w	r3, r3, #1
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d018      	beq.n	800ba3a <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba0c:	2b00      	cmp	r3, #0
 800ba0e:	d009      	beq.n	800ba24 <UART_AdvFeatureConfig+0x80>
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba14:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ba18:	d004      	beq.n	800ba24 <UART_AdvFeatureConfig+0x80>
 800ba1a:	f640 41ec 	movw	r1, #3308	@ 0xcec
 800ba1e:	487a      	ldr	r0, [pc, #488]	@ (800bc08 <UART_AdvFeatureConfig+0x264>)
 800ba20:	f7f6 fe2a 	bl	8002678 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	681b      	ldr	r3, [r3, #0]
 800ba28:	685b      	ldr	r3, [r3, #4]
 800ba2a:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	430a      	orrs	r2, r1
 800ba38:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba3e:	f003 0302 	and.w	r3, r3, #2
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	d018      	beq.n	800ba78 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d009      	beq.n	800ba62 <UART_AdvFeatureConfig+0xbe>
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ba52:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ba56:	d004      	beq.n	800ba62 <UART_AdvFeatureConfig+0xbe>
 800ba58:	f640 41f3 	movw	r1, #3315	@ 0xcf3
 800ba5c:	486a      	ldr	r0, [pc, #424]	@ (800bc08 <UART_AdvFeatureConfig+0x264>)
 800ba5e:	f7f6 fe0b 	bl	8002678 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	685b      	ldr	r3, [r3, #4]
 800ba68:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	430a      	orrs	r2, r1
 800ba76:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba7c:	f003 0304 	and.w	r3, r3, #4
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	d018      	beq.n	800bab6 <UART_AdvFeatureConfig+0x112>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d009      	beq.n	800baa0 <UART_AdvFeatureConfig+0xfc>
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ba90:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ba94:	d004      	beq.n	800baa0 <UART_AdvFeatureConfig+0xfc>
 800ba96:	f640 41fa 	movw	r1, #3322	@ 0xcfa
 800ba9a:	485b      	ldr	r0, [pc, #364]	@ (800bc08 <UART_AdvFeatureConfig+0x264>)
 800ba9c:	f7f6 fdec 	bl	8002678 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	681b      	ldr	r3, [r3, #0]
 800baa4:	685b      	ldr	r3, [r3, #4]
 800baa6:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	681b      	ldr	r3, [r3, #0]
 800bab2:	430a      	orrs	r2, r1
 800bab4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800baba:	f003 0310 	and.w	r3, r3, #16
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d018      	beq.n	800baf4 <UART_AdvFeatureConfig+0x150>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d009      	beq.n	800bade <UART_AdvFeatureConfig+0x13a>
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bace:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bad2:	d004      	beq.n	800bade <UART_AdvFeatureConfig+0x13a>
 800bad4:	f640 5101 	movw	r1, #3329	@ 0xd01
 800bad8:	484b      	ldr	r0, [pc, #300]	@ (800bc08 <UART_AdvFeatureConfig+0x264>)
 800bada:	f7f6 fdcd 	bl	8002678 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	689b      	ldr	r3, [r3, #8]
 800bae4:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	430a      	orrs	r2, r1
 800baf2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800baf8:	f003 0320 	and.w	r3, r3, #32
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	d018      	beq.n	800bb32 <UART_AdvFeatureConfig+0x18e>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d009      	beq.n	800bb1c <UART_AdvFeatureConfig+0x178>
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bb0c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bb10:	d004      	beq.n	800bb1c <UART_AdvFeatureConfig+0x178>
 800bb12:	f640 5108 	movw	r1, #3336	@ 0xd08
 800bb16:	483c      	ldr	r0, [pc, #240]	@ (800bc08 <UART_AdvFeatureConfig+0x264>)
 800bb18:	f7f6 fdae 	bl	8002678 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	681b      	ldr	r3, [r3, #0]
 800bb20:	689b      	ldr	r3, [r3, #8]
 800bb22:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	681b      	ldr	r3, [r3, #0]
 800bb2e:	430a      	orrs	r2, r1
 800bb30:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	f000 8081 	beq.w	800bc42 <UART_AdvFeatureConfig+0x29e>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	4a31      	ldr	r2, [pc, #196]	@ (800bc0c <UART_AdvFeatureConfig+0x268>)
 800bb46:	4293      	cmp	r3, r2
 800bb48:	d027      	beq.n	800bb9a <UART_AdvFeatureConfig+0x1f6>
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	4a30      	ldr	r2, [pc, #192]	@ (800bc10 <UART_AdvFeatureConfig+0x26c>)
 800bb50:	4293      	cmp	r3, r2
 800bb52:	d022      	beq.n	800bb9a <UART_AdvFeatureConfig+0x1f6>
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	4a2e      	ldr	r2, [pc, #184]	@ (800bc14 <UART_AdvFeatureConfig+0x270>)
 800bb5a:	4293      	cmp	r3, r2
 800bb5c:	d01d      	beq.n	800bb9a <UART_AdvFeatureConfig+0x1f6>
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	4a2d      	ldr	r2, [pc, #180]	@ (800bc18 <UART_AdvFeatureConfig+0x274>)
 800bb64:	4293      	cmp	r3, r2
 800bb66:	d018      	beq.n	800bb9a <UART_AdvFeatureConfig+0x1f6>
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	681b      	ldr	r3, [r3, #0]
 800bb6c:	4a2b      	ldr	r2, [pc, #172]	@ (800bc1c <UART_AdvFeatureConfig+0x278>)
 800bb6e:	4293      	cmp	r3, r2
 800bb70:	d013      	beq.n	800bb9a <UART_AdvFeatureConfig+0x1f6>
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	4a2a      	ldr	r2, [pc, #168]	@ (800bc20 <UART_AdvFeatureConfig+0x27c>)
 800bb78:	4293      	cmp	r3, r2
 800bb7a:	d00e      	beq.n	800bb9a <UART_AdvFeatureConfig+0x1f6>
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	4a28      	ldr	r2, [pc, #160]	@ (800bc24 <UART_AdvFeatureConfig+0x280>)
 800bb82:	4293      	cmp	r3, r2
 800bb84:	d009      	beq.n	800bb9a <UART_AdvFeatureConfig+0x1f6>
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	4a27      	ldr	r2, [pc, #156]	@ (800bc28 <UART_AdvFeatureConfig+0x284>)
 800bb8c:	4293      	cmp	r3, r2
 800bb8e:	d004      	beq.n	800bb9a <UART_AdvFeatureConfig+0x1f6>
 800bb90:	f640 510f 	movw	r1, #3343	@ 0xd0f
 800bb94:	481c      	ldr	r0, [pc, #112]	@ (800bc08 <UART_AdvFeatureConfig+0x264>)
 800bb96:	f7f6 fd6f 	bl	8002678 <assert_failed>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d009      	beq.n	800bbb6 <UART_AdvFeatureConfig+0x212>
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bba6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bbaa:	d004      	beq.n	800bbb6 <UART_AdvFeatureConfig+0x212>
 800bbac:	f44f 6151 	mov.w	r1, #3344	@ 0xd10
 800bbb0:	4815      	ldr	r0, [pc, #84]	@ (800bc08 <UART_AdvFeatureConfig+0x264>)
 800bbb2:	f7f6 fd61 	bl	8002678 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	685b      	ldr	r3, [r3, #4]
 800bbbc:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	430a      	orrs	r2, r1
 800bbca:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bbd0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bbd4:	d135      	bne.n	800bc42 <UART_AdvFeatureConfig+0x29e>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d026      	beq.n	800bc2c <UART_AdvFeatureConfig+0x288>
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bbe2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800bbe6:	d021      	beq.n	800bc2c <UART_AdvFeatureConfig+0x288>
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bbec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800bbf0:	d01c      	beq.n	800bc2c <UART_AdvFeatureConfig+0x288>
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bbf6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800bbfa:	d017      	beq.n	800bc2c <UART_AdvFeatureConfig+0x288>
 800bbfc:	f640 5115 	movw	r1, #3349	@ 0xd15
 800bc00:	4801      	ldr	r0, [pc, #4]	@ (800bc08 <UART_AdvFeatureConfig+0x264>)
 800bc02:	f7f6 fd39 	bl	8002678 <assert_failed>
 800bc06:	e011      	b.n	800bc2c <UART_AdvFeatureConfig+0x288>
 800bc08:	08011708 	.word	0x08011708
 800bc0c:	40011000 	.word	0x40011000
 800bc10:	40004400 	.word	0x40004400
 800bc14:	40004800 	.word	0x40004800
 800bc18:	40004c00 	.word	0x40004c00
 800bc1c:	40005000 	.word	0x40005000
 800bc20:	40011400 	.word	0x40011400
 800bc24:	40007800 	.word	0x40007800
 800bc28:	40007c00 	.word	0x40007c00
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	685b      	ldr	r3, [r3, #4]
 800bc32:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	430a      	orrs	r2, r1
 800bc40:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d018      	beq.n	800bc80 <UART_AdvFeatureConfig+0x2dc>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d009      	beq.n	800bc6a <UART_AdvFeatureConfig+0x2c6>
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bc5a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800bc5e:	d004      	beq.n	800bc6a <UART_AdvFeatureConfig+0x2c6>
 800bc60:	f640 511d 	movw	r1, #3357	@ 0xd1d
 800bc64:	4808      	ldr	r0, [pc, #32]	@ (800bc88 <UART_AdvFeatureConfig+0x2e4>)
 800bc66:	f7f6 fd07 	bl	8002678 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	681b      	ldr	r3, [r3, #0]
 800bc6e:	685b      	ldr	r3, [r3, #4]
 800bc70:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	430a      	orrs	r2, r1
 800bc7e:	605a      	str	r2, [r3, #4]
  }
}
 800bc80:	bf00      	nop
 800bc82:	3708      	adds	r7, #8
 800bc84:	46bd      	mov	sp, r7
 800bc86:	bd80      	pop	{r7, pc}
 800bc88:	08011708 	.word	0x08011708

0800bc8c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800bc8c:	b580      	push	{r7, lr}
 800bc8e:	b098      	sub	sp, #96	@ 0x60
 800bc90:	af02      	add	r7, sp, #8
 800bc92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	2200      	movs	r2, #0
 800bc98:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800bc9c:	f7f7 fa3a 	bl	8003114 <HAL_GetTick>
 800bca0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	f003 0308 	and.w	r3, r3, #8
 800bcac:	2b08      	cmp	r3, #8
 800bcae:	d12f      	bne.n	800bd10 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bcb0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800bcb4:	9300      	str	r3, [sp, #0]
 800bcb6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bcb8:	2200      	movs	r2, #0
 800bcba:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800bcbe:	6878      	ldr	r0, [r7, #4]
 800bcc0:	f000 f88e 	bl	800bde0 <UART_WaitOnFlagUntilTimeout>
 800bcc4:	4603      	mov	r3, r0
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	d022      	beq.n	800bd10 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	681b      	ldr	r3, [r3, #0]
 800bcce:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcd2:	e853 3f00 	ldrex	r3, [r3]
 800bcd6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bcd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bcda:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bcde:	653b      	str	r3, [r7, #80]	@ 0x50
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	681b      	ldr	r3, [r3, #0]
 800bce4:	461a      	mov	r2, r3
 800bce6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bce8:	647b      	str	r3, [r7, #68]	@ 0x44
 800bcea:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bcec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bcee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bcf0:	e841 2300 	strex	r3, r2, [r1]
 800bcf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800bcf6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bcf8:	2b00      	cmp	r3, #0
 800bcfa:	d1e6      	bne.n	800bcca <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	2220      	movs	r2, #32
 800bd00:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	2200      	movs	r2, #0
 800bd08:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bd0c:	2303      	movs	r3, #3
 800bd0e:	e063      	b.n	800bdd8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	681b      	ldr	r3, [r3, #0]
 800bd14:	681b      	ldr	r3, [r3, #0]
 800bd16:	f003 0304 	and.w	r3, r3, #4
 800bd1a:	2b04      	cmp	r3, #4
 800bd1c:	d149      	bne.n	800bdb2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bd1e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800bd22:	9300      	str	r3, [sp, #0]
 800bd24:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bd26:	2200      	movs	r2, #0
 800bd28:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800bd2c:	6878      	ldr	r0, [r7, #4]
 800bd2e:	f000 f857 	bl	800bde0 <UART_WaitOnFlagUntilTimeout>
 800bd32:	4603      	mov	r3, r0
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	d03c      	beq.n	800bdb2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	681b      	ldr	r3, [r3, #0]
 800bd3c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd40:	e853 3f00 	ldrex	r3, [r3]
 800bd44:	623b      	str	r3, [r7, #32]
   return(result);
 800bd46:	6a3b      	ldr	r3, [r7, #32]
 800bd48:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bd4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	461a      	mov	r2, r3
 800bd54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bd56:	633b      	str	r3, [r7, #48]	@ 0x30
 800bd58:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd5a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bd5c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bd5e:	e841 2300 	strex	r3, r2, [r1]
 800bd62:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bd64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d1e6      	bne.n	800bd38 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	681b      	ldr	r3, [r3, #0]
 800bd6e:	3308      	adds	r3, #8
 800bd70:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd72:	693b      	ldr	r3, [r7, #16]
 800bd74:	e853 3f00 	ldrex	r3, [r3]
 800bd78:	60fb      	str	r3, [r7, #12]
   return(result);
 800bd7a:	68fb      	ldr	r3, [r7, #12]
 800bd7c:	f023 0301 	bic.w	r3, r3, #1
 800bd80:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	3308      	adds	r3, #8
 800bd88:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bd8a:	61fa      	str	r2, [r7, #28]
 800bd8c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd8e:	69b9      	ldr	r1, [r7, #24]
 800bd90:	69fa      	ldr	r2, [r7, #28]
 800bd92:	e841 2300 	strex	r3, r2, [r1]
 800bd96:	617b      	str	r3, [r7, #20]
   return(result);
 800bd98:	697b      	ldr	r3, [r7, #20]
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	d1e5      	bne.n	800bd6a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	2220      	movs	r2, #32
 800bda2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	2200      	movs	r2, #0
 800bdaa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bdae:	2303      	movs	r3, #3
 800bdb0:	e012      	b.n	800bdd8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	2220      	movs	r2, #32
 800bdb6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	2220      	movs	r2, #32
 800bdbe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	2200      	movs	r2, #0
 800bdc6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	2200      	movs	r2, #0
 800bdcc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	2200      	movs	r2, #0
 800bdd2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bdd6:	2300      	movs	r3, #0
}
 800bdd8:	4618      	mov	r0, r3
 800bdda:	3758      	adds	r7, #88	@ 0x58
 800bddc:	46bd      	mov	sp, r7
 800bdde:	bd80      	pop	{r7, pc}

0800bde0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800bde0:	b580      	push	{r7, lr}
 800bde2:	b084      	sub	sp, #16
 800bde4:	af00      	add	r7, sp, #0
 800bde6:	60f8      	str	r0, [r7, #12]
 800bde8:	60b9      	str	r1, [r7, #8]
 800bdea:	603b      	str	r3, [r7, #0]
 800bdec:	4613      	mov	r3, r2
 800bdee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bdf0:	e04f      	b.n	800be92 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bdf2:	69bb      	ldr	r3, [r7, #24]
 800bdf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bdf8:	d04b      	beq.n	800be92 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bdfa:	f7f7 f98b 	bl	8003114 <HAL_GetTick>
 800bdfe:	4602      	mov	r2, r0
 800be00:	683b      	ldr	r3, [r7, #0]
 800be02:	1ad3      	subs	r3, r2, r3
 800be04:	69ba      	ldr	r2, [r7, #24]
 800be06:	429a      	cmp	r2, r3
 800be08:	d302      	bcc.n	800be10 <UART_WaitOnFlagUntilTimeout+0x30>
 800be0a:	69bb      	ldr	r3, [r7, #24]
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d101      	bne.n	800be14 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800be10:	2303      	movs	r3, #3
 800be12:	e04e      	b.n	800beb2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800be14:	68fb      	ldr	r3, [r7, #12]
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	f003 0304 	and.w	r3, r3, #4
 800be1e:	2b00      	cmp	r3, #0
 800be20:	d037      	beq.n	800be92 <UART_WaitOnFlagUntilTimeout+0xb2>
 800be22:	68bb      	ldr	r3, [r7, #8]
 800be24:	2b80      	cmp	r3, #128	@ 0x80
 800be26:	d034      	beq.n	800be92 <UART_WaitOnFlagUntilTimeout+0xb2>
 800be28:	68bb      	ldr	r3, [r7, #8]
 800be2a:	2b40      	cmp	r3, #64	@ 0x40
 800be2c:	d031      	beq.n	800be92 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	69db      	ldr	r3, [r3, #28]
 800be34:	f003 0308 	and.w	r3, r3, #8
 800be38:	2b08      	cmp	r3, #8
 800be3a:	d110      	bne.n	800be5e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	2208      	movs	r2, #8
 800be42:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800be44:	68f8      	ldr	r0, [r7, #12]
 800be46:	f000 f95b 	bl	800c100 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	2208      	movs	r2, #8
 800be4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800be52:	68fb      	ldr	r3, [r7, #12]
 800be54:	2200      	movs	r2, #0
 800be56:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800be5a:	2301      	movs	r3, #1
 800be5c:	e029      	b.n	800beb2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800be5e:	68fb      	ldr	r3, [r7, #12]
 800be60:	681b      	ldr	r3, [r3, #0]
 800be62:	69db      	ldr	r3, [r3, #28]
 800be64:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800be68:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800be6c:	d111      	bne.n	800be92 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	681b      	ldr	r3, [r3, #0]
 800be72:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800be76:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800be78:	68f8      	ldr	r0, [r7, #12]
 800be7a:	f000 f941 	bl	800c100 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800be7e:	68fb      	ldr	r3, [r7, #12]
 800be80:	2220      	movs	r2, #32
 800be82:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800be86:	68fb      	ldr	r3, [r7, #12]
 800be88:	2200      	movs	r2, #0
 800be8a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800be8e:	2303      	movs	r3, #3
 800be90:	e00f      	b.n	800beb2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	681b      	ldr	r3, [r3, #0]
 800be96:	69da      	ldr	r2, [r3, #28]
 800be98:	68bb      	ldr	r3, [r7, #8]
 800be9a:	4013      	ands	r3, r2
 800be9c:	68ba      	ldr	r2, [r7, #8]
 800be9e:	429a      	cmp	r2, r3
 800bea0:	bf0c      	ite	eq
 800bea2:	2301      	moveq	r3, #1
 800bea4:	2300      	movne	r3, #0
 800bea6:	b2db      	uxtb	r3, r3
 800bea8:	461a      	mov	r2, r3
 800beaa:	79fb      	ldrb	r3, [r7, #7]
 800beac:	429a      	cmp	r2, r3
 800beae:	d0a0      	beq.n	800bdf2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800beb0:	2300      	movs	r3, #0
}
 800beb2:	4618      	mov	r0, r3
 800beb4:	3710      	adds	r7, #16
 800beb6:	46bd      	mov	sp, r7
 800beb8:	bd80      	pop	{r7, pc}
	...

0800bebc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bebc:	b480      	push	{r7}
 800bebe:	b0a3      	sub	sp, #140	@ 0x8c
 800bec0:	af00      	add	r7, sp, #0
 800bec2:	60f8      	str	r0, [r7, #12]
 800bec4:	60b9      	str	r1, [r7, #8]
 800bec6:	4613      	mov	r3, r2
 800bec8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	68ba      	ldr	r2, [r7, #8]
 800bece:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	88fa      	ldrh	r2, [r7, #6]
 800bed4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800bed8:	68fb      	ldr	r3, [r7, #12]
 800beda:	88fa      	ldrh	r2, [r7, #6]
 800bedc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800bee0:	68fb      	ldr	r3, [r7, #12]
 800bee2:	2200      	movs	r2, #0
 800bee4:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800bee6:	68fb      	ldr	r3, [r7, #12]
 800bee8:	689b      	ldr	r3, [r3, #8]
 800beea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800beee:	d10e      	bne.n	800bf0e <UART_Start_Receive_IT+0x52>
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	691b      	ldr	r3, [r3, #16]
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	d105      	bne.n	800bf04 <UART_Start_Receive_IT+0x48>
 800bef8:	68fb      	ldr	r3, [r7, #12]
 800befa:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800befe:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800bf02:	e02d      	b.n	800bf60 <UART_Start_Receive_IT+0xa4>
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	22ff      	movs	r2, #255	@ 0xff
 800bf08:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800bf0c:	e028      	b.n	800bf60 <UART_Start_Receive_IT+0xa4>
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	689b      	ldr	r3, [r3, #8]
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	d10d      	bne.n	800bf32 <UART_Start_Receive_IT+0x76>
 800bf16:	68fb      	ldr	r3, [r7, #12]
 800bf18:	691b      	ldr	r3, [r3, #16]
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	d104      	bne.n	800bf28 <UART_Start_Receive_IT+0x6c>
 800bf1e:	68fb      	ldr	r3, [r7, #12]
 800bf20:	22ff      	movs	r2, #255	@ 0xff
 800bf22:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800bf26:	e01b      	b.n	800bf60 <UART_Start_Receive_IT+0xa4>
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	227f      	movs	r2, #127	@ 0x7f
 800bf2c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800bf30:	e016      	b.n	800bf60 <UART_Start_Receive_IT+0xa4>
 800bf32:	68fb      	ldr	r3, [r7, #12]
 800bf34:	689b      	ldr	r3, [r3, #8]
 800bf36:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bf3a:	d10d      	bne.n	800bf58 <UART_Start_Receive_IT+0x9c>
 800bf3c:	68fb      	ldr	r3, [r7, #12]
 800bf3e:	691b      	ldr	r3, [r3, #16]
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	d104      	bne.n	800bf4e <UART_Start_Receive_IT+0x92>
 800bf44:	68fb      	ldr	r3, [r7, #12]
 800bf46:	227f      	movs	r2, #127	@ 0x7f
 800bf48:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800bf4c:	e008      	b.n	800bf60 <UART_Start_Receive_IT+0xa4>
 800bf4e:	68fb      	ldr	r3, [r7, #12]
 800bf50:	223f      	movs	r2, #63	@ 0x3f
 800bf52:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800bf56:	e003      	b.n	800bf60 <UART_Start_Receive_IT+0xa4>
 800bf58:	68fb      	ldr	r3, [r7, #12]
 800bf5a:	2200      	movs	r2, #0
 800bf5c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bf60:	68fb      	ldr	r3, [r7, #12]
 800bf62:	2200      	movs	r2, #0
 800bf64:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800bf68:	68fb      	ldr	r3, [r7, #12]
 800bf6a:	2222      	movs	r2, #34	@ 0x22
 800bf6c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bf70:	68fb      	ldr	r3, [r7, #12]
 800bf72:	681b      	ldr	r3, [r3, #0]
 800bf74:	3308      	adds	r3, #8
 800bf76:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf78:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bf7a:	e853 3f00 	ldrex	r3, [r3]
 800bf7e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800bf80:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bf82:	f043 0301 	orr.w	r3, r3, #1
 800bf86:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800bf8a:	68fb      	ldr	r3, [r7, #12]
 800bf8c:	681b      	ldr	r3, [r3, #0]
 800bf8e:	3308      	adds	r3, #8
 800bf90:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800bf94:	673a      	str	r2, [r7, #112]	@ 0x70
 800bf96:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf98:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800bf9a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800bf9c:	e841 2300 	strex	r3, r2, [r1]
 800bfa0:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800bfa2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d1e3      	bne.n	800bf70 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800bfa8:	68fb      	ldr	r3, [r7, #12]
 800bfaa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bfac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bfb0:	d14f      	bne.n	800c052 <UART_Start_Receive_IT+0x196>
 800bfb2:	68fb      	ldr	r3, [r7, #12]
 800bfb4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800bfb8:	88fa      	ldrh	r2, [r7, #6]
 800bfba:	429a      	cmp	r2, r3
 800bfbc:	d349      	bcc.n	800c052 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	689b      	ldr	r3, [r3, #8]
 800bfc2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bfc6:	d107      	bne.n	800bfd8 <UART_Start_Receive_IT+0x11c>
 800bfc8:	68fb      	ldr	r3, [r7, #12]
 800bfca:	691b      	ldr	r3, [r3, #16]
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d103      	bne.n	800bfd8 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800bfd0:	68fb      	ldr	r3, [r7, #12]
 800bfd2:	4a47      	ldr	r2, [pc, #284]	@ (800c0f0 <UART_Start_Receive_IT+0x234>)
 800bfd4:	675a      	str	r2, [r3, #116]	@ 0x74
 800bfd6:	e002      	b.n	800bfde <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800bfd8:	68fb      	ldr	r3, [r7, #12]
 800bfda:	4a46      	ldr	r2, [pc, #280]	@ (800c0f4 <UART_Start_Receive_IT+0x238>)
 800bfdc:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800bfde:	68fb      	ldr	r3, [r7, #12]
 800bfe0:	691b      	ldr	r3, [r3, #16]
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d01a      	beq.n	800c01c <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bfee:	e853 3f00 	ldrex	r3, [r3]
 800bff2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800bff4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bff6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bffa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800bffe:	68fb      	ldr	r3, [r7, #12]
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	461a      	mov	r2, r3
 800c004:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c008:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c00a:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c00c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800c00e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800c010:	e841 2300 	strex	r3, r2, [r1]
 800c014:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800c016:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c018:	2b00      	cmp	r3, #0
 800c01a:	d1e4      	bne.n	800bfe6 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	681b      	ldr	r3, [r3, #0]
 800c020:	3308      	adds	r3, #8
 800c022:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c024:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c026:	e853 3f00 	ldrex	r3, [r3]
 800c02a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c02c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c02e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c032:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c034:	68fb      	ldr	r3, [r7, #12]
 800c036:	681b      	ldr	r3, [r3, #0]
 800c038:	3308      	adds	r3, #8
 800c03a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800c03c:	64ba      	str	r2, [r7, #72]	@ 0x48
 800c03e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c040:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800c042:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c044:	e841 2300 	strex	r3, r2, [r1]
 800c048:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800c04a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c04c:	2b00      	cmp	r3, #0
 800c04e:	d1e5      	bne.n	800c01c <UART_Start_Receive_IT+0x160>
 800c050:	e046      	b.n	800c0e0 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	689b      	ldr	r3, [r3, #8]
 800c056:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c05a:	d107      	bne.n	800c06c <UART_Start_Receive_IT+0x1b0>
 800c05c:	68fb      	ldr	r3, [r7, #12]
 800c05e:	691b      	ldr	r3, [r3, #16]
 800c060:	2b00      	cmp	r3, #0
 800c062:	d103      	bne.n	800c06c <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800c064:	68fb      	ldr	r3, [r7, #12]
 800c066:	4a24      	ldr	r2, [pc, #144]	@ (800c0f8 <UART_Start_Receive_IT+0x23c>)
 800c068:	675a      	str	r2, [r3, #116]	@ 0x74
 800c06a:	e002      	b.n	800c072 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800c06c:	68fb      	ldr	r3, [r7, #12]
 800c06e:	4a23      	ldr	r2, [pc, #140]	@ (800c0fc <UART_Start_Receive_IT+0x240>)
 800c070:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800c072:	68fb      	ldr	r3, [r7, #12]
 800c074:	691b      	ldr	r3, [r3, #16]
 800c076:	2b00      	cmp	r3, #0
 800c078:	d019      	beq.n	800c0ae <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800c07a:	68fb      	ldr	r3, [r7, #12]
 800c07c:	681b      	ldr	r3, [r3, #0]
 800c07e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c080:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c082:	e853 3f00 	ldrex	r3, [r3]
 800c086:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c08a:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800c08e:	677b      	str	r3, [r7, #116]	@ 0x74
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	681b      	ldr	r3, [r3, #0]
 800c094:	461a      	mov	r2, r3
 800c096:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c098:	637b      	str	r3, [r7, #52]	@ 0x34
 800c09a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c09c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c09e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c0a0:	e841 2300 	strex	r3, r2, [r1]
 800c0a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800c0a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d1e6      	bne.n	800c07a <UART_Start_Receive_IT+0x1be>
 800c0ac:	e018      	b.n	800c0e0 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	681b      	ldr	r3, [r3, #0]
 800c0b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0b4:	697b      	ldr	r3, [r7, #20]
 800c0b6:	e853 3f00 	ldrex	r3, [r3]
 800c0ba:	613b      	str	r3, [r7, #16]
   return(result);
 800c0bc:	693b      	ldr	r3, [r7, #16]
 800c0be:	f043 0320 	orr.w	r3, r3, #32
 800c0c2:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c0c4:	68fb      	ldr	r3, [r7, #12]
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	461a      	mov	r2, r3
 800c0ca:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c0cc:	623b      	str	r3, [r7, #32]
 800c0ce:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c0d0:	69f9      	ldr	r1, [r7, #28]
 800c0d2:	6a3a      	ldr	r2, [r7, #32]
 800c0d4:	e841 2300 	strex	r3, r2, [r1]
 800c0d8:	61bb      	str	r3, [r7, #24]
   return(result);
 800c0da:	69bb      	ldr	r3, [r7, #24]
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d1e6      	bne.n	800c0ae <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800c0e0:	2300      	movs	r3, #0
}
 800c0e2:	4618      	mov	r0, r3
 800c0e4:	378c      	adds	r7, #140	@ 0x8c
 800c0e6:	46bd      	mov	sp, r7
 800c0e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ec:	4770      	bx	lr
 800c0ee:	bf00      	nop
 800c0f0:	0800c91d 	.word	0x0800c91d
 800c0f4:	0800c5b9 	.word	0x0800c5b9
 800c0f8:	0800c401 	.word	0x0800c401
 800c0fc:	0800c249 	.word	0x0800c249

0800c100 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c100:	b480      	push	{r7}
 800c102:	b095      	sub	sp, #84	@ 0x54
 800c104:	af00      	add	r7, sp, #0
 800c106:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	681b      	ldr	r3, [r3, #0]
 800c10c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c10e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c110:	e853 3f00 	ldrex	r3, [r3]
 800c114:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c116:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c118:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c11c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	681b      	ldr	r3, [r3, #0]
 800c122:	461a      	mov	r2, r3
 800c124:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c126:	643b      	str	r3, [r7, #64]	@ 0x40
 800c128:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c12a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c12c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c12e:	e841 2300 	strex	r3, r2, [r1]
 800c132:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c134:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c136:	2b00      	cmp	r3, #0
 800c138:	d1e6      	bne.n	800c108 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	3308      	adds	r3, #8
 800c140:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c142:	6a3b      	ldr	r3, [r7, #32]
 800c144:	e853 3f00 	ldrex	r3, [r3]
 800c148:	61fb      	str	r3, [r7, #28]
   return(result);
 800c14a:	69fa      	ldr	r2, [r7, #28]
 800c14c:	4b1e      	ldr	r3, [pc, #120]	@ (800c1c8 <UART_EndRxTransfer+0xc8>)
 800c14e:	4013      	ands	r3, r2
 800c150:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	681b      	ldr	r3, [r3, #0]
 800c156:	3308      	adds	r3, #8
 800c158:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c15a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c15c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c15e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c160:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c162:	e841 2300 	strex	r3, r2, [r1]
 800c166:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d1e5      	bne.n	800c13a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c172:	2b01      	cmp	r3, #1
 800c174:	d118      	bne.n	800c1a8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	681b      	ldr	r3, [r3, #0]
 800c17a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c17c:	68fb      	ldr	r3, [r7, #12]
 800c17e:	e853 3f00 	ldrex	r3, [r3]
 800c182:	60bb      	str	r3, [r7, #8]
   return(result);
 800c184:	68bb      	ldr	r3, [r7, #8]
 800c186:	f023 0310 	bic.w	r3, r3, #16
 800c18a:	647b      	str	r3, [r7, #68]	@ 0x44
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	681b      	ldr	r3, [r3, #0]
 800c190:	461a      	mov	r2, r3
 800c192:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c194:	61bb      	str	r3, [r7, #24]
 800c196:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c198:	6979      	ldr	r1, [r7, #20]
 800c19a:	69ba      	ldr	r2, [r7, #24]
 800c19c:	e841 2300 	strex	r3, r2, [r1]
 800c1a0:	613b      	str	r3, [r7, #16]
   return(result);
 800c1a2:	693b      	ldr	r3, [r7, #16]
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	d1e6      	bne.n	800c176 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	2220      	movs	r2, #32
 800c1ac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	2200      	movs	r2, #0
 800c1b4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	2200      	movs	r2, #0
 800c1ba:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800c1bc:	bf00      	nop
 800c1be:	3754      	adds	r7, #84	@ 0x54
 800c1c0:	46bd      	mov	sp, r7
 800c1c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1c6:	4770      	bx	lr
 800c1c8:	effffffe 	.word	0xeffffffe

0800c1cc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c1cc:	b580      	push	{r7, lr}
 800c1ce:	b084      	sub	sp, #16
 800c1d0:	af00      	add	r7, sp, #0
 800c1d2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c1d8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800c1da:	68fb      	ldr	r3, [r7, #12]
 800c1dc:	2200      	movs	r2, #0
 800c1de:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c1e2:	68f8      	ldr	r0, [r7, #12]
 800c1e4:	f7fe fd84 	bl	800acf0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c1e8:	bf00      	nop
 800c1ea:	3710      	adds	r7, #16
 800c1ec:	46bd      	mov	sp, r7
 800c1ee:	bd80      	pop	{r7, pc}

0800c1f0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c1f0:	b580      	push	{r7, lr}
 800c1f2:	b088      	sub	sp, #32
 800c1f4:	af00      	add	r7, sp, #0
 800c1f6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	681b      	ldr	r3, [r3, #0]
 800c1fc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1fe:	68fb      	ldr	r3, [r7, #12]
 800c200:	e853 3f00 	ldrex	r3, [r3]
 800c204:	60bb      	str	r3, [r7, #8]
   return(result);
 800c206:	68bb      	ldr	r3, [r7, #8]
 800c208:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c20c:	61fb      	str	r3, [r7, #28]
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	681b      	ldr	r3, [r3, #0]
 800c212:	461a      	mov	r2, r3
 800c214:	69fb      	ldr	r3, [r7, #28]
 800c216:	61bb      	str	r3, [r7, #24]
 800c218:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c21a:	6979      	ldr	r1, [r7, #20]
 800c21c:	69ba      	ldr	r2, [r7, #24]
 800c21e:	e841 2300 	strex	r3, r2, [r1]
 800c222:	613b      	str	r3, [r7, #16]
   return(result);
 800c224:	693b      	ldr	r3, [r7, #16]
 800c226:	2b00      	cmp	r3, #0
 800c228:	d1e6      	bne.n	800c1f8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	2220      	movs	r2, #32
 800c22e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	2200      	movs	r2, #0
 800c236:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c238:	6878      	ldr	r0, [r7, #4]
 800c23a:	f7fe fd4f 	bl	800acdc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c23e:	bf00      	nop
 800c240:	3720      	adds	r7, #32
 800c242:	46bd      	mov	sp, r7
 800c244:	bd80      	pop	{r7, pc}
	...

0800c248 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800c248:	b580      	push	{r7, lr}
 800c24a:	b09c      	sub	sp, #112	@ 0x70
 800c24c:	af00      	add	r7, sp, #0
 800c24e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800c256:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c260:	2b22      	cmp	r3, #34	@ 0x22
 800c262:	f040 80be 	bne.w	800c3e2 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	681b      	ldr	r3, [r3, #0]
 800c26a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c26c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800c270:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800c274:	b2d9      	uxtb	r1, r3
 800c276:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800c27a:	b2da      	uxtb	r2, r3
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c280:	400a      	ands	r2, r1
 800c282:	b2d2      	uxtb	r2, r2
 800c284:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c28a:	1c5a      	adds	r2, r3, #1
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c296:	b29b      	uxth	r3, r3
 800c298:	3b01      	subs	r3, #1
 800c29a:	b29a      	uxth	r2, r3
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c2a8:	b29b      	uxth	r3, r3
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	f040 80a1 	bne.w	800c3f2 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c2b8:	e853 3f00 	ldrex	r3, [r3]
 800c2bc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c2be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c2c0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c2c4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	461a      	mov	r2, r3
 800c2cc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c2ce:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c2d0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2d2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c2d4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c2d6:	e841 2300 	strex	r3, r2, [r1]
 800c2da:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c2dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d1e6      	bne.n	800c2b0 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	3308      	adds	r3, #8
 800c2e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2ec:	e853 3f00 	ldrex	r3, [r3]
 800c2f0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c2f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c2f4:	f023 0301 	bic.w	r3, r3, #1
 800c2f8:	667b      	str	r3, [r7, #100]	@ 0x64
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	681b      	ldr	r3, [r3, #0]
 800c2fe:	3308      	adds	r3, #8
 800c300:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c302:	647a      	str	r2, [r7, #68]	@ 0x44
 800c304:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c306:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c308:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c30a:	e841 2300 	strex	r3, r2, [r1]
 800c30e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c310:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c312:	2b00      	cmp	r3, #0
 800c314:	d1e5      	bne.n	800c2e2 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	2220      	movs	r2, #32
 800c31a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	2200      	movs	r2, #0
 800c322:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	2200      	movs	r2, #0
 800c328:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	4a33      	ldr	r2, [pc, #204]	@ (800c3fc <UART_RxISR_8BIT+0x1b4>)
 800c330:	4293      	cmp	r3, r2
 800c332:	d01f      	beq.n	800c374 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	685b      	ldr	r3, [r3, #4]
 800c33a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c33e:	2b00      	cmp	r3, #0
 800c340:	d018      	beq.n	800c374 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	681b      	ldr	r3, [r3, #0]
 800c346:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c34a:	e853 3f00 	ldrex	r3, [r3]
 800c34e:	623b      	str	r3, [r7, #32]
   return(result);
 800c350:	6a3b      	ldr	r3, [r7, #32]
 800c352:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c356:	663b      	str	r3, [r7, #96]	@ 0x60
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	681b      	ldr	r3, [r3, #0]
 800c35c:	461a      	mov	r2, r3
 800c35e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c360:	633b      	str	r3, [r7, #48]	@ 0x30
 800c362:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c364:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c366:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c368:	e841 2300 	strex	r3, r2, [r1]
 800c36c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c36e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c370:	2b00      	cmp	r3, #0
 800c372:	d1e6      	bne.n	800c342 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c378:	2b01      	cmp	r3, #1
 800c37a:	d12e      	bne.n	800c3da <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	2200      	movs	r2, #0
 800c380:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c388:	693b      	ldr	r3, [r7, #16]
 800c38a:	e853 3f00 	ldrex	r3, [r3]
 800c38e:	60fb      	str	r3, [r7, #12]
   return(result);
 800c390:	68fb      	ldr	r3, [r7, #12]
 800c392:	f023 0310 	bic.w	r3, r3, #16
 800c396:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	461a      	mov	r2, r3
 800c39e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c3a0:	61fb      	str	r3, [r7, #28]
 800c3a2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3a4:	69b9      	ldr	r1, [r7, #24]
 800c3a6:	69fa      	ldr	r2, [r7, #28]
 800c3a8:	e841 2300 	strex	r3, r2, [r1]
 800c3ac:	617b      	str	r3, [r7, #20]
   return(result);
 800c3ae:	697b      	ldr	r3, [r7, #20]
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d1e6      	bne.n	800c382 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	69db      	ldr	r3, [r3, #28]
 800c3ba:	f003 0310 	and.w	r3, r3, #16
 800c3be:	2b10      	cmp	r3, #16
 800c3c0:	d103      	bne.n	800c3ca <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	681b      	ldr	r3, [r3, #0]
 800c3c6:	2210      	movs	r2, #16
 800c3c8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c3d0:	4619      	mov	r1, r3
 800c3d2:	6878      	ldr	r0, [r7, #4]
 800c3d4:	f7fe fc96 	bl	800ad04 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c3d8:	e00b      	b.n	800c3f2 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800c3da:	6878      	ldr	r0, [r7, #4]
 800c3dc:	f7f5 fc7c 	bl	8001cd8 <HAL_UART_RxCpltCallback>
}
 800c3e0:	e007      	b.n	800c3f2 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	699a      	ldr	r2, [r3, #24]
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	681b      	ldr	r3, [r3, #0]
 800c3ec:	f042 0208 	orr.w	r2, r2, #8
 800c3f0:	619a      	str	r2, [r3, #24]
}
 800c3f2:	bf00      	nop
 800c3f4:	3770      	adds	r7, #112	@ 0x70
 800c3f6:	46bd      	mov	sp, r7
 800c3f8:	bd80      	pop	{r7, pc}
 800c3fa:	bf00      	nop
 800c3fc:	58000c00 	.word	0x58000c00

0800c400 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800c400:	b580      	push	{r7, lr}
 800c402:	b09c      	sub	sp, #112	@ 0x70
 800c404:	af00      	add	r7, sp, #0
 800c406:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800c40e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c418:	2b22      	cmp	r3, #34	@ 0x22
 800c41a:	f040 80be 	bne.w	800c59a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	681b      	ldr	r3, [r3, #0]
 800c422:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c424:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c42c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800c42e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800c432:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800c436:	4013      	ands	r3, r2
 800c438:	b29a      	uxth	r2, r3
 800c43a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c43c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c442:	1c9a      	adds	r2, r3, #2
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c44e:	b29b      	uxth	r3, r3
 800c450:	3b01      	subs	r3, #1
 800c452:	b29a      	uxth	r2, r3
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c460:	b29b      	uxth	r3, r3
 800c462:	2b00      	cmp	r3, #0
 800c464:	f040 80a1 	bne.w	800c5aa <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c46e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c470:	e853 3f00 	ldrex	r3, [r3]
 800c474:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800c476:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c478:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c47c:	667b      	str	r3, [r7, #100]	@ 0x64
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	681b      	ldr	r3, [r3, #0]
 800c482:	461a      	mov	r2, r3
 800c484:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c486:	657b      	str	r3, [r7, #84]	@ 0x54
 800c488:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c48a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c48c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c48e:	e841 2300 	strex	r3, r2, [r1]
 800c492:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800c494:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c496:	2b00      	cmp	r3, #0
 800c498:	d1e6      	bne.n	800c468 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	681b      	ldr	r3, [r3, #0]
 800c49e:	3308      	adds	r3, #8
 800c4a0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c4a4:	e853 3f00 	ldrex	r3, [r3]
 800c4a8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c4aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4ac:	f023 0301 	bic.w	r3, r3, #1
 800c4b0:	663b      	str	r3, [r7, #96]	@ 0x60
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	3308      	adds	r3, #8
 800c4b8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800c4ba:	643a      	str	r2, [r7, #64]	@ 0x40
 800c4bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4be:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c4c0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c4c2:	e841 2300 	strex	r3, r2, [r1]
 800c4c6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c4c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	d1e5      	bne.n	800c49a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	2220      	movs	r2, #32
 800c4d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	2200      	movs	r2, #0
 800c4da:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	2200      	movs	r2, #0
 800c4e0:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	681b      	ldr	r3, [r3, #0]
 800c4e6:	4a33      	ldr	r2, [pc, #204]	@ (800c5b4 <UART_RxISR_16BIT+0x1b4>)
 800c4e8:	4293      	cmp	r3, r2
 800c4ea:	d01f      	beq.n	800c52c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	685b      	ldr	r3, [r3, #4]
 800c4f2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	d018      	beq.n	800c52c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	681b      	ldr	r3, [r3, #0]
 800c4fe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c500:	6a3b      	ldr	r3, [r7, #32]
 800c502:	e853 3f00 	ldrex	r3, [r3]
 800c506:	61fb      	str	r3, [r7, #28]
   return(result);
 800c508:	69fb      	ldr	r3, [r7, #28]
 800c50a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c50e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	461a      	mov	r2, r3
 800c516:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c518:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c51a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c51c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c51e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c520:	e841 2300 	strex	r3, r2, [r1]
 800c524:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c528:	2b00      	cmp	r3, #0
 800c52a:	d1e6      	bne.n	800c4fa <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c530:	2b01      	cmp	r3, #1
 800c532:	d12e      	bne.n	800c592 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	2200      	movs	r2, #0
 800c538:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	681b      	ldr	r3, [r3, #0]
 800c53e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	e853 3f00 	ldrex	r3, [r3]
 800c546:	60bb      	str	r3, [r7, #8]
   return(result);
 800c548:	68bb      	ldr	r3, [r7, #8]
 800c54a:	f023 0310 	bic.w	r3, r3, #16
 800c54e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	461a      	mov	r2, r3
 800c556:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c558:	61bb      	str	r3, [r7, #24]
 800c55a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c55c:	6979      	ldr	r1, [r7, #20]
 800c55e:	69ba      	ldr	r2, [r7, #24]
 800c560:	e841 2300 	strex	r3, r2, [r1]
 800c564:	613b      	str	r3, [r7, #16]
   return(result);
 800c566:	693b      	ldr	r3, [r7, #16]
 800c568:	2b00      	cmp	r3, #0
 800c56a:	d1e6      	bne.n	800c53a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	69db      	ldr	r3, [r3, #28]
 800c572:	f003 0310 	and.w	r3, r3, #16
 800c576:	2b10      	cmp	r3, #16
 800c578:	d103      	bne.n	800c582 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	2210      	movs	r2, #16
 800c580:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c588:	4619      	mov	r1, r3
 800c58a:	6878      	ldr	r0, [r7, #4]
 800c58c:	f7fe fbba 	bl	800ad04 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c590:	e00b      	b.n	800c5aa <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800c592:	6878      	ldr	r0, [r7, #4]
 800c594:	f7f5 fba0 	bl	8001cd8 <HAL_UART_RxCpltCallback>
}
 800c598:	e007      	b.n	800c5aa <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	681b      	ldr	r3, [r3, #0]
 800c59e:	699a      	ldr	r2, [r3, #24]
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	681b      	ldr	r3, [r3, #0]
 800c5a4:	f042 0208 	orr.w	r2, r2, #8
 800c5a8:	619a      	str	r2, [r3, #24]
}
 800c5aa:	bf00      	nop
 800c5ac:	3770      	adds	r7, #112	@ 0x70
 800c5ae:	46bd      	mov	sp, r7
 800c5b0:	bd80      	pop	{r7, pc}
 800c5b2:	bf00      	nop
 800c5b4:	58000c00 	.word	0x58000c00

0800c5b8 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800c5b8:	b580      	push	{r7, lr}
 800c5ba:	b0ac      	sub	sp, #176	@ 0xb0
 800c5bc:	af00      	add	r7, sp, #0
 800c5be:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800c5c6:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	69db      	ldr	r3, [r3, #28]
 800c5d0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	681b      	ldr	r3, [r3, #0]
 800c5d8:	681b      	ldr	r3, [r3, #0]
 800c5da:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	681b      	ldr	r3, [r3, #0]
 800c5e2:	689b      	ldr	r3, [r3, #8]
 800c5e4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c5ee:	2b22      	cmp	r3, #34	@ 0x22
 800c5f0:	f040 8181 	bne.w	800c8f6 <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c5fa:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c5fe:	e124      	b.n	800c84a <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	681b      	ldr	r3, [r3, #0]
 800c604:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c606:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800c60a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800c60e:	b2d9      	uxtb	r1, r3
 800c610:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800c614:	b2da      	uxtb	r2, r3
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c61a:	400a      	ands	r2, r1
 800c61c:	b2d2      	uxtb	r2, r2
 800c61e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c624:	1c5a      	adds	r2, r3, #1
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c630:	b29b      	uxth	r3, r3
 800c632:	3b01      	subs	r3, #1
 800c634:	b29a      	uxth	r2, r3
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	69db      	ldr	r3, [r3, #28]
 800c642:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800c646:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c64a:	f003 0307 	and.w	r3, r3, #7
 800c64e:	2b00      	cmp	r3, #0
 800c650:	d053      	beq.n	800c6fa <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c652:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c656:	f003 0301 	and.w	r3, r3, #1
 800c65a:	2b00      	cmp	r3, #0
 800c65c:	d011      	beq.n	800c682 <UART_RxISR_8BIT_FIFOEN+0xca>
 800c65e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c662:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c666:	2b00      	cmp	r3, #0
 800c668:	d00b      	beq.n	800c682 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	681b      	ldr	r3, [r3, #0]
 800c66e:	2201      	movs	r2, #1
 800c670:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c678:	f043 0201 	orr.w	r2, r3, #1
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c682:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c686:	f003 0302 	and.w	r3, r3, #2
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	d011      	beq.n	800c6b2 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800c68e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c692:	f003 0301 	and.w	r3, r3, #1
 800c696:	2b00      	cmp	r3, #0
 800c698:	d00b      	beq.n	800c6b2 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	2202      	movs	r2, #2
 800c6a0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c6a8:	f043 0204 	orr.w	r2, r3, #4
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c6b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c6b6:	f003 0304 	and.w	r3, r3, #4
 800c6ba:	2b00      	cmp	r3, #0
 800c6bc:	d011      	beq.n	800c6e2 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800c6be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c6c2:	f003 0301 	and.w	r3, r3, #1
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	d00b      	beq.n	800c6e2 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	2204      	movs	r2, #4
 800c6d0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c6d8:	f043 0202 	orr.w	r2, r3, #2
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	d006      	beq.n	800c6fa <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c6ec:	6878      	ldr	r0, [r7, #4]
 800c6ee:	f7fe faff 	bl	800acf0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	2200      	movs	r2, #0
 800c6f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c700:	b29b      	uxth	r3, r3
 800c702:	2b00      	cmp	r3, #0
 800c704:	f040 80a1 	bne.w	800c84a <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c70e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c710:	e853 3f00 	ldrex	r3, [r3]
 800c714:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800c716:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c718:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c71c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	681b      	ldr	r3, [r3, #0]
 800c724:	461a      	mov	r2, r3
 800c726:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c72a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c72c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c72e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800c730:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800c732:	e841 2300 	strex	r3, r2, [r1]
 800c736:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800c738:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d1e4      	bne.n	800c708 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	3308      	adds	r3, #8
 800c744:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c746:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c748:	e853 3f00 	ldrex	r3, [r3]
 800c74c:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800c74e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c750:	4b6f      	ldr	r3, [pc, #444]	@ (800c910 <UART_RxISR_8BIT_FIFOEN+0x358>)
 800c752:	4013      	ands	r3, r2
 800c754:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	3308      	adds	r3, #8
 800c75e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800c762:	66ba      	str	r2, [r7, #104]	@ 0x68
 800c764:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c766:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800c768:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800c76a:	e841 2300 	strex	r3, r2, [r1]
 800c76e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800c770:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c772:	2b00      	cmp	r3, #0
 800c774:	d1e3      	bne.n	800c73e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	2220      	movs	r2, #32
 800c77a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	2200      	movs	r2, #0
 800c782:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	2200      	movs	r2, #0
 800c788:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	681b      	ldr	r3, [r3, #0]
 800c78e:	4a61      	ldr	r2, [pc, #388]	@ (800c914 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800c790:	4293      	cmp	r3, r2
 800c792:	d021      	beq.n	800c7d8 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	685b      	ldr	r3, [r3, #4]
 800c79a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c79e:	2b00      	cmp	r3, #0
 800c7a0:	d01a      	beq.n	800c7d8 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	681b      	ldr	r3, [r3, #0]
 800c7a6:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c7a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c7aa:	e853 3f00 	ldrex	r3, [r3]
 800c7ae:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800c7b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c7b2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c7b6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	681b      	ldr	r3, [r3, #0]
 800c7be:	461a      	mov	r2, r3
 800c7c0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c7c4:	657b      	str	r3, [r7, #84]	@ 0x54
 800c7c6:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c7c8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c7ca:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c7cc:	e841 2300 	strex	r3, r2, [r1]
 800c7d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800c7d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d1e4      	bne.n	800c7a2 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c7dc:	2b01      	cmp	r3, #1
 800c7de:	d130      	bne.n	800c842 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	2200      	movs	r2, #0
 800c7e4:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c7ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c7ee:	e853 3f00 	ldrex	r3, [r3]
 800c7f2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c7f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7f6:	f023 0310 	bic.w	r3, r3, #16
 800c7fa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	681b      	ldr	r3, [r3, #0]
 800c802:	461a      	mov	r2, r3
 800c804:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c808:	643b      	str	r3, [r7, #64]	@ 0x40
 800c80a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c80c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c80e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c810:	e841 2300 	strex	r3, r2, [r1]
 800c814:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c816:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c818:	2b00      	cmp	r3, #0
 800c81a:	d1e4      	bne.n	800c7e6 <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	681b      	ldr	r3, [r3, #0]
 800c820:	69db      	ldr	r3, [r3, #28]
 800c822:	f003 0310 	and.w	r3, r3, #16
 800c826:	2b10      	cmp	r3, #16
 800c828:	d103      	bne.n	800c832 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	681b      	ldr	r3, [r3, #0]
 800c82e:	2210      	movs	r2, #16
 800c830:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c838:	4619      	mov	r1, r3
 800c83a:	6878      	ldr	r0, [r7, #4]
 800c83c:	f7fe fa62 	bl	800ad04 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800c840:	e00e      	b.n	800c860 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 800c842:	6878      	ldr	r0, [r7, #4]
 800c844:	f7f5 fa48 	bl	8001cd8 <HAL_UART_RxCpltCallback>
        break;
 800c848:	e00a      	b.n	800c860 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c84a:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d006      	beq.n	800c860 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 800c852:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c856:	f003 0320 	and.w	r3, r3, #32
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	f47f aed0 	bne.w	800c600 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c866:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800c86a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800c86e:	2b00      	cmp	r3, #0
 800c870:	d049      	beq.n	800c906 <UART_RxISR_8BIT_FIFOEN+0x34e>
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c878:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800c87c:	429a      	cmp	r2, r3
 800c87e:	d242      	bcs.n	800c906 <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	681b      	ldr	r3, [r3, #0]
 800c884:	3308      	adds	r3, #8
 800c886:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c888:	6a3b      	ldr	r3, [r7, #32]
 800c88a:	e853 3f00 	ldrex	r3, [r3]
 800c88e:	61fb      	str	r3, [r7, #28]
   return(result);
 800c890:	69fb      	ldr	r3, [r7, #28]
 800c892:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c896:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	681b      	ldr	r3, [r3, #0]
 800c89e:	3308      	adds	r3, #8
 800c8a0:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800c8a4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c8a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c8a8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c8aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c8ac:	e841 2300 	strex	r3, r2, [r1]
 800c8b0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c8b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8b4:	2b00      	cmp	r3, #0
 800c8b6:	d1e3      	bne.n	800c880 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	4a17      	ldr	r2, [pc, #92]	@ (800c918 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800c8bc:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8c4:	68fb      	ldr	r3, [r7, #12]
 800c8c6:	e853 3f00 	ldrex	r3, [r3]
 800c8ca:	60bb      	str	r3, [r7, #8]
   return(result);
 800c8cc:	68bb      	ldr	r3, [r7, #8]
 800c8ce:	f043 0320 	orr.w	r3, r3, #32
 800c8d2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	681b      	ldr	r3, [r3, #0]
 800c8da:	461a      	mov	r2, r3
 800c8dc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c8e0:	61bb      	str	r3, [r7, #24]
 800c8e2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c8e4:	6979      	ldr	r1, [r7, #20]
 800c8e6:	69ba      	ldr	r2, [r7, #24]
 800c8e8:	e841 2300 	strex	r3, r2, [r1]
 800c8ec:	613b      	str	r3, [r7, #16]
   return(result);
 800c8ee:	693b      	ldr	r3, [r7, #16]
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	d1e4      	bne.n	800c8be <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c8f4:	e007      	b.n	800c906 <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	681b      	ldr	r3, [r3, #0]
 800c8fa:	699a      	ldr	r2, [r3, #24]
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	681b      	ldr	r3, [r3, #0]
 800c900:	f042 0208 	orr.w	r2, r2, #8
 800c904:	619a      	str	r2, [r3, #24]
}
 800c906:	bf00      	nop
 800c908:	37b0      	adds	r7, #176	@ 0xb0
 800c90a:	46bd      	mov	sp, r7
 800c90c:	bd80      	pop	{r7, pc}
 800c90e:	bf00      	nop
 800c910:	effffffe 	.word	0xeffffffe
 800c914:	58000c00 	.word	0x58000c00
 800c918:	0800c249 	.word	0x0800c249

0800c91c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800c91c:	b580      	push	{r7, lr}
 800c91e:	b0ae      	sub	sp, #184	@ 0xb8
 800c920:	af00      	add	r7, sp, #0
 800c922:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800c92a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	681b      	ldr	r3, [r3, #0]
 800c932:	69db      	ldr	r3, [r3, #28]
 800c934:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	681b      	ldr	r3, [r3, #0]
 800c93c:	681b      	ldr	r3, [r3, #0]
 800c93e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	681b      	ldr	r3, [r3, #0]
 800c946:	689b      	ldr	r3, [r3, #8]
 800c948:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c952:	2b22      	cmp	r3, #34	@ 0x22
 800c954:	f040 8185 	bne.w	800cc62 <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c95e:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c962:	e128      	b.n	800cbb6 <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	681b      	ldr	r3, [r3, #0]
 800c968:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c96a:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c972:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800c976:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800c97a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800c97e:	4013      	ands	r3, r2
 800c980:	b29a      	uxth	r2, r3
 800c982:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c986:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c98c:	1c9a      	adds	r2, r3, #2
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c998:	b29b      	uxth	r3, r3
 800c99a:	3b01      	subs	r3, #1
 800c99c:	b29a      	uxth	r2, r3
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	681b      	ldr	r3, [r3, #0]
 800c9a8:	69db      	ldr	r3, [r3, #28]
 800c9aa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800c9ae:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c9b2:	f003 0307 	and.w	r3, r3, #7
 800c9b6:	2b00      	cmp	r3, #0
 800c9b8:	d053      	beq.n	800ca62 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c9ba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c9be:	f003 0301 	and.w	r3, r3, #1
 800c9c2:	2b00      	cmp	r3, #0
 800c9c4:	d011      	beq.n	800c9ea <UART_RxISR_16BIT_FIFOEN+0xce>
 800c9c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c9ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c9ce:	2b00      	cmp	r3, #0
 800c9d0:	d00b      	beq.n	800c9ea <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	2201      	movs	r2, #1
 800c9d8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c9e0:	f043 0201 	orr.w	r2, r3, #1
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c9ea:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c9ee:	f003 0302 	and.w	r3, r3, #2
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	d011      	beq.n	800ca1a <UART_RxISR_16BIT_FIFOEN+0xfe>
 800c9f6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800c9fa:	f003 0301 	and.w	r3, r3, #1
 800c9fe:	2b00      	cmp	r3, #0
 800ca00:	d00b      	beq.n	800ca1a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	681b      	ldr	r3, [r3, #0]
 800ca06:	2202      	movs	r2, #2
 800ca08:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ca10:	f043 0204 	orr.w	r2, r3, #4
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ca1a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ca1e:	f003 0304 	and.w	r3, r3, #4
 800ca22:	2b00      	cmp	r3, #0
 800ca24:	d011      	beq.n	800ca4a <UART_RxISR_16BIT_FIFOEN+0x12e>
 800ca26:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ca2a:	f003 0301 	and.w	r3, r3, #1
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	d00b      	beq.n	800ca4a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	681b      	ldr	r3, [r3, #0]
 800ca36:	2204      	movs	r2, #4
 800ca38:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ca40:	f043 0202 	orr.w	r2, r3, #2
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	d006      	beq.n	800ca62 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ca54:	6878      	ldr	r0, [r7, #4]
 800ca56:	f7fe f94b 	bl	800acf0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	2200      	movs	r2, #0
 800ca5e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ca68:	b29b      	uxth	r3, r3
 800ca6a:	2b00      	cmp	r3, #0
 800ca6c:	f040 80a3 	bne.w	800cbb6 <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	681b      	ldr	r3, [r3, #0]
 800ca74:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca76:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ca78:	e853 3f00 	ldrex	r3, [r3]
 800ca7c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ca7e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ca80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ca84:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	681b      	ldr	r3, [r3, #0]
 800ca8c:	461a      	mov	r2, r3
 800ca8e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ca92:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ca96:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca98:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800ca9a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ca9e:	e841 2300 	strex	r3, r2, [r1]
 800caa2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800caa4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	d1e2      	bne.n	800ca70 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	681b      	ldr	r3, [r3, #0]
 800caae:	3308      	adds	r3, #8
 800cab0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cab2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cab4:	e853 3f00 	ldrex	r3, [r3]
 800cab8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800caba:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800cabc:	4b6f      	ldr	r3, [pc, #444]	@ (800cc7c <UART_RxISR_16BIT_FIFOEN+0x360>)
 800cabe:	4013      	ands	r3, r2
 800cac0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	681b      	ldr	r3, [r3, #0]
 800cac8:	3308      	adds	r3, #8
 800caca:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800cace:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800cad0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cad2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800cad4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800cad6:	e841 2300 	strex	r3, r2, [r1]
 800cada:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800cadc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cade:	2b00      	cmp	r3, #0
 800cae0:	d1e3      	bne.n	800caaa <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	2220      	movs	r2, #32
 800cae6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	2200      	movs	r2, #0
 800caee:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	2200      	movs	r2, #0
 800caf4:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	681b      	ldr	r3, [r3, #0]
 800cafa:	4a61      	ldr	r2, [pc, #388]	@ (800cc80 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800cafc:	4293      	cmp	r3, r2
 800cafe:	d021      	beq.n	800cb44 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	681b      	ldr	r3, [r3, #0]
 800cb04:	685b      	ldr	r3, [r3, #4]
 800cb06:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cb0a:	2b00      	cmp	r3, #0
 800cb0c:	d01a      	beq.n	800cb44 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	681b      	ldr	r3, [r3, #0]
 800cb12:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb14:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cb16:	e853 3f00 	ldrex	r3, [r3]
 800cb1a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800cb1c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cb1e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800cb22:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	681b      	ldr	r3, [r3, #0]
 800cb2a:	461a      	mov	r2, r3
 800cb2c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800cb30:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cb32:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb34:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800cb36:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cb38:	e841 2300 	strex	r3, r2, [r1]
 800cb3c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800cb3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	d1e4      	bne.n	800cb0e <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cb48:	2b01      	cmp	r3, #1
 800cb4a:	d130      	bne.n	800cbae <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	2200      	movs	r2, #0
 800cb50:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	681b      	ldr	r3, [r3, #0]
 800cb56:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb5a:	e853 3f00 	ldrex	r3, [r3]
 800cb5e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800cb60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb62:	f023 0310 	bic.w	r3, r3, #16
 800cb66:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	461a      	mov	r2, r3
 800cb70:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800cb74:	647b      	str	r3, [r7, #68]	@ 0x44
 800cb76:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb78:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cb7a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cb7c:	e841 2300 	strex	r3, r2, [r1]
 800cb80:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800cb82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	d1e4      	bne.n	800cb52 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	69db      	ldr	r3, [r3, #28]
 800cb8e:	f003 0310 	and.w	r3, r3, #16
 800cb92:	2b10      	cmp	r3, #16
 800cb94:	d103      	bne.n	800cb9e <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	681b      	ldr	r3, [r3, #0]
 800cb9a:	2210      	movs	r2, #16
 800cb9c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cba4:	4619      	mov	r1, r3
 800cba6:	6878      	ldr	r0, [r7, #4]
 800cba8:	f7fe f8ac 	bl	800ad04 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800cbac:	e00e      	b.n	800cbcc <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 800cbae:	6878      	ldr	r0, [r7, #4]
 800cbb0:	f7f5 f892 	bl	8001cd8 <HAL_UART_RxCpltCallback>
        break;
 800cbb4:	e00a      	b.n	800cbcc <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800cbb6:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800cbba:	2b00      	cmp	r3, #0
 800cbbc:	d006      	beq.n	800cbcc <UART_RxISR_16BIT_FIFOEN+0x2b0>
 800cbbe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800cbc2:	f003 0320 	and.w	r3, r3, #32
 800cbc6:	2b00      	cmp	r3, #0
 800cbc8:	f47f aecc 	bne.w	800c964 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cbd2:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800cbd6:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	d049      	beq.n	800cc72 <UART_RxISR_16BIT_FIFOEN+0x356>
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800cbe4:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800cbe8:	429a      	cmp	r2, r3
 800cbea:	d242      	bcs.n	800cc72 <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	3308      	adds	r3, #8
 800cbf2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbf6:	e853 3f00 	ldrex	r3, [r3]
 800cbfa:	623b      	str	r3, [r7, #32]
   return(result);
 800cbfc:	6a3b      	ldr	r3, [r7, #32]
 800cbfe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800cc02:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	681b      	ldr	r3, [r3, #0]
 800cc0a:	3308      	adds	r3, #8
 800cc0c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800cc10:	633a      	str	r2, [r7, #48]	@ 0x30
 800cc12:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc14:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cc16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cc18:	e841 2300 	strex	r3, r2, [r1]
 800cc1c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800cc1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc20:	2b00      	cmp	r3, #0
 800cc22:	d1e3      	bne.n	800cbec <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	4a17      	ldr	r2, [pc, #92]	@ (800cc84 <UART_RxISR_16BIT_FIFOEN+0x368>)
 800cc28:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	681b      	ldr	r3, [r3, #0]
 800cc2e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc30:	693b      	ldr	r3, [r7, #16]
 800cc32:	e853 3f00 	ldrex	r3, [r3]
 800cc36:	60fb      	str	r3, [r7, #12]
   return(result);
 800cc38:	68fb      	ldr	r3, [r7, #12]
 800cc3a:	f043 0320 	orr.w	r3, r3, #32
 800cc3e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	681b      	ldr	r3, [r3, #0]
 800cc46:	461a      	mov	r2, r3
 800cc48:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800cc4c:	61fb      	str	r3, [r7, #28]
 800cc4e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc50:	69b9      	ldr	r1, [r7, #24]
 800cc52:	69fa      	ldr	r2, [r7, #28]
 800cc54:	e841 2300 	strex	r3, r2, [r1]
 800cc58:	617b      	str	r3, [r7, #20]
   return(result);
 800cc5a:	697b      	ldr	r3, [r7, #20]
 800cc5c:	2b00      	cmp	r3, #0
 800cc5e:	d1e4      	bne.n	800cc2a <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800cc60:	e007      	b.n	800cc72 <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	681b      	ldr	r3, [r3, #0]
 800cc66:	699a      	ldr	r2, [r3, #24]
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	681b      	ldr	r3, [r3, #0]
 800cc6c:	f042 0208 	orr.w	r2, r2, #8
 800cc70:	619a      	str	r2, [r3, #24]
}
 800cc72:	bf00      	nop
 800cc74:	37b8      	adds	r7, #184	@ 0xb8
 800cc76:	46bd      	mov	sp, r7
 800cc78:	bd80      	pop	{r7, pc}
 800cc7a:	bf00      	nop
 800cc7c:	effffffe 	.word	0xeffffffe
 800cc80:	58000c00 	.word	0x58000c00
 800cc84:	0800c401 	.word	0x0800c401

0800cc88 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800cc88:	b480      	push	{r7}
 800cc8a:	b083      	sub	sp, #12
 800cc8c:	af00      	add	r7, sp, #0
 800cc8e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800cc90:	bf00      	nop
 800cc92:	370c      	adds	r7, #12
 800cc94:	46bd      	mov	sp, r7
 800cc96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc9a:	4770      	bx	lr

0800cc9c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800cc9c:	b480      	push	{r7}
 800cc9e:	b083      	sub	sp, #12
 800cca0:	af00      	add	r7, sp, #0
 800cca2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800cca4:	bf00      	nop
 800cca6:	370c      	adds	r7, #12
 800cca8:	46bd      	mov	sp, r7
 800ccaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccae:	4770      	bx	lr

0800ccb0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800ccb0:	b480      	push	{r7}
 800ccb2:	b083      	sub	sp, #12
 800ccb4:	af00      	add	r7, sp, #0
 800ccb6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800ccb8:	bf00      	nop
 800ccba:	370c      	adds	r7, #12
 800ccbc:	46bd      	mov	sp, r7
 800ccbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccc2:	4770      	bx	lr

0800ccc4 <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 800ccc4:	b580      	push	{r7, lr}
 800ccc6:	b084      	sub	sp, #16
 800ccc8:	af00      	add	r7, sp, #0
 800ccca:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1;

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	4a30      	ldr	r2, [pc, #192]	@ (800cd94 <HAL_UARTEx_EnableFifoMode+0xd0>)
 800ccd2:	4293      	cmp	r3, r2
 800ccd4:	d027      	beq.n	800cd26 <HAL_UARTEx_EnableFifoMode+0x62>
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	681b      	ldr	r3, [r3, #0]
 800ccda:	4a2f      	ldr	r2, [pc, #188]	@ (800cd98 <HAL_UARTEx_EnableFifoMode+0xd4>)
 800ccdc:	4293      	cmp	r3, r2
 800ccde:	d022      	beq.n	800cd26 <HAL_UARTEx_EnableFifoMode+0x62>
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	681b      	ldr	r3, [r3, #0]
 800cce4:	4a2d      	ldr	r2, [pc, #180]	@ (800cd9c <HAL_UARTEx_EnableFifoMode+0xd8>)
 800cce6:	4293      	cmp	r3, r2
 800cce8:	d01d      	beq.n	800cd26 <HAL_UARTEx_EnableFifoMode+0x62>
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	681b      	ldr	r3, [r3, #0]
 800ccee:	4a2c      	ldr	r2, [pc, #176]	@ (800cda0 <HAL_UARTEx_EnableFifoMode+0xdc>)
 800ccf0:	4293      	cmp	r3, r2
 800ccf2:	d018      	beq.n	800cd26 <HAL_UARTEx_EnableFifoMode+0x62>
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	681b      	ldr	r3, [r3, #0]
 800ccf8:	4a2a      	ldr	r2, [pc, #168]	@ (800cda4 <HAL_UARTEx_EnableFifoMode+0xe0>)
 800ccfa:	4293      	cmp	r3, r2
 800ccfc:	d013      	beq.n	800cd26 <HAL_UARTEx_EnableFifoMode+0x62>
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	681b      	ldr	r3, [r3, #0]
 800cd02:	4a29      	ldr	r2, [pc, #164]	@ (800cda8 <HAL_UARTEx_EnableFifoMode+0xe4>)
 800cd04:	4293      	cmp	r3, r2
 800cd06:	d00e      	beq.n	800cd26 <HAL_UARTEx_EnableFifoMode+0x62>
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	681b      	ldr	r3, [r3, #0]
 800cd0c:	4a27      	ldr	r2, [pc, #156]	@ (800cdac <HAL_UARTEx_EnableFifoMode+0xe8>)
 800cd0e:	4293      	cmp	r3, r2
 800cd10:	d009      	beq.n	800cd26 <HAL_UARTEx_EnableFifoMode+0x62>
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	681b      	ldr	r3, [r3, #0]
 800cd16:	4a26      	ldr	r2, [pc, #152]	@ (800cdb0 <HAL_UARTEx_EnableFifoMode+0xec>)
 800cd18:	4293      	cmp	r3, r2
 800cd1a:	d004      	beq.n	800cd26 <HAL_UARTEx_EnableFifoMode+0x62>
 800cd1c:	f240 210d 	movw	r1, #525	@ 0x20d
 800cd20:	4824      	ldr	r0, [pc, #144]	@ (800cdb4 <HAL_UARTEx_EnableFifoMode+0xf0>)
 800cd22:	f7f5 fca9 	bl	8002678 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(huart);
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800cd2c:	2b01      	cmp	r3, #1
 800cd2e:	d101      	bne.n	800cd34 <HAL_UARTEx_EnableFifoMode+0x70>
 800cd30:	2302      	movs	r3, #2
 800cd32:	e02b      	b.n	800cd8c <HAL_UARTEx_EnableFifoMode+0xc8>
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	2201      	movs	r2, #1
 800cd38:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	2224      	movs	r2, #36	@ 0x24
 800cd40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	681b      	ldr	r3, [r3, #0]
 800cd4a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	681a      	ldr	r2, [r3, #0]
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	681b      	ldr	r3, [r3, #0]
 800cd56:	f022 0201 	bic.w	r2, r2, #1
 800cd5a:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 800cd5c:	68fb      	ldr	r3, [r7, #12]
 800cd5e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800cd62:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800cd6a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	681b      	ldr	r3, [r3, #0]
 800cd70:	68fa      	ldr	r2, [r7, #12]
 800cd72:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800cd74:	6878      	ldr	r0, [r7, #4]
 800cd76:	f000 f9c9 	bl	800d10c <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	2220      	movs	r2, #32
 800cd7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	2200      	movs	r2, #0
 800cd86:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800cd8a:	2300      	movs	r3, #0
}
 800cd8c:	4618      	mov	r0, r3
 800cd8e:	3710      	adds	r7, #16
 800cd90:	46bd      	mov	sp, r7
 800cd92:	bd80      	pop	{r7, pc}
 800cd94:	40011000 	.word	0x40011000
 800cd98:	40004400 	.word	0x40004400
 800cd9c:	40004800 	.word	0x40004800
 800cda0:	40004c00 	.word	0x40004c00
 800cda4:	40005000 	.word	0x40005000
 800cda8:	40011400 	.word	0x40011400
 800cdac:	40007800 	.word	0x40007800
 800cdb0:	40007c00 	.word	0x40007c00
 800cdb4:	08011744 	.word	0x08011744

0800cdb8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800cdb8:	b580      	push	{r7, lr}
 800cdba:	b084      	sub	sp, #16
 800cdbc:	af00      	add	r7, sp, #0
 800cdbe:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1;

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	4a2e      	ldr	r2, [pc, #184]	@ (800ce80 <HAL_UARTEx_DisableFifoMode+0xc8>)
 800cdc6:	4293      	cmp	r3, r2
 800cdc8:	d027      	beq.n	800ce1a <HAL_UARTEx_DisableFifoMode+0x62>
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	681b      	ldr	r3, [r3, #0]
 800cdce:	4a2d      	ldr	r2, [pc, #180]	@ (800ce84 <HAL_UARTEx_DisableFifoMode+0xcc>)
 800cdd0:	4293      	cmp	r3, r2
 800cdd2:	d022      	beq.n	800ce1a <HAL_UARTEx_DisableFifoMode+0x62>
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	681b      	ldr	r3, [r3, #0]
 800cdd8:	4a2b      	ldr	r2, [pc, #172]	@ (800ce88 <HAL_UARTEx_DisableFifoMode+0xd0>)
 800cdda:	4293      	cmp	r3, r2
 800cddc:	d01d      	beq.n	800ce1a <HAL_UARTEx_DisableFifoMode+0x62>
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	4a2a      	ldr	r2, [pc, #168]	@ (800ce8c <HAL_UARTEx_DisableFifoMode+0xd4>)
 800cde4:	4293      	cmp	r3, r2
 800cde6:	d018      	beq.n	800ce1a <HAL_UARTEx_DisableFifoMode+0x62>
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	681b      	ldr	r3, [r3, #0]
 800cdec:	4a28      	ldr	r2, [pc, #160]	@ (800ce90 <HAL_UARTEx_DisableFifoMode+0xd8>)
 800cdee:	4293      	cmp	r3, r2
 800cdf0:	d013      	beq.n	800ce1a <HAL_UARTEx_DisableFifoMode+0x62>
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	681b      	ldr	r3, [r3, #0]
 800cdf6:	4a27      	ldr	r2, [pc, #156]	@ (800ce94 <HAL_UARTEx_DisableFifoMode+0xdc>)
 800cdf8:	4293      	cmp	r3, r2
 800cdfa:	d00e      	beq.n	800ce1a <HAL_UARTEx_DisableFifoMode+0x62>
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	4a25      	ldr	r2, [pc, #148]	@ (800ce98 <HAL_UARTEx_DisableFifoMode+0xe0>)
 800ce02:	4293      	cmp	r3, r2
 800ce04:	d009      	beq.n	800ce1a <HAL_UARTEx_DisableFifoMode+0x62>
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	681b      	ldr	r3, [r3, #0]
 800ce0a:	4a24      	ldr	r2, [pc, #144]	@ (800ce9c <HAL_UARTEx_DisableFifoMode+0xe4>)
 800ce0c:	4293      	cmp	r3, r2
 800ce0e:	d004      	beq.n	800ce1a <HAL_UARTEx_DisableFifoMode+0x62>
 800ce10:	f240 2136 	movw	r1, #566	@ 0x236
 800ce14:	4822      	ldr	r0, [pc, #136]	@ (800cea0 <HAL_UARTEx_DisableFifoMode+0xe8>)
 800ce16:	f7f5 fc2f 	bl	8002678 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(huart);
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ce20:	2b01      	cmp	r3, #1
 800ce22:	d101      	bne.n	800ce28 <HAL_UARTEx_DisableFifoMode+0x70>
 800ce24:	2302      	movs	r3, #2
 800ce26:	e027      	b.n	800ce78 <HAL_UARTEx_DisableFifoMode+0xc0>
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	2201      	movs	r2, #1
 800ce2c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	2224      	movs	r2, #36	@ 0x24
 800ce34:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	681b      	ldr	r3, [r3, #0]
 800ce3c:	681b      	ldr	r3, [r3, #0]
 800ce3e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	681b      	ldr	r3, [r3, #0]
 800ce44:	681a      	ldr	r2, [r3, #0]
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	681b      	ldr	r3, [r3, #0]
 800ce4a:	f022 0201 	bic.w	r2, r2, #1
 800ce4e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800ce50:	68fb      	ldr	r3, [r7, #12]
 800ce52:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800ce56:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	2200      	movs	r2, #0
 800ce5c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ce5e:	687b      	ldr	r3, [r7, #4]
 800ce60:	681b      	ldr	r3, [r3, #0]
 800ce62:	68fa      	ldr	r2, [r7, #12]
 800ce64:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	2220      	movs	r2, #32
 800ce6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	2200      	movs	r2, #0
 800ce72:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ce76:	2300      	movs	r3, #0
}
 800ce78:	4618      	mov	r0, r3
 800ce7a:	3710      	adds	r7, #16
 800ce7c:	46bd      	mov	sp, r7
 800ce7e:	bd80      	pop	{r7, pc}
 800ce80:	40011000 	.word	0x40011000
 800ce84:	40004400 	.word	0x40004400
 800ce88:	40004800 	.word	0x40004800
 800ce8c:	40004c00 	.word	0x40004c00
 800ce90:	40005000 	.word	0x40005000
 800ce94:	40011400 	.word	0x40011400
 800ce98:	40007800 	.word	0x40007800
 800ce9c:	40007c00 	.word	0x40007c00
 800cea0:	08011744 	.word	0x08011744

0800cea4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800cea4:	b580      	push	{r7, lr}
 800cea6:	b084      	sub	sp, #16
 800cea8:	af00      	add	r7, sp, #0
 800ceaa:	6078      	str	r0, [r7, #4]
 800ceac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	681b      	ldr	r3, [r3, #0]
 800ceb2:	4a40      	ldr	r2, [pc, #256]	@ (800cfb4 <HAL_UARTEx_SetTxFifoThreshold+0x110>)
 800ceb4:	4293      	cmp	r3, r2
 800ceb6:	d027      	beq.n	800cf08 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	681b      	ldr	r3, [r3, #0]
 800cebc:	4a3e      	ldr	r2, [pc, #248]	@ (800cfb8 <HAL_UARTEx_SetTxFifoThreshold+0x114>)
 800cebe:	4293      	cmp	r3, r2
 800cec0:	d022      	beq.n	800cf08 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	681b      	ldr	r3, [r3, #0]
 800cec6:	4a3d      	ldr	r2, [pc, #244]	@ (800cfbc <HAL_UARTEx_SetTxFifoThreshold+0x118>)
 800cec8:	4293      	cmp	r3, r2
 800ceca:	d01d      	beq.n	800cf08 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	681b      	ldr	r3, [r3, #0]
 800ced0:	4a3b      	ldr	r2, [pc, #236]	@ (800cfc0 <HAL_UARTEx_SetTxFifoThreshold+0x11c>)
 800ced2:	4293      	cmp	r3, r2
 800ced4:	d018      	beq.n	800cf08 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	681b      	ldr	r3, [r3, #0]
 800ceda:	4a3a      	ldr	r2, [pc, #232]	@ (800cfc4 <HAL_UARTEx_SetTxFifoThreshold+0x120>)
 800cedc:	4293      	cmp	r3, r2
 800cede:	d013      	beq.n	800cf08 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	681b      	ldr	r3, [r3, #0]
 800cee4:	4a38      	ldr	r2, [pc, #224]	@ (800cfc8 <HAL_UARTEx_SetTxFifoThreshold+0x124>)
 800cee6:	4293      	cmp	r3, r2
 800cee8:	d00e      	beq.n	800cf08 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	681b      	ldr	r3, [r3, #0]
 800ceee:	4a37      	ldr	r2, [pc, #220]	@ (800cfcc <HAL_UARTEx_SetTxFifoThreshold+0x128>)
 800cef0:	4293      	cmp	r3, r2
 800cef2:	d009      	beq.n	800cf08 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	681b      	ldr	r3, [r3, #0]
 800cef8:	4a35      	ldr	r2, [pc, #212]	@ (800cfd0 <HAL_UARTEx_SetTxFifoThreshold+0x12c>)
 800cefa:	4293      	cmp	r3, r2
 800cefc:	d004      	beq.n	800cf08 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 800cefe:	f44f 7119 	mov.w	r1, #612	@ 0x264
 800cf02:	4834      	ldr	r0, [pc, #208]	@ (800cfd4 <HAL_UARTEx_SetTxFifoThreshold+0x130>)
 800cf04:	f7f5 fbb8 	bl	8002678 <assert_failed>
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));
 800cf08:	683b      	ldr	r3, [r7, #0]
 800cf0a:	2b00      	cmp	r3, #0
 800cf0c:	d018      	beq.n	800cf40 <HAL_UARTEx_SetTxFifoThreshold+0x9c>
 800cf0e:	683b      	ldr	r3, [r7, #0]
 800cf10:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cf14:	d014      	beq.n	800cf40 <HAL_UARTEx_SetTxFifoThreshold+0x9c>
 800cf16:	683b      	ldr	r3, [r7, #0]
 800cf18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cf1c:	d010      	beq.n	800cf40 <HAL_UARTEx_SetTxFifoThreshold+0x9c>
 800cf1e:	683b      	ldr	r3, [r7, #0]
 800cf20:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 800cf24:	d00c      	beq.n	800cf40 <HAL_UARTEx_SetTxFifoThreshold+0x9c>
 800cf26:	683b      	ldr	r3, [r7, #0]
 800cf28:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800cf2c:	d008      	beq.n	800cf40 <HAL_UARTEx_SetTxFifoThreshold+0x9c>
 800cf2e:	683b      	ldr	r3, [r7, #0]
 800cf30:	f1b3 4f20 	cmp.w	r3, #2684354560	@ 0xa0000000
 800cf34:	d004      	beq.n	800cf40 <HAL_UARTEx_SetTxFifoThreshold+0x9c>
 800cf36:	f240 2165 	movw	r1, #613	@ 0x265
 800cf3a:	4826      	ldr	r0, [pc, #152]	@ (800cfd4 <HAL_UARTEx_SetTxFifoThreshold+0x130>)
 800cf3c:	f7f5 fb9c 	bl	8002678 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(huart);
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800cf46:	2b01      	cmp	r3, #1
 800cf48:	d101      	bne.n	800cf4e <HAL_UARTEx_SetTxFifoThreshold+0xaa>
 800cf4a:	2302      	movs	r3, #2
 800cf4c:	e02d      	b.n	800cfaa <HAL_UARTEx_SetTxFifoThreshold+0x106>
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	2201      	movs	r2, #1
 800cf52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	2224      	movs	r2, #36	@ 0x24
 800cf5a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	681b      	ldr	r3, [r3, #0]
 800cf62:	681b      	ldr	r3, [r3, #0]
 800cf64:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	681b      	ldr	r3, [r3, #0]
 800cf6a:	681a      	ldr	r2, [r3, #0]
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	f022 0201 	bic.w	r2, r2, #1
 800cf74:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	681b      	ldr	r3, [r3, #0]
 800cf7a:	689b      	ldr	r3, [r3, #8]
 800cf7c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	681b      	ldr	r3, [r3, #0]
 800cf84:	683a      	ldr	r2, [r7, #0]
 800cf86:	430a      	orrs	r2, r1
 800cf88:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800cf8a:	6878      	ldr	r0, [r7, #4]
 800cf8c:	f000 f8be 	bl	800d10c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	681b      	ldr	r3, [r3, #0]
 800cf94:	68fa      	ldr	r2, [r7, #12]
 800cf96:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	2220      	movs	r2, #32
 800cf9c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	2200      	movs	r2, #0
 800cfa4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800cfa8:	2300      	movs	r3, #0
}
 800cfaa:	4618      	mov	r0, r3
 800cfac:	3710      	adds	r7, #16
 800cfae:	46bd      	mov	sp, r7
 800cfb0:	bd80      	pop	{r7, pc}
 800cfb2:	bf00      	nop
 800cfb4:	40011000 	.word	0x40011000
 800cfb8:	40004400 	.word	0x40004400
 800cfbc:	40004800 	.word	0x40004800
 800cfc0:	40004c00 	.word	0x40004c00
 800cfc4:	40005000 	.word	0x40005000
 800cfc8:	40011400 	.word	0x40011400
 800cfcc:	40007800 	.word	0x40007800
 800cfd0:	40007c00 	.word	0x40007c00
 800cfd4:	08011744 	.word	0x08011744

0800cfd8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800cfd8:	b580      	push	{r7, lr}
 800cfda:	b084      	sub	sp, #16
 800cfdc:	af00      	add	r7, sp, #0
 800cfde:	6078      	str	r0, [r7, #4]
 800cfe0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;

  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	681b      	ldr	r3, [r3, #0]
 800cfe6:	4a40      	ldr	r2, [pc, #256]	@ (800d0e8 <HAL_UARTEx_SetRxFifoThreshold+0x110>)
 800cfe8:	4293      	cmp	r3, r2
 800cfea:	d027      	beq.n	800d03c <HAL_UARTEx_SetRxFifoThreshold+0x64>
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	681b      	ldr	r3, [r3, #0]
 800cff0:	4a3e      	ldr	r2, [pc, #248]	@ (800d0ec <HAL_UARTEx_SetRxFifoThreshold+0x114>)
 800cff2:	4293      	cmp	r3, r2
 800cff4:	d022      	beq.n	800d03c <HAL_UARTEx_SetRxFifoThreshold+0x64>
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	4a3d      	ldr	r2, [pc, #244]	@ (800d0f0 <HAL_UARTEx_SetRxFifoThreshold+0x118>)
 800cffc:	4293      	cmp	r3, r2
 800cffe:	d01d      	beq.n	800d03c <HAL_UARTEx_SetRxFifoThreshold+0x64>
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	681b      	ldr	r3, [r3, #0]
 800d004:	4a3b      	ldr	r2, [pc, #236]	@ (800d0f4 <HAL_UARTEx_SetRxFifoThreshold+0x11c>)
 800d006:	4293      	cmp	r3, r2
 800d008:	d018      	beq.n	800d03c <HAL_UARTEx_SetRxFifoThreshold+0x64>
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	681b      	ldr	r3, [r3, #0]
 800d00e:	4a3a      	ldr	r2, [pc, #232]	@ (800d0f8 <HAL_UARTEx_SetRxFifoThreshold+0x120>)
 800d010:	4293      	cmp	r3, r2
 800d012:	d013      	beq.n	800d03c <HAL_UARTEx_SetRxFifoThreshold+0x64>
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	681b      	ldr	r3, [r3, #0]
 800d018:	4a38      	ldr	r2, [pc, #224]	@ (800d0fc <HAL_UARTEx_SetRxFifoThreshold+0x124>)
 800d01a:	4293      	cmp	r3, r2
 800d01c:	d00e      	beq.n	800d03c <HAL_UARTEx_SetRxFifoThreshold+0x64>
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	681b      	ldr	r3, [r3, #0]
 800d022:	4a37      	ldr	r2, [pc, #220]	@ (800d100 <HAL_UARTEx_SetRxFifoThreshold+0x128>)
 800d024:	4293      	cmp	r3, r2
 800d026:	d009      	beq.n	800d03c <HAL_UARTEx_SetRxFifoThreshold+0x64>
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	681b      	ldr	r3, [r3, #0]
 800d02c:	4a35      	ldr	r2, [pc, #212]	@ (800d104 <HAL_UARTEx_SetRxFifoThreshold+0x12c>)
 800d02e:	4293      	cmp	r3, r2
 800d030:	d004      	beq.n	800d03c <HAL_UARTEx_SetRxFifoThreshold+0x64>
 800d032:	f240 2195 	movw	r1, #661	@ 0x295
 800d036:	4834      	ldr	r0, [pc, #208]	@ (800d108 <HAL_UARTEx_SetRxFifoThreshold+0x130>)
 800d038:	f7f5 fb1e 	bl	8002678 <assert_failed>
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));
 800d03c:	683b      	ldr	r3, [r7, #0]
 800d03e:	2b00      	cmp	r3, #0
 800d040:	d018      	beq.n	800d074 <HAL_UARTEx_SetRxFifoThreshold+0x9c>
 800d042:	683b      	ldr	r3, [r7, #0]
 800d044:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d048:	d014      	beq.n	800d074 <HAL_UARTEx_SetRxFifoThreshold+0x9c>
 800d04a:	683b      	ldr	r3, [r7, #0]
 800d04c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800d050:	d010      	beq.n	800d074 <HAL_UARTEx_SetRxFifoThreshold+0x9c>
 800d052:	683b      	ldr	r3, [r7, #0]
 800d054:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 800d058:	d00c      	beq.n	800d074 <HAL_UARTEx_SetRxFifoThreshold+0x9c>
 800d05a:	683b      	ldr	r3, [r7, #0]
 800d05c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d060:	d008      	beq.n	800d074 <HAL_UARTEx_SetRxFifoThreshold+0x9c>
 800d062:	683b      	ldr	r3, [r7, #0]
 800d064:	f1b3 6f20 	cmp.w	r3, #167772160	@ 0xa000000
 800d068:	d004      	beq.n	800d074 <HAL_UARTEx_SetRxFifoThreshold+0x9c>
 800d06a:	f240 2196 	movw	r1, #662	@ 0x296
 800d06e:	4826      	ldr	r0, [pc, #152]	@ (800d108 <HAL_UARTEx_SetRxFifoThreshold+0x130>)
 800d070:	f7f5 fb02 	bl	8002678 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(huart);
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d07a:	2b01      	cmp	r3, #1
 800d07c:	d101      	bne.n	800d082 <HAL_UARTEx_SetRxFifoThreshold+0xaa>
 800d07e:	2302      	movs	r3, #2
 800d080:	e02d      	b.n	800d0de <HAL_UARTEx_SetRxFifoThreshold+0x106>
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	2201      	movs	r2, #1
 800d086:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	2224      	movs	r2, #36	@ 0x24
 800d08e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	681b      	ldr	r3, [r3, #0]
 800d096:	681b      	ldr	r3, [r3, #0]
 800d098:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	681b      	ldr	r3, [r3, #0]
 800d09e:	681a      	ldr	r2, [r3, #0]
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	681b      	ldr	r3, [r3, #0]
 800d0a4:	f022 0201 	bic.w	r2, r2, #1
 800d0a8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	681b      	ldr	r3, [r3, #0]
 800d0ae:	689b      	ldr	r3, [r3, #8]
 800d0b0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	681b      	ldr	r3, [r3, #0]
 800d0b8:	683a      	ldr	r2, [r7, #0]
 800d0ba:	430a      	orrs	r2, r1
 800d0bc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d0be:	6878      	ldr	r0, [r7, #4]
 800d0c0:	f000 f824 	bl	800d10c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	681b      	ldr	r3, [r3, #0]
 800d0c8:	68fa      	ldr	r2, [r7, #12]
 800d0ca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	2220      	movs	r2, #32
 800d0d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	2200      	movs	r2, #0
 800d0d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d0dc:	2300      	movs	r3, #0
}
 800d0de:	4618      	mov	r0, r3
 800d0e0:	3710      	adds	r7, #16
 800d0e2:	46bd      	mov	sp, r7
 800d0e4:	bd80      	pop	{r7, pc}
 800d0e6:	bf00      	nop
 800d0e8:	40011000 	.word	0x40011000
 800d0ec:	40004400 	.word	0x40004400
 800d0f0:	40004800 	.word	0x40004800
 800d0f4:	40004c00 	.word	0x40004c00
 800d0f8:	40005000 	.word	0x40005000
 800d0fc:	40011400 	.word	0x40011400
 800d100:	40007800 	.word	0x40007800
 800d104:	40007c00 	.word	0x40007c00
 800d108:	08011744 	.word	0x08011744

0800d10c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800d10c:	b480      	push	{r7}
 800d10e:	b085      	sub	sp, #20
 800d110:	af00      	add	r7, sp, #0
 800d112:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d118:	2b00      	cmp	r3, #0
 800d11a:	d108      	bne.n	800d12e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	2201      	movs	r2, #1
 800d120:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	2201      	movs	r2, #1
 800d128:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800d12c:	e031      	b.n	800d192 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800d12e:	2310      	movs	r3, #16
 800d130:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800d132:	2310      	movs	r3, #16
 800d134:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	689b      	ldr	r3, [r3, #8]
 800d13c:	0e5b      	lsrs	r3, r3, #25
 800d13e:	b2db      	uxtb	r3, r3
 800d140:	f003 0307 	and.w	r3, r3, #7
 800d144:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	681b      	ldr	r3, [r3, #0]
 800d14a:	689b      	ldr	r3, [r3, #8]
 800d14c:	0f5b      	lsrs	r3, r3, #29
 800d14e:	b2db      	uxtb	r3, r3
 800d150:	f003 0307 	and.w	r3, r3, #7
 800d154:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d156:	7bbb      	ldrb	r3, [r7, #14]
 800d158:	7b3a      	ldrb	r2, [r7, #12]
 800d15a:	4911      	ldr	r1, [pc, #68]	@ (800d1a0 <UARTEx_SetNbDataToProcess+0x94>)
 800d15c:	5c8a      	ldrb	r2, [r1, r2]
 800d15e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800d162:	7b3a      	ldrb	r2, [r7, #12]
 800d164:	490f      	ldr	r1, [pc, #60]	@ (800d1a4 <UARTEx_SetNbDataToProcess+0x98>)
 800d166:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d168:	fb93 f3f2 	sdiv	r3, r3, r2
 800d16c:	b29a      	uxth	r2, r3
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d174:	7bfb      	ldrb	r3, [r7, #15]
 800d176:	7b7a      	ldrb	r2, [r7, #13]
 800d178:	4909      	ldr	r1, [pc, #36]	@ (800d1a0 <UARTEx_SetNbDataToProcess+0x94>)
 800d17a:	5c8a      	ldrb	r2, [r1, r2]
 800d17c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800d180:	7b7a      	ldrb	r2, [r7, #13]
 800d182:	4908      	ldr	r1, [pc, #32]	@ (800d1a4 <UARTEx_SetNbDataToProcess+0x98>)
 800d184:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d186:	fb93 f3f2 	sdiv	r3, r3, r2
 800d18a:	b29a      	uxth	r2, r3
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800d192:	bf00      	nop
 800d194:	3714      	adds	r7, #20
 800d196:	46bd      	mov	sp, r7
 800d198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d19c:	4770      	bx	lr
 800d19e:	bf00      	nop
 800d1a0:	08012da8 	.word	0x08012da8
 800d1a4:	08012db0 	.word	0x08012db0

0800d1a8 <atof>:
 800d1a8:	2100      	movs	r1, #0
 800d1aa:	f000 bdbb 	b.w	800dd24 <strtod>

0800d1ae <atoi>:
 800d1ae:	220a      	movs	r2, #10
 800d1b0:	2100      	movs	r1, #0
 800d1b2:	f000 be3d 	b.w	800de30 <strtol>

0800d1b6 <sulp>:
 800d1b6:	b570      	push	{r4, r5, r6, lr}
 800d1b8:	4604      	mov	r4, r0
 800d1ba:	460d      	mov	r5, r1
 800d1bc:	4616      	mov	r6, r2
 800d1be:	ec45 4b10 	vmov	d0, r4, r5
 800d1c2:	f003 fa73 	bl	80106ac <__ulp>
 800d1c6:	b17e      	cbz	r6, 800d1e8 <sulp+0x32>
 800d1c8:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800d1cc:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800d1d0:	2b00      	cmp	r3, #0
 800d1d2:	dd09      	ble.n	800d1e8 <sulp+0x32>
 800d1d4:	051b      	lsls	r3, r3, #20
 800d1d6:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 800d1da:	2000      	movs	r0, #0
 800d1dc:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 800d1e0:	ec41 0b17 	vmov	d7, r0, r1
 800d1e4:	ee20 0b07 	vmul.f64	d0, d0, d7
 800d1e8:	bd70      	pop	{r4, r5, r6, pc}
 800d1ea:	0000      	movs	r0, r0
 800d1ec:	0000      	movs	r0, r0
	...

0800d1f0 <_strtod_l>:
 800d1f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d1f4:	ed2d 8b0a 	vpush	{d8-d12}
 800d1f8:	b097      	sub	sp, #92	@ 0x5c
 800d1fa:	4688      	mov	r8, r1
 800d1fc:	920e      	str	r2, [sp, #56]	@ 0x38
 800d1fe:	2200      	movs	r2, #0
 800d200:	9212      	str	r2, [sp, #72]	@ 0x48
 800d202:	9005      	str	r0, [sp, #20]
 800d204:	f04f 0a00 	mov.w	sl, #0
 800d208:	f04f 0b00 	mov.w	fp, #0
 800d20c:	460a      	mov	r2, r1
 800d20e:	9211      	str	r2, [sp, #68]	@ 0x44
 800d210:	7811      	ldrb	r1, [r2, #0]
 800d212:	292b      	cmp	r1, #43	@ 0x2b
 800d214:	d04c      	beq.n	800d2b0 <_strtod_l+0xc0>
 800d216:	d839      	bhi.n	800d28c <_strtod_l+0x9c>
 800d218:	290d      	cmp	r1, #13
 800d21a:	d833      	bhi.n	800d284 <_strtod_l+0x94>
 800d21c:	2908      	cmp	r1, #8
 800d21e:	d833      	bhi.n	800d288 <_strtod_l+0x98>
 800d220:	2900      	cmp	r1, #0
 800d222:	d03c      	beq.n	800d29e <_strtod_l+0xae>
 800d224:	2200      	movs	r2, #0
 800d226:	9208      	str	r2, [sp, #32]
 800d228:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800d22a:	782a      	ldrb	r2, [r5, #0]
 800d22c:	2a30      	cmp	r2, #48	@ 0x30
 800d22e:	f040 80b7 	bne.w	800d3a0 <_strtod_l+0x1b0>
 800d232:	786a      	ldrb	r2, [r5, #1]
 800d234:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d238:	2a58      	cmp	r2, #88	@ 0x58
 800d23a:	d170      	bne.n	800d31e <_strtod_l+0x12e>
 800d23c:	9302      	str	r3, [sp, #8]
 800d23e:	9b08      	ldr	r3, [sp, #32]
 800d240:	9301      	str	r3, [sp, #4]
 800d242:	ab12      	add	r3, sp, #72	@ 0x48
 800d244:	9300      	str	r3, [sp, #0]
 800d246:	4a90      	ldr	r2, [pc, #576]	@ (800d488 <_strtod_l+0x298>)
 800d248:	9805      	ldr	r0, [sp, #20]
 800d24a:	ab13      	add	r3, sp, #76	@ 0x4c
 800d24c:	a911      	add	r1, sp, #68	@ 0x44
 800d24e:	f002 fb27 	bl	800f8a0 <__gethex>
 800d252:	f010 060f 	ands.w	r6, r0, #15
 800d256:	4604      	mov	r4, r0
 800d258:	d005      	beq.n	800d266 <_strtod_l+0x76>
 800d25a:	2e06      	cmp	r6, #6
 800d25c:	d12a      	bne.n	800d2b4 <_strtod_l+0xc4>
 800d25e:	3501      	adds	r5, #1
 800d260:	2300      	movs	r3, #0
 800d262:	9511      	str	r5, [sp, #68]	@ 0x44
 800d264:	9308      	str	r3, [sp, #32]
 800d266:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d268:	2b00      	cmp	r3, #0
 800d26a:	f040 8537 	bne.w	800dcdc <_strtod_l+0xaec>
 800d26e:	9b08      	ldr	r3, [sp, #32]
 800d270:	ec4b ab10 	vmov	d0, sl, fp
 800d274:	b1cb      	cbz	r3, 800d2aa <_strtod_l+0xba>
 800d276:	eeb1 0b40 	vneg.f64	d0, d0
 800d27a:	b017      	add	sp, #92	@ 0x5c
 800d27c:	ecbd 8b0a 	vpop	{d8-d12}
 800d280:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d284:	2920      	cmp	r1, #32
 800d286:	d1cd      	bne.n	800d224 <_strtod_l+0x34>
 800d288:	3201      	adds	r2, #1
 800d28a:	e7c0      	b.n	800d20e <_strtod_l+0x1e>
 800d28c:	292d      	cmp	r1, #45	@ 0x2d
 800d28e:	d1c9      	bne.n	800d224 <_strtod_l+0x34>
 800d290:	2101      	movs	r1, #1
 800d292:	9108      	str	r1, [sp, #32]
 800d294:	1c51      	adds	r1, r2, #1
 800d296:	9111      	str	r1, [sp, #68]	@ 0x44
 800d298:	7852      	ldrb	r2, [r2, #1]
 800d29a:	2a00      	cmp	r2, #0
 800d29c:	d1c4      	bne.n	800d228 <_strtod_l+0x38>
 800d29e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d2a0:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	f040 8517 	bne.w	800dcd8 <_strtod_l+0xae8>
 800d2aa:	ec4b ab10 	vmov	d0, sl, fp
 800d2ae:	e7e4      	b.n	800d27a <_strtod_l+0x8a>
 800d2b0:	2100      	movs	r1, #0
 800d2b2:	e7ee      	b.n	800d292 <_strtod_l+0xa2>
 800d2b4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800d2b6:	b13a      	cbz	r2, 800d2c8 <_strtod_l+0xd8>
 800d2b8:	2135      	movs	r1, #53	@ 0x35
 800d2ba:	a814      	add	r0, sp, #80	@ 0x50
 800d2bc:	f003 faed 	bl	801089a <__copybits>
 800d2c0:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800d2c2:	9805      	ldr	r0, [sp, #20]
 800d2c4:	f002 fec6 	bl	8010054 <_Bfree>
 800d2c8:	1e73      	subs	r3, r6, #1
 800d2ca:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800d2cc:	2b04      	cmp	r3, #4
 800d2ce:	d806      	bhi.n	800d2de <_strtod_l+0xee>
 800d2d0:	e8df f003 	tbb	[pc, r3]
 800d2d4:	201d0314 	.word	0x201d0314
 800d2d8:	14          	.byte	0x14
 800d2d9:	00          	.byte	0x00
 800d2da:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 800d2de:	05e3      	lsls	r3, r4, #23
 800d2e0:	bf48      	it	mi
 800d2e2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800d2e6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d2ea:	0d1b      	lsrs	r3, r3, #20
 800d2ec:	051b      	lsls	r3, r3, #20
 800d2ee:	2b00      	cmp	r3, #0
 800d2f0:	d1b9      	bne.n	800d266 <_strtod_l+0x76>
 800d2f2:	f001 fbd7 	bl	800eaa4 <__errno>
 800d2f6:	2322      	movs	r3, #34	@ 0x22
 800d2f8:	6003      	str	r3, [r0, #0]
 800d2fa:	e7b4      	b.n	800d266 <_strtod_l+0x76>
 800d2fc:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 800d300:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800d304:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800d308:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800d30c:	e7e7      	b.n	800d2de <_strtod_l+0xee>
 800d30e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800d490 <_strtod_l+0x2a0>
 800d312:	e7e4      	b.n	800d2de <_strtod_l+0xee>
 800d314:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800d318:	f04f 3aff 	mov.w	sl, #4294967295
 800d31c:	e7df      	b.n	800d2de <_strtod_l+0xee>
 800d31e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d320:	1c5a      	adds	r2, r3, #1
 800d322:	9211      	str	r2, [sp, #68]	@ 0x44
 800d324:	785b      	ldrb	r3, [r3, #1]
 800d326:	2b30      	cmp	r3, #48	@ 0x30
 800d328:	d0f9      	beq.n	800d31e <_strtod_l+0x12e>
 800d32a:	2b00      	cmp	r3, #0
 800d32c:	d09b      	beq.n	800d266 <_strtod_l+0x76>
 800d32e:	2301      	movs	r3, #1
 800d330:	9307      	str	r3, [sp, #28]
 800d332:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d334:	930a      	str	r3, [sp, #40]	@ 0x28
 800d336:	2300      	movs	r3, #0
 800d338:	9306      	str	r3, [sp, #24]
 800d33a:	4699      	mov	r9, r3
 800d33c:	461d      	mov	r5, r3
 800d33e:	220a      	movs	r2, #10
 800d340:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800d342:	7804      	ldrb	r4, [r0, #0]
 800d344:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 800d348:	b2d9      	uxtb	r1, r3
 800d34a:	2909      	cmp	r1, #9
 800d34c:	d92a      	bls.n	800d3a4 <_strtod_l+0x1b4>
 800d34e:	494f      	ldr	r1, [pc, #316]	@ (800d48c <_strtod_l+0x29c>)
 800d350:	2201      	movs	r2, #1
 800d352:	f001 fac5 	bl	800e8e0 <strncmp>
 800d356:	b398      	cbz	r0, 800d3c0 <_strtod_l+0x1d0>
 800d358:	2000      	movs	r0, #0
 800d35a:	4622      	mov	r2, r4
 800d35c:	462b      	mov	r3, r5
 800d35e:	4607      	mov	r7, r0
 800d360:	4601      	mov	r1, r0
 800d362:	2a65      	cmp	r2, #101	@ 0x65
 800d364:	d001      	beq.n	800d36a <_strtod_l+0x17a>
 800d366:	2a45      	cmp	r2, #69	@ 0x45
 800d368:	d118      	bne.n	800d39c <_strtod_l+0x1ac>
 800d36a:	b91b      	cbnz	r3, 800d374 <_strtod_l+0x184>
 800d36c:	9b07      	ldr	r3, [sp, #28]
 800d36e:	4303      	orrs	r3, r0
 800d370:	d095      	beq.n	800d29e <_strtod_l+0xae>
 800d372:	2300      	movs	r3, #0
 800d374:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 800d378:	f108 0201 	add.w	r2, r8, #1
 800d37c:	9211      	str	r2, [sp, #68]	@ 0x44
 800d37e:	f898 2001 	ldrb.w	r2, [r8, #1]
 800d382:	2a2b      	cmp	r2, #43	@ 0x2b
 800d384:	d074      	beq.n	800d470 <_strtod_l+0x280>
 800d386:	2a2d      	cmp	r2, #45	@ 0x2d
 800d388:	d07a      	beq.n	800d480 <_strtod_l+0x290>
 800d38a:	f04f 0e00 	mov.w	lr, #0
 800d38e:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800d392:	2c09      	cmp	r4, #9
 800d394:	f240 8082 	bls.w	800d49c <_strtod_l+0x2ac>
 800d398:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800d39c:	2400      	movs	r4, #0
 800d39e:	e09d      	b.n	800d4dc <_strtod_l+0x2ec>
 800d3a0:	2300      	movs	r3, #0
 800d3a2:	e7c5      	b.n	800d330 <_strtod_l+0x140>
 800d3a4:	2d08      	cmp	r5, #8
 800d3a6:	bfc8      	it	gt
 800d3a8:	9906      	ldrgt	r1, [sp, #24]
 800d3aa:	f100 0001 	add.w	r0, r0, #1
 800d3ae:	bfca      	itet	gt
 800d3b0:	fb02 3301 	mlagt	r3, r2, r1, r3
 800d3b4:	fb02 3909 	mlale	r9, r2, r9, r3
 800d3b8:	9306      	strgt	r3, [sp, #24]
 800d3ba:	3501      	adds	r5, #1
 800d3bc:	9011      	str	r0, [sp, #68]	@ 0x44
 800d3be:	e7bf      	b.n	800d340 <_strtod_l+0x150>
 800d3c0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d3c2:	1c5a      	adds	r2, r3, #1
 800d3c4:	9211      	str	r2, [sp, #68]	@ 0x44
 800d3c6:	785a      	ldrb	r2, [r3, #1]
 800d3c8:	b3bd      	cbz	r5, 800d43a <_strtod_l+0x24a>
 800d3ca:	4607      	mov	r7, r0
 800d3cc:	462b      	mov	r3, r5
 800d3ce:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800d3d2:	2909      	cmp	r1, #9
 800d3d4:	d912      	bls.n	800d3fc <_strtod_l+0x20c>
 800d3d6:	2101      	movs	r1, #1
 800d3d8:	e7c3      	b.n	800d362 <_strtod_l+0x172>
 800d3da:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d3dc:	1c5a      	adds	r2, r3, #1
 800d3de:	9211      	str	r2, [sp, #68]	@ 0x44
 800d3e0:	785a      	ldrb	r2, [r3, #1]
 800d3e2:	3001      	adds	r0, #1
 800d3e4:	2a30      	cmp	r2, #48	@ 0x30
 800d3e6:	d0f8      	beq.n	800d3da <_strtod_l+0x1ea>
 800d3e8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800d3ec:	2b08      	cmp	r3, #8
 800d3ee:	f200 847a 	bhi.w	800dce6 <_strtod_l+0xaf6>
 800d3f2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d3f4:	930a      	str	r3, [sp, #40]	@ 0x28
 800d3f6:	4607      	mov	r7, r0
 800d3f8:	2000      	movs	r0, #0
 800d3fa:	4603      	mov	r3, r0
 800d3fc:	3a30      	subs	r2, #48	@ 0x30
 800d3fe:	f100 0101 	add.w	r1, r0, #1
 800d402:	d014      	beq.n	800d42e <_strtod_l+0x23e>
 800d404:	440f      	add	r7, r1
 800d406:	469c      	mov	ip, r3
 800d408:	f04f 0e0a 	mov.w	lr, #10
 800d40c:	f10c 0401 	add.w	r4, ip, #1
 800d410:	1ae6      	subs	r6, r4, r3
 800d412:	42b1      	cmp	r1, r6
 800d414:	dc13      	bgt.n	800d43e <_strtod_l+0x24e>
 800d416:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800d41a:	1819      	adds	r1, r3, r0
 800d41c:	2908      	cmp	r1, #8
 800d41e:	f103 0301 	add.w	r3, r3, #1
 800d422:	4403      	add	r3, r0
 800d424:	dc19      	bgt.n	800d45a <_strtod_l+0x26a>
 800d426:	210a      	movs	r1, #10
 800d428:	fb01 2909 	mla	r9, r1, r9, r2
 800d42c:	2100      	movs	r1, #0
 800d42e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d430:	1c50      	adds	r0, r2, #1
 800d432:	9011      	str	r0, [sp, #68]	@ 0x44
 800d434:	7852      	ldrb	r2, [r2, #1]
 800d436:	4608      	mov	r0, r1
 800d438:	e7c9      	b.n	800d3ce <_strtod_l+0x1de>
 800d43a:	4628      	mov	r0, r5
 800d43c:	e7d2      	b.n	800d3e4 <_strtod_l+0x1f4>
 800d43e:	f1bc 0f08 	cmp.w	ip, #8
 800d442:	dc03      	bgt.n	800d44c <_strtod_l+0x25c>
 800d444:	fb0e f909 	mul.w	r9, lr, r9
 800d448:	46a4      	mov	ip, r4
 800d44a:	e7df      	b.n	800d40c <_strtod_l+0x21c>
 800d44c:	2c10      	cmp	r4, #16
 800d44e:	bfde      	ittt	le
 800d450:	9e06      	ldrle	r6, [sp, #24]
 800d452:	fb0e f606 	mulle.w	r6, lr, r6
 800d456:	9606      	strle	r6, [sp, #24]
 800d458:	e7f6      	b.n	800d448 <_strtod_l+0x258>
 800d45a:	290f      	cmp	r1, #15
 800d45c:	bfdf      	itttt	le
 800d45e:	9806      	ldrle	r0, [sp, #24]
 800d460:	210a      	movle	r1, #10
 800d462:	fb01 2200 	mlale	r2, r1, r0, r2
 800d466:	9206      	strle	r2, [sp, #24]
 800d468:	e7e0      	b.n	800d42c <_strtod_l+0x23c>
 800d46a:	2700      	movs	r7, #0
 800d46c:	2101      	movs	r1, #1
 800d46e:	e77d      	b.n	800d36c <_strtod_l+0x17c>
 800d470:	f04f 0e00 	mov.w	lr, #0
 800d474:	f108 0202 	add.w	r2, r8, #2
 800d478:	9211      	str	r2, [sp, #68]	@ 0x44
 800d47a:	f898 2002 	ldrb.w	r2, [r8, #2]
 800d47e:	e786      	b.n	800d38e <_strtod_l+0x19e>
 800d480:	f04f 0e01 	mov.w	lr, #1
 800d484:	e7f6      	b.n	800d474 <_strtod_l+0x284>
 800d486:	bf00      	nop
 800d488:	08012ff8 	.word	0x08012ff8
 800d48c:	08012db8 	.word	0x08012db8
 800d490:	7ff00000 	.word	0x7ff00000
 800d494:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d496:	1c54      	adds	r4, r2, #1
 800d498:	9411      	str	r4, [sp, #68]	@ 0x44
 800d49a:	7852      	ldrb	r2, [r2, #1]
 800d49c:	2a30      	cmp	r2, #48	@ 0x30
 800d49e:	d0f9      	beq.n	800d494 <_strtod_l+0x2a4>
 800d4a0:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 800d4a4:	2c08      	cmp	r4, #8
 800d4a6:	f63f af79 	bhi.w	800d39c <_strtod_l+0x1ac>
 800d4aa:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 800d4ae:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d4b0:	9209      	str	r2, [sp, #36]	@ 0x24
 800d4b2:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d4b4:	1c54      	adds	r4, r2, #1
 800d4b6:	9411      	str	r4, [sp, #68]	@ 0x44
 800d4b8:	7852      	ldrb	r2, [r2, #1]
 800d4ba:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 800d4be:	2e09      	cmp	r6, #9
 800d4c0:	d937      	bls.n	800d532 <_strtod_l+0x342>
 800d4c2:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800d4c4:	1ba4      	subs	r4, r4, r6
 800d4c6:	2c08      	cmp	r4, #8
 800d4c8:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 800d4cc:	dc02      	bgt.n	800d4d4 <_strtod_l+0x2e4>
 800d4ce:	4564      	cmp	r4, ip
 800d4d0:	bfa8      	it	ge
 800d4d2:	4664      	movge	r4, ip
 800d4d4:	f1be 0f00 	cmp.w	lr, #0
 800d4d8:	d000      	beq.n	800d4dc <_strtod_l+0x2ec>
 800d4da:	4264      	negs	r4, r4
 800d4dc:	2b00      	cmp	r3, #0
 800d4de:	d14d      	bne.n	800d57c <_strtod_l+0x38c>
 800d4e0:	9b07      	ldr	r3, [sp, #28]
 800d4e2:	4318      	orrs	r0, r3
 800d4e4:	f47f aebf 	bne.w	800d266 <_strtod_l+0x76>
 800d4e8:	2900      	cmp	r1, #0
 800d4ea:	f47f aed8 	bne.w	800d29e <_strtod_l+0xae>
 800d4ee:	2a69      	cmp	r2, #105	@ 0x69
 800d4f0:	d027      	beq.n	800d542 <_strtod_l+0x352>
 800d4f2:	dc24      	bgt.n	800d53e <_strtod_l+0x34e>
 800d4f4:	2a49      	cmp	r2, #73	@ 0x49
 800d4f6:	d024      	beq.n	800d542 <_strtod_l+0x352>
 800d4f8:	2a4e      	cmp	r2, #78	@ 0x4e
 800d4fa:	f47f aed0 	bne.w	800d29e <_strtod_l+0xae>
 800d4fe:	4997      	ldr	r1, [pc, #604]	@ (800d75c <_strtod_l+0x56c>)
 800d500:	a811      	add	r0, sp, #68	@ 0x44
 800d502:	f002 fbef 	bl	800fce4 <__match>
 800d506:	2800      	cmp	r0, #0
 800d508:	f43f aec9 	beq.w	800d29e <_strtod_l+0xae>
 800d50c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d50e:	781b      	ldrb	r3, [r3, #0]
 800d510:	2b28      	cmp	r3, #40	@ 0x28
 800d512:	d12d      	bne.n	800d570 <_strtod_l+0x380>
 800d514:	4992      	ldr	r1, [pc, #584]	@ (800d760 <_strtod_l+0x570>)
 800d516:	aa14      	add	r2, sp, #80	@ 0x50
 800d518:	a811      	add	r0, sp, #68	@ 0x44
 800d51a:	f002 fbf7 	bl	800fd0c <__hexnan>
 800d51e:	2805      	cmp	r0, #5
 800d520:	d126      	bne.n	800d570 <_strtod_l+0x380>
 800d522:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800d524:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 800d528:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800d52c:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800d530:	e699      	b.n	800d266 <_strtod_l+0x76>
 800d532:	240a      	movs	r4, #10
 800d534:	fb04 2c0c 	mla	ip, r4, ip, r2
 800d538:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 800d53c:	e7b9      	b.n	800d4b2 <_strtod_l+0x2c2>
 800d53e:	2a6e      	cmp	r2, #110	@ 0x6e
 800d540:	e7db      	b.n	800d4fa <_strtod_l+0x30a>
 800d542:	4988      	ldr	r1, [pc, #544]	@ (800d764 <_strtod_l+0x574>)
 800d544:	a811      	add	r0, sp, #68	@ 0x44
 800d546:	f002 fbcd 	bl	800fce4 <__match>
 800d54a:	2800      	cmp	r0, #0
 800d54c:	f43f aea7 	beq.w	800d29e <_strtod_l+0xae>
 800d550:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d552:	4985      	ldr	r1, [pc, #532]	@ (800d768 <_strtod_l+0x578>)
 800d554:	3b01      	subs	r3, #1
 800d556:	a811      	add	r0, sp, #68	@ 0x44
 800d558:	9311      	str	r3, [sp, #68]	@ 0x44
 800d55a:	f002 fbc3 	bl	800fce4 <__match>
 800d55e:	b910      	cbnz	r0, 800d566 <_strtod_l+0x376>
 800d560:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d562:	3301      	adds	r3, #1
 800d564:	9311      	str	r3, [sp, #68]	@ 0x44
 800d566:	f8df b214 	ldr.w	fp, [pc, #532]	@ 800d77c <_strtod_l+0x58c>
 800d56a:	f04f 0a00 	mov.w	sl, #0
 800d56e:	e67a      	b.n	800d266 <_strtod_l+0x76>
 800d570:	487e      	ldr	r0, [pc, #504]	@ (800d76c <_strtod_l+0x57c>)
 800d572:	f001 fad5 	bl	800eb20 <nan>
 800d576:	ec5b ab10 	vmov	sl, fp, d0
 800d57a:	e674      	b.n	800d266 <_strtod_l+0x76>
 800d57c:	ee07 9a90 	vmov	s15, r9
 800d580:	1be2      	subs	r2, r4, r7
 800d582:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800d586:	2d00      	cmp	r5, #0
 800d588:	bf08      	it	eq
 800d58a:	461d      	moveq	r5, r3
 800d58c:	2b10      	cmp	r3, #16
 800d58e:	9209      	str	r2, [sp, #36]	@ 0x24
 800d590:	461a      	mov	r2, r3
 800d592:	bfa8      	it	ge
 800d594:	2210      	movge	r2, #16
 800d596:	2b09      	cmp	r3, #9
 800d598:	ec5b ab17 	vmov	sl, fp, d7
 800d59c:	dc15      	bgt.n	800d5ca <_strtod_l+0x3da>
 800d59e:	1be1      	subs	r1, r4, r7
 800d5a0:	2900      	cmp	r1, #0
 800d5a2:	f43f ae60 	beq.w	800d266 <_strtod_l+0x76>
 800d5a6:	eba4 0107 	sub.w	r1, r4, r7
 800d5aa:	dd72      	ble.n	800d692 <_strtod_l+0x4a2>
 800d5ac:	2916      	cmp	r1, #22
 800d5ae:	dc59      	bgt.n	800d664 <_strtod_l+0x474>
 800d5b0:	4b6f      	ldr	r3, [pc, #444]	@ (800d770 <_strtod_l+0x580>)
 800d5b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d5b4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d5b8:	ed93 7b00 	vldr	d7, [r3]
 800d5bc:	ec4b ab16 	vmov	d6, sl, fp
 800d5c0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d5c4:	ec5b ab17 	vmov	sl, fp, d7
 800d5c8:	e64d      	b.n	800d266 <_strtod_l+0x76>
 800d5ca:	4969      	ldr	r1, [pc, #420]	@ (800d770 <_strtod_l+0x580>)
 800d5cc:	eddd 6a06 	vldr	s13, [sp, #24]
 800d5d0:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800d5d4:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 800d5d8:	2b0f      	cmp	r3, #15
 800d5da:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800d5de:	eea7 6b05 	vfma.f64	d6, d7, d5
 800d5e2:	ec5b ab16 	vmov	sl, fp, d6
 800d5e6:	ddda      	ble.n	800d59e <_strtod_l+0x3ae>
 800d5e8:	1a9a      	subs	r2, r3, r2
 800d5ea:	1be1      	subs	r1, r4, r7
 800d5ec:	440a      	add	r2, r1
 800d5ee:	2a00      	cmp	r2, #0
 800d5f0:	f340 8094 	ble.w	800d71c <_strtod_l+0x52c>
 800d5f4:	f012 000f 	ands.w	r0, r2, #15
 800d5f8:	d00a      	beq.n	800d610 <_strtod_l+0x420>
 800d5fa:	495d      	ldr	r1, [pc, #372]	@ (800d770 <_strtod_l+0x580>)
 800d5fc:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800d600:	ed91 7b00 	vldr	d7, [r1]
 800d604:	ec4b ab16 	vmov	d6, sl, fp
 800d608:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d60c:	ec5b ab17 	vmov	sl, fp, d7
 800d610:	f032 020f 	bics.w	r2, r2, #15
 800d614:	d073      	beq.n	800d6fe <_strtod_l+0x50e>
 800d616:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 800d61a:	dd47      	ble.n	800d6ac <_strtod_l+0x4bc>
 800d61c:	2400      	movs	r4, #0
 800d61e:	4625      	mov	r5, r4
 800d620:	9407      	str	r4, [sp, #28]
 800d622:	4626      	mov	r6, r4
 800d624:	9a05      	ldr	r2, [sp, #20]
 800d626:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800d77c <_strtod_l+0x58c>
 800d62a:	2322      	movs	r3, #34	@ 0x22
 800d62c:	6013      	str	r3, [r2, #0]
 800d62e:	f04f 0a00 	mov.w	sl, #0
 800d632:	9b07      	ldr	r3, [sp, #28]
 800d634:	2b00      	cmp	r3, #0
 800d636:	f43f ae16 	beq.w	800d266 <_strtod_l+0x76>
 800d63a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800d63c:	9805      	ldr	r0, [sp, #20]
 800d63e:	f002 fd09 	bl	8010054 <_Bfree>
 800d642:	9805      	ldr	r0, [sp, #20]
 800d644:	4631      	mov	r1, r6
 800d646:	f002 fd05 	bl	8010054 <_Bfree>
 800d64a:	9805      	ldr	r0, [sp, #20]
 800d64c:	4629      	mov	r1, r5
 800d64e:	f002 fd01 	bl	8010054 <_Bfree>
 800d652:	9907      	ldr	r1, [sp, #28]
 800d654:	9805      	ldr	r0, [sp, #20]
 800d656:	f002 fcfd 	bl	8010054 <_Bfree>
 800d65a:	9805      	ldr	r0, [sp, #20]
 800d65c:	4621      	mov	r1, r4
 800d65e:	f002 fcf9 	bl	8010054 <_Bfree>
 800d662:	e600      	b.n	800d266 <_strtod_l+0x76>
 800d664:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 800d668:	1be0      	subs	r0, r4, r7
 800d66a:	4281      	cmp	r1, r0
 800d66c:	dbbc      	blt.n	800d5e8 <_strtod_l+0x3f8>
 800d66e:	4a40      	ldr	r2, [pc, #256]	@ (800d770 <_strtod_l+0x580>)
 800d670:	f1c3 030f 	rsb	r3, r3, #15
 800d674:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800d678:	ed91 7b00 	vldr	d7, [r1]
 800d67c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d67e:	ec4b ab16 	vmov	d6, sl, fp
 800d682:	1acb      	subs	r3, r1, r3
 800d684:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800d688:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d68c:	ed92 6b00 	vldr	d6, [r2]
 800d690:	e796      	b.n	800d5c0 <_strtod_l+0x3d0>
 800d692:	3116      	adds	r1, #22
 800d694:	dba8      	blt.n	800d5e8 <_strtod_l+0x3f8>
 800d696:	4b36      	ldr	r3, [pc, #216]	@ (800d770 <_strtod_l+0x580>)
 800d698:	1b3c      	subs	r4, r7, r4
 800d69a:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800d69e:	ed94 7b00 	vldr	d7, [r4]
 800d6a2:	ec4b ab16 	vmov	d6, sl, fp
 800d6a6:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800d6aa:	e78b      	b.n	800d5c4 <_strtod_l+0x3d4>
 800d6ac:	2000      	movs	r0, #0
 800d6ae:	ec4b ab17 	vmov	d7, sl, fp
 800d6b2:	4e30      	ldr	r6, [pc, #192]	@ (800d774 <_strtod_l+0x584>)
 800d6b4:	1112      	asrs	r2, r2, #4
 800d6b6:	4601      	mov	r1, r0
 800d6b8:	2a01      	cmp	r2, #1
 800d6ba:	dc23      	bgt.n	800d704 <_strtod_l+0x514>
 800d6bc:	b108      	cbz	r0, 800d6c2 <_strtod_l+0x4d2>
 800d6be:	ec5b ab17 	vmov	sl, fp, d7
 800d6c2:	4a2c      	ldr	r2, [pc, #176]	@ (800d774 <_strtod_l+0x584>)
 800d6c4:	482c      	ldr	r0, [pc, #176]	@ (800d778 <_strtod_l+0x588>)
 800d6c6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800d6ca:	ed92 7b00 	vldr	d7, [r2]
 800d6ce:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800d6d2:	ec4b ab16 	vmov	d6, sl, fp
 800d6d6:	4a29      	ldr	r2, [pc, #164]	@ (800d77c <_strtod_l+0x58c>)
 800d6d8:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d6dc:	ee17 1a90 	vmov	r1, s15
 800d6e0:	400a      	ands	r2, r1
 800d6e2:	4282      	cmp	r2, r0
 800d6e4:	ec5b ab17 	vmov	sl, fp, d7
 800d6e8:	d898      	bhi.n	800d61c <_strtod_l+0x42c>
 800d6ea:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 800d6ee:	4282      	cmp	r2, r0
 800d6f0:	bf86      	itte	hi
 800d6f2:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800d780 <_strtod_l+0x590>
 800d6f6:	f04f 3aff 	movhi.w	sl, #4294967295
 800d6fa:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 800d6fe:	2200      	movs	r2, #0
 800d700:	9206      	str	r2, [sp, #24]
 800d702:	e076      	b.n	800d7f2 <_strtod_l+0x602>
 800d704:	f012 0f01 	tst.w	r2, #1
 800d708:	d004      	beq.n	800d714 <_strtod_l+0x524>
 800d70a:	ed96 6b00 	vldr	d6, [r6]
 800d70e:	2001      	movs	r0, #1
 800d710:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d714:	3101      	adds	r1, #1
 800d716:	1052      	asrs	r2, r2, #1
 800d718:	3608      	adds	r6, #8
 800d71a:	e7cd      	b.n	800d6b8 <_strtod_l+0x4c8>
 800d71c:	d0ef      	beq.n	800d6fe <_strtod_l+0x50e>
 800d71e:	4252      	negs	r2, r2
 800d720:	f012 000f 	ands.w	r0, r2, #15
 800d724:	d00a      	beq.n	800d73c <_strtod_l+0x54c>
 800d726:	4912      	ldr	r1, [pc, #72]	@ (800d770 <_strtod_l+0x580>)
 800d728:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800d72c:	ed91 7b00 	vldr	d7, [r1]
 800d730:	ec4b ab16 	vmov	d6, sl, fp
 800d734:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800d738:	ec5b ab17 	vmov	sl, fp, d7
 800d73c:	1112      	asrs	r2, r2, #4
 800d73e:	d0de      	beq.n	800d6fe <_strtod_l+0x50e>
 800d740:	2a1f      	cmp	r2, #31
 800d742:	dd1f      	ble.n	800d784 <_strtod_l+0x594>
 800d744:	2400      	movs	r4, #0
 800d746:	4625      	mov	r5, r4
 800d748:	9407      	str	r4, [sp, #28]
 800d74a:	4626      	mov	r6, r4
 800d74c:	9a05      	ldr	r2, [sp, #20]
 800d74e:	2322      	movs	r3, #34	@ 0x22
 800d750:	f04f 0a00 	mov.w	sl, #0
 800d754:	f04f 0b00 	mov.w	fp, #0
 800d758:	6013      	str	r3, [r2, #0]
 800d75a:	e76a      	b.n	800d632 <_strtod_l+0x442>
 800d75c:	08012dc7 	.word	0x08012dc7
 800d760:	08012fe4 	.word	0x08012fe4
 800d764:	08012dbf 	.word	0x08012dbf
 800d768:	08012ea6 	.word	0x08012ea6
 800d76c:	08012ea2 	.word	0x08012ea2
 800d770:	08013170 	.word	0x08013170
 800d774:	08013148 	.word	0x08013148
 800d778:	7ca00000 	.word	0x7ca00000
 800d77c:	7ff00000 	.word	0x7ff00000
 800d780:	7fefffff 	.word	0x7fefffff
 800d784:	f012 0110 	ands.w	r1, r2, #16
 800d788:	bf18      	it	ne
 800d78a:	216a      	movne	r1, #106	@ 0x6a
 800d78c:	9106      	str	r1, [sp, #24]
 800d78e:	ec4b ab17 	vmov	d7, sl, fp
 800d792:	49af      	ldr	r1, [pc, #700]	@ (800da50 <_strtod_l+0x860>)
 800d794:	2000      	movs	r0, #0
 800d796:	07d6      	lsls	r6, r2, #31
 800d798:	d504      	bpl.n	800d7a4 <_strtod_l+0x5b4>
 800d79a:	ed91 6b00 	vldr	d6, [r1]
 800d79e:	2001      	movs	r0, #1
 800d7a0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d7a4:	1052      	asrs	r2, r2, #1
 800d7a6:	f101 0108 	add.w	r1, r1, #8
 800d7aa:	d1f4      	bne.n	800d796 <_strtod_l+0x5a6>
 800d7ac:	b108      	cbz	r0, 800d7b2 <_strtod_l+0x5c2>
 800d7ae:	ec5b ab17 	vmov	sl, fp, d7
 800d7b2:	9a06      	ldr	r2, [sp, #24]
 800d7b4:	b1b2      	cbz	r2, 800d7e4 <_strtod_l+0x5f4>
 800d7b6:	f3cb 510a 	ubfx	r1, fp, #20, #11
 800d7ba:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 800d7be:	2a00      	cmp	r2, #0
 800d7c0:	4658      	mov	r0, fp
 800d7c2:	dd0f      	ble.n	800d7e4 <_strtod_l+0x5f4>
 800d7c4:	2a1f      	cmp	r2, #31
 800d7c6:	dd55      	ble.n	800d874 <_strtod_l+0x684>
 800d7c8:	2a34      	cmp	r2, #52	@ 0x34
 800d7ca:	bfde      	ittt	le
 800d7cc:	f04f 32ff 	movle.w	r2, #4294967295
 800d7d0:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 800d7d4:	408a      	lslle	r2, r1
 800d7d6:	f04f 0a00 	mov.w	sl, #0
 800d7da:	bfcc      	ite	gt
 800d7dc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800d7e0:	ea02 0b00 	andle.w	fp, r2, r0
 800d7e4:	ec4b ab17 	vmov	d7, sl, fp
 800d7e8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800d7ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7f0:	d0a8      	beq.n	800d744 <_strtod_l+0x554>
 800d7f2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d7f4:	9805      	ldr	r0, [sp, #20]
 800d7f6:	f8cd 9000 	str.w	r9, [sp]
 800d7fa:	462a      	mov	r2, r5
 800d7fc:	f002 fc92 	bl	8010124 <__s2b>
 800d800:	9007      	str	r0, [sp, #28]
 800d802:	2800      	cmp	r0, #0
 800d804:	f43f af0a 	beq.w	800d61c <_strtod_l+0x42c>
 800d808:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d80a:	1b3f      	subs	r7, r7, r4
 800d80c:	2b00      	cmp	r3, #0
 800d80e:	bfb4      	ite	lt
 800d810:	463b      	movlt	r3, r7
 800d812:	2300      	movge	r3, #0
 800d814:	930a      	str	r3, [sp, #40]	@ 0x28
 800d816:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d818:	ed9f bb89 	vldr	d11, [pc, #548]	@ 800da40 <_strtod_l+0x850>
 800d81c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800d820:	2400      	movs	r4, #0
 800d822:	930d      	str	r3, [sp, #52]	@ 0x34
 800d824:	4625      	mov	r5, r4
 800d826:	9b07      	ldr	r3, [sp, #28]
 800d828:	9805      	ldr	r0, [sp, #20]
 800d82a:	6859      	ldr	r1, [r3, #4]
 800d82c:	f002 fbd2 	bl	800ffd4 <_Balloc>
 800d830:	4606      	mov	r6, r0
 800d832:	2800      	cmp	r0, #0
 800d834:	f43f aef6 	beq.w	800d624 <_strtod_l+0x434>
 800d838:	9b07      	ldr	r3, [sp, #28]
 800d83a:	691a      	ldr	r2, [r3, #16]
 800d83c:	ec4b ab19 	vmov	d9, sl, fp
 800d840:	3202      	adds	r2, #2
 800d842:	f103 010c 	add.w	r1, r3, #12
 800d846:	0092      	lsls	r2, r2, #2
 800d848:	300c      	adds	r0, #12
 800d84a:	f001 f958 	bl	800eafe <memcpy>
 800d84e:	eeb0 0b49 	vmov.f64	d0, d9
 800d852:	9805      	ldr	r0, [sp, #20]
 800d854:	aa14      	add	r2, sp, #80	@ 0x50
 800d856:	a913      	add	r1, sp, #76	@ 0x4c
 800d858:	f002 ff98 	bl	801078c <__d2b>
 800d85c:	9012      	str	r0, [sp, #72]	@ 0x48
 800d85e:	2800      	cmp	r0, #0
 800d860:	f43f aee0 	beq.w	800d624 <_strtod_l+0x434>
 800d864:	9805      	ldr	r0, [sp, #20]
 800d866:	2101      	movs	r1, #1
 800d868:	f002 fcf2 	bl	8010250 <__i2b>
 800d86c:	4605      	mov	r5, r0
 800d86e:	b940      	cbnz	r0, 800d882 <_strtod_l+0x692>
 800d870:	2500      	movs	r5, #0
 800d872:	e6d7      	b.n	800d624 <_strtod_l+0x434>
 800d874:	f04f 31ff 	mov.w	r1, #4294967295
 800d878:	fa01 f202 	lsl.w	r2, r1, r2
 800d87c:	ea02 0a0a 	and.w	sl, r2, sl
 800d880:	e7b0      	b.n	800d7e4 <_strtod_l+0x5f4>
 800d882:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 800d884:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800d886:	2f00      	cmp	r7, #0
 800d888:	bfab      	itete	ge
 800d88a:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 800d88c:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 800d88e:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 800d892:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 800d896:	bfac      	ite	ge
 800d898:	eb07 0903 	addge.w	r9, r7, r3
 800d89c:	eba3 0807 	sublt.w	r8, r3, r7
 800d8a0:	9b06      	ldr	r3, [sp, #24]
 800d8a2:	1aff      	subs	r7, r7, r3
 800d8a4:	4417      	add	r7, r2
 800d8a6:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 800d8aa:	4a6a      	ldr	r2, [pc, #424]	@ (800da54 <_strtod_l+0x864>)
 800d8ac:	3f01      	subs	r7, #1
 800d8ae:	4297      	cmp	r7, r2
 800d8b0:	da51      	bge.n	800d956 <_strtod_l+0x766>
 800d8b2:	1bd1      	subs	r1, r2, r7
 800d8b4:	291f      	cmp	r1, #31
 800d8b6:	eba3 0301 	sub.w	r3, r3, r1
 800d8ba:	f04f 0201 	mov.w	r2, #1
 800d8be:	dc3e      	bgt.n	800d93e <_strtod_l+0x74e>
 800d8c0:	408a      	lsls	r2, r1
 800d8c2:	920c      	str	r2, [sp, #48]	@ 0x30
 800d8c4:	2200      	movs	r2, #0
 800d8c6:	920b      	str	r2, [sp, #44]	@ 0x2c
 800d8c8:	eb09 0703 	add.w	r7, r9, r3
 800d8cc:	4498      	add	r8, r3
 800d8ce:	9b06      	ldr	r3, [sp, #24]
 800d8d0:	45b9      	cmp	r9, r7
 800d8d2:	4498      	add	r8, r3
 800d8d4:	464b      	mov	r3, r9
 800d8d6:	bfa8      	it	ge
 800d8d8:	463b      	movge	r3, r7
 800d8da:	4543      	cmp	r3, r8
 800d8dc:	bfa8      	it	ge
 800d8de:	4643      	movge	r3, r8
 800d8e0:	2b00      	cmp	r3, #0
 800d8e2:	bfc2      	ittt	gt
 800d8e4:	1aff      	subgt	r7, r7, r3
 800d8e6:	eba8 0803 	subgt.w	r8, r8, r3
 800d8ea:	eba9 0903 	subgt.w	r9, r9, r3
 800d8ee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d8f0:	2b00      	cmp	r3, #0
 800d8f2:	dd16      	ble.n	800d922 <_strtod_l+0x732>
 800d8f4:	4629      	mov	r1, r5
 800d8f6:	9805      	ldr	r0, [sp, #20]
 800d8f8:	461a      	mov	r2, r3
 800d8fa:	f002 fd61 	bl	80103c0 <__pow5mult>
 800d8fe:	4605      	mov	r5, r0
 800d900:	2800      	cmp	r0, #0
 800d902:	d0b5      	beq.n	800d870 <_strtod_l+0x680>
 800d904:	4601      	mov	r1, r0
 800d906:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800d908:	9805      	ldr	r0, [sp, #20]
 800d90a:	f002 fcb7 	bl	801027c <__multiply>
 800d90e:	900f      	str	r0, [sp, #60]	@ 0x3c
 800d910:	2800      	cmp	r0, #0
 800d912:	f43f ae87 	beq.w	800d624 <_strtod_l+0x434>
 800d916:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800d918:	9805      	ldr	r0, [sp, #20]
 800d91a:	f002 fb9b 	bl	8010054 <_Bfree>
 800d91e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d920:	9312      	str	r3, [sp, #72]	@ 0x48
 800d922:	2f00      	cmp	r7, #0
 800d924:	dc1b      	bgt.n	800d95e <_strtod_l+0x76e>
 800d926:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d928:	2b00      	cmp	r3, #0
 800d92a:	dd21      	ble.n	800d970 <_strtod_l+0x780>
 800d92c:	4631      	mov	r1, r6
 800d92e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d930:	9805      	ldr	r0, [sp, #20]
 800d932:	f002 fd45 	bl	80103c0 <__pow5mult>
 800d936:	4606      	mov	r6, r0
 800d938:	b9d0      	cbnz	r0, 800d970 <_strtod_l+0x780>
 800d93a:	2600      	movs	r6, #0
 800d93c:	e672      	b.n	800d624 <_strtod_l+0x434>
 800d93e:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 800d942:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 800d946:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 800d94a:	37e2      	adds	r7, #226	@ 0xe2
 800d94c:	fa02 f107 	lsl.w	r1, r2, r7
 800d950:	910b      	str	r1, [sp, #44]	@ 0x2c
 800d952:	920c      	str	r2, [sp, #48]	@ 0x30
 800d954:	e7b8      	b.n	800d8c8 <_strtod_l+0x6d8>
 800d956:	2200      	movs	r2, #0
 800d958:	920b      	str	r2, [sp, #44]	@ 0x2c
 800d95a:	2201      	movs	r2, #1
 800d95c:	e7f9      	b.n	800d952 <_strtod_l+0x762>
 800d95e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800d960:	9805      	ldr	r0, [sp, #20]
 800d962:	463a      	mov	r2, r7
 800d964:	f002 fd86 	bl	8010474 <__lshift>
 800d968:	9012      	str	r0, [sp, #72]	@ 0x48
 800d96a:	2800      	cmp	r0, #0
 800d96c:	d1db      	bne.n	800d926 <_strtod_l+0x736>
 800d96e:	e659      	b.n	800d624 <_strtod_l+0x434>
 800d970:	f1b8 0f00 	cmp.w	r8, #0
 800d974:	dd07      	ble.n	800d986 <_strtod_l+0x796>
 800d976:	4631      	mov	r1, r6
 800d978:	9805      	ldr	r0, [sp, #20]
 800d97a:	4642      	mov	r2, r8
 800d97c:	f002 fd7a 	bl	8010474 <__lshift>
 800d980:	4606      	mov	r6, r0
 800d982:	2800      	cmp	r0, #0
 800d984:	d0d9      	beq.n	800d93a <_strtod_l+0x74a>
 800d986:	f1b9 0f00 	cmp.w	r9, #0
 800d98a:	dd08      	ble.n	800d99e <_strtod_l+0x7ae>
 800d98c:	4629      	mov	r1, r5
 800d98e:	9805      	ldr	r0, [sp, #20]
 800d990:	464a      	mov	r2, r9
 800d992:	f002 fd6f 	bl	8010474 <__lshift>
 800d996:	4605      	mov	r5, r0
 800d998:	2800      	cmp	r0, #0
 800d99a:	f43f ae43 	beq.w	800d624 <_strtod_l+0x434>
 800d99e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800d9a0:	9805      	ldr	r0, [sp, #20]
 800d9a2:	4632      	mov	r2, r6
 800d9a4:	f002 fdee 	bl	8010584 <__mdiff>
 800d9a8:	4604      	mov	r4, r0
 800d9aa:	2800      	cmp	r0, #0
 800d9ac:	f43f ae3a 	beq.w	800d624 <_strtod_l+0x434>
 800d9b0:	2300      	movs	r3, #0
 800d9b2:	f8d0 800c 	ldr.w	r8, [r0, #12]
 800d9b6:	60c3      	str	r3, [r0, #12]
 800d9b8:	4629      	mov	r1, r5
 800d9ba:	f002 fdc7 	bl	801054c <__mcmp>
 800d9be:	2800      	cmp	r0, #0
 800d9c0:	da4c      	bge.n	800da5c <_strtod_l+0x86c>
 800d9c2:	ea58 080a 	orrs.w	r8, r8, sl
 800d9c6:	d172      	bne.n	800daae <_strtod_l+0x8be>
 800d9c8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	d16e      	bne.n	800daae <_strtod_l+0x8be>
 800d9d0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d9d4:	0d1b      	lsrs	r3, r3, #20
 800d9d6:	051b      	lsls	r3, r3, #20
 800d9d8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800d9dc:	d967      	bls.n	800daae <_strtod_l+0x8be>
 800d9de:	6963      	ldr	r3, [r4, #20]
 800d9e0:	b913      	cbnz	r3, 800d9e8 <_strtod_l+0x7f8>
 800d9e2:	6923      	ldr	r3, [r4, #16]
 800d9e4:	2b01      	cmp	r3, #1
 800d9e6:	dd62      	ble.n	800daae <_strtod_l+0x8be>
 800d9e8:	4621      	mov	r1, r4
 800d9ea:	2201      	movs	r2, #1
 800d9ec:	9805      	ldr	r0, [sp, #20]
 800d9ee:	f002 fd41 	bl	8010474 <__lshift>
 800d9f2:	4629      	mov	r1, r5
 800d9f4:	4604      	mov	r4, r0
 800d9f6:	f002 fda9 	bl	801054c <__mcmp>
 800d9fa:	2800      	cmp	r0, #0
 800d9fc:	dd57      	ble.n	800daae <_strtod_l+0x8be>
 800d9fe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800da02:	9a06      	ldr	r2, [sp, #24]
 800da04:	0d1b      	lsrs	r3, r3, #20
 800da06:	051b      	lsls	r3, r3, #20
 800da08:	2a00      	cmp	r2, #0
 800da0a:	d06e      	beq.n	800daea <_strtod_l+0x8fa>
 800da0c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800da10:	d86b      	bhi.n	800daea <_strtod_l+0x8fa>
 800da12:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800da16:	f67f ae99 	bls.w	800d74c <_strtod_l+0x55c>
 800da1a:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 800da48 <_strtod_l+0x858>
 800da1e:	ec4b ab16 	vmov	d6, sl, fp
 800da22:	4b0d      	ldr	r3, [pc, #52]	@ (800da58 <_strtod_l+0x868>)
 800da24:	ee26 7b07 	vmul.f64	d7, d6, d7
 800da28:	ee17 2a90 	vmov	r2, s15
 800da2c:	4013      	ands	r3, r2
 800da2e:	ec5b ab17 	vmov	sl, fp, d7
 800da32:	2b00      	cmp	r3, #0
 800da34:	f47f ae01 	bne.w	800d63a <_strtod_l+0x44a>
 800da38:	9a05      	ldr	r2, [sp, #20]
 800da3a:	2322      	movs	r3, #34	@ 0x22
 800da3c:	6013      	str	r3, [r2, #0]
 800da3e:	e5fc      	b.n	800d63a <_strtod_l+0x44a>
 800da40:	ffc00000 	.word	0xffc00000
 800da44:	41dfffff 	.word	0x41dfffff
 800da48:	00000000 	.word	0x00000000
 800da4c:	39500000 	.word	0x39500000
 800da50:	08013010 	.word	0x08013010
 800da54:	fffffc02 	.word	0xfffffc02
 800da58:	7ff00000 	.word	0x7ff00000
 800da5c:	46d9      	mov	r9, fp
 800da5e:	d15d      	bne.n	800db1c <_strtod_l+0x92c>
 800da60:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800da64:	f1b8 0f00 	cmp.w	r8, #0
 800da68:	d02a      	beq.n	800dac0 <_strtod_l+0x8d0>
 800da6a:	4aa9      	ldr	r2, [pc, #676]	@ (800dd10 <_strtod_l+0xb20>)
 800da6c:	4293      	cmp	r3, r2
 800da6e:	d12a      	bne.n	800dac6 <_strtod_l+0x8d6>
 800da70:	9b06      	ldr	r3, [sp, #24]
 800da72:	4652      	mov	r2, sl
 800da74:	b1fb      	cbz	r3, 800dab6 <_strtod_l+0x8c6>
 800da76:	4ba7      	ldr	r3, [pc, #668]	@ (800dd14 <_strtod_l+0xb24>)
 800da78:	ea0b 0303 	and.w	r3, fp, r3
 800da7c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800da80:	f04f 31ff 	mov.w	r1, #4294967295
 800da84:	d81a      	bhi.n	800dabc <_strtod_l+0x8cc>
 800da86:	0d1b      	lsrs	r3, r3, #20
 800da88:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800da8c:	fa01 f303 	lsl.w	r3, r1, r3
 800da90:	429a      	cmp	r2, r3
 800da92:	d118      	bne.n	800dac6 <_strtod_l+0x8d6>
 800da94:	4ba0      	ldr	r3, [pc, #640]	@ (800dd18 <_strtod_l+0xb28>)
 800da96:	4599      	cmp	r9, r3
 800da98:	d102      	bne.n	800daa0 <_strtod_l+0x8b0>
 800da9a:	3201      	adds	r2, #1
 800da9c:	f43f adc2 	beq.w	800d624 <_strtod_l+0x434>
 800daa0:	4b9c      	ldr	r3, [pc, #624]	@ (800dd14 <_strtod_l+0xb24>)
 800daa2:	ea09 0303 	and.w	r3, r9, r3
 800daa6:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 800daaa:	f04f 0a00 	mov.w	sl, #0
 800daae:	9b06      	ldr	r3, [sp, #24]
 800dab0:	2b00      	cmp	r3, #0
 800dab2:	d1b2      	bne.n	800da1a <_strtod_l+0x82a>
 800dab4:	e5c1      	b.n	800d63a <_strtod_l+0x44a>
 800dab6:	f04f 33ff 	mov.w	r3, #4294967295
 800daba:	e7e9      	b.n	800da90 <_strtod_l+0x8a0>
 800dabc:	460b      	mov	r3, r1
 800dabe:	e7e7      	b.n	800da90 <_strtod_l+0x8a0>
 800dac0:	ea53 030a 	orrs.w	r3, r3, sl
 800dac4:	d09b      	beq.n	800d9fe <_strtod_l+0x80e>
 800dac6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dac8:	b1c3      	cbz	r3, 800dafc <_strtod_l+0x90c>
 800daca:	ea13 0f09 	tst.w	r3, r9
 800dace:	d0ee      	beq.n	800daae <_strtod_l+0x8be>
 800dad0:	9a06      	ldr	r2, [sp, #24]
 800dad2:	4650      	mov	r0, sl
 800dad4:	4659      	mov	r1, fp
 800dad6:	f1b8 0f00 	cmp.w	r8, #0
 800dada:	d013      	beq.n	800db04 <_strtod_l+0x914>
 800dadc:	f7ff fb6b 	bl	800d1b6 <sulp>
 800dae0:	ee39 7b00 	vadd.f64	d7, d9, d0
 800dae4:	ec5b ab17 	vmov	sl, fp, d7
 800dae8:	e7e1      	b.n	800daae <_strtod_l+0x8be>
 800daea:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800daee:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800daf2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800daf6:	f04f 3aff 	mov.w	sl, #4294967295
 800dafa:	e7d8      	b.n	800daae <_strtod_l+0x8be>
 800dafc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dafe:	ea13 0f0a 	tst.w	r3, sl
 800db02:	e7e4      	b.n	800dace <_strtod_l+0x8de>
 800db04:	f7ff fb57 	bl	800d1b6 <sulp>
 800db08:	ee39 0b40 	vsub.f64	d0, d9, d0
 800db0c:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800db10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db14:	ec5b ab10 	vmov	sl, fp, d0
 800db18:	d1c9      	bne.n	800daae <_strtod_l+0x8be>
 800db1a:	e617      	b.n	800d74c <_strtod_l+0x55c>
 800db1c:	4629      	mov	r1, r5
 800db1e:	4620      	mov	r0, r4
 800db20:	f002 fe8c 	bl	801083c <__ratio>
 800db24:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 800db28:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800db2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db30:	d85d      	bhi.n	800dbee <_strtod_l+0x9fe>
 800db32:	f1b8 0f00 	cmp.w	r8, #0
 800db36:	d164      	bne.n	800dc02 <_strtod_l+0xa12>
 800db38:	f1ba 0f00 	cmp.w	sl, #0
 800db3c:	d14b      	bne.n	800dbd6 <_strtod_l+0x9e6>
 800db3e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800db42:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800db46:	2b00      	cmp	r3, #0
 800db48:	d160      	bne.n	800dc0c <_strtod_l+0xa1c>
 800db4a:	eeb4 0bc8 	vcmpe.f64	d0, d8
 800db4e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800db52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db56:	d401      	bmi.n	800db5c <_strtod_l+0x96c>
 800db58:	ee20 8b08 	vmul.f64	d8, d0, d8
 800db5c:	eeb1 ab48 	vneg.f64	d10, d8
 800db60:	486c      	ldr	r0, [pc, #432]	@ (800dd14 <_strtod_l+0xb24>)
 800db62:	496e      	ldr	r1, [pc, #440]	@ (800dd1c <_strtod_l+0xb2c>)
 800db64:	ea09 0700 	and.w	r7, r9, r0
 800db68:	428f      	cmp	r7, r1
 800db6a:	ec53 2b1a 	vmov	r2, r3, d10
 800db6e:	d17d      	bne.n	800dc6c <_strtod_l+0xa7c>
 800db70:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 800db74:	ec4b ab1c 	vmov	d12, sl, fp
 800db78:	eeb0 0b4c 	vmov.f64	d0, d12
 800db7c:	f002 fd96 	bl	80106ac <__ulp>
 800db80:	4864      	ldr	r0, [pc, #400]	@ (800dd14 <_strtod_l+0xb24>)
 800db82:	eea0 cb0a 	vfma.f64	d12, d0, d10
 800db86:	ee1c 3a90 	vmov	r3, s25
 800db8a:	4a65      	ldr	r2, [pc, #404]	@ (800dd20 <_strtod_l+0xb30>)
 800db8c:	ea03 0100 	and.w	r1, r3, r0
 800db90:	4291      	cmp	r1, r2
 800db92:	ec5b ab1c 	vmov	sl, fp, d12
 800db96:	d93c      	bls.n	800dc12 <_strtod_l+0xa22>
 800db98:	ee19 2a90 	vmov	r2, s19
 800db9c:	4b5e      	ldr	r3, [pc, #376]	@ (800dd18 <_strtod_l+0xb28>)
 800db9e:	429a      	cmp	r2, r3
 800dba0:	d104      	bne.n	800dbac <_strtod_l+0x9bc>
 800dba2:	ee19 3a10 	vmov	r3, s18
 800dba6:	3301      	adds	r3, #1
 800dba8:	f43f ad3c 	beq.w	800d624 <_strtod_l+0x434>
 800dbac:	f8df b168 	ldr.w	fp, [pc, #360]	@ 800dd18 <_strtod_l+0xb28>
 800dbb0:	f04f 3aff 	mov.w	sl, #4294967295
 800dbb4:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800dbb6:	9805      	ldr	r0, [sp, #20]
 800dbb8:	f002 fa4c 	bl	8010054 <_Bfree>
 800dbbc:	9805      	ldr	r0, [sp, #20]
 800dbbe:	4631      	mov	r1, r6
 800dbc0:	f002 fa48 	bl	8010054 <_Bfree>
 800dbc4:	9805      	ldr	r0, [sp, #20]
 800dbc6:	4629      	mov	r1, r5
 800dbc8:	f002 fa44 	bl	8010054 <_Bfree>
 800dbcc:	9805      	ldr	r0, [sp, #20]
 800dbce:	4621      	mov	r1, r4
 800dbd0:	f002 fa40 	bl	8010054 <_Bfree>
 800dbd4:	e627      	b.n	800d826 <_strtod_l+0x636>
 800dbd6:	f1ba 0f01 	cmp.w	sl, #1
 800dbda:	d103      	bne.n	800dbe4 <_strtod_l+0x9f4>
 800dbdc:	f1bb 0f00 	cmp.w	fp, #0
 800dbe0:	f43f adb4 	beq.w	800d74c <_strtod_l+0x55c>
 800dbe4:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800dbe8:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800dbec:	e7b8      	b.n	800db60 <_strtod_l+0x970>
 800dbee:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800dbf2:	ee20 8b08 	vmul.f64	d8, d0, d8
 800dbf6:	f1b8 0f00 	cmp.w	r8, #0
 800dbfa:	d0af      	beq.n	800db5c <_strtod_l+0x96c>
 800dbfc:	eeb0 ab48 	vmov.f64	d10, d8
 800dc00:	e7ae      	b.n	800db60 <_strtod_l+0x970>
 800dc02:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 800dc06:	eeb0 8b4a 	vmov.f64	d8, d10
 800dc0a:	e7a9      	b.n	800db60 <_strtod_l+0x970>
 800dc0c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800dc10:	e7a6      	b.n	800db60 <_strtod_l+0x970>
 800dc12:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800dc16:	9b06      	ldr	r3, [sp, #24]
 800dc18:	46d9      	mov	r9, fp
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	d1ca      	bne.n	800dbb4 <_strtod_l+0x9c4>
 800dc1e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800dc22:	0d1b      	lsrs	r3, r3, #20
 800dc24:	051b      	lsls	r3, r3, #20
 800dc26:	429f      	cmp	r7, r3
 800dc28:	d1c4      	bne.n	800dbb4 <_strtod_l+0x9c4>
 800dc2a:	ec51 0b18 	vmov	r0, r1, d8
 800dc2e:	f7f2 fd93 	bl	8000758 <__aeabi_d2lz>
 800dc32:	f7f2 fd4b 	bl	80006cc <__aeabi_l2d>
 800dc36:	f3cb 0913 	ubfx	r9, fp, #0, #20
 800dc3a:	ec41 0b17 	vmov	d7, r0, r1
 800dc3e:	ea49 090a 	orr.w	r9, r9, sl
 800dc42:	ea59 0908 	orrs.w	r9, r9, r8
 800dc46:	ee38 8b47 	vsub.f64	d8, d8, d7
 800dc4a:	d03c      	beq.n	800dcc6 <_strtod_l+0xad6>
 800dc4c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800dcf8 <_strtod_l+0xb08>
 800dc50:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800dc54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc58:	f53f acef 	bmi.w	800d63a <_strtod_l+0x44a>
 800dc5c:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 800dd00 <_strtod_l+0xb10>
 800dc60:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800dc64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc68:	dda4      	ble.n	800dbb4 <_strtod_l+0x9c4>
 800dc6a:	e4e6      	b.n	800d63a <_strtod_l+0x44a>
 800dc6c:	9906      	ldr	r1, [sp, #24]
 800dc6e:	b1e1      	cbz	r1, 800dcaa <_strtod_l+0xaba>
 800dc70:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 800dc74:	d819      	bhi.n	800dcaa <_strtod_l+0xaba>
 800dc76:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800dc7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc7e:	d811      	bhi.n	800dca4 <_strtod_l+0xab4>
 800dc80:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 800dc84:	ee18 3a10 	vmov	r3, s16
 800dc88:	2b01      	cmp	r3, #1
 800dc8a:	bf38      	it	cc
 800dc8c:	2301      	movcc	r3, #1
 800dc8e:	ee08 3a10 	vmov	s16, r3
 800dc92:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800dc96:	f1b8 0f00 	cmp.w	r8, #0
 800dc9a:	d111      	bne.n	800dcc0 <_strtod_l+0xad0>
 800dc9c:	eeb1 7b48 	vneg.f64	d7, d8
 800dca0:	ec53 2b17 	vmov	r2, r3, d7
 800dca4:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 800dca8:	1bcb      	subs	r3, r1, r7
 800dcaa:	eeb0 0b49 	vmov.f64	d0, d9
 800dcae:	ec43 2b1a 	vmov	d10, r2, r3
 800dcb2:	f002 fcfb 	bl	80106ac <__ulp>
 800dcb6:	eeaa 9b00 	vfma.f64	d9, d10, d0
 800dcba:	ec5b ab19 	vmov	sl, fp, d9
 800dcbe:	e7aa      	b.n	800dc16 <_strtod_l+0xa26>
 800dcc0:	eeb0 7b48 	vmov.f64	d7, d8
 800dcc4:	e7ec      	b.n	800dca0 <_strtod_l+0xab0>
 800dcc6:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 800dd08 <_strtod_l+0xb18>
 800dcca:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800dcce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcd2:	f57f af6f 	bpl.w	800dbb4 <_strtod_l+0x9c4>
 800dcd6:	e4b0      	b.n	800d63a <_strtod_l+0x44a>
 800dcd8:	2300      	movs	r3, #0
 800dcda:	9308      	str	r3, [sp, #32]
 800dcdc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dcde:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800dce0:	6013      	str	r3, [r2, #0]
 800dce2:	f7ff bac4 	b.w	800d26e <_strtod_l+0x7e>
 800dce6:	2a65      	cmp	r2, #101	@ 0x65
 800dce8:	f43f abbf 	beq.w	800d46a <_strtod_l+0x27a>
 800dcec:	2a45      	cmp	r2, #69	@ 0x45
 800dcee:	f43f abbc 	beq.w	800d46a <_strtod_l+0x27a>
 800dcf2:	2101      	movs	r1, #1
 800dcf4:	f7ff bbf4 	b.w	800d4e0 <_strtod_l+0x2f0>
 800dcf8:	94a03595 	.word	0x94a03595
 800dcfc:	3fdfffff 	.word	0x3fdfffff
 800dd00:	35afe535 	.word	0x35afe535
 800dd04:	3fe00000 	.word	0x3fe00000
 800dd08:	94a03595 	.word	0x94a03595
 800dd0c:	3fcfffff 	.word	0x3fcfffff
 800dd10:	000fffff 	.word	0x000fffff
 800dd14:	7ff00000 	.word	0x7ff00000
 800dd18:	7fefffff 	.word	0x7fefffff
 800dd1c:	7fe00000 	.word	0x7fe00000
 800dd20:	7c9fffff 	.word	0x7c9fffff

0800dd24 <strtod>:
 800dd24:	460a      	mov	r2, r1
 800dd26:	4601      	mov	r1, r0
 800dd28:	4802      	ldr	r0, [pc, #8]	@ (800dd34 <strtod+0x10>)
 800dd2a:	4b03      	ldr	r3, [pc, #12]	@ (800dd38 <strtod+0x14>)
 800dd2c:	6800      	ldr	r0, [r0, #0]
 800dd2e:	f7ff ba5f 	b.w	800d1f0 <_strtod_l>
 800dd32:	bf00      	nop
 800dd34:	24000188 	.word	0x24000188
 800dd38:	2400001c 	.word	0x2400001c

0800dd3c <_strtol_l.isra.0>:
 800dd3c:	2b24      	cmp	r3, #36	@ 0x24
 800dd3e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dd42:	4686      	mov	lr, r0
 800dd44:	4690      	mov	r8, r2
 800dd46:	d801      	bhi.n	800dd4c <_strtol_l.isra.0+0x10>
 800dd48:	2b01      	cmp	r3, #1
 800dd4a:	d106      	bne.n	800dd5a <_strtol_l.isra.0+0x1e>
 800dd4c:	f000 feaa 	bl	800eaa4 <__errno>
 800dd50:	2316      	movs	r3, #22
 800dd52:	6003      	str	r3, [r0, #0]
 800dd54:	2000      	movs	r0, #0
 800dd56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dd5a:	4834      	ldr	r0, [pc, #208]	@ (800de2c <_strtol_l.isra.0+0xf0>)
 800dd5c:	460d      	mov	r5, r1
 800dd5e:	462a      	mov	r2, r5
 800dd60:	f815 4b01 	ldrb.w	r4, [r5], #1
 800dd64:	5d06      	ldrb	r6, [r0, r4]
 800dd66:	f016 0608 	ands.w	r6, r6, #8
 800dd6a:	d1f8      	bne.n	800dd5e <_strtol_l.isra.0+0x22>
 800dd6c:	2c2d      	cmp	r4, #45	@ 0x2d
 800dd6e:	d110      	bne.n	800dd92 <_strtol_l.isra.0+0x56>
 800dd70:	782c      	ldrb	r4, [r5, #0]
 800dd72:	2601      	movs	r6, #1
 800dd74:	1c95      	adds	r5, r2, #2
 800dd76:	f033 0210 	bics.w	r2, r3, #16
 800dd7a:	d115      	bne.n	800dda8 <_strtol_l.isra.0+0x6c>
 800dd7c:	2c30      	cmp	r4, #48	@ 0x30
 800dd7e:	d10d      	bne.n	800dd9c <_strtol_l.isra.0+0x60>
 800dd80:	782a      	ldrb	r2, [r5, #0]
 800dd82:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800dd86:	2a58      	cmp	r2, #88	@ 0x58
 800dd88:	d108      	bne.n	800dd9c <_strtol_l.isra.0+0x60>
 800dd8a:	786c      	ldrb	r4, [r5, #1]
 800dd8c:	3502      	adds	r5, #2
 800dd8e:	2310      	movs	r3, #16
 800dd90:	e00a      	b.n	800dda8 <_strtol_l.isra.0+0x6c>
 800dd92:	2c2b      	cmp	r4, #43	@ 0x2b
 800dd94:	bf04      	itt	eq
 800dd96:	782c      	ldrbeq	r4, [r5, #0]
 800dd98:	1c95      	addeq	r5, r2, #2
 800dd9a:	e7ec      	b.n	800dd76 <_strtol_l.isra.0+0x3a>
 800dd9c:	2b00      	cmp	r3, #0
 800dd9e:	d1f6      	bne.n	800dd8e <_strtol_l.isra.0+0x52>
 800dda0:	2c30      	cmp	r4, #48	@ 0x30
 800dda2:	bf14      	ite	ne
 800dda4:	230a      	movne	r3, #10
 800dda6:	2308      	moveq	r3, #8
 800dda8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800ddac:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ddb0:	2200      	movs	r2, #0
 800ddb2:	fbbc f9f3 	udiv	r9, ip, r3
 800ddb6:	4610      	mov	r0, r2
 800ddb8:	fb03 ca19 	mls	sl, r3, r9, ip
 800ddbc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800ddc0:	2f09      	cmp	r7, #9
 800ddc2:	d80f      	bhi.n	800dde4 <_strtol_l.isra.0+0xa8>
 800ddc4:	463c      	mov	r4, r7
 800ddc6:	42a3      	cmp	r3, r4
 800ddc8:	dd1b      	ble.n	800de02 <_strtol_l.isra.0+0xc6>
 800ddca:	1c57      	adds	r7, r2, #1
 800ddcc:	d007      	beq.n	800ddde <_strtol_l.isra.0+0xa2>
 800ddce:	4581      	cmp	r9, r0
 800ddd0:	d314      	bcc.n	800ddfc <_strtol_l.isra.0+0xc0>
 800ddd2:	d101      	bne.n	800ddd8 <_strtol_l.isra.0+0x9c>
 800ddd4:	45a2      	cmp	sl, r4
 800ddd6:	db11      	blt.n	800ddfc <_strtol_l.isra.0+0xc0>
 800ddd8:	fb00 4003 	mla	r0, r0, r3, r4
 800dddc:	2201      	movs	r2, #1
 800ddde:	f815 4b01 	ldrb.w	r4, [r5], #1
 800dde2:	e7eb      	b.n	800ddbc <_strtol_l.isra.0+0x80>
 800dde4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800dde8:	2f19      	cmp	r7, #25
 800ddea:	d801      	bhi.n	800ddf0 <_strtol_l.isra.0+0xb4>
 800ddec:	3c37      	subs	r4, #55	@ 0x37
 800ddee:	e7ea      	b.n	800ddc6 <_strtol_l.isra.0+0x8a>
 800ddf0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800ddf4:	2f19      	cmp	r7, #25
 800ddf6:	d804      	bhi.n	800de02 <_strtol_l.isra.0+0xc6>
 800ddf8:	3c57      	subs	r4, #87	@ 0x57
 800ddfa:	e7e4      	b.n	800ddc6 <_strtol_l.isra.0+0x8a>
 800ddfc:	f04f 32ff 	mov.w	r2, #4294967295
 800de00:	e7ed      	b.n	800ddde <_strtol_l.isra.0+0xa2>
 800de02:	1c53      	adds	r3, r2, #1
 800de04:	d108      	bne.n	800de18 <_strtol_l.isra.0+0xdc>
 800de06:	2322      	movs	r3, #34	@ 0x22
 800de08:	f8ce 3000 	str.w	r3, [lr]
 800de0c:	4660      	mov	r0, ip
 800de0e:	f1b8 0f00 	cmp.w	r8, #0
 800de12:	d0a0      	beq.n	800dd56 <_strtol_l.isra.0+0x1a>
 800de14:	1e69      	subs	r1, r5, #1
 800de16:	e006      	b.n	800de26 <_strtol_l.isra.0+0xea>
 800de18:	b106      	cbz	r6, 800de1c <_strtol_l.isra.0+0xe0>
 800de1a:	4240      	negs	r0, r0
 800de1c:	f1b8 0f00 	cmp.w	r8, #0
 800de20:	d099      	beq.n	800dd56 <_strtol_l.isra.0+0x1a>
 800de22:	2a00      	cmp	r2, #0
 800de24:	d1f6      	bne.n	800de14 <_strtol_l.isra.0+0xd8>
 800de26:	f8c8 1000 	str.w	r1, [r8]
 800de2a:	e794      	b.n	800dd56 <_strtol_l.isra.0+0x1a>
 800de2c:	08013039 	.word	0x08013039

0800de30 <strtol>:
 800de30:	4613      	mov	r3, r2
 800de32:	460a      	mov	r2, r1
 800de34:	4601      	mov	r1, r0
 800de36:	4802      	ldr	r0, [pc, #8]	@ (800de40 <strtol+0x10>)
 800de38:	6800      	ldr	r0, [r0, #0]
 800de3a:	f7ff bf7f 	b.w	800dd3c <_strtol_l.isra.0>
 800de3e:	bf00      	nop
 800de40:	24000188 	.word	0x24000188

0800de44 <__cvt>:
 800de44:	b5f0      	push	{r4, r5, r6, r7, lr}
 800de46:	ed2d 8b02 	vpush	{d8}
 800de4a:	eeb0 8b40 	vmov.f64	d8, d0
 800de4e:	b085      	sub	sp, #20
 800de50:	4617      	mov	r7, r2
 800de52:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800de54:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800de56:	ee18 2a90 	vmov	r2, s17
 800de5a:	f025 0520 	bic.w	r5, r5, #32
 800de5e:	2a00      	cmp	r2, #0
 800de60:	bfb6      	itet	lt
 800de62:	222d      	movlt	r2, #45	@ 0x2d
 800de64:	2200      	movge	r2, #0
 800de66:	eeb1 8b40 	vneglt.f64	d8, d0
 800de6a:	2d46      	cmp	r5, #70	@ 0x46
 800de6c:	460c      	mov	r4, r1
 800de6e:	701a      	strb	r2, [r3, #0]
 800de70:	d004      	beq.n	800de7c <__cvt+0x38>
 800de72:	2d45      	cmp	r5, #69	@ 0x45
 800de74:	d100      	bne.n	800de78 <__cvt+0x34>
 800de76:	3401      	adds	r4, #1
 800de78:	2102      	movs	r1, #2
 800de7a:	e000      	b.n	800de7e <__cvt+0x3a>
 800de7c:	2103      	movs	r1, #3
 800de7e:	ab03      	add	r3, sp, #12
 800de80:	9301      	str	r3, [sp, #4]
 800de82:	ab02      	add	r3, sp, #8
 800de84:	9300      	str	r3, [sp, #0]
 800de86:	4622      	mov	r2, r4
 800de88:	4633      	mov	r3, r6
 800de8a:	eeb0 0b48 	vmov.f64	d0, d8
 800de8e:	f000 fef7 	bl	800ec80 <_dtoa_r>
 800de92:	2d47      	cmp	r5, #71	@ 0x47
 800de94:	d114      	bne.n	800dec0 <__cvt+0x7c>
 800de96:	07fb      	lsls	r3, r7, #31
 800de98:	d50a      	bpl.n	800deb0 <__cvt+0x6c>
 800de9a:	1902      	adds	r2, r0, r4
 800de9c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800dea0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dea4:	bf08      	it	eq
 800dea6:	9203      	streq	r2, [sp, #12]
 800dea8:	2130      	movs	r1, #48	@ 0x30
 800deaa:	9b03      	ldr	r3, [sp, #12]
 800deac:	4293      	cmp	r3, r2
 800deae:	d319      	bcc.n	800dee4 <__cvt+0xa0>
 800deb0:	9b03      	ldr	r3, [sp, #12]
 800deb2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800deb4:	1a1b      	subs	r3, r3, r0
 800deb6:	6013      	str	r3, [r2, #0]
 800deb8:	b005      	add	sp, #20
 800deba:	ecbd 8b02 	vpop	{d8}
 800debe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dec0:	2d46      	cmp	r5, #70	@ 0x46
 800dec2:	eb00 0204 	add.w	r2, r0, r4
 800dec6:	d1e9      	bne.n	800de9c <__cvt+0x58>
 800dec8:	7803      	ldrb	r3, [r0, #0]
 800deca:	2b30      	cmp	r3, #48	@ 0x30
 800decc:	d107      	bne.n	800dede <__cvt+0x9a>
 800dece:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800ded2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ded6:	bf1c      	itt	ne
 800ded8:	f1c4 0401 	rsbne	r4, r4, #1
 800dedc:	6034      	strne	r4, [r6, #0]
 800dede:	6833      	ldr	r3, [r6, #0]
 800dee0:	441a      	add	r2, r3
 800dee2:	e7db      	b.n	800de9c <__cvt+0x58>
 800dee4:	1c5c      	adds	r4, r3, #1
 800dee6:	9403      	str	r4, [sp, #12]
 800dee8:	7019      	strb	r1, [r3, #0]
 800deea:	e7de      	b.n	800deaa <__cvt+0x66>

0800deec <__exponent>:
 800deec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800deee:	2900      	cmp	r1, #0
 800def0:	bfba      	itte	lt
 800def2:	4249      	neglt	r1, r1
 800def4:	232d      	movlt	r3, #45	@ 0x2d
 800def6:	232b      	movge	r3, #43	@ 0x2b
 800def8:	2909      	cmp	r1, #9
 800defa:	7002      	strb	r2, [r0, #0]
 800defc:	7043      	strb	r3, [r0, #1]
 800defe:	dd29      	ble.n	800df54 <__exponent+0x68>
 800df00:	f10d 0307 	add.w	r3, sp, #7
 800df04:	461d      	mov	r5, r3
 800df06:	270a      	movs	r7, #10
 800df08:	461a      	mov	r2, r3
 800df0a:	fbb1 f6f7 	udiv	r6, r1, r7
 800df0e:	fb07 1416 	mls	r4, r7, r6, r1
 800df12:	3430      	adds	r4, #48	@ 0x30
 800df14:	f802 4c01 	strb.w	r4, [r2, #-1]
 800df18:	460c      	mov	r4, r1
 800df1a:	2c63      	cmp	r4, #99	@ 0x63
 800df1c:	f103 33ff 	add.w	r3, r3, #4294967295
 800df20:	4631      	mov	r1, r6
 800df22:	dcf1      	bgt.n	800df08 <__exponent+0x1c>
 800df24:	3130      	adds	r1, #48	@ 0x30
 800df26:	1e94      	subs	r4, r2, #2
 800df28:	f803 1c01 	strb.w	r1, [r3, #-1]
 800df2c:	1c41      	adds	r1, r0, #1
 800df2e:	4623      	mov	r3, r4
 800df30:	42ab      	cmp	r3, r5
 800df32:	d30a      	bcc.n	800df4a <__exponent+0x5e>
 800df34:	f10d 0309 	add.w	r3, sp, #9
 800df38:	1a9b      	subs	r3, r3, r2
 800df3a:	42ac      	cmp	r4, r5
 800df3c:	bf88      	it	hi
 800df3e:	2300      	movhi	r3, #0
 800df40:	3302      	adds	r3, #2
 800df42:	4403      	add	r3, r0
 800df44:	1a18      	subs	r0, r3, r0
 800df46:	b003      	add	sp, #12
 800df48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800df4a:	f813 6b01 	ldrb.w	r6, [r3], #1
 800df4e:	f801 6f01 	strb.w	r6, [r1, #1]!
 800df52:	e7ed      	b.n	800df30 <__exponent+0x44>
 800df54:	2330      	movs	r3, #48	@ 0x30
 800df56:	3130      	adds	r1, #48	@ 0x30
 800df58:	7083      	strb	r3, [r0, #2]
 800df5a:	70c1      	strb	r1, [r0, #3]
 800df5c:	1d03      	adds	r3, r0, #4
 800df5e:	e7f1      	b.n	800df44 <__exponent+0x58>

0800df60 <_printf_float>:
 800df60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df64:	b08d      	sub	sp, #52	@ 0x34
 800df66:	460c      	mov	r4, r1
 800df68:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800df6c:	4616      	mov	r6, r2
 800df6e:	461f      	mov	r7, r3
 800df70:	4605      	mov	r5, r0
 800df72:	f000 fd4d 	bl	800ea10 <_localeconv_r>
 800df76:	f8d0 b000 	ldr.w	fp, [r0]
 800df7a:	4658      	mov	r0, fp
 800df7c:	f7f2 fa10 	bl	80003a0 <strlen>
 800df80:	2300      	movs	r3, #0
 800df82:	930a      	str	r3, [sp, #40]	@ 0x28
 800df84:	f8d8 3000 	ldr.w	r3, [r8]
 800df88:	f894 9018 	ldrb.w	r9, [r4, #24]
 800df8c:	6822      	ldr	r2, [r4, #0]
 800df8e:	9005      	str	r0, [sp, #20]
 800df90:	3307      	adds	r3, #7
 800df92:	f023 0307 	bic.w	r3, r3, #7
 800df96:	f103 0108 	add.w	r1, r3, #8
 800df9a:	f8c8 1000 	str.w	r1, [r8]
 800df9e:	ed93 0b00 	vldr	d0, [r3]
 800dfa2:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800e200 <_printf_float+0x2a0>
 800dfa6:	eeb0 7bc0 	vabs.f64	d7, d0
 800dfaa:	eeb4 7b46 	vcmp.f64	d7, d6
 800dfae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dfb2:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800dfb6:	dd24      	ble.n	800e002 <_printf_float+0xa2>
 800dfb8:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800dfbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dfc0:	d502      	bpl.n	800dfc8 <_printf_float+0x68>
 800dfc2:	232d      	movs	r3, #45	@ 0x2d
 800dfc4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dfc8:	498f      	ldr	r1, [pc, #572]	@ (800e208 <_printf_float+0x2a8>)
 800dfca:	4b90      	ldr	r3, [pc, #576]	@ (800e20c <_printf_float+0x2ac>)
 800dfcc:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800dfd0:	bf8c      	ite	hi
 800dfd2:	4688      	movhi	r8, r1
 800dfd4:	4698      	movls	r8, r3
 800dfd6:	f022 0204 	bic.w	r2, r2, #4
 800dfda:	2303      	movs	r3, #3
 800dfdc:	6123      	str	r3, [r4, #16]
 800dfde:	6022      	str	r2, [r4, #0]
 800dfe0:	f04f 0a00 	mov.w	sl, #0
 800dfe4:	9700      	str	r7, [sp, #0]
 800dfe6:	4633      	mov	r3, r6
 800dfe8:	aa0b      	add	r2, sp, #44	@ 0x2c
 800dfea:	4621      	mov	r1, r4
 800dfec:	4628      	mov	r0, r5
 800dfee:	f000 f9d1 	bl	800e394 <_printf_common>
 800dff2:	3001      	adds	r0, #1
 800dff4:	f040 8089 	bne.w	800e10a <_printf_float+0x1aa>
 800dff8:	f04f 30ff 	mov.w	r0, #4294967295
 800dffc:	b00d      	add	sp, #52	@ 0x34
 800dffe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e002:	eeb4 0b40 	vcmp.f64	d0, d0
 800e006:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e00a:	d709      	bvc.n	800e020 <_printf_float+0xc0>
 800e00c:	ee10 3a90 	vmov	r3, s1
 800e010:	2b00      	cmp	r3, #0
 800e012:	bfbc      	itt	lt
 800e014:	232d      	movlt	r3, #45	@ 0x2d
 800e016:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800e01a:	497d      	ldr	r1, [pc, #500]	@ (800e210 <_printf_float+0x2b0>)
 800e01c:	4b7d      	ldr	r3, [pc, #500]	@ (800e214 <_printf_float+0x2b4>)
 800e01e:	e7d5      	b.n	800dfcc <_printf_float+0x6c>
 800e020:	6863      	ldr	r3, [r4, #4]
 800e022:	1c59      	adds	r1, r3, #1
 800e024:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800e028:	d139      	bne.n	800e09e <_printf_float+0x13e>
 800e02a:	2306      	movs	r3, #6
 800e02c:	6063      	str	r3, [r4, #4]
 800e02e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800e032:	2300      	movs	r3, #0
 800e034:	6022      	str	r2, [r4, #0]
 800e036:	9303      	str	r3, [sp, #12]
 800e038:	ab0a      	add	r3, sp, #40	@ 0x28
 800e03a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800e03e:	ab09      	add	r3, sp, #36	@ 0x24
 800e040:	9300      	str	r3, [sp, #0]
 800e042:	6861      	ldr	r1, [r4, #4]
 800e044:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800e048:	4628      	mov	r0, r5
 800e04a:	f7ff fefb 	bl	800de44 <__cvt>
 800e04e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800e052:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e054:	4680      	mov	r8, r0
 800e056:	d129      	bne.n	800e0ac <_printf_float+0x14c>
 800e058:	1cc8      	adds	r0, r1, #3
 800e05a:	db02      	blt.n	800e062 <_printf_float+0x102>
 800e05c:	6863      	ldr	r3, [r4, #4]
 800e05e:	4299      	cmp	r1, r3
 800e060:	dd41      	ble.n	800e0e6 <_printf_float+0x186>
 800e062:	f1a9 0902 	sub.w	r9, r9, #2
 800e066:	fa5f f989 	uxtb.w	r9, r9
 800e06a:	3901      	subs	r1, #1
 800e06c:	464a      	mov	r2, r9
 800e06e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800e072:	9109      	str	r1, [sp, #36]	@ 0x24
 800e074:	f7ff ff3a 	bl	800deec <__exponent>
 800e078:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e07a:	1813      	adds	r3, r2, r0
 800e07c:	2a01      	cmp	r2, #1
 800e07e:	4682      	mov	sl, r0
 800e080:	6123      	str	r3, [r4, #16]
 800e082:	dc02      	bgt.n	800e08a <_printf_float+0x12a>
 800e084:	6822      	ldr	r2, [r4, #0]
 800e086:	07d2      	lsls	r2, r2, #31
 800e088:	d501      	bpl.n	800e08e <_printf_float+0x12e>
 800e08a:	3301      	adds	r3, #1
 800e08c:	6123      	str	r3, [r4, #16]
 800e08e:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800e092:	2b00      	cmp	r3, #0
 800e094:	d0a6      	beq.n	800dfe4 <_printf_float+0x84>
 800e096:	232d      	movs	r3, #45	@ 0x2d
 800e098:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e09c:	e7a2      	b.n	800dfe4 <_printf_float+0x84>
 800e09e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800e0a2:	d1c4      	bne.n	800e02e <_printf_float+0xce>
 800e0a4:	2b00      	cmp	r3, #0
 800e0a6:	d1c2      	bne.n	800e02e <_printf_float+0xce>
 800e0a8:	2301      	movs	r3, #1
 800e0aa:	e7bf      	b.n	800e02c <_printf_float+0xcc>
 800e0ac:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800e0b0:	d9db      	bls.n	800e06a <_printf_float+0x10a>
 800e0b2:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800e0b6:	d118      	bne.n	800e0ea <_printf_float+0x18a>
 800e0b8:	2900      	cmp	r1, #0
 800e0ba:	6863      	ldr	r3, [r4, #4]
 800e0bc:	dd0b      	ble.n	800e0d6 <_printf_float+0x176>
 800e0be:	6121      	str	r1, [r4, #16]
 800e0c0:	b913      	cbnz	r3, 800e0c8 <_printf_float+0x168>
 800e0c2:	6822      	ldr	r2, [r4, #0]
 800e0c4:	07d0      	lsls	r0, r2, #31
 800e0c6:	d502      	bpl.n	800e0ce <_printf_float+0x16e>
 800e0c8:	3301      	adds	r3, #1
 800e0ca:	440b      	add	r3, r1
 800e0cc:	6123      	str	r3, [r4, #16]
 800e0ce:	65a1      	str	r1, [r4, #88]	@ 0x58
 800e0d0:	f04f 0a00 	mov.w	sl, #0
 800e0d4:	e7db      	b.n	800e08e <_printf_float+0x12e>
 800e0d6:	b913      	cbnz	r3, 800e0de <_printf_float+0x17e>
 800e0d8:	6822      	ldr	r2, [r4, #0]
 800e0da:	07d2      	lsls	r2, r2, #31
 800e0dc:	d501      	bpl.n	800e0e2 <_printf_float+0x182>
 800e0de:	3302      	adds	r3, #2
 800e0e0:	e7f4      	b.n	800e0cc <_printf_float+0x16c>
 800e0e2:	2301      	movs	r3, #1
 800e0e4:	e7f2      	b.n	800e0cc <_printf_float+0x16c>
 800e0e6:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800e0ea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e0ec:	4299      	cmp	r1, r3
 800e0ee:	db05      	blt.n	800e0fc <_printf_float+0x19c>
 800e0f0:	6823      	ldr	r3, [r4, #0]
 800e0f2:	6121      	str	r1, [r4, #16]
 800e0f4:	07d8      	lsls	r0, r3, #31
 800e0f6:	d5ea      	bpl.n	800e0ce <_printf_float+0x16e>
 800e0f8:	1c4b      	adds	r3, r1, #1
 800e0fa:	e7e7      	b.n	800e0cc <_printf_float+0x16c>
 800e0fc:	2900      	cmp	r1, #0
 800e0fe:	bfd4      	ite	le
 800e100:	f1c1 0202 	rsble	r2, r1, #2
 800e104:	2201      	movgt	r2, #1
 800e106:	4413      	add	r3, r2
 800e108:	e7e0      	b.n	800e0cc <_printf_float+0x16c>
 800e10a:	6823      	ldr	r3, [r4, #0]
 800e10c:	055a      	lsls	r2, r3, #21
 800e10e:	d407      	bmi.n	800e120 <_printf_float+0x1c0>
 800e110:	6923      	ldr	r3, [r4, #16]
 800e112:	4642      	mov	r2, r8
 800e114:	4631      	mov	r1, r6
 800e116:	4628      	mov	r0, r5
 800e118:	47b8      	blx	r7
 800e11a:	3001      	adds	r0, #1
 800e11c:	d12a      	bne.n	800e174 <_printf_float+0x214>
 800e11e:	e76b      	b.n	800dff8 <_printf_float+0x98>
 800e120:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800e124:	f240 80e0 	bls.w	800e2e8 <_printf_float+0x388>
 800e128:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800e12c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800e130:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e134:	d133      	bne.n	800e19e <_printf_float+0x23e>
 800e136:	4a38      	ldr	r2, [pc, #224]	@ (800e218 <_printf_float+0x2b8>)
 800e138:	2301      	movs	r3, #1
 800e13a:	4631      	mov	r1, r6
 800e13c:	4628      	mov	r0, r5
 800e13e:	47b8      	blx	r7
 800e140:	3001      	adds	r0, #1
 800e142:	f43f af59 	beq.w	800dff8 <_printf_float+0x98>
 800e146:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800e14a:	4543      	cmp	r3, r8
 800e14c:	db02      	blt.n	800e154 <_printf_float+0x1f4>
 800e14e:	6823      	ldr	r3, [r4, #0]
 800e150:	07d8      	lsls	r0, r3, #31
 800e152:	d50f      	bpl.n	800e174 <_printf_float+0x214>
 800e154:	9b05      	ldr	r3, [sp, #20]
 800e156:	465a      	mov	r2, fp
 800e158:	4631      	mov	r1, r6
 800e15a:	4628      	mov	r0, r5
 800e15c:	47b8      	blx	r7
 800e15e:	3001      	adds	r0, #1
 800e160:	f43f af4a 	beq.w	800dff8 <_printf_float+0x98>
 800e164:	f04f 0900 	mov.w	r9, #0
 800e168:	f108 38ff 	add.w	r8, r8, #4294967295
 800e16c:	f104 0a1a 	add.w	sl, r4, #26
 800e170:	45c8      	cmp	r8, r9
 800e172:	dc09      	bgt.n	800e188 <_printf_float+0x228>
 800e174:	6823      	ldr	r3, [r4, #0]
 800e176:	079b      	lsls	r3, r3, #30
 800e178:	f100 8107 	bmi.w	800e38a <_printf_float+0x42a>
 800e17c:	68e0      	ldr	r0, [r4, #12]
 800e17e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e180:	4298      	cmp	r0, r3
 800e182:	bfb8      	it	lt
 800e184:	4618      	movlt	r0, r3
 800e186:	e739      	b.n	800dffc <_printf_float+0x9c>
 800e188:	2301      	movs	r3, #1
 800e18a:	4652      	mov	r2, sl
 800e18c:	4631      	mov	r1, r6
 800e18e:	4628      	mov	r0, r5
 800e190:	47b8      	blx	r7
 800e192:	3001      	adds	r0, #1
 800e194:	f43f af30 	beq.w	800dff8 <_printf_float+0x98>
 800e198:	f109 0901 	add.w	r9, r9, #1
 800e19c:	e7e8      	b.n	800e170 <_printf_float+0x210>
 800e19e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e1a0:	2b00      	cmp	r3, #0
 800e1a2:	dc3b      	bgt.n	800e21c <_printf_float+0x2bc>
 800e1a4:	4a1c      	ldr	r2, [pc, #112]	@ (800e218 <_printf_float+0x2b8>)
 800e1a6:	2301      	movs	r3, #1
 800e1a8:	4631      	mov	r1, r6
 800e1aa:	4628      	mov	r0, r5
 800e1ac:	47b8      	blx	r7
 800e1ae:	3001      	adds	r0, #1
 800e1b0:	f43f af22 	beq.w	800dff8 <_printf_float+0x98>
 800e1b4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800e1b8:	ea59 0303 	orrs.w	r3, r9, r3
 800e1bc:	d102      	bne.n	800e1c4 <_printf_float+0x264>
 800e1be:	6823      	ldr	r3, [r4, #0]
 800e1c0:	07d9      	lsls	r1, r3, #31
 800e1c2:	d5d7      	bpl.n	800e174 <_printf_float+0x214>
 800e1c4:	9b05      	ldr	r3, [sp, #20]
 800e1c6:	465a      	mov	r2, fp
 800e1c8:	4631      	mov	r1, r6
 800e1ca:	4628      	mov	r0, r5
 800e1cc:	47b8      	blx	r7
 800e1ce:	3001      	adds	r0, #1
 800e1d0:	f43f af12 	beq.w	800dff8 <_printf_float+0x98>
 800e1d4:	f04f 0a00 	mov.w	sl, #0
 800e1d8:	f104 0b1a 	add.w	fp, r4, #26
 800e1dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e1de:	425b      	negs	r3, r3
 800e1e0:	4553      	cmp	r3, sl
 800e1e2:	dc01      	bgt.n	800e1e8 <_printf_float+0x288>
 800e1e4:	464b      	mov	r3, r9
 800e1e6:	e794      	b.n	800e112 <_printf_float+0x1b2>
 800e1e8:	2301      	movs	r3, #1
 800e1ea:	465a      	mov	r2, fp
 800e1ec:	4631      	mov	r1, r6
 800e1ee:	4628      	mov	r0, r5
 800e1f0:	47b8      	blx	r7
 800e1f2:	3001      	adds	r0, #1
 800e1f4:	f43f af00 	beq.w	800dff8 <_printf_float+0x98>
 800e1f8:	f10a 0a01 	add.w	sl, sl, #1
 800e1fc:	e7ee      	b.n	800e1dc <_printf_float+0x27c>
 800e1fe:	bf00      	nop
 800e200:	ffffffff 	.word	0xffffffff
 800e204:	7fefffff 	.word	0x7fefffff
 800e208:	08012dbe 	.word	0x08012dbe
 800e20c:	08012dba 	.word	0x08012dba
 800e210:	08012dc6 	.word	0x08012dc6
 800e214:	08012dc2 	.word	0x08012dc2
 800e218:	08012dca 	.word	0x08012dca
 800e21c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800e21e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800e222:	4553      	cmp	r3, sl
 800e224:	bfa8      	it	ge
 800e226:	4653      	movge	r3, sl
 800e228:	2b00      	cmp	r3, #0
 800e22a:	4699      	mov	r9, r3
 800e22c:	dc37      	bgt.n	800e29e <_printf_float+0x33e>
 800e22e:	2300      	movs	r3, #0
 800e230:	9307      	str	r3, [sp, #28]
 800e232:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e236:	f104 021a 	add.w	r2, r4, #26
 800e23a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800e23c:	9907      	ldr	r1, [sp, #28]
 800e23e:	9306      	str	r3, [sp, #24]
 800e240:	eba3 0309 	sub.w	r3, r3, r9
 800e244:	428b      	cmp	r3, r1
 800e246:	dc31      	bgt.n	800e2ac <_printf_float+0x34c>
 800e248:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e24a:	459a      	cmp	sl, r3
 800e24c:	dc3b      	bgt.n	800e2c6 <_printf_float+0x366>
 800e24e:	6823      	ldr	r3, [r4, #0]
 800e250:	07da      	lsls	r2, r3, #31
 800e252:	d438      	bmi.n	800e2c6 <_printf_float+0x366>
 800e254:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e256:	ebaa 0903 	sub.w	r9, sl, r3
 800e25a:	9b06      	ldr	r3, [sp, #24]
 800e25c:	ebaa 0303 	sub.w	r3, sl, r3
 800e260:	4599      	cmp	r9, r3
 800e262:	bfa8      	it	ge
 800e264:	4699      	movge	r9, r3
 800e266:	f1b9 0f00 	cmp.w	r9, #0
 800e26a:	dc34      	bgt.n	800e2d6 <_printf_float+0x376>
 800e26c:	f04f 0800 	mov.w	r8, #0
 800e270:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e274:	f104 0b1a 	add.w	fp, r4, #26
 800e278:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e27a:	ebaa 0303 	sub.w	r3, sl, r3
 800e27e:	eba3 0309 	sub.w	r3, r3, r9
 800e282:	4543      	cmp	r3, r8
 800e284:	f77f af76 	ble.w	800e174 <_printf_float+0x214>
 800e288:	2301      	movs	r3, #1
 800e28a:	465a      	mov	r2, fp
 800e28c:	4631      	mov	r1, r6
 800e28e:	4628      	mov	r0, r5
 800e290:	47b8      	blx	r7
 800e292:	3001      	adds	r0, #1
 800e294:	f43f aeb0 	beq.w	800dff8 <_printf_float+0x98>
 800e298:	f108 0801 	add.w	r8, r8, #1
 800e29c:	e7ec      	b.n	800e278 <_printf_float+0x318>
 800e29e:	4642      	mov	r2, r8
 800e2a0:	4631      	mov	r1, r6
 800e2a2:	4628      	mov	r0, r5
 800e2a4:	47b8      	blx	r7
 800e2a6:	3001      	adds	r0, #1
 800e2a8:	d1c1      	bne.n	800e22e <_printf_float+0x2ce>
 800e2aa:	e6a5      	b.n	800dff8 <_printf_float+0x98>
 800e2ac:	2301      	movs	r3, #1
 800e2ae:	4631      	mov	r1, r6
 800e2b0:	4628      	mov	r0, r5
 800e2b2:	9206      	str	r2, [sp, #24]
 800e2b4:	47b8      	blx	r7
 800e2b6:	3001      	adds	r0, #1
 800e2b8:	f43f ae9e 	beq.w	800dff8 <_printf_float+0x98>
 800e2bc:	9b07      	ldr	r3, [sp, #28]
 800e2be:	9a06      	ldr	r2, [sp, #24]
 800e2c0:	3301      	adds	r3, #1
 800e2c2:	9307      	str	r3, [sp, #28]
 800e2c4:	e7b9      	b.n	800e23a <_printf_float+0x2da>
 800e2c6:	9b05      	ldr	r3, [sp, #20]
 800e2c8:	465a      	mov	r2, fp
 800e2ca:	4631      	mov	r1, r6
 800e2cc:	4628      	mov	r0, r5
 800e2ce:	47b8      	blx	r7
 800e2d0:	3001      	adds	r0, #1
 800e2d2:	d1bf      	bne.n	800e254 <_printf_float+0x2f4>
 800e2d4:	e690      	b.n	800dff8 <_printf_float+0x98>
 800e2d6:	9a06      	ldr	r2, [sp, #24]
 800e2d8:	464b      	mov	r3, r9
 800e2da:	4442      	add	r2, r8
 800e2dc:	4631      	mov	r1, r6
 800e2de:	4628      	mov	r0, r5
 800e2e0:	47b8      	blx	r7
 800e2e2:	3001      	adds	r0, #1
 800e2e4:	d1c2      	bne.n	800e26c <_printf_float+0x30c>
 800e2e6:	e687      	b.n	800dff8 <_printf_float+0x98>
 800e2e8:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800e2ec:	f1b9 0f01 	cmp.w	r9, #1
 800e2f0:	dc01      	bgt.n	800e2f6 <_printf_float+0x396>
 800e2f2:	07db      	lsls	r3, r3, #31
 800e2f4:	d536      	bpl.n	800e364 <_printf_float+0x404>
 800e2f6:	2301      	movs	r3, #1
 800e2f8:	4642      	mov	r2, r8
 800e2fa:	4631      	mov	r1, r6
 800e2fc:	4628      	mov	r0, r5
 800e2fe:	47b8      	blx	r7
 800e300:	3001      	adds	r0, #1
 800e302:	f43f ae79 	beq.w	800dff8 <_printf_float+0x98>
 800e306:	9b05      	ldr	r3, [sp, #20]
 800e308:	465a      	mov	r2, fp
 800e30a:	4631      	mov	r1, r6
 800e30c:	4628      	mov	r0, r5
 800e30e:	47b8      	blx	r7
 800e310:	3001      	adds	r0, #1
 800e312:	f43f ae71 	beq.w	800dff8 <_printf_float+0x98>
 800e316:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800e31a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800e31e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e322:	f109 39ff 	add.w	r9, r9, #4294967295
 800e326:	d018      	beq.n	800e35a <_printf_float+0x3fa>
 800e328:	464b      	mov	r3, r9
 800e32a:	f108 0201 	add.w	r2, r8, #1
 800e32e:	4631      	mov	r1, r6
 800e330:	4628      	mov	r0, r5
 800e332:	47b8      	blx	r7
 800e334:	3001      	adds	r0, #1
 800e336:	d10c      	bne.n	800e352 <_printf_float+0x3f2>
 800e338:	e65e      	b.n	800dff8 <_printf_float+0x98>
 800e33a:	2301      	movs	r3, #1
 800e33c:	465a      	mov	r2, fp
 800e33e:	4631      	mov	r1, r6
 800e340:	4628      	mov	r0, r5
 800e342:	47b8      	blx	r7
 800e344:	3001      	adds	r0, #1
 800e346:	f43f ae57 	beq.w	800dff8 <_printf_float+0x98>
 800e34a:	f108 0801 	add.w	r8, r8, #1
 800e34e:	45c8      	cmp	r8, r9
 800e350:	dbf3      	blt.n	800e33a <_printf_float+0x3da>
 800e352:	4653      	mov	r3, sl
 800e354:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800e358:	e6dc      	b.n	800e114 <_printf_float+0x1b4>
 800e35a:	f04f 0800 	mov.w	r8, #0
 800e35e:	f104 0b1a 	add.w	fp, r4, #26
 800e362:	e7f4      	b.n	800e34e <_printf_float+0x3ee>
 800e364:	2301      	movs	r3, #1
 800e366:	4642      	mov	r2, r8
 800e368:	e7e1      	b.n	800e32e <_printf_float+0x3ce>
 800e36a:	2301      	movs	r3, #1
 800e36c:	464a      	mov	r2, r9
 800e36e:	4631      	mov	r1, r6
 800e370:	4628      	mov	r0, r5
 800e372:	47b8      	blx	r7
 800e374:	3001      	adds	r0, #1
 800e376:	f43f ae3f 	beq.w	800dff8 <_printf_float+0x98>
 800e37a:	f108 0801 	add.w	r8, r8, #1
 800e37e:	68e3      	ldr	r3, [r4, #12]
 800e380:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e382:	1a5b      	subs	r3, r3, r1
 800e384:	4543      	cmp	r3, r8
 800e386:	dcf0      	bgt.n	800e36a <_printf_float+0x40a>
 800e388:	e6f8      	b.n	800e17c <_printf_float+0x21c>
 800e38a:	f04f 0800 	mov.w	r8, #0
 800e38e:	f104 0919 	add.w	r9, r4, #25
 800e392:	e7f4      	b.n	800e37e <_printf_float+0x41e>

0800e394 <_printf_common>:
 800e394:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e398:	4616      	mov	r6, r2
 800e39a:	4698      	mov	r8, r3
 800e39c:	688a      	ldr	r2, [r1, #8]
 800e39e:	690b      	ldr	r3, [r1, #16]
 800e3a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e3a4:	4293      	cmp	r3, r2
 800e3a6:	bfb8      	it	lt
 800e3a8:	4613      	movlt	r3, r2
 800e3aa:	6033      	str	r3, [r6, #0]
 800e3ac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e3b0:	4607      	mov	r7, r0
 800e3b2:	460c      	mov	r4, r1
 800e3b4:	b10a      	cbz	r2, 800e3ba <_printf_common+0x26>
 800e3b6:	3301      	adds	r3, #1
 800e3b8:	6033      	str	r3, [r6, #0]
 800e3ba:	6823      	ldr	r3, [r4, #0]
 800e3bc:	0699      	lsls	r1, r3, #26
 800e3be:	bf42      	ittt	mi
 800e3c0:	6833      	ldrmi	r3, [r6, #0]
 800e3c2:	3302      	addmi	r3, #2
 800e3c4:	6033      	strmi	r3, [r6, #0]
 800e3c6:	6825      	ldr	r5, [r4, #0]
 800e3c8:	f015 0506 	ands.w	r5, r5, #6
 800e3cc:	d106      	bne.n	800e3dc <_printf_common+0x48>
 800e3ce:	f104 0a19 	add.w	sl, r4, #25
 800e3d2:	68e3      	ldr	r3, [r4, #12]
 800e3d4:	6832      	ldr	r2, [r6, #0]
 800e3d6:	1a9b      	subs	r3, r3, r2
 800e3d8:	42ab      	cmp	r3, r5
 800e3da:	dc26      	bgt.n	800e42a <_printf_common+0x96>
 800e3dc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e3e0:	6822      	ldr	r2, [r4, #0]
 800e3e2:	3b00      	subs	r3, #0
 800e3e4:	bf18      	it	ne
 800e3e6:	2301      	movne	r3, #1
 800e3e8:	0692      	lsls	r2, r2, #26
 800e3ea:	d42b      	bmi.n	800e444 <_printf_common+0xb0>
 800e3ec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e3f0:	4641      	mov	r1, r8
 800e3f2:	4638      	mov	r0, r7
 800e3f4:	47c8      	blx	r9
 800e3f6:	3001      	adds	r0, #1
 800e3f8:	d01e      	beq.n	800e438 <_printf_common+0xa4>
 800e3fa:	6823      	ldr	r3, [r4, #0]
 800e3fc:	6922      	ldr	r2, [r4, #16]
 800e3fe:	f003 0306 	and.w	r3, r3, #6
 800e402:	2b04      	cmp	r3, #4
 800e404:	bf02      	ittt	eq
 800e406:	68e5      	ldreq	r5, [r4, #12]
 800e408:	6833      	ldreq	r3, [r6, #0]
 800e40a:	1aed      	subeq	r5, r5, r3
 800e40c:	68a3      	ldr	r3, [r4, #8]
 800e40e:	bf0c      	ite	eq
 800e410:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e414:	2500      	movne	r5, #0
 800e416:	4293      	cmp	r3, r2
 800e418:	bfc4      	itt	gt
 800e41a:	1a9b      	subgt	r3, r3, r2
 800e41c:	18ed      	addgt	r5, r5, r3
 800e41e:	2600      	movs	r6, #0
 800e420:	341a      	adds	r4, #26
 800e422:	42b5      	cmp	r5, r6
 800e424:	d11a      	bne.n	800e45c <_printf_common+0xc8>
 800e426:	2000      	movs	r0, #0
 800e428:	e008      	b.n	800e43c <_printf_common+0xa8>
 800e42a:	2301      	movs	r3, #1
 800e42c:	4652      	mov	r2, sl
 800e42e:	4641      	mov	r1, r8
 800e430:	4638      	mov	r0, r7
 800e432:	47c8      	blx	r9
 800e434:	3001      	adds	r0, #1
 800e436:	d103      	bne.n	800e440 <_printf_common+0xac>
 800e438:	f04f 30ff 	mov.w	r0, #4294967295
 800e43c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e440:	3501      	adds	r5, #1
 800e442:	e7c6      	b.n	800e3d2 <_printf_common+0x3e>
 800e444:	18e1      	adds	r1, r4, r3
 800e446:	1c5a      	adds	r2, r3, #1
 800e448:	2030      	movs	r0, #48	@ 0x30
 800e44a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e44e:	4422      	add	r2, r4
 800e450:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e454:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e458:	3302      	adds	r3, #2
 800e45a:	e7c7      	b.n	800e3ec <_printf_common+0x58>
 800e45c:	2301      	movs	r3, #1
 800e45e:	4622      	mov	r2, r4
 800e460:	4641      	mov	r1, r8
 800e462:	4638      	mov	r0, r7
 800e464:	47c8      	blx	r9
 800e466:	3001      	adds	r0, #1
 800e468:	d0e6      	beq.n	800e438 <_printf_common+0xa4>
 800e46a:	3601      	adds	r6, #1
 800e46c:	e7d9      	b.n	800e422 <_printf_common+0x8e>
	...

0800e470 <_printf_i>:
 800e470:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e474:	7e0f      	ldrb	r7, [r1, #24]
 800e476:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e478:	2f78      	cmp	r7, #120	@ 0x78
 800e47a:	4691      	mov	r9, r2
 800e47c:	4680      	mov	r8, r0
 800e47e:	460c      	mov	r4, r1
 800e480:	469a      	mov	sl, r3
 800e482:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e486:	d807      	bhi.n	800e498 <_printf_i+0x28>
 800e488:	2f62      	cmp	r7, #98	@ 0x62
 800e48a:	d80a      	bhi.n	800e4a2 <_printf_i+0x32>
 800e48c:	2f00      	cmp	r7, #0
 800e48e:	f000 80d1 	beq.w	800e634 <_printf_i+0x1c4>
 800e492:	2f58      	cmp	r7, #88	@ 0x58
 800e494:	f000 80b8 	beq.w	800e608 <_printf_i+0x198>
 800e498:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e49c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e4a0:	e03a      	b.n	800e518 <_printf_i+0xa8>
 800e4a2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e4a6:	2b15      	cmp	r3, #21
 800e4a8:	d8f6      	bhi.n	800e498 <_printf_i+0x28>
 800e4aa:	a101      	add	r1, pc, #4	@ (adr r1, 800e4b0 <_printf_i+0x40>)
 800e4ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e4b0:	0800e509 	.word	0x0800e509
 800e4b4:	0800e51d 	.word	0x0800e51d
 800e4b8:	0800e499 	.word	0x0800e499
 800e4bc:	0800e499 	.word	0x0800e499
 800e4c0:	0800e499 	.word	0x0800e499
 800e4c4:	0800e499 	.word	0x0800e499
 800e4c8:	0800e51d 	.word	0x0800e51d
 800e4cc:	0800e499 	.word	0x0800e499
 800e4d0:	0800e499 	.word	0x0800e499
 800e4d4:	0800e499 	.word	0x0800e499
 800e4d8:	0800e499 	.word	0x0800e499
 800e4dc:	0800e61b 	.word	0x0800e61b
 800e4e0:	0800e547 	.word	0x0800e547
 800e4e4:	0800e5d5 	.word	0x0800e5d5
 800e4e8:	0800e499 	.word	0x0800e499
 800e4ec:	0800e499 	.word	0x0800e499
 800e4f0:	0800e63d 	.word	0x0800e63d
 800e4f4:	0800e499 	.word	0x0800e499
 800e4f8:	0800e547 	.word	0x0800e547
 800e4fc:	0800e499 	.word	0x0800e499
 800e500:	0800e499 	.word	0x0800e499
 800e504:	0800e5dd 	.word	0x0800e5dd
 800e508:	6833      	ldr	r3, [r6, #0]
 800e50a:	1d1a      	adds	r2, r3, #4
 800e50c:	681b      	ldr	r3, [r3, #0]
 800e50e:	6032      	str	r2, [r6, #0]
 800e510:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e514:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e518:	2301      	movs	r3, #1
 800e51a:	e09c      	b.n	800e656 <_printf_i+0x1e6>
 800e51c:	6833      	ldr	r3, [r6, #0]
 800e51e:	6820      	ldr	r0, [r4, #0]
 800e520:	1d19      	adds	r1, r3, #4
 800e522:	6031      	str	r1, [r6, #0]
 800e524:	0606      	lsls	r6, r0, #24
 800e526:	d501      	bpl.n	800e52c <_printf_i+0xbc>
 800e528:	681d      	ldr	r5, [r3, #0]
 800e52a:	e003      	b.n	800e534 <_printf_i+0xc4>
 800e52c:	0645      	lsls	r5, r0, #25
 800e52e:	d5fb      	bpl.n	800e528 <_printf_i+0xb8>
 800e530:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e534:	2d00      	cmp	r5, #0
 800e536:	da03      	bge.n	800e540 <_printf_i+0xd0>
 800e538:	232d      	movs	r3, #45	@ 0x2d
 800e53a:	426d      	negs	r5, r5
 800e53c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e540:	4858      	ldr	r0, [pc, #352]	@ (800e6a4 <_printf_i+0x234>)
 800e542:	230a      	movs	r3, #10
 800e544:	e011      	b.n	800e56a <_printf_i+0xfa>
 800e546:	6821      	ldr	r1, [r4, #0]
 800e548:	6833      	ldr	r3, [r6, #0]
 800e54a:	0608      	lsls	r0, r1, #24
 800e54c:	f853 5b04 	ldr.w	r5, [r3], #4
 800e550:	d402      	bmi.n	800e558 <_printf_i+0xe8>
 800e552:	0649      	lsls	r1, r1, #25
 800e554:	bf48      	it	mi
 800e556:	b2ad      	uxthmi	r5, r5
 800e558:	2f6f      	cmp	r7, #111	@ 0x6f
 800e55a:	4852      	ldr	r0, [pc, #328]	@ (800e6a4 <_printf_i+0x234>)
 800e55c:	6033      	str	r3, [r6, #0]
 800e55e:	bf14      	ite	ne
 800e560:	230a      	movne	r3, #10
 800e562:	2308      	moveq	r3, #8
 800e564:	2100      	movs	r1, #0
 800e566:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e56a:	6866      	ldr	r6, [r4, #4]
 800e56c:	60a6      	str	r6, [r4, #8]
 800e56e:	2e00      	cmp	r6, #0
 800e570:	db05      	blt.n	800e57e <_printf_i+0x10e>
 800e572:	6821      	ldr	r1, [r4, #0]
 800e574:	432e      	orrs	r6, r5
 800e576:	f021 0104 	bic.w	r1, r1, #4
 800e57a:	6021      	str	r1, [r4, #0]
 800e57c:	d04b      	beq.n	800e616 <_printf_i+0x1a6>
 800e57e:	4616      	mov	r6, r2
 800e580:	fbb5 f1f3 	udiv	r1, r5, r3
 800e584:	fb03 5711 	mls	r7, r3, r1, r5
 800e588:	5dc7      	ldrb	r7, [r0, r7]
 800e58a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e58e:	462f      	mov	r7, r5
 800e590:	42bb      	cmp	r3, r7
 800e592:	460d      	mov	r5, r1
 800e594:	d9f4      	bls.n	800e580 <_printf_i+0x110>
 800e596:	2b08      	cmp	r3, #8
 800e598:	d10b      	bne.n	800e5b2 <_printf_i+0x142>
 800e59a:	6823      	ldr	r3, [r4, #0]
 800e59c:	07df      	lsls	r7, r3, #31
 800e59e:	d508      	bpl.n	800e5b2 <_printf_i+0x142>
 800e5a0:	6923      	ldr	r3, [r4, #16]
 800e5a2:	6861      	ldr	r1, [r4, #4]
 800e5a4:	4299      	cmp	r1, r3
 800e5a6:	bfde      	ittt	le
 800e5a8:	2330      	movle	r3, #48	@ 0x30
 800e5aa:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e5ae:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e5b2:	1b92      	subs	r2, r2, r6
 800e5b4:	6122      	str	r2, [r4, #16]
 800e5b6:	f8cd a000 	str.w	sl, [sp]
 800e5ba:	464b      	mov	r3, r9
 800e5bc:	aa03      	add	r2, sp, #12
 800e5be:	4621      	mov	r1, r4
 800e5c0:	4640      	mov	r0, r8
 800e5c2:	f7ff fee7 	bl	800e394 <_printf_common>
 800e5c6:	3001      	adds	r0, #1
 800e5c8:	d14a      	bne.n	800e660 <_printf_i+0x1f0>
 800e5ca:	f04f 30ff 	mov.w	r0, #4294967295
 800e5ce:	b004      	add	sp, #16
 800e5d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e5d4:	6823      	ldr	r3, [r4, #0]
 800e5d6:	f043 0320 	orr.w	r3, r3, #32
 800e5da:	6023      	str	r3, [r4, #0]
 800e5dc:	4832      	ldr	r0, [pc, #200]	@ (800e6a8 <_printf_i+0x238>)
 800e5de:	2778      	movs	r7, #120	@ 0x78
 800e5e0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e5e4:	6823      	ldr	r3, [r4, #0]
 800e5e6:	6831      	ldr	r1, [r6, #0]
 800e5e8:	061f      	lsls	r7, r3, #24
 800e5ea:	f851 5b04 	ldr.w	r5, [r1], #4
 800e5ee:	d402      	bmi.n	800e5f6 <_printf_i+0x186>
 800e5f0:	065f      	lsls	r7, r3, #25
 800e5f2:	bf48      	it	mi
 800e5f4:	b2ad      	uxthmi	r5, r5
 800e5f6:	6031      	str	r1, [r6, #0]
 800e5f8:	07d9      	lsls	r1, r3, #31
 800e5fa:	bf44      	itt	mi
 800e5fc:	f043 0320 	orrmi.w	r3, r3, #32
 800e600:	6023      	strmi	r3, [r4, #0]
 800e602:	b11d      	cbz	r5, 800e60c <_printf_i+0x19c>
 800e604:	2310      	movs	r3, #16
 800e606:	e7ad      	b.n	800e564 <_printf_i+0xf4>
 800e608:	4826      	ldr	r0, [pc, #152]	@ (800e6a4 <_printf_i+0x234>)
 800e60a:	e7e9      	b.n	800e5e0 <_printf_i+0x170>
 800e60c:	6823      	ldr	r3, [r4, #0]
 800e60e:	f023 0320 	bic.w	r3, r3, #32
 800e612:	6023      	str	r3, [r4, #0]
 800e614:	e7f6      	b.n	800e604 <_printf_i+0x194>
 800e616:	4616      	mov	r6, r2
 800e618:	e7bd      	b.n	800e596 <_printf_i+0x126>
 800e61a:	6833      	ldr	r3, [r6, #0]
 800e61c:	6825      	ldr	r5, [r4, #0]
 800e61e:	6961      	ldr	r1, [r4, #20]
 800e620:	1d18      	adds	r0, r3, #4
 800e622:	6030      	str	r0, [r6, #0]
 800e624:	062e      	lsls	r6, r5, #24
 800e626:	681b      	ldr	r3, [r3, #0]
 800e628:	d501      	bpl.n	800e62e <_printf_i+0x1be>
 800e62a:	6019      	str	r1, [r3, #0]
 800e62c:	e002      	b.n	800e634 <_printf_i+0x1c4>
 800e62e:	0668      	lsls	r0, r5, #25
 800e630:	d5fb      	bpl.n	800e62a <_printf_i+0x1ba>
 800e632:	8019      	strh	r1, [r3, #0]
 800e634:	2300      	movs	r3, #0
 800e636:	6123      	str	r3, [r4, #16]
 800e638:	4616      	mov	r6, r2
 800e63a:	e7bc      	b.n	800e5b6 <_printf_i+0x146>
 800e63c:	6833      	ldr	r3, [r6, #0]
 800e63e:	1d1a      	adds	r2, r3, #4
 800e640:	6032      	str	r2, [r6, #0]
 800e642:	681e      	ldr	r6, [r3, #0]
 800e644:	6862      	ldr	r2, [r4, #4]
 800e646:	2100      	movs	r1, #0
 800e648:	4630      	mov	r0, r6
 800e64a:	f7f1 fe59 	bl	8000300 <memchr>
 800e64e:	b108      	cbz	r0, 800e654 <_printf_i+0x1e4>
 800e650:	1b80      	subs	r0, r0, r6
 800e652:	6060      	str	r0, [r4, #4]
 800e654:	6863      	ldr	r3, [r4, #4]
 800e656:	6123      	str	r3, [r4, #16]
 800e658:	2300      	movs	r3, #0
 800e65a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e65e:	e7aa      	b.n	800e5b6 <_printf_i+0x146>
 800e660:	6923      	ldr	r3, [r4, #16]
 800e662:	4632      	mov	r2, r6
 800e664:	4649      	mov	r1, r9
 800e666:	4640      	mov	r0, r8
 800e668:	47d0      	blx	sl
 800e66a:	3001      	adds	r0, #1
 800e66c:	d0ad      	beq.n	800e5ca <_printf_i+0x15a>
 800e66e:	6823      	ldr	r3, [r4, #0]
 800e670:	079b      	lsls	r3, r3, #30
 800e672:	d413      	bmi.n	800e69c <_printf_i+0x22c>
 800e674:	68e0      	ldr	r0, [r4, #12]
 800e676:	9b03      	ldr	r3, [sp, #12]
 800e678:	4298      	cmp	r0, r3
 800e67a:	bfb8      	it	lt
 800e67c:	4618      	movlt	r0, r3
 800e67e:	e7a6      	b.n	800e5ce <_printf_i+0x15e>
 800e680:	2301      	movs	r3, #1
 800e682:	4632      	mov	r2, r6
 800e684:	4649      	mov	r1, r9
 800e686:	4640      	mov	r0, r8
 800e688:	47d0      	blx	sl
 800e68a:	3001      	adds	r0, #1
 800e68c:	d09d      	beq.n	800e5ca <_printf_i+0x15a>
 800e68e:	3501      	adds	r5, #1
 800e690:	68e3      	ldr	r3, [r4, #12]
 800e692:	9903      	ldr	r1, [sp, #12]
 800e694:	1a5b      	subs	r3, r3, r1
 800e696:	42ab      	cmp	r3, r5
 800e698:	dcf2      	bgt.n	800e680 <_printf_i+0x210>
 800e69a:	e7eb      	b.n	800e674 <_printf_i+0x204>
 800e69c:	2500      	movs	r5, #0
 800e69e:	f104 0619 	add.w	r6, r4, #25
 800e6a2:	e7f5      	b.n	800e690 <_printf_i+0x220>
 800e6a4:	08012dcc 	.word	0x08012dcc
 800e6a8:	08012ddd 	.word	0x08012ddd

0800e6ac <std>:
 800e6ac:	2300      	movs	r3, #0
 800e6ae:	b510      	push	{r4, lr}
 800e6b0:	4604      	mov	r4, r0
 800e6b2:	e9c0 3300 	strd	r3, r3, [r0]
 800e6b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e6ba:	6083      	str	r3, [r0, #8]
 800e6bc:	8181      	strh	r1, [r0, #12]
 800e6be:	6643      	str	r3, [r0, #100]	@ 0x64
 800e6c0:	81c2      	strh	r2, [r0, #14]
 800e6c2:	6183      	str	r3, [r0, #24]
 800e6c4:	4619      	mov	r1, r3
 800e6c6:	2208      	movs	r2, #8
 800e6c8:	305c      	adds	r0, #92	@ 0x5c
 800e6ca:	f000 f8f4 	bl	800e8b6 <memset>
 800e6ce:	4b0d      	ldr	r3, [pc, #52]	@ (800e704 <std+0x58>)
 800e6d0:	6263      	str	r3, [r4, #36]	@ 0x24
 800e6d2:	4b0d      	ldr	r3, [pc, #52]	@ (800e708 <std+0x5c>)
 800e6d4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e6d6:	4b0d      	ldr	r3, [pc, #52]	@ (800e70c <std+0x60>)
 800e6d8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e6da:	4b0d      	ldr	r3, [pc, #52]	@ (800e710 <std+0x64>)
 800e6dc:	6323      	str	r3, [r4, #48]	@ 0x30
 800e6de:	4b0d      	ldr	r3, [pc, #52]	@ (800e714 <std+0x68>)
 800e6e0:	6224      	str	r4, [r4, #32]
 800e6e2:	429c      	cmp	r4, r3
 800e6e4:	d006      	beq.n	800e6f4 <std+0x48>
 800e6e6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e6ea:	4294      	cmp	r4, r2
 800e6ec:	d002      	beq.n	800e6f4 <std+0x48>
 800e6ee:	33d0      	adds	r3, #208	@ 0xd0
 800e6f0:	429c      	cmp	r4, r3
 800e6f2:	d105      	bne.n	800e700 <std+0x54>
 800e6f4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e6f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e6fc:	f000 b9fc 	b.w	800eaf8 <__retarget_lock_init_recursive>
 800e700:	bd10      	pop	{r4, pc}
 800e702:	bf00      	nop
 800e704:	0800e831 	.word	0x0800e831
 800e708:	0800e853 	.word	0x0800e853
 800e70c:	0800e88b 	.word	0x0800e88b
 800e710:	0800e8af 	.word	0x0800e8af
 800e714:	24000af0 	.word	0x24000af0

0800e718 <stdio_exit_handler>:
 800e718:	4a02      	ldr	r2, [pc, #8]	@ (800e724 <stdio_exit_handler+0xc>)
 800e71a:	4903      	ldr	r1, [pc, #12]	@ (800e728 <stdio_exit_handler+0x10>)
 800e71c:	4803      	ldr	r0, [pc, #12]	@ (800e72c <stdio_exit_handler+0x14>)
 800e71e:	f000 b869 	b.w	800e7f4 <_fwalk_sglue>
 800e722:	bf00      	nop
 800e724:	24000010 	.word	0x24000010
 800e728:	08010a45 	.word	0x08010a45
 800e72c:	2400018c 	.word	0x2400018c

0800e730 <cleanup_stdio>:
 800e730:	6841      	ldr	r1, [r0, #4]
 800e732:	4b0c      	ldr	r3, [pc, #48]	@ (800e764 <cleanup_stdio+0x34>)
 800e734:	4299      	cmp	r1, r3
 800e736:	b510      	push	{r4, lr}
 800e738:	4604      	mov	r4, r0
 800e73a:	d001      	beq.n	800e740 <cleanup_stdio+0x10>
 800e73c:	f002 f982 	bl	8010a44 <_fflush_r>
 800e740:	68a1      	ldr	r1, [r4, #8]
 800e742:	4b09      	ldr	r3, [pc, #36]	@ (800e768 <cleanup_stdio+0x38>)
 800e744:	4299      	cmp	r1, r3
 800e746:	d002      	beq.n	800e74e <cleanup_stdio+0x1e>
 800e748:	4620      	mov	r0, r4
 800e74a:	f002 f97b 	bl	8010a44 <_fflush_r>
 800e74e:	68e1      	ldr	r1, [r4, #12]
 800e750:	4b06      	ldr	r3, [pc, #24]	@ (800e76c <cleanup_stdio+0x3c>)
 800e752:	4299      	cmp	r1, r3
 800e754:	d004      	beq.n	800e760 <cleanup_stdio+0x30>
 800e756:	4620      	mov	r0, r4
 800e758:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e75c:	f002 b972 	b.w	8010a44 <_fflush_r>
 800e760:	bd10      	pop	{r4, pc}
 800e762:	bf00      	nop
 800e764:	24000af0 	.word	0x24000af0
 800e768:	24000b58 	.word	0x24000b58
 800e76c:	24000bc0 	.word	0x24000bc0

0800e770 <global_stdio_init.part.0>:
 800e770:	b510      	push	{r4, lr}
 800e772:	4b0b      	ldr	r3, [pc, #44]	@ (800e7a0 <global_stdio_init.part.0+0x30>)
 800e774:	4c0b      	ldr	r4, [pc, #44]	@ (800e7a4 <global_stdio_init.part.0+0x34>)
 800e776:	4a0c      	ldr	r2, [pc, #48]	@ (800e7a8 <global_stdio_init.part.0+0x38>)
 800e778:	601a      	str	r2, [r3, #0]
 800e77a:	4620      	mov	r0, r4
 800e77c:	2200      	movs	r2, #0
 800e77e:	2104      	movs	r1, #4
 800e780:	f7ff ff94 	bl	800e6ac <std>
 800e784:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e788:	2201      	movs	r2, #1
 800e78a:	2109      	movs	r1, #9
 800e78c:	f7ff ff8e 	bl	800e6ac <std>
 800e790:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e794:	2202      	movs	r2, #2
 800e796:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e79a:	2112      	movs	r1, #18
 800e79c:	f7ff bf86 	b.w	800e6ac <std>
 800e7a0:	24000c28 	.word	0x24000c28
 800e7a4:	24000af0 	.word	0x24000af0
 800e7a8:	0800e719 	.word	0x0800e719

0800e7ac <__sfp_lock_acquire>:
 800e7ac:	4801      	ldr	r0, [pc, #4]	@ (800e7b4 <__sfp_lock_acquire+0x8>)
 800e7ae:	f000 b9a4 	b.w	800eafa <__retarget_lock_acquire_recursive>
 800e7b2:	bf00      	nop
 800e7b4:	24000c31 	.word	0x24000c31

0800e7b8 <__sfp_lock_release>:
 800e7b8:	4801      	ldr	r0, [pc, #4]	@ (800e7c0 <__sfp_lock_release+0x8>)
 800e7ba:	f000 b99f 	b.w	800eafc <__retarget_lock_release_recursive>
 800e7be:	bf00      	nop
 800e7c0:	24000c31 	.word	0x24000c31

0800e7c4 <__sinit>:
 800e7c4:	b510      	push	{r4, lr}
 800e7c6:	4604      	mov	r4, r0
 800e7c8:	f7ff fff0 	bl	800e7ac <__sfp_lock_acquire>
 800e7cc:	6a23      	ldr	r3, [r4, #32]
 800e7ce:	b11b      	cbz	r3, 800e7d8 <__sinit+0x14>
 800e7d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e7d4:	f7ff bff0 	b.w	800e7b8 <__sfp_lock_release>
 800e7d8:	4b04      	ldr	r3, [pc, #16]	@ (800e7ec <__sinit+0x28>)
 800e7da:	6223      	str	r3, [r4, #32]
 800e7dc:	4b04      	ldr	r3, [pc, #16]	@ (800e7f0 <__sinit+0x2c>)
 800e7de:	681b      	ldr	r3, [r3, #0]
 800e7e0:	2b00      	cmp	r3, #0
 800e7e2:	d1f5      	bne.n	800e7d0 <__sinit+0xc>
 800e7e4:	f7ff ffc4 	bl	800e770 <global_stdio_init.part.0>
 800e7e8:	e7f2      	b.n	800e7d0 <__sinit+0xc>
 800e7ea:	bf00      	nop
 800e7ec:	0800e731 	.word	0x0800e731
 800e7f0:	24000c28 	.word	0x24000c28

0800e7f4 <_fwalk_sglue>:
 800e7f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e7f8:	4607      	mov	r7, r0
 800e7fa:	4688      	mov	r8, r1
 800e7fc:	4614      	mov	r4, r2
 800e7fe:	2600      	movs	r6, #0
 800e800:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e804:	f1b9 0901 	subs.w	r9, r9, #1
 800e808:	d505      	bpl.n	800e816 <_fwalk_sglue+0x22>
 800e80a:	6824      	ldr	r4, [r4, #0]
 800e80c:	2c00      	cmp	r4, #0
 800e80e:	d1f7      	bne.n	800e800 <_fwalk_sglue+0xc>
 800e810:	4630      	mov	r0, r6
 800e812:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e816:	89ab      	ldrh	r3, [r5, #12]
 800e818:	2b01      	cmp	r3, #1
 800e81a:	d907      	bls.n	800e82c <_fwalk_sglue+0x38>
 800e81c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e820:	3301      	adds	r3, #1
 800e822:	d003      	beq.n	800e82c <_fwalk_sglue+0x38>
 800e824:	4629      	mov	r1, r5
 800e826:	4638      	mov	r0, r7
 800e828:	47c0      	blx	r8
 800e82a:	4306      	orrs	r6, r0
 800e82c:	3568      	adds	r5, #104	@ 0x68
 800e82e:	e7e9      	b.n	800e804 <_fwalk_sglue+0x10>

0800e830 <__sread>:
 800e830:	b510      	push	{r4, lr}
 800e832:	460c      	mov	r4, r1
 800e834:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e838:	f000 f910 	bl	800ea5c <_read_r>
 800e83c:	2800      	cmp	r0, #0
 800e83e:	bfab      	itete	ge
 800e840:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e842:	89a3      	ldrhlt	r3, [r4, #12]
 800e844:	181b      	addge	r3, r3, r0
 800e846:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e84a:	bfac      	ite	ge
 800e84c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e84e:	81a3      	strhlt	r3, [r4, #12]
 800e850:	bd10      	pop	{r4, pc}

0800e852 <__swrite>:
 800e852:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e856:	461f      	mov	r7, r3
 800e858:	898b      	ldrh	r3, [r1, #12]
 800e85a:	05db      	lsls	r3, r3, #23
 800e85c:	4605      	mov	r5, r0
 800e85e:	460c      	mov	r4, r1
 800e860:	4616      	mov	r6, r2
 800e862:	d505      	bpl.n	800e870 <__swrite+0x1e>
 800e864:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e868:	2302      	movs	r3, #2
 800e86a:	2200      	movs	r2, #0
 800e86c:	f000 f8e4 	bl	800ea38 <_lseek_r>
 800e870:	89a3      	ldrh	r3, [r4, #12]
 800e872:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e876:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e87a:	81a3      	strh	r3, [r4, #12]
 800e87c:	4632      	mov	r2, r6
 800e87e:	463b      	mov	r3, r7
 800e880:	4628      	mov	r0, r5
 800e882:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e886:	f000 b8fb 	b.w	800ea80 <_write_r>

0800e88a <__sseek>:
 800e88a:	b510      	push	{r4, lr}
 800e88c:	460c      	mov	r4, r1
 800e88e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e892:	f000 f8d1 	bl	800ea38 <_lseek_r>
 800e896:	1c43      	adds	r3, r0, #1
 800e898:	89a3      	ldrh	r3, [r4, #12]
 800e89a:	bf15      	itete	ne
 800e89c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e89e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e8a2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e8a6:	81a3      	strheq	r3, [r4, #12]
 800e8a8:	bf18      	it	ne
 800e8aa:	81a3      	strhne	r3, [r4, #12]
 800e8ac:	bd10      	pop	{r4, pc}

0800e8ae <__sclose>:
 800e8ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e8b2:	f000 b8b1 	b.w	800ea18 <_close_r>

0800e8b6 <memset>:
 800e8b6:	4402      	add	r2, r0
 800e8b8:	4603      	mov	r3, r0
 800e8ba:	4293      	cmp	r3, r2
 800e8bc:	d100      	bne.n	800e8c0 <memset+0xa>
 800e8be:	4770      	bx	lr
 800e8c0:	f803 1b01 	strb.w	r1, [r3], #1
 800e8c4:	e7f9      	b.n	800e8ba <memset+0x4>

0800e8c6 <strchr>:
 800e8c6:	b2c9      	uxtb	r1, r1
 800e8c8:	4603      	mov	r3, r0
 800e8ca:	4618      	mov	r0, r3
 800e8cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e8d0:	b112      	cbz	r2, 800e8d8 <strchr+0x12>
 800e8d2:	428a      	cmp	r2, r1
 800e8d4:	d1f9      	bne.n	800e8ca <strchr+0x4>
 800e8d6:	4770      	bx	lr
 800e8d8:	2900      	cmp	r1, #0
 800e8da:	bf18      	it	ne
 800e8dc:	2000      	movne	r0, #0
 800e8de:	4770      	bx	lr

0800e8e0 <strncmp>:
 800e8e0:	b510      	push	{r4, lr}
 800e8e2:	b16a      	cbz	r2, 800e900 <strncmp+0x20>
 800e8e4:	3901      	subs	r1, #1
 800e8e6:	1884      	adds	r4, r0, r2
 800e8e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e8ec:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800e8f0:	429a      	cmp	r2, r3
 800e8f2:	d103      	bne.n	800e8fc <strncmp+0x1c>
 800e8f4:	42a0      	cmp	r0, r4
 800e8f6:	d001      	beq.n	800e8fc <strncmp+0x1c>
 800e8f8:	2a00      	cmp	r2, #0
 800e8fa:	d1f5      	bne.n	800e8e8 <strncmp+0x8>
 800e8fc:	1ad0      	subs	r0, r2, r3
 800e8fe:	bd10      	pop	{r4, pc}
 800e900:	4610      	mov	r0, r2
 800e902:	e7fc      	b.n	800e8fe <strncmp+0x1e>

0800e904 <strncpy>:
 800e904:	b510      	push	{r4, lr}
 800e906:	3901      	subs	r1, #1
 800e908:	4603      	mov	r3, r0
 800e90a:	b132      	cbz	r2, 800e91a <strncpy+0x16>
 800e90c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800e910:	f803 4b01 	strb.w	r4, [r3], #1
 800e914:	3a01      	subs	r2, #1
 800e916:	2c00      	cmp	r4, #0
 800e918:	d1f7      	bne.n	800e90a <strncpy+0x6>
 800e91a:	441a      	add	r2, r3
 800e91c:	2100      	movs	r1, #0
 800e91e:	4293      	cmp	r3, r2
 800e920:	d100      	bne.n	800e924 <strncpy+0x20>
 800e922:	bd10      	pop	{r4, pc}
 800e924:	f803 1b01 	strb.w	r1, [r3], #1
 800e928:	e7f9      	b.n	800e91e <strncpy+0x1a>
	...

0800e92c <strtok>:
 800e92c:	4b16      	ldr	r3, [pc, #88]	@ (800e988 <strtok+0x5c>)
 800e92e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e932:	681f      	ldr	r7, [r3, #0]
 800e934:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800e936:	4605      	mov	r5, r0
 800e938:	460e      	mov	r6, r1
 800e93a:	b9ec      	cbnz	r4, 800e978 <strtok+0x4c>
 800e93c:	2050      	movs	r0, #80	@ 0x50
 800e93e:	f001 fa81 	bl	800fe44 <malloc>
 800e942:	4602      	mov	r2, r0
 800e944:	6478      	str	r0, [r7, #68]	@ 0x44
 800e946:	b920      	cbnz	r0, 800e952 <strtok+0x26>
 800e948:	4b10      	ldr	r3, [pc, #64]	@ (800e98c <strtok+0x60>)
 800e94a:	4811      	ldr	r0, [pc, #68]	@ (800e990 <strtok+0x64>)
 800e94c:	215b      	movs	r1, #91	@ 0x5b
 800e94e:	f000 f8ef 	bl	800eb30 <__assert_func>
 800e952:	e9c0 4400 	strd	r4, r4, [r0]
 800e956:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800e95a:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800e95e:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800e962:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800e966:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800e96a:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800e96e:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800e972:	6184      	str	r4, [r0, #24]
 800e974:	7704      	strb	r4, [r0, #28]
 800e976:	6244      	str	r4, [r0, #36]	@ 0x24
 800e978:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e97a:	4631      	mov	r1, r6
 800e97c:	4628      	mov	r0, r5
 800e97e:	2301      	movs	r3, #1
 800e980:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e984:	f000 b806 	b.w	800e994 <__strtok_r>
 800e988:	24000188 	.word	0x24000188
 800e98c:	08012dee 	.word	0x08012dee
 800e990:	08012e05 	.word	0x08012e05

0800e994 <__strtok_r>:
 800e994:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e996:	4604      	mov	r4, r0
 800e998:	b908      	cbnz	r0, 800e99e <__strtok_r+0xa>
 800e99a:	6814      	ldr	r4, [r2, #0]
 800e99c:	b144      	cbz	r4, 800e9b0 <__strtok_r+0x1c>
 800e99e:	4620      	mov	r0, r4
 800e9a0:	f814 5b01 	ldrb.w	r5, [r4], #1
 800e9a4:	460f      	mov	r7, r1
 800e9a6:	f817 6b01 	ldrb.w	r6, [r7], #1
 800e9aa:	b91e      	cbnz	r6, 800e9b4 <__strtok_r+0x20>
 800e9ac:	b965      	cbnz	r5, 800e9c8 <__strtok_r+0x34>
 800e9ae:	6015      	str	r5, [r2, #0]
 800e9b0:	2000      	movs	r0, #0
 800e9b2:	e005      	b.n	800e9c0 <__strtok_r+0x2c>
 800e9b4:	42b5      	cmp	r5, r6
 800e9b6:	d1f6      	bne.n	800e9a6 <__strtok_r+0x12>
 800e9b8:	2b00      	cmp	r3, #0
 800e9ba:	d1f0      	bne.n	800e99e <__strtok_r+0xa>
 800e9bc:	6014      	str	r4, [r2, #0]
 800e9be:	7003      	strb	r3, [r0, #0]
 800e9c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e9c2:	461c      	mov	r4, r3
 800e9c4:	e00c      	b.n	800e9e0 <__strtok_r+0x4c>
 800e9c6:	b91d      	cbnz	r5, 800e9d0 <__strtok_r+0x3c>
 800e9c8:	4627      	mov	r7, r4
 800e9ca:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e9ce:	460e      	mov	r6, r1
 800e9d0:	f816 5b01 	ldrb.w	r5, [r6], #1
 800e9d4:	42ab      	cmp	r3, r5
 800e9d6:	d1f6      	bne.n	800e9c6 <__strtok_r+0x32>
 800e9d8:	2b00      	cmp	r3, #0
 800e9da:	d0f2      	beq.n	800e9c2 <__strtok_r+0x2e>
 800e9dc:	2300      	movs	r3, #0
 800e9de:	703b      	strb	r3, [r7, #0]
 800e9e0:	6014      	str	r4, [r2, #0]
 800e9e2:	e7ed      	b.n	800e9c0 <__strtok_r+0x2c>

0800e9e4 <strstr>:
 800e9e4:	780a      	ldrb	r2, [r1, #0]
 800e9e6:	b570      	push	{r4, r5, r6, lr}
 800e9e8:	b96a      	cbnz	r2, 800ea06 <strstr+0x22>
 800e9ea:	bd70      	pop	{r4, r5, r6, pc}
 800e9ec:	429a      	cmp	r2, r3
 800e9ee:	d109      	bne.n	800ea04 <strstr+0x20>
 800e9f0:	460c      	mov	r4, r1
 800e9f2:	4605      	mov	r5, r0
 800e9f4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800e9f8:	2b00      	cmp	r3, #0
 800e9fa:	d0f6      	beq.n	800e9ea <strstr+0x6>
 800e9fc:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800ea00:	429e      	cmp	r6, r3
 800ea02:	d0f7      	beq.n	800e9f4 <strstr+0x10>
 800ea04:	3001      	adds	r0, #1
 800ea06:	7803      	ldrb	r3, [r0, #0]
 800ea08:	2b00      	cmp	r3, #0
 800ea0a:	d1ef      	bne.n	800e9ec <strstr+0x8>
 800ea0c:	4618      	mov	r0, r3
 800ea0e:	e7ec      	b.n	800e9ea <strstr+0x6>

0800ea10 <_localeconv_r>:
 800ea10:	4800      	ldr	r0, [pc, #0]	@ (800ea14 <_localeconv_r+0x4>)
 800ea12:	4770      	bx	lr
 800ea14:	2400010c 	.word	0x2400010c

0800ea18 <_close_r>:
 800ea18:	b538      	push	{r3, r4, r5, lr}
 800ea1a:	4d06      	ldr	r5, [pc, #24]	@ (800ea34 <_close_r+0x1c>)
 800ea1c:	2300      	movs	r3, #0
 800ea1e:	4604      	mov	r4, r0
 800ea20:	4608      	mov	r0, r1
 800ea22:	602b      	str	r3, [r5, #0]
 800ea24:	f7f4 f9a2 	bl	8002d6c <_close>
 800ea28:	1c43      	adds	r3, r0, #1
 800ea2a:	d102      	bne.n	800ea32 <_close_r+0x1a>
 800ea2c:	682b      	ldr	r3, [r5, #0]
 800ea2e:	b103      	cbz	r3, 800ea32 <_close_r+0x1a>
 800ea30:	6023      	str	r3, [r4, #0]
 800ea32:	bd38      	pop	{r3, r4, r5, pc}
 800ea34:	24000c2c 	.word	0x24000c2c

0800ea38 <_lseek_r>:
 800ea38:	b538      	push	{r3, r4, r5, lr}
 800ea3a:	4d07      	ldr	r5, [pc, #28]	@ (800ea58 <_lseek_r+0x20>)
 800ea3c:	4604      	mov	r4, r0
 800ea3e:	4608      	mov	r0, r1
 800ea40:	4611      	mov	r1, r2
 800ea42:	2200      	movs	r2, #0
 800ea44:	602a      	str	r2, [r5, #0]
 800ea46:	461a      	mov	r2, r3
 800ea48:	f7f4 f9b7 	bl	8002dba <_lseek>
 800ea4c:	1c43      	adds	r3, r0, #1
 800ea4e:	d102      	bne.n	800ea56 <_lseek_r+0x1e>
 800ea50:	682b      	ldr	r3, [r5, #0]
 800ea52:	b103      	cbz	r3, 800ea56 <_lseek_r+0x1e>
 800ea54:	6023      	str	r3, [r4, #0]
 800ea56:	bd38      	pop	{r3, r4, r5, pc}
 800ea58:	24000c2c 	.word	0x24000c2c

0800ea5c <_read_r>:
 800ea5c:	b538      	push	{r3, r4, r5, lr}
 800ea5e:	4d07      	ldr	r5, [pc, #28]	@ (800ea7c <_read_r+0x20>)
 800ea60:	4604      	mov	r4, r0
 800ea62:	4608      	mov	r0, r1
 800ea64:	4611      	mov	r1, r2
 800ea66:	2200      	movs	r2, #0
 800ea68:	602a      	str	r2, [r5, #0]
 800ea6a:	461a      	mov	r2, r3
 800ea6c:	f7f4 f945 	bl	8002cfa <_read>
 800ea70:	1c43      	adds	r3, r0, #1
 800ea72:	d102      	bne.n	800ea7a <_read_r+0x1e>
 800ea74:	682b      	ldr	r3, [r5, #0]
 800ea76:	b103      	cbz	r3, 800ea7a <_read_r+0x1e>
 800ea78:	6023      	str	r3, [r4, #0]
 800ea7a:	bd38      	pop	{r3, r4, r5, pc}
 800ea7c:	24000c2c 	.word	0x24000c2c

0800ea80 <_write_r>:
 800ea80:	b538      	push	{r3, r4, r5, lr}
 800ea82:	4d07      	ldr	r5, [pc, #28]	@ (800eaa0 <_write_r+0x20>)
 800ea84:	4604      	mov	r4, r0
 800ea86:	4608      	mov	r0, r1
 800ea88:	4611      	mov	r1, r2
 800ea8a:	2200      	movs	r2, #0
 800ea8c:	602a      	str	r2, [r5, #0]
 800ea8e:	461a      	mov	r2, r3
 800ea90:	f7f4 f950 	bl	8002d34 <_write>
 800ea94:	1c43      	adds	r3, r0, #1
 800ea96:	d102      	bne.n	800ea9e <_write_r+0x1e>
 800ea98:	682b      	ldr	r3, [r5, #0]
 800ea9a:	b103      	cbz	r3, 800ea9e <_write_r+0x1e>
 800ea9c:	6023      	str	r3, [r4, #0]
 800ea9e:	bd38      	pop	{r3, r4, r5, pc}
 800eaa0:	24000c2c 	.word	0x24000c2c

0800eaa4 <__errno>:
 800eaa4:	4b01      	ldr	r3, [pc, #4]	@ (800eaac <__errno+0x8>)
 800eaa6:	6818      	ldr	r0, [r3, #0]
 800eaa8:	4770      	bx	lr
 800eaaa:	bf00      	nop
 800eaac:	24000188 	.word	0x24000188

0800eab0 <__libc_init_array>:
 800eab0:	b570      	push	{r4, r5, r6, lr}
 800eab2:	4d0d      	ldr	r5, [pc, #52]	@ (800eae8 <__libc_init_array+0x38>)
 800eab4:	4c0d      	ldr	r4, [pc, #52]	@ (800eaec <__libc_init_array+0x3c>)
 800eab6:	1b64      	subs	r4, r4, r5
 800eab8:	10a4      	asrs	r4, r4, #2
 800eaba:	2600      	movs	r6, #0
 800eabc:	42a6      	cmp	r6, r4
 800eabe:	d109      	bne.n	800ead4 <__libc_init_array+0x24>
 800eac0:	4d0b      	ldr	r5, [pc, #44]	@ (800eaf0 <__libc_init_array+0x40>)
 800eac2:	4c0c      	ldr	r4, [pc, #48]	@ (800eaf4 <__libc_init_array+0x44>)
 800eac4:	f002 fac0 	bl	8011048 <_init>
 800eac8:	1b64      	subs	r4, r4, r5
 800eaca:	10a4      	asrs	r4, r4, #2
 800eacc:	2600      	movs	r6, #0
 800eace:	42a6      	cmp	r6, r4
 800ead0:	d105      	bne.n	800eade <__libc_init_array+0x2e>
 800ead2:	bd70      	pop	{r4, r5, r6, pc}
 800ead4:	f855 3b04 	ldr.w	r3, [r5], #4
 800ead8:	4798      	blx	r3
 800eada:	3601      	adds	r6, #1
 800eadc:	e7ee      	b.n	800eabc <__libc_init_array+0xc>
 800eade:	f855 3b04 	ldr.w	r3, [r5], #4
 800eae2:	4798      	blx	r3
 800eae4:	3601      	adds	r6, #1
 800eae6:	e7f2      	b.n	800eace <__libc_init_array+0x1e>
 800eae8:	08013240 	.word	0x08013240
 800eaec:	08013240 	.word	0x08013240
 800eaf0:	08013240 	.word	0x08013240
 800eaf4:	08013244 	.word	0x08013244

0800eaf8 <__retarget_lock_init_recursive>:
 800eaf8:	4770      	bx	lr

0800eafa <__retarget_lock_acquire_recursive>:
 800eafa:	4770      	bx	lr

0800eafc <__retarget_lock_release_recursive>:
 800eafc:	4770      	bx	lr

0800eafe <memcpy>:
 800eafe:	440a      	add	r2, r1
 800eb00:	4291      	cmp	r1, r2
 800eb02:	f100 33ff 	add.w	r3, r0, #4294967295
 800eb06:	d100      	bne.n	800eb0a <memcpy+0xc>
 800eb08:	4770      	bx	lr
 800eb0a:	b510      	push	{r4, lr}
 800eb0c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800eb10:	f803 4f01 	strb.w	r4, [r3, #1]!
 800eb14:	4291      	cmp	r1, r2
 800eb16:	d1f9      	bne.n	800eb0c <memcpy+0xe>
 800eb18:	bd10      	pop	{r4, pc}
 800eb1a:	0000      	movs	r0, r0
 800eb1c:	0000      	movs	r0, r0
	...

0800eb20 <nan>:
 800eb20:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800eb28 <nan+0x8>
 800eb24:	4770      	bx	lr
 800eb26:	bf00      	nop
 800eb28:	00000000 	.word	0x00000000
 800eb2c:	7ff80000 	.word	0x7ff80000

0800eb30 <__assert_func>:
 800eb30:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800eb32:	4614      	mov	r4, r2
 800eb34:	461a      	mov	r2, r3
 800eb36:	4b09      	ldr	r3, [pc, #36]	@ (800eb5c <__assert_func+0x2c>)
 800eb38:	681b      	ldr	r3, [r3, #0]
 800eb3a:	4605      	mov	r5, r0
 800eb3c:	68d8      	ldr	r0, [r3, #12]
 800eb3e:	b14c      	cbz	r4, 800eb54 <__assert_func+0x24>
 800eb40:	4b07      	ldr	r3, [pc, #28]	@ (800eb60 <__assert_func+0x30>)
 800eb42:	9100      	str	r1, [sp, #0]
 800eb44:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800eb48:	4906      	ldr	r1, [pc, #24]	@ (800eb64 <__assert_func+0x34>)
 800eb4a:	462b      	mov	r3, r5
 800eb4c:	f001 ffa2 	bl	8010a94 <fiprintf>
 800eb50:	f001 ffc2 	bl	8010ad8 <abort>
 800eb54:	4b04      	ldr	r3, [pc, #16]	@ (800eb68 <__assert_func+0x38>)
 800eb56:	461c      	mov	r4, r3
 800eb58:	e7f3      	b.n	800eb42 <__assert_func+0x12>
 800eb5a:	bf00      	nop
 800eb5c:	24000188 	.word	0x24000188
 800eb60:	08012e67 	.word	0x08012e67
 800eb64:	08012e74 	.word	0x08012e74
 800eb68:	08012ea2 	.word	0x08012ea2

0800eb6c <quorem>:
 800eb6c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb70:	6903      	ldr	r3, [r0, #16]
 800eb72:	690c      	ldr	r4, [r1, #16]
 800eb74:	42a3      	cmp	r3, r4
 800eb76:	4607      	mov	r7, r0
 800eb78:	db7e      	blt.n	800ec78 <quorem+0x10c>
 800eb7a:	3c01      	subs	r4, #1
 800eb7c:	f101 0814 	add.w	r8, r1, #20
 800eb80:	00a3      	lsls	r3, r4, #2
 800eb82:	f100 0514 	add.w	r5, r0, #20
 800eb86:	9300      	str	r3, [sp, #0]
 800eb88:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800eb8c:	9301      	str	r3, [sp, #4]
 800eb8e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800eb92:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800eb96:	3301      	adds	r3, #1
 800eb98:	429a      	cmp	r2, r3
 800eb9a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800eb9e:	fbb2 f6f3 	udiv	r6, r2, r3
 800eba2:	d32e      	bcc.n	800ec02 <quorem+0x96>
 800eba4:	f04f 0a00 	mov.w	sl, #0
 800eba8:	46c4      	mov	ip, r8
 800ebaa:	46ae      	mov	lr, r5
 800ebac:	46d3      	mov	fp, sl
 800ebae:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ebb2:	b298      	uxth	r0, r3
 800ebb4:	fb06 a000 	mla	r0, r6, r0, sl
 800ebb8:	0c02      	lsrs	r2, r0, #16
 800ebba:	0c1b      	lsrs	r3, r3, #16
 800ebbc:	fb06 2303 	mla	r3, r6, r3, r2
 800ebc0:	f8de 2000 	ldr.w	r2, [lr]
 800ebc4:	b280      	uxth	r0, r0
 800ebc6:	b292      	uxth	r2, r2
 800ebc8:	1a12      	subs	r2, r2, r0
 800ebca:	445a      	add	r2, fp
 800ebcc:	f8de 0000 	ldr.w	r0, [lr]
 800ebd0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ebd4:	b29b      	uxth	r3, r3
 800ebd6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ebda:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ebde:	b292      	uxth	r2, r2
 800ebe0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ebe4:	45e1      	cmp	r9, ip
 800ebe6:	f84e 2b04 	str.w	r2, [lr], #4
 800ebea:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ebee:	d2de      	bcs.n	800ebae <quorem+0x42>
 800ebf0:	9b00      	ldr	r3, [sp, #0]
 800ebf2:	58eb      	ldr	r3, [r5, r3]
 800ebf4:	b92b      	cbnz	r3, 800ec02 <quorem+0x96>
 800ebf6:	9b01      	ldr	r3, [sp, #4]
 800ebf8:	3b04      	subs	r3, #4
 800ebfa:	429d      	cmp	r5, r3
 800ebfc:	461a      	mov	r2, r3
 800ebfe:	d32f      	bcc.n	800ec60 <quorem+0xf4>
 800ec00:	613c      	str	r4, [r7, #16]
 800ec02:	4638      	mov	r0, r7
 800ec04:	f001 fca2 	bl	801054c <__mcmp>
 800ec08:	2800      	cmp	r0, #0
 800ec0a:	db25      	blt.n	800ec58 <quorem+0xec>
 800ec0c:	4629      	mov	r1, r5
 800ec0e:	2000      	movs	r0, #0
 800ec10:	f858 2b04 	ldr.w	r2, [r8], #4
 800ec14:	f8d1 c000 	ldr.w	ip, [r1]
 800ec18:	fa1f fe82 	uxth.w	lr, r2
 800ec1c:	fa1f f38c 	uxth.w	r3, ip
 800ec20:	eba3 030e 	sub.w	r3, r3, lr
 800ec24:	4403      	add	r3, r0
 800ec26:	0c12      	lsrs	r2, r2, #16
 800ec28:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ec2c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ec30:	b29b      	uxth	r3, r3
 800ec32:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ec36:	45c1      	cmp	r9, r8
 800ec38:	f841 3b04 	str.w	r3, [r1], #4
 800ec3c:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ec40:	d2e6      	bcs.n	800ec10 <quorem+0xa4>
 800ec42:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ec46:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ec4a:	b922      	cbnz	r2, 800ec56 <quorem+0xea>
 800ec4c:	3b04      	subs	r3, #4
 800ec4e:	429d      	cmp	r5, r3
 800ec50:	461a      	mov	r2, r3
 800ec52:	d30b      	bcc.n	800ec6c <quorem+0x100>
 800ec54:	613c      	str	r4, [r7, #16]
 800ec56:	3601      	adds	r6, #1
 800ec58:	4630      	mov	r0, r6
 800ec5a:	b003      	add	sp, #12
 800ec5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec60:	6812      	ldr	r2, [r2, #0]
 800ec62:	3b04      	subs	r3, #4
 800ec64:	2a00      	cmp	r2, #0
 800ec66:	d1cb      	bne.n	800ec00 <quorem+0x94>
 800ec68:	3c01      	subs	r4, #1
 800ec6a:	e7c6      	b.n	800ebfa <quorem+0x8e>
 800ec6c:	6812      	ldr	r2, [r2, #0]
 800ec6e:	3b04      	subs	r3, #4
 800ec70:	2a00      	cmp	r2, #0
 800ec72:	d1ef      	bne.n	800ec54 <quorem+0xe8>
 800ec74:	3c01      	subs	r4, #1
 800ec76:	e7ea      	b.n	800ec4e <quorem+0xe2>
 800ec78:	2000      	movs	r0, #0
 800ec7a:	e7ee      	b.n	800ec5a <quorem+0xee>
 800ec7c:	0000      	movs	r0, r0
	...

0800ec80 <_dtoa_r>:
 800ec80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec84:	ed2d 8b02 	vpush	{d8}
 800ec88:	69c7      	ldr	r7, [r0, #28]
 800ec8a:	b091      	sub	sp, #68	@ 0x44
 800ec8c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800ec90:	ec55 4b10 	vmov	r4, r5, d0
 800ec94:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800ec96:	9107      	str	r1, [sp, #28]
 800ec98:	4681      	mov	r9, r0
 800ec9a:	9209      	str	r2, [sp, #36]	@ 0x24
 800ec9c:	930d      	str	r3, [sp, #52]	@ 0x34
 800ec9e:	b97f      	cbnz	r7, 800ecc0 <_dtoa_r+0x40>
 800eca0:	2010      	movs	r0, #16
 800eca2:	f001 f8cf 	bl	800fe44 <malloc>
 800eca6:	4602      	mov	r2, r0
 800eca8:	f8c9 001c 	str.w	r0, [r9, #28]
 800ecac:	b920      	cbnz	r0, 800ecb8 <_dtoa_r+0x38>
 800ecae:	4ba0      	ldr	r3, [pc, #640]	@ (800ef30 <_dtoa_r+0x2b0>)
 800ecb0:	21ef      	movs	r1, #239	@ 0xef
 800ecb2:	48a0      	ldr	r0, [pc, #640]	@ (800ef34 <_dtoa_r+0x2b4>)
 800ecb4:	f7ff ff3c 	bl	800eb30 <__assert_func>
 800ecb8:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ecbc:	6007      	str	r7, [r0, #0]
 800ecbe:	60c7      	str	r7, [r0, #12]
 800ecc0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ecc4:	6819      	ldr	r1, [r3, #0]
 800ecc6:	b159      	cbz	r1, 800ece0 <_dtoa_r+0x60>
 800ecc8:	685a      	ldr	r2, [r3, #4]
 800ecca:	604a      	str	r2, [r1, #4]
 800eccc:	2301      	movs	r3, #1
 800ecce:	4093      	lsls	r3, r2
 800ecd0:	608b      	str	r3, [r1, #8]
 800ecd2:	4648      	mov	r0, r9
 800ecd4:	f001 f9be 	bl	8010054 <_Bfree>
 800ecd8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ecdc:	2200      	movs	r2, #0
 800ecde:	601a      	str	r2, [r3, #0]
 800ece0:	1e2b      	subs	r3, r5, #0
 800ece2:	bfbb      	ittet	lt
 800ece4:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ece8:	9303      	strlt	r3, [sp, #12]
 800ecea:	2300      	movge	r3, #0
 800ecec:	2201      	movlt	r2, #1
 800ecee:	bfac      	ite	ge
 800ecf0:	6033      	strge	r3, [r6, #0]
 800ecf2:	6032      	strlt	r2, [r6, #0]
 800ecf4:	4b90      	ldr	r3, [pc, #576]	@ (800ef38 <_dtoa_r+0x2b8>)
 800ecf6:	9e03      	ldr	r6, [sp, #12]
 800ecf8:	43b3      	bics	r3, r6
 800ecfa:	d110      	bne.n	800ed1e <_dtoa_r+0x9e>
 800ecfc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ecfe:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ed02:	6013      	str	r3, [r2, #0]
 800ed04:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800ed08:	4323      	orrs	r3, r4
 800ed0a:	f000 84e6 	beq.w	800f6da <_dtoa_r+0xa5a>
 800ed0e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ed10:	4f8a      	ldr	r7, [pc, #552]	@ (800ef3c <_dtoa_r+0x2bc>)
 800ed12:	2b00      	cmp	r3, #0
 800ed14:	f000 84e8 	beq.w	800f6e8 <_dtoa_r+0xa68>
 800ed18:	1cfb      	adds	r3, r7, #3
 800ed1a:	f000 bce3 	b.w	800f6e4 <_dtoa_r+0xa64>
 800ed1e:	ed9d 8b02 	vldr	d8, [sp, #8]
 800ed22:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800ed26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed2a:	d10a      	bne.n	800ed42 <_dtoa_r+0xc2>
 800ed2c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ed2e:	2301      	movs	r3, #1
 800ed30:	6013      	str	r3, [r2, #0]
 800ed32:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ed34:	b113      	cbz	r3, 800ed3c <_dtoa_r+0xbc>
 800ed36:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800ed38:	4b81      	ldr	r3, [pc, #516]	@ (800ef40 <_dtoa_r+0x2c0>)
 800ed3a:	6013      	str	r3, [r2, #0]
 800ed3c:	4f81      	ldr	r7, [pc, #516]	@ (800ef44 <_dtoa_r+0x2c4>)
 800ed3e:	f000 bcd3 	b.w	800f6e8 <_dtoa_r+0xa68>
 800ed42:	aa0e      	add	r2, sp, #56	@ 0x38
 800ed44:	a90f      	add	r1, sp, #60	@ 0x3c
 800ed46:	4648      	mov	r0, r9
 800ed48:	eeb0 0b48 	vmov.f64	d0, d8
 800ed4c:	f001 fd1e 	bl	801078c <__d2b>
 800ed50:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800ed54:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ed56:	9001      	str	r0, [sp, #4]
 800ed58:	2b00      	cmp	r3, #0
 800ed5a:	d045      	beq.n	800ede8 <_dtoa_r+0x168>
 800ed5c:	eeb0 7b48 	vmov.f64	d7, d8
 800ed60:	ee18 1a90 	vmov	r1, s17
 800ed64:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800ed68:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800ed6c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800ed70:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800ed74:	2500      	movs	r5, #0
 800ed76:	ee07 1a90 	vmov	s15, r1
 800ed7a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800ed7e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800ef18 <_dtoa_r+0x298>
 800ed82:	ee37 7b46 	vsub.f64	d7, d7, d6
 800ed86:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800ef20 <_dtoa_r+0x2a0>
 800ed8a:	eea7 6b05 	vfma.f64	d6, d7, d5
 800ed8e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800ef28 <_dtoa_r+0x2a8>
 800ed92:	ee07 3a90 	vmov	s15, r3
 800ed96:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800ed9a:	eeb0 7b46 	vmov.f64	d7, d6
 800ed9e:	eea4 7b05 	vfma.f64	d7, d4, d5
 800eda2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800eda6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800edaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800edae:	ee16 8a90 	vmov	r8, s13
 800edb2:	d508      	bpl.n	800edc6 <_dtoa_r+0x146>
 800edb4:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800edb8:	eeb4 6b47 	vcmp.f64	d6, d7
 800edbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800edc0:	bf18      	it	ne
 800edc2:	f108 38ff 	addne.w	r8, r8, #4294967295
 800edc6:	f1b8 0f16 	cmp.w	r8, #22
 800edca:	d82b      	bhi.n	800ee24 <_dtoa_r+0x1a4>
 800edcc:	495e      	ldr	r1, [pc, #376]	@ (800ef48 <_dtoa_r+0x2c8>)
 800edce:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800edd2:	ed91 7b00 	vldr	d7, [r1]
 800edd6:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800edda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800edde:	d501      	bpl.n	800ede4 <_dtoa_r+0x164>
 800ede0:	f108 38ff 	add.w	r8, r8, #4294967295
 800ede4:	2100      	movs	r1, #0
 800ede6:	e01e      	b.n	800ee26 <_dtoa_r+0x1a6>
 800ede8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800edea:	4413      	add	r3, r2
 800edec:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800edf0:	2920      	cmp	r1, #32
 800edf2:	bfc1      	itttt	gt
 800edf4:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800edf8:	408e      	lslgt	r6, r1
 800edfa:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800edfe:	fa24 f101 	lsrgt.w	r1, r4, r1
 800ee02:	bfd6      	itet	le
 800ee04:	f1c1 0120 	rsble	r1, r1, #32
 800ee08:	4331      	orrgt	r1, r6
 800ee0a:	fa04 f101 	lslle.w	r1, r4, r1
 800ee0e:	ee07 1a90 	vmov	s15, r1
 800ee12:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800ee16:	3b01      	subs	r3, #1
 800ee18:	ee17 1a90 	vmov	r1, s15
 800ee1c:	2501      	movs	r5, #1
 800ee1e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800ee22:	e7a8      	b.n	800ed76 <_dtoa_r+0xf6>
 800ee24:	2101      	movs	r1, #1
 800ee26:	1ad2      	subs	r2, r2, r3
 800ee28:	1e53      	subs	r3, r2, #1
 800ee2a:	9306      	str	r3, [sp, #24]
 800ee2c:	bf45      	ittet	mi
 800ee2e:	f1c2 0301 	rsbmi	r3, r2, #1
 800ee32:	9304      	strmi	r3, [sp, #16]
 800ee34:	2300      	movpl	r3, #0
 800ee36:	2300      	movmi	r3, #0
 800ee38:	bf4c      	ite	mi
 800ee3a:	9306      	strmi	r3, [sp, #24]
 800ee3c:	9304      	strpl	r3, [sp, #16]
 800ee3e:	f1b8 0f00 	cmp.w	r8, #0
 800ee42:	910c      	str	r1, [sp, #48]	@ 0x30
 800ee44:	db18      	blt.n	800ee78 <_dtoa_r+0x1f8>
 800ee46:	9b06      	ldr	r3, [sp, #24]
 800ee48:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800ee4c:	4443      	add	r3, r8
 800ee4e:	9306      	str	r3, [sp, #24]
 800ee50:	2300      	movs	r3, #0
 800ee52:	9a07      	ldr	r2, [sp, #28]
 800ee54:	2a09      	cmp	r2, #9
 800ee56:	d845      	bhi.n	800eee4 <_dtoa_r+0x264>
 800ee58:	2a05      	cmp	r2, #5
 800ee5a:	bfc4      	itt	gt
 800ee5c:	3a04      	subgt	r2, #4
 800ee5e:	9207      	strgt	r2, [sp, #28]
 800ee60:	9a07      	ldr	r2, [sp, #28]
 800ee62:	f1a2 0202 	sub.w	r2, r2, #2
 800ee66:	bfcc      	ite	gt
 800ee68:	2400      	movgt	r4, #0
 800ee6a:	2401      	movle	r4, #1
 800ee6c:	2a03      	cmp	r2, #3
 800ee6e:	d844      	bhi.n	800eefa <_dtoa_r+0x27a>
 800ee70:	e8df f002 	tbb	[pc, r2]
 800ee74:	0b173634 	.word	0x0b173634
 800ee78:	9b04      	ldr	r3, [sp, #16]
 800ee7a:	2200      	movs	r2, #0
 800ee7c:	eba3 0308 	sub.w	r3, r3, r8
 800ee80:	9304      	str	r3, [sp, #16]
 800ee82:	920a      	str	r2, [sp, #40]	@ 0x28
 800ee84:	f1c8 0300 	rsb	r3, r8, #0
 800ee88:	e7e3      	b.n	800ee52 <_dtoa_r+0x1d2>
 800ee8a:	2201      	movs	r2, #1
 800ee8c:	9208      	str	r2, [sp, #32]
 800ee8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ee90:	eb08 0b02 	add.w	fp, r8, r2
 800ee94:	f10b 0a01 	add.w	sl, fp, #1
 800ee98:	4652      	mov	r2, sl
 800ee9a:	2a01      	cmp	r2, #1
 800ee9c:	bfb8      	it	lt
 800ee9e:	2201      	movlt	r2, #1
 800eea0:	e006      	b.n	800eeb0 <_dtoa_r+0x230>
 800eea2:	2201      	movs	r2, #1
 800eea4:	9208      	str	r2, [sp, #32]
 800eea6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800eea8:	2a00      	cmp	r2, #0
 800eeaa:	dd29      	ble.n	800ef00 <_dtoa_r+0x280>
 800eeac:	4693      	mov	fp, r2
 800eeae:	4692      	mov	sl, r2
 800eeb0:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800eeb4:	2100      	movs	r1, #0
 800eeb6:	2004      	movs	r0, #4
 800eeb8:	f100 0614 	add.w	r6, r0, #20
 800eebc:	4296      	cmp	r6, r2
 800eebe:	d926      	bls.n	800ef0e <_dtoa_r+0x28e>
 800eec0:	6079      	str	r1, [r7, #4]
 800eec2:	4648      	mov	r0, r9
 800eec4:	9305      	str	r3, [sp, #20]
 800eec6:	f001 f885 	bl	800ffd4 <_Balloc>
 800eeca:	9b05      	ldr	r3, [sp, #20]
 800eecc:	4607      	mov	r7, r0
 800eece:	2800      	cmp	r0, #0
 800eed0:	d13e      	bne.n	800ef50 <_dtoa_r+0x2d0>
 800eed2:	4b1e      	ldr	r3, [pc, #120]	@ (800ef4c <_dtoa_r+0x2cc>)
 800eed4:	4602      	mov	r2, r0
 800eed6:	f240 11af 	movw	r1, #431	@ 0x1af
 800eeda:	e6ea      	b.n	800ecb2 <_dtoa_r+0x32>
 800eedc:	2200      	movs	r2, #0
 800eede:	e7e1      	b.n	800eea4 <_dtoa_r+0x224>
 800eee0:	2200      	movs	r2, #0
 800eee2:	e7d3      	b.n	800ee8c <_dtoa_r+0x20c>
 800eee4:	2401      	movs	r4, #1
 800eee6:	2200      	movs	r2, #0
 800eee8:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800eeec:	f04f 3bff 	mov.w	fp, #4294967295
 800eef0:	2100      	movs	r1, #0
 800eef2:	46da      	mov	sl, fp
 800eef4:	2212      	movs	r2, #18
 800eef6:	9109      	str	r1, [sp, #36]	@ 0x24
 800eef8:	e7da      	b.n	800eeb0 <_dtoa_r+0x230>
 800eefa:	2201      	movs	r2, #1
 800eefc:	9208      	str	r2, [sp, #32]
 800eefe:	e7f5      	b.n	800eeec <_dtoa_r+0x26c>
 800ef00:	f04f 0b01 	mov.w	fp, #1
 800ef04:	46da      	mov	sl, fp
 800ef06:	465a      	mov	r2, fp
 800ef08:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800ef0c:	e7d0      	b.n	800eeb0 <_dtoa_r+0x230>
 800ef0e:	3101      	adds	r1, #1
 800ef10:	0040      	lsls	r0, r0, #1
 800ef12:	e7d1      	b.n	800eeb8 <_dtoa_r+0x238>
 800ef14:	f3af 8000 	nop.w
 800ef18:	636f4361 	.word	0x636f4361
 800ef1c:	3fd287a7 	.word	0x3fd287a7
 800ef20:	8b60c8b3 	.word	0x8b60c8b3
 800ef24:	3fc68a28 	.word	0x3fc68a28
 800ef28:	509f79fb 	.word	0x509f79fb
 800ef2c:	3fd34413 	.word	0x3fd34413
 800ef30:	08012dee 	.word	0x08012dee
 800ef34:	08012eb0 	.word	0x08012eb0
 800ef38:	7ff00000 	.word	0x7ff00000
 800ef3c:	08012eac 	.word	0x08012eac
 800ef40:	08012dcb 	.word	0x08012dcb
 800ef44:	08012dca 	.word	0x08012dca
 800ef48:	08013170 	.word	0x08013170
 800ef4c:	08012f08 	.word	0x08012f08
 800ef50:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800ef54:	f1ba 0f0e 	cmp.w	sl, #14
 800ef58:	6010      	str	r0, [r2, #0]
 800ef5a:	d86e      	bhi.n	800f03a <_dtoa_r+0x3ba>
 800ef5c:	2c00      	cmp	r4, #0
 800ef5e:	d06c      	beq.n	800f03a <_dtoa_r+0x3ba>
 800ef60:	f1b8 0f00 	cmp.w	r8, #0
 800ef64:	f340 80b4 	ble.w	800f0d0 <_dtoa_r+0x450>
 800ef68:	4ac8      	ldr	r2, [pc, #800]	@ (800f28c <_dtoa_r+0x60c>)
 800ef6a:	f008 010f 	and.w	r1, r8, #15
 800ef6e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800ef72:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800ef76:	ed92 7b00 	vldr	d7, [r2]
 800ef7a:	ea4f 1128 	mov.w	r1, r8, asr #4
 800ef7e:	f000 809b 	beq.w	800f0b8 <_dtoa_r+0x438>
 800ef82:	4ac3      	ldr	r2, [pc, #780]	@ (800f290 <_dtoa_r+0x610>)
 800ef84:	ed92 6b08 	vldr	d6, [r2, #32]
 800ef88:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800ef8c:	ed8d 6b02 	vstr	d6, [sp, #8]
 800ef90:	f001 010f 	and.w	r1, r1, #15
 800ef94:	2203      	movs	r2, #3
 800ef96:	48be      	ldr	r0, [pc, #760]	@ (800f290 <_dtoa_r+0x610>)
 800ef98:	2900      	cmp	r1, #0
 800ef9a:	f040 808f 	bne.w	800f0bc <_dtoa_r+0x43c>
 800ef9e:	ed9d 6b02 	vldr	d6, [sp, #8]
 800efa2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800efa6:	ed8d 7b02 	vstr	d7, [sp, #8]
 800efaa:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800efac:	ed9d 7b02 	vldr	d7, [sp, #8]
 800efb0:	2900      	cmp	r1, #0
 800efb2:	f000 80b3 	beq.w	800f11c <_dtoa_r+0x49c>
 800efb6:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800efba:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800efbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800efc2:	f140 80ab 	bpl.w	800f11c <_dtoa_r+0x49c>
 800efc6:	f1ba 0f00 	cmp.w	sl, #0
 800efca:	f000 80a7 	beq.w	800f11c <_dtoa_r+0x49c>
 800efce:	f1bb 0f00 	cmp.w	fp, #0
 800efd2:	dd30      	ble.n	800f036 <_dtoa_r+0x3b6>
 800efd4:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800efd8:	ee27 7b06 	vmul.f64	d7, d7, d6
 800efdc:	ed8d 7b02 	vstr	d7, [sp, #8]
 800efe0:	f108 31ff 	add.w	r1, r8, #4294967295
 800efe4:	9105      	str	r1, [sp, #20]
 800efe6:	3201      	adds	r2, #1
 800efe8:	465c      	mov	r4, fp
 800efea:	ed9d 6b02 	vldr	d6, [sp, #8]
 800efee:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800eff2:	ee07 2a90 	vmov	s15, r2
 800eff6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800effa:	eea7 5b06 	vfma.f64	d5, d7, d6
 800effe:	ee15 2a90 	vmov	r2, s11
 800f002:	ec51 0b15 	vmov	r0, r1, d5
 800f006:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800f00a:	2c00      	cmp	r4, #0
 800f00c:	f040 808a 	bne.w	800f124 <_dtoa_r+0x4a4>
 800f010:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800f014:	ee36 6b47 	vsub.f64	d6, d6, d7
 800f018:	ec41 0b17 	vmov	d7, r0, r1
 800f01c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800f020:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f024:	f300 826a 	bgt.w	800f4fc <_dtoa_r+0x87c>
 800f028:	eeb1 7b47 	vneg.f64	d7, d7
 800f02c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800f030:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f034:	d423      	bmi.n	800f07e <_dtoa_r+0x3fe>
 800f036:	ed8d 8b02 	vstr	d8, [sp, #8]
 800f03a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800f03c:	2a00      	cmp	r2, #0
 800f03e:	f2c0 8129 	blt.w	800f294 <_dtoa_r+0x614>
 800f042:	f1b8 0f0e 	cmp.w	r8, #14
 800f046:	f300 8125 	bgt.w	800f294 <_dtoa_r+0x614>
 800f04a:	4b90      	ldr	r3, [pc, #576]	@ (800f28c <_dtoa_r+0x60c>)
 800f04c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800f050:	ed93 6b00 	vldr	d6, [r3]
 800f054:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f056:	2b00      	cmp	r3, #0
 800f058:	f280 80c8 	bge.w	800f1ec <_dtoa_r+0x56c>
 800f05c:	f1ba 0f00 	cmp.w	sl, #0
 800f060:	f300 80c4 	bgt.w	800f1ec <_dtoa_r+0x56c>
 800f064:	d10b      	bne.n	800f07e <_dtoa_r+0x3fe>
 800f066:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800f06a:	ee26 6b07 	vmul.f64	d6, d6, d7
 800f06e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f072:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800f076:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f07a:	f2c0 823c 	blt.w	800f4f6 <_dtoa_r+0x876>
 800f07e:	2400      	movs	r4, #0
 800f080:	4625      	mov	r5, r4
 800f082:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f084:	43db      	mvns	r3, r3
 800f086:	9305      	str	r3, [sp, #20]
 800f088:	463e      	mov	r6, r7
 800f08a:	f04f 0800 	mov.w	r8, #0
 800f08e:	4621      	mov	r1, r4
 800f090:	4648      	mov	r0, r9
 800f092:	f000 ffdf 	bl	8010054 <_Bfree>
 800f096:	2d00      	cmp	r5, #0
 800f098:	f000 80a2 	beq.w	800f1e0 <_dtoa_r+0x560>
 800f09c:	f1b8 0f00 	cmp.w	r8, #0
 800f0a0:	d005      	beq.n	800f0ae <_dtoa_r+0x42e>
 800f0a2:	45a8      	cmp	r8, r5
 800f0a4:	d003      	beq.n	800f0ae <_dtoa_r+0x42e>
 800f0a6:	4641      	mov	r1, r8
 800f0a8:	4648      	mov	r0, r9
 800f0aa:	f000 ffd3 	bl	8010054 <_Bfree>
 800f0ae:	4629      	mov	r1, r5
 800f0b0:	4648      	mov	r0, r9
 800f0b2:	f000 ffcf 	bl	8010054 <_Bfree>
 800f0b6:	e093      	b.n	800f1e0 <_dtoa_r+0x560>
 800f0b8:	2202      	movs	r2, #2
 800f0ba:	e76c      	b.n	800ef96 <_dtoa_r+0x316>
 800f0bc:	07cc      	lsls	r4, r1, #31
 800f0be:	d504      	bpl.n	800f0ca <_dtoa_r+0x44a>
 800f0c0:	ed90 6b00 	vldr	d6, [r0]
 800f0c4:	3201      	adds	r2, #1
 800f0c6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f0ca:	1049      	asrs	r1, r1, #1
 800f0cc:	3008      	adds	r0, #8
 800f0ce:	e763      	b.n	800ef98 <_dtoa_r+0x318>
 800f0d0:	d022      	beq.n	800f118 <_dtoa_r+0x498>
 800f0d2:	f1c8 0100 	rsb	r1, r8, #0
 800f0d6:	4a6d      	ldr	r2, [pc, #436]	@ (800f28c <_dtoa_r+0x60c>)
 800f0d8:	f001 000f 	and.w	r0, r1, #15
 800f0dc:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800f0e0:	ed92 7b00 	vldr	d7, [r2]
 800f0e4:	ee28 7b07 	vmul.f64	d7, d8, d7
 800f0e8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f0ec:	4868      	ldr	r0, [pc, #416]	@ (800f290 <_dtoa_r+0x610>)
 800f0ee:	1109      	asrs	r1, r1, #4
 800f0f0:	2400      	movs	r4, #0
 800f0f2:	2202      	movs	r2, #2
 800f0f4:	b929      	cbnz	r1, 800f102 <_dtoa_r+0x482>
 800f0f6:	2c00      	cmp	r4, #0
 800f0f8:	f43f af57 	beq.w	800efaa <_dtoa_r+0x32a>
 800f0fc:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f100:	e753      	b.n	800efaa <_dtoa_r+0x32a>
 800f102:	07ce      	lsls	r6, r1, #31
 800f104:	d505      	bpl.n	800f112 <_dtoa_r+0x492>
 800f106:	ed90 6b00 	vldr	d6, [r0]
 800f10a:	3201      	adds	r2, #1
 800f10c:	2401      	movs	r4, #1
 800f10e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f112:	1049      	asrs	r1, r1, #1
 800f114:	3008      	adds	r0, #8
 800f116:	e7ed      	b.n	800f0f4 <_dtoa_r+0x474>
 800f118:	2202      	movs	r2, #2
 800f11a:	e746      	b.n	800efaa <_dtoa_r+0x32a>
 800f11c:	f8cd 8014 	str.w	r8, [sp, #20]
 800f120:	4654      	mov	r4, sl
 800f122:	e762      	b.n	800efea <_dtoa_r+0x36a>
 800f124:	4a59      	ldr	r2, [pc, #356]	@ (800f28c <_dtoa_r+0x60c>)
 800f126:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800f12a:	ed12 4b02 	vldr	d4, [r2, #-8]
 800f12e:	9a08      	ldr	r2, [sp, #32]
 800f130:	ec41 0b17 	vmov	d7, r0, r1
 800f134:	443c      	add	r4, r7
 800f136:	b34a      	cbz	r2, 800f18c <_dtoa_r+0x50c>
 800f138:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800f13c:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800f140:	463e      	mov	r6, r7
 800f142:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800f146:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800f14a:	ee35 7b47 	vsub.f64	d7, d5, d7
 800f14e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800f152:	ee14 2a90 	vmov	r2, s9
 800f156:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800f15a:	3230      	adds	r2, #48	@ 0x30
 800f15c:	ee36 6b45 	vsub.f64	d6, d6, d5
 800f160:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800f164:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f168:	f806 2b01 	strb.w	r2, [r6], #1
 800f16c:	d438      	bmi.n	800f1e0 <_dtoa_r+0x560>
 800f16e:	ee32 5b46 	vsub.f64	d5, d2, d6
 800f172:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800f176:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f17a:	d46e      	bmi.n	800f25a <_dtoa_r+0x5da>
 800f17c:	42a6      	cmp	r6, r4
 800f17e:	f43f af5a 	beq.w	800f036 <_dtoa_r+0x3b6>
 800f182:	ee27 7b03 	vmul.f64	d7, d7, d3
 800f186:	ee26 6b03 	vmul.f64	d6, d6, d3
 800f18a:	e7e0      	b.n	800f14e <_dtoa_r+0x4ce>
 800f18c:	4621      	mov	r1, r4
 800f18e:	463e      	mov	r6, r7
 800f190:	ee27 7b04 	vmul.f64	d7, d7, d4
 800f194:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800f198:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800f19c:	ee14 2a90 	vmov	r2, s9
 800f1a0:	3230      	adds	r2, #48	@ 0x30
 800f1a2:	f806 2b01 	strb.w	r2, [r6], #1
 800f1a6:	42a6      	cmp	r6, r4
 800f1a8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800f1ac:	ee36 6b45 	vsub.f64	d6, d6, d5
 800f1b0:	d119      	bne.n	800f1e6 <_dtoa_r+0x566>
 800f1b2:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800f1b6:	ee37 4b05 	vadd.f64	d4, d7, d5
 800f1ba:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800f1be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f1c2:	dc4a      	bgt.n	800f25a <_dtoa_r+0x5da>
 800f1c4:	ee35 5b47 	vsub.f64	d5, d5, d7
 800f1c8:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800f1cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f1d0:	f57f af31 	bpl.w	800f036 <_dtoa_r+0x3b6>
 800f1d4:	460e      	mov	r6, r1
 800f1d6:	3901      	subs	r1, #1
 800f1d8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f1dc:	2b30      	cmp	r3, #48	@ 0x30
 800f1de:	d0f9      	beq.n	800f1d4 <_dtoa_r+0x554>
 800f1e0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800f1e4:	e027      	b.n	800f236 <_dtoa_r+0x5b6>
 800f1e6:	ee26 6b03 	vmul.f64	d6, d6, d3
 800f1ea:	e7d5      	b.n	800f198 <_dtoa_r+0x518>
 800f1ec:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f1f0:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800f1f4:	463e      	mov	r6, r7
 800f1f6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800f1fa:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800f1fe:	ee15 3a10 	vmov	r3, s10
 800f202:	3330      	adds	r3, #48	@ 0x30
 800f204:	f806 3b01 	strb.w	r3, [r6], #1
 800f208:	1bf3      	subs	r3, r6, r7
 800f20a:	459a      	cmp	sl, r3
 800f20c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800f210:	eea3 7b46 	vfms.f64	d7, d3, d6
 800f214:	d132      	bne.n	800f27c <_dtoa_r+0x5fc>
 800f216:	ee37 7b07 	vadd.f64	d7, d7, d7
 800f21a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800f21e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f222:	dc18      	bgt.n	800f256 <_dtoa_r+0x5d6>
 800f224:	eeb4 7b46 	vcmp.f64	d7, d6
 800f228:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f22c:	d103      	bne.n	800f236 <_dtoa_r+0x5b6>
 800f22e:	ee15 3a10 	vmov	r3, s10
 800f232:	07db      	lsls	r3, r3, #31
 800f234:	d40f      	bmi.n	800f256 <_dtoa_r+0x5d6>
 800f236:	9901      	ldr	r1, [sp, #4]
 800f238:	4648      	mov	r0, r9
 800f23a:	f000 ff0b 	bl	8010054 <_Bfree>
 800f23e:	2300      	movs	r3, #0
 800f240:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f242:	7033      	strb	r3, [r6, #0]
 800f244:	f108 0301 	add.w	r3, r8, #1
 800f248:	6013      	str	r3, [r2, #0]
 800f24a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800f24c:	2b00      	cmp	r3, #0
 800f24e:	f000 824b 	beq.w	800f6e8 <_dtoa_r+0xa68>
 800f252:	601e      	str	r6, [r3, #0]
 800f254:	e248      	b.n	800f6e8 <_dtoa_r+0xa68>
 800f256:	f8cd 8014 	str.w	r8, [sp, #20]
 800f25a:	4633      	mov	r3, r6
 800f25c:	461e      	mov	r6, r3
 800f25e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f262:	2a39      	cmp	r2, #57	@ 0x39
 800f264:	d106      	bne.n	800f274 <_dtoa_r+0x5f4>
 800f266:	429f      	cmp	r7, r3
 800f268:	d1f8      	bne.n	800f25c <_dtoa_r+0x5dc>
 800f26a:	9a05      	ldr	r2, [sp, #20]
 800f26c:	3201      	adds	r2, #1
 800f26e:	9205      	str	r2, [sp, #20]
 800f270:	2230      	movs	r2, #48	@ 0x30
 800f272:	703a      	strb	r2, [r7, #0]
 800f274:	781a      	ldrb	r2, [r3, #0]
 800f276:	3201      	adds	r2, #1
 800f278:	701a      	strb	r2, [r3, #0]
 800f27a:	e7b1      	b.n	800f1e0 <_dtoa_r+0x560>
 800f27c:	ee27 7b04 	vmul.f64	d7, d7, d4
 800f280:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800f284:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f288:	d1b5      	bne.n	800f1f6 <_dtoa_r+0x576>
 800f28a:	e7d4      	b.n	800f236 <_dtoa_r+0x5b6>
 800f28c:	08013170 	.word	0x08013170
 800f290:	08013148 	.word	0x08013148
 800f294:	9908      	ldr	r1, [sp, #32]
 800f296:	2900      	cmp	r1, #0
 800f298:	f000 80e9 	beq.w	800f46e <_dtoa_r+0x7ee>
 800f29c:	9907      	ldr	r1, [sp, #28]
 800f29e:	2901      	cmp	r1, #1
 800f2a0:	f300 80cb 	bgt.w	800f43a <_dtoa_r+0x7ba>
 800f2a4:	2d00      	cmp	r5, #0
 800f2a6:	f000 80c4 	beq.w	800f432 <_dtoa_r+0x7b2>
 800f2aa:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800f2ae:	9e04      	ldr	r6, [sp, #16]
 800f2b0:	461c      	mov	r4, r3
 800f2b2:	9305      	str	r3, [sp, #20]
 800f2b4:	9b04      	ldr	r3, [sp, #16]
 800f2b6:	4413      	add	r3, r2
 800f2b8:	9304      	str	r3, [sp, #16]
 800f2ba:	9b06      	ldr	r3, [sp, #24]
 800f2bc:	2101      	movs	r1, #1
 800f2be:	4413      	add	r3, r2
 800f2c0:	4648      	mov	r0, r9
 800f2c2:	9306      	str	r3, [sp, #24]
 800f2c4:	f000 ffc4 	bl	8010250 <__i2b>
 800f2c8:	9b05      	ldr	r3, [sp, #20]
 800f2ca:	4605      	mov	r5, r0
 800f2cc:	b166      	cbz	r6, 800f2e8 <_dtoa_r+0x668>
 800f2ce:	9a06      	ldr	r2, [sp, #24]
 800f2d0:	2a00      	cmp	r2, #0
 800f2d2:	dd09      	ble.n	800f2e8 <_dtoa_r+0x668>
 800f2d4:	42b2      	cmp	r2, r6
 800f2d6:	9904      	ldr	r1, [sp, #16]
 800f2d8:	bfa8      	it	ge
 800f2da:	4632      	movge	r2, r6
 800f2dc:	1a89      	subs	r1, r1, r2
 800f2de:	9104      	str	r1, [sp, #16]
 800f2e0:	9906      	ldr	r1, [sp, #24]
 800f2e2:	1ab6      	subs	r6, r6, r2
 800f2e4:	1a8a      	subs	r2, r1, r2
 800f2e6:	9206      	str	r2, [sp, #24]
 800f2e8:	b30b      	cbz	r3, 800f32e <_dtoa_r+0x6ae>
 800f2ea:	9a08      	ldr	r2, [sp, #32]
 800f2ec:	2a00      	cmp	r2, #0
 800f2ee:	f000 80c5 	beq.w	800f47c <_dtoa_r+0x7fc>
 800f2f2:	2c00      	cmp	r4, #0
 800f2f4:	f000 80bf 	beq.w	800f476 <_dtoa_r+0x7f6>
 800f2f8:	4629      	mov	r1, r5
 800f2fa:	4622      	mov	r2, r4
 800f2fc:	4648      	mov	r0, r9
 800f2fe:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f300:	f001 f85e 	bl	80103c0 <__pow5mult>
 800f304:	9a01      	ldr	r2, [sp, #4]
 800f306:	4601      	mov	r1, r0
 800f308:	4605      	mov	r5, r0
 800f30a:	4648      	mov	r0, r9
 800f30c:	f000 ffb6 	bl	801027c <__multiply>
 800f310:	9901      	ldr	r1, [sp, #4]
 800f312:	9005      	str	r0, [sp, #20]
 800f314:	4648      	mov	r0, r9
 800f316:	f000 fe9d 	bl	8010054 <_Bfree>
 800f31a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f31c:	1b1b      	subs	r3, r3, r4
 800f31e:	f000 80b0 	beq.w	800f482 <_dtoa_r+0x802>
 800f322:	9905      	ldr	r1, [sp, #20]
 800f324:	461a      	mov	r2, r3
 800f326:	4648      	mov	r0, r9
 800f328:	f001 f84a 	bl	80103c0 <__pow5mult>
 800f32c:	9001      	str	r0, [sp, #4]
 800f32e:	2101      	movs	r1, #1
 800f330:	4648      	mov	r0, r9
 800f332:	f000 ff8d 	bl	8010250 <__i2b>
 800f336:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f338:	4604      	mov	r4, r0
 800f33a:	2b00      	cmp	r3, #0
 800f33c:	f000 81da 	beq.w	800f6f4 <_dtoa_r+0xa74>
 800f340:	461a      	mov	r2, r3
 800f342:	4601      	mov	r1, r0
 800f344:	4648      	mov	r0, r9
 800f346:	f001 f83b 	bl	80103c0 <__pow5mult>
 800f34a:	9b07      	ldr	r3, [sp, #28]
 800f34c:	2b01      	cmp	r3, #1
 800f34e:	4604      	mov	r4, r0
 800f350:	f300 80a0 	bgt.w	800f494 <_dtoa_r+0x814>
 800f354:	9b02      	ldr	r3, [sp, #8]
 800f356:	2b00      	cmp	r3, #0
 800f358:	f040 8096 	bne.w	800f488 <_dtoa_r+0x808>
 800f35c:	9b03      	ldr	r3, [sp, #12]
 800f35e:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800f362:	2a00      	cmp	r2, #0
 800f364:	f040 8092 	bne.w	800f48c <_dtoa_r+0x80c>
 800f368:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800f36c:	0d12      	lsrs	r2, r2, #20
 800f36e:	0512      	lsls	r2, r2, #20
 800f370:	2a00      	cmp	r2, #0
 800f372:	f000 808d 	beq.w	800f490 <_dtoa_r+0x810>
 800f376:	9b04      	ldr	r3, [sp, #16]
 800f378:	3301      	adds	r3, #1
 800f37a:	9304      	str	r3, [sp, #16]
 800f37c:	9b06      	ldr	r3, [sp, #24]
 800f37e:	3301      	adds	r3, #1
 800f380:	9306      	str	r3, [sp, #24]
 800f382:	2301      	movs	r3, #1
 800f384:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f386:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f388:	2b00      	cmp	r3, #0
 800f38a:	f000 81b9 	beq.w	800f700 <_dtoa_r+0xa80>
 800f38e:	6922      	ldr	r2, [r4, #16]
 800f390:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800f394:	6910      	ldr	r0, [r2, #16]
 800f396:	f000 ff0f 	bl	80101b8 <__hi0bits>
 800f39a:	f1c0 0020 	rsb	r0, r0, #32
 800f39e:	9b06      	ldr	r3, [sp, #24]
 800f3a0:	4418      	add	r0, r3
 800f3a2:	f010 001f 	ands.w	r0, r0, #31
 800f3a6:	f000 8081 	beq.w	800f4ac <_dtoa_r+0x82c>
 800f3aa:	f1c0 0220 	rsb	r2, r0, #32
 800f3ae:	2a04      	cmp	r2, #4
 800f3b0:	dd73      	ble.n	800f49a <_dtoa_r+0x81a>
 800f3b2:	9b04      	ldr	r3, [sp, #16]
 800f3b4:	f1c0 001c 	rsb	r0, r0, #28
 800f3b8:	4403      	add	r3, r0
 800f3ba:	9304      	str	r3, [sp, #16]
 800f3bc:	9b06      	ldr	r3, [sp, #24]
 800f3be:	4406      	add	r6, r0
 800f3c0:	4403      	add	r3, r0
 800f3c2:	9306      	str	r3, [sp, #24]
 800f3c4:	9b04      	ldr	r3, [sp, #16]
 800f3c6:	2b00      	cmp	r3, #0
 800f3c8:	dd05      	ble.n	800f3d6 <_dtoa_r+0x756>
 800f3ca:	9901      	ldr	r1, [sp, #4]
 800f3cc:	461a      	mov	r2, r3
 800f3ce:	4648      	mov	r0, r9
 800f3d0:	f001 f850 	bl	8010474 <__lshift>
 800f3d4:	9001      	str	r0, [sp, #4]
 800f3d6:	9b06      	ldr	r3, [sp, #24]
 800f3d8:	2b00      	cmp	r3, #0
 800f3da:	dd05      	ble.n	800f3e8 <_dtoa_r+0x768>
 800f3dc:	4621      	mov	r1, r4
 800f3de:	461a      	mov	r2, r3
 800f3e0:	4648      	mov	r0, r9
 800f3e2:	f001 f847 	bl	8010474 <__lshift>
 800f3e6:	4604      	mov	r4, r0
 800f3e8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f3ea:	2b00      	cmp	r3, #0
 800f3ec:	d060      	beq.n	800f4b0 <_dtoa_r+0x830>
 800f3ee:	9801      	ldr	r0, [sp, #4]
 800f3f0:	4621      	mov	r1, r4
 800f3f2:	f001 f8ab 	bl	801054c <__mcmp>
 800f3f6:	2800      	cmp	r0, #0
 800f3f8:	da5a      	bge.n	800f4b0 <_dtoa_r+0x830>
 800f3fa:	f108 33ff 	add.w	r3, r8, #4294967295
 800f3fe:	9305      	str	r3, [sp, #20]
 800f400:	9901      	ldr	r1, [sp, #4]
 800f402:	2300      	movs	r3, #0
 800f404:	220a      	movs	r2, #10
 800f406:	4648      	mov	r0, r9
 800f408:	f000 fe46 	bl	8010098 <__multadd>
 800f40c:	9b08      	ldr	r3, [sp, #32]
 800f40e:	9001      	str	r0, [sp, #4]
 800f410:	2b00      	cmp	r3, #0
 800f412:	f000 8177 	beq.w	800f704 <_dtoa_r+0xa84>
 800f416:	4629      	mov	r1, r5
 800f418:	2300      	movs	r3, #0
 800f41a:	220a      	movs	r2, #10
 800f41c:	4648      	mov	r0, r9
 800f41e:	f000 fe3b 	bl	8010098 <__multadd>
 800f422:	f1bb 0f00 	cmp.w	fp, #0
 800f426:	4605      	mov	r5, r0
 800f428:	dc6e      	bgt.n	800f508 <_dtoa_r+0x888>
 800f42a:	9b07      	ldr	r3, [sp, #28]
 800f42c:	2b02      	cmp	r3, #2
 800f42e:	dc48      	bgt.n	800f4c2 <_dtoa_r+0x842>
 800f430:	e06a      	b.n	800f508 <_dtoa_r+0x888>
 800f432:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f434:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800f438:	e739      	b.n	800f2ae <_dtoa_r+0x62e>
 800f43a:	f10a 34ff 	add.w	r4, sl, #4294967295
 800f43e:	42a3      	cmp	r3, r4
 800f440:	db07      	blt.n	800f452 <_dtoa_r+0x7d2>
 800f442:	f1ba 0f00 	cmp.w	sl, #0
 800f446:	eba3 0404 	sub.w	r4, r3, r4
 800f44a:	db0b      	blt.n	800f464 <_dtoa_r+0x7e4>
 800f44c:	9e04      	ldr	r6, [sp, #16]
 800f44e:	4652      	mov	r2, sl
 800f450:	e72f      	b.n	800f2b2 <_dtoa_r+0x632>
 800f452:	1ae2      	subs	r2, r4, r3
 800f454:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f456:	9e04      	ldr	r6, [sp, #16]
 800f458:	4413      	add	r3, r2
 800f45a:	930a      	str	r3, [sp, #40]	@ 0x28
 800f45c:	4652      	mov	r2, sl
 800f45e:	4623      	mov	r3, r4
 800f460:	2400      	movs	r4, #0
 800f462:	e726      	b.n	800f2b2 <_dtoa_r+0x632>
 800f464:	9a04      	ldr	r2, [sp, #16]
 800f466:	eba2 060a 	sub.w	r6, r2, sl
 800f46a:	2200      	movs	r2, #0
 800f46c:	e721      	b.n	800f2b2 <_dtoa_r+0x632>
 800f46e:	9e04      	ldr	r6, [sp, #16]
 800f470:	9d08      	ldr	r5, [sp, #32]
 800f472:	461c      	mov	r4, r3
 800f474:	e72a      	b.n	800f2cc <_dtoa_r+0x64c>
 800f476:	9a01      	ldr	r2, [sp, #4]
 800f478:	9205      	str	r2, [sp, #20]
 800f47a:	e752      	b.n	800f322 <_dtoa_r+0x6a2>
 800f47c:	9901      	ldr	r1, [sp, #4]
 800f47e:	461a      	mov	r2, r3
 800f480:	e751      	b.n	800f326 <_dtoa_r+0x6a6>
 800f482:	9b05      	ldr	r3, [sp, #20]
 800f484:	9301      	str	r3, [sp, #4]
 800f486:	e752      	b.n	800f32e <_dtoa_r+0x6ae>
 800f488:	2300      	movs	r3, #0
 800f48a:	e77b      	b.n	800f384 <_dtoa_r+0x704>
 800f48c:	9b02      	ldr	r3, [sp, #8]
 800f48e:	e779      	b.n	800f384 <_dtoa_r+0x704>
 800f490:	920b      	str	r2, [sp, #44]	@ 0x2c
 800f492:	e778      	b.n	800f386 <_dtoa_r+0x706>
 800f494:	2300      	movs	r3, #0
 800f496:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f498:	e779      	b.n	800f38e <_dtoa_r+0x70e>
 800f49a:	d093      	beq.n	800f3c4 <_dtoa_r+0x744>
 800f49c:	9b04      	ldr	r3, [sp, #16]
 800f49e:	321c      	adds	r2, #28
 800f4a0:	4413      	add	r3, r2
 800f4a2:	9304      	str	r3, [sp, #16]
 800f4a4:	9b06      	ldr	r3, [sp, #24]
 800f4a6:	4416      	add	r6, r2
 800f4a8:	4413      	add	r3, r2
 800f4aa:	e78a      	b.n	800f3c2 <_dtoa_r+0x742>
 800f4ac:	4602      	mov	r2, r0
 800f4ae:	e7f5      	b.n	800f49c <_dtoa_r+0x81c>
 800f4b0:	f1ba 0f00 	cmp.w	sl, #0
 800f4b4:	f8cd 8014 	str.w	r8, [sp, #20]
 800f4b8:	46d3      	mov	fp, sl
 800f4ba:	dc21      	bgt.n	800f500 <_dtoa_r+0x880>
 800f4bc:	9b07      	ldr	r3, [sp, #28]
 800f4be:	2b02      	cmp	r3, #2
 800f4c0:	dd1e      	ble.n	800f500 <_dtoa_r+0x880>
 800f4c2:	f1bb 0f00 	cmp.w	fp, #0
 800f4c6:	f47f addc 	bne.w	800f082 <_dtoa_r+0x402>
 800f4ca:	4621      	mov	r1, r4
 800f4cc:	465b      	mov	r3, fp
 800f4ce:	2205      	movs	r2, #5
 800f4d0:	4648      	mov	r0, r9
 800f4d2:	f000 fde1 	bl	8010098 <__multadd>
 800f4d6:	4601      	mov	r1, r0
 800f4d8:	4604      	mov	r4, r0
 800f4da:	9801      	ldr	r0, [sp, #4]
 800f4dc:	f001 f836 	bl	801054c <__mcmp>
 800f4e0:	2800      	cmp	r0, #0
 800f4e2:	f77f adce 	ble.w	800f082 <_dtoa_r+0x402>
 800f4e6:	463e      	mov	r6, r7
 800f4e8:	2331      	movs	r3, #49	@ 0x31
 800f4ea:	f806 3b01 	strb.w	r3, [r6], #1
 800f4ee:	9b05      	ldr	r3, [sp, #20]
 800f4f0:	3301      	adds	r3, #1
 800f4f2:	9305      	str	r3, [sp, #20]
 800f4f4:	e5c9      	b.n	800f08a <_dtoa_r+0x40a>
 800f4f6:	f8cd 8014 	str.w	r8, [sp, #20]
 800f4fa:	4654      	mov	r4, sl
 800f4fc:	4625      	mov	r5, r4
 800f4fe:	e7f2      	b.n	800f4e6 <_dtoa_r+0x866>
 800f500:	9b08      	ldr	r3, [sp, #32]
 800f502:	2b00      	cmp	r3, #0
 800f504:	f000 8102 	beq.w	800f70c <_dtoa_r+0xa8c>
 800f508:	2e00      	cmp	r6, #0
 800f50a:	dd05      	ble.n	800f518 <_dtoa_r+0x898>
 800f50c:	4629      	mov	r1, r5
 800f50e:	4632      	mov	r2, r6
 800f510:	4648      	mov	r0, r9
 800f512:	f000 ffaf 	bl	8010474 <__lshift>
 800f516:	4605      	mov	r5, r0
 800f518:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f51a:	2b00      	cmp	r3, #0
 800f51c:	d058      	beq.n	800f5d0 <_dtoa_r+0x950>
 800f51e:	6869      	ldr	r1, [r5, #4]
 800f520:	4648      	mov	r0, r9
 800f522:	f000 fd57 	bl	800ffd4 <_Balloc>
 800f526:	4606      	mov	r6, r0
 800f528:	b928      	cbnz	r0, 800f536 <_dtoa_r+0x8b6>
 800f52a:	4b82      	ldr	r3, [pc, #520]	@ (800f734 <_dtoa_r+0xab4>)
 800f52c:	4602      	mov	r2, r0
 800f52e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800f532:	f7ff bbbe 	b.w	800ecb2 <_dtoa_r+0x32>
 800f536:	692a      	ldr	r2, [r5, #16]
 800f538:	3202      	adds	r2, #2
 800f53a:	0092      	lsls	r2, r2, #2
 800f53c:	f105 010c 	add.w	r1, r5, #12
 800f540:	300c      	adds	r0, #12
 800f542:	f7ff fadc 	bl	800eafe <memcpy>
 800f546:	2201      	movs	r2, #1
 800f548:	4631      	mov	r1, r6
 800f54a:	4648      	mov	r0, r9
 800f54c:	f000 ff92 	bl	8010474 <__lshift>
 800f550:	1c7b      	adds	r3, r7, #1
 800f552:	9304      	str	r3, [sp, #16]
 800f554:	eb07 030b 	add.w	r3, r7, fp
 800f558:	9309      	str	r3, [sp, #36]	@ 0x24
 800f55a:	9b02      	ldr	r3, [sp, #8]
 800f55c:	f003 0301 	and.w	r3, r3, #1
 800f560:	46a8      	mov	r8, r5
 800f562:	9308      	str	r3, [sp, #32]
 800f564:	4605      	mov	r5, r0
 800f566:	9b04      	ldr	r3, [sp, #16]
 800f568:	9801      	ldr	r0, [sp, #4]
 800f56a:	4621      	mov	r1, r4
 800f56c:	f103 3bff 	add.w	fp, r3, #4294967295
 800f570:	f7ff fafc 	bl	800eb6c <quorem>
 800f574:	4641      	mov	r1, r8
 800f576:	9002      	str	r0, [sp, #8]
 800f578:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800f57c:	9801      	ldr	r0, [sp, #4]
 800f57e:	f000 ffe5 	bl	801054c <__mcmp>
 800f582:	462a      	mov	r2, r5
 800f584:	9006      	str	r0, [sp, #24]
 800f586:	4621      	mov	r1, r4
 800f588:	4648      	mov	r0, r9
 800f58a:	f000 fffb 	bl	8010584 <__mdiff>
 800f58e:	68c2      	ldr	r2, [r0, #12]
 800f590:	4606      	mov	r6, r0
 800f592:	b9fa      	cbnz	r2, 800f5d4 <_dtoa_r+0x954>
 800f594:	4601      	mov	r1, r0
 800f596:	9801      	ldr	r0, [sp, #4]
 800f598:	f000 ffd8 	bl	801054c <__mcmp>
 800f59c:	4602      	mov	r2, r0
 800f59e:	4631      	mov	r1, r6
 800f5a0:	4648      	mov	r0, r9
 800f5a2:	920a      	str	r2, [sp, #40]	@ 0x28
 800f5a4:	f000 fd56 	bl	8010054 <_Bfree>
 800f5a8:	9b07      	ldr	r3, [sp, #28]
 800f5aa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f5ac:	9e04      	ldr	r6, [sp, #16]
 800f5ae:	ea42 0103 	orr.w	r1, r2, r3
 800f5b2:	9b08      	ldr	r3, [sp, #32]
 800f5b4:	4319      	orrs	r1, r3
 800f5b6:	d10f      	bne.n	800f5d8 <_dtoa_r+0x958>
 800f5b8:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800f5bc:	d028      	beq.n	800f610 <_dtoa_r+0x990>
 800f5be:	9b06      	ldr	r3, [sp, #24]
 800f5c0:	2b00      	cmp	r3, #0
 800f5c2:	dd02      	ble.n	800f5ca <_dtoa_r+0x94a>
 800f5c4:	9b02      	ldr	r3, [sp, #8]
 800f5c6:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800f5ca:	f88b a000 	strb.w	sl, [fp]
 800f5ce:	e55e      	b.n	800f08e <_dtoa_r+0x40e>
 800f5d0:	4628      	mov	r0, r5
 800f5d2:	e7bd      	b.n	800f550 <_dtoa_r+0x8d0>
 800f5d4:	2201      	movs	r2, #1
 800f5d6:	e7e2      	b.n	800f59e <_dtoa_r+0x91e>
 800f5d8:	9b06      	ldr	r3, [sp, #24]
 800f5da:	2b00      	cmp	r3, #0
 800f5dc:	db04      	blt.n	800f5e8 <_dtoa_r+0x968>
 800f5de:	9907      	ldr	r1, [sp, #28]
 800f5e0:	430b      	orrs	r3, r1
 800f5e2:	9908      	ldr	r1, [sp, #32]
 800f5e4:	430b      	orrs	r3, r1
 800f5e6:	d120      	bne.n	800f62a <_dtoa_r+0x9aa>
 800f5e8:	2a00      	cmp	r2, #0
 800f5ea:	ddee      	ble.n	800f5ca <_dtoa_r+0x94a>
 800f5ec:	9901      	ldr	r1, [sp, #4]
 800f5ee:	2201      	movs	r2, #1
 800f5f0:	4648      	mov	r0, r9
 800f5f2:	f000 ff3f 	bl	8010474 <__lshift>
 800f5f6:	4621      	mov	r1, r4
 800f5f8:	9001      	str	r0, [sp, #4]
 800f5fa:	f000 ffa7 	bl	801054c <__mcmp>
 800f5fe:	2800      	cmp	r0, #0
 800f600:	dc03      	bgt.n	800f60a <_dtoa_r+0x98a>
 800f602:	d1e2      	bne.n	800f5ca <_dtoa_r+0x94a>
 800f604:	f01a 0f01 	tst.w	sl, #1
 800f608:	d0df      	beq.n	800f5ca <_dtoa_r+0x94a>
 800f60a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800f60e:	d1d9      	bne.n	800f5c4 <_dtoa_r+0x944>
 800f610:	2339      	movs	r3, #57	@ 0x39
 800f612:	f88b 3000 	strb.w	r3, [fp]
 800f616:	4633      	mov	r3, r6
 800f618:	461e      	mov	r6, r3
 800f61a:	3b01      	subs	r3, #1
 800f61c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800f620:	2a39      	cmp	r2, #57	@ 0x39
 800f622:	d052      	beq.n	800f6ca <_dtoa_r+0xa4a>
 800f624:	3201      	adds	r2, #1
 800f626:	701a      	strb	r2, [r3, #0]
 800f628:	e531      	b.n	800f08e <_dtoa_r+0x40e>
 800f62a:	2a00      	cmp	r2, #0
 800f62c:	dd07      	ble.n	800f63e <_dtoa_r+0x9be>
 800f62e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800f632:	d0ed      	beq.n	800f610 <_dtoa_r+0x990>
 800f634:	f10a 0301 	add.w	r3, sl, #1
 800f638:	f88b 3000 	strb.w	r3, [fp]
 800f63c:	e527      	b.n	800f08e <_dtoa_r+0x40e>
 800f63e:	9b04      	ldr	r3, [sp, #16]
 800f640:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f642:	f803 ac01 	strb.w	sl, [r3, #-1]
 800f646:	4293      	cmp	r3, r2
 800f648:	d029      	beq.n	800f69e <_dtoa_r+0xa1e>
 800f64a:	9901      	ldr	r1, [sp, #4]
 800f64c:	2300      	movs	r3, #0
 800f64e:	220a      	movs	r2, #10
 800f650:	4648      	mov	r0, r9
 800f652:	f000 fd21 	bl	8010098 <__multadd>
 800f656:	45a8      	cmp	r8, r5
 800f658:	9001      	str	r0, [sp, #4]
 800f65a:	f04f 0300 	mov.w	r3, #0
 800f65e:	f04f 020a 	mov.w	r2, #10
 800f662:	4641      	mov	r1, r8
 800f664:	4648      	mov	r0, r9
 800f666:	d107      	bne.n	800f678 <_dtoa_r+0x9f8>
 800f668:	f000 fd16 	bl	8010098 <__multadd>
 800f66c:	4680      	mov	r8, r0
 800f66e:	4605      	mov	r5, r0
 800f670:	9b04      	ldr	r3, [sp, #16]
 800f672:	3301      	adds	r3, #1
 800f674:	9304      	str	r3, [sp, #16]
 800f676:	e776      	b.n	800f566 <_dtoa_r+0x8e6>
 800f678:	f000 fd0e 	bl	8010098 <__multadd>
 800f67c:	4629      	mov	r1, r5
 800f67e:	4680      	mov	r8, r0
 800f680:	2300      	movs	r3, #0
 800f682:	220a      	movs	r2, #10
 800f684:	4648      	mov	r0, r9
 800f686:	f000 fd07 	bl	8010098 <__multadd>
 800f68a:	4605      	mov	r5, r0
 800f68c:	e7f0      	b.n	800f670 <_dtoa_r+0x9f0>
 800f68e:	f1bb 0f00 	cmp.w	fp, #0
 800f692:	bfcc      	ite	gt
 800f694:	465e      	movgt	r6, fp
 800f696:	2601      	movle	r6, #1
 800f698:	443e      	add	r6, r7
 800f69a:	f04f 0800 	mov.w	r8, #0
 800f69e:	9901      	ldr	r1, [sp, #4]
 800f6a0:	2201      	movs	r2, #1
 800f6a2:	4648      	mov	r0, r9
 800f6a4:	f000 fee6 	bl	8010474 <__lshift>
 800f6a8:	4621      	mov	r1, r4
 800f6aa:	9001      	str	r0, [sp, #4]
 800f6ac:	f000 ff4e 	bl	801054c <__mcmp>
 800f6b0:	2800      	cmp	r0, #0
 800f6b2:	dcb0      	bgt.n	800f616 <_dtoa_r+0x996>
 800f6b4:	d102      	bne.n	800f6bc <_dtoa_r+0xa3c>
 800f6b6:	f01a 0f01 	tst.w	sl, #1
 800f6ba:	d1ac      	bne.n	800f616 <_dtoa_r+0x996>
 800f6bc:	4633      	mov	r3, r6
 800f6be:	461e      	mov	r6, r3
 800f6c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f6c4:	2a30      	cmp	r2, #48	@ 0x30
 800f6c6:	d0fa      	beq.n	800f6be <_dtoa_r+0xa3e>
 800f6c8:	e4e1      	b.n	800f08e <_dtoa_r+0x40e>
 800f6ca:	429f      	cmp	r7, r3
 800f6cc:	d1a4      	bne.n	800f618 <_dtoa_r+0x998>
 800f6ce:	9b05      	ldr	r3, [sp, #20]
 800f6d0:	3301      	adds	r3, #1
 800f6d2:	9305      	str	r3, [sp, #20]
 800f6d4:	2331      	movs	r3, #49	@ 0x31
 800f6d6:	703b      	strb	r3, [r7, #0]
 800f6d8:	e4d9      	b.n	800f08e <_dtoa_r+0x40e>
 800f6da:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800f6dc:	4f16      	ldr	r7, [pc, #88]	@ (800f738 <_dtoa_r+0xab8>)
 800f6de:	b11b      	cbz	r3, 800f6e8 <_dtoa_r+0xa68>
 800f6e0:	f107 0308 	add.w	r3, r7, #8
 800f6e4:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800f6e6:	6013      	str	r3, [r2, #0]
 800f6e8:	4638      	mov	r0, r7
 800f6ea:	b011      	add	sp, #68	@ 0x44
 800f6ec:	ecbd 8b02 	vpop	{d8}
 800f6f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f6f4:	9b07      	ldr	r3, [sp, #28]
 800f6f6:	2b01      	cmp	r3, #1
 800f6f8:	f77f ae2c 	ble.w	800f354 <_dtoa_r+0x6d4>
 800f6fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f6fe:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f700:	2001      	movs	r0, #1
 800f702:	e64c      	b.n	800f39e <_dtoa_r+0x71e>
 800f704:	f1bb 0f00 	cmp.w	fp, #0
 800f708:	f77f aed8 	ble.w	800f4bc <_dtoa_r+0x83c>
 800f70c:	463e      	mov	r6, r7
 800f70e:	9801      	ldr	r0, [sp, #4]
 800f710:	4621      	mov	r1, r4
 800f712:	f7ff fa2b 	bl	800eb6c <quorem>
 800f716:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800f71a:	f806 ab01 	strb.w	sl, [r6], #1
 800f71e:	1bf2      	subs	r2, r6, r7
 800f720:	4593      	cmp	fp, r2
 800f722:	ddb4      	ble.n	800f68e <_dtoa_r+0xa0e>
 800f724:	9901      	ldr	r1, [sp, #4]
 800f726:	2300      	movs	r3, #0
 800f728:	220a      	movs	r2, #10
 800f72a:	4648      	mov	r0, r9
 800f72c:	f000 fcb4 	bl	8010098 <__multadd>
 800f730:	9001      	str	r0, [sp, #4]
 800f732:	e7ec      	b.n	800f70e <_dtoa_r+0xa8e>
 800f734:	08012f08 	.word	0x08012f08
 800f738:	08012ea3 	.word	0x08012ea3

0800f73c <_free_r>:
 800f73c:	b538      	push	{r3, r4, r5, lr}
 800f73e:	4605      	mov	r5, r0
 800f740:	2900      	cmp	r1, #0
 800f742:	d041      	beq.n	800f7c8 <_free_r+0x8c>
 800f744:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f748:	1f0c      	subs	r4, r1, #4
 800f74a:	2b00      	cmp	r3, #0
 800f74c:	bfb8      	it	lt
 800f74e:	18e4      	addlt	r4, r4, r3
 800f750:	f000 fc34 	bl	800ffbc <__malloc_lock>
 800f754:	4a1d      	ldr	r2, [pc, #116]	@ (800f7cc <_free_r+0x90>)
 800f756:	6813      	ldr	r3, [r2, #0]
 800f758:	b933      	cbnz	r3, 800f768 <_free_r+0x2c>
 800f75a:	6063      	str	r3, [r4, #4]
 800f75c:	6014      	str	r4, [r2, #0]
 800f75e:	4628      	mov	r0, r5
 800f760:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f764:	f000 bc30 	b.w	800ffc8 <__malloc_unlock>
 800f768:	42a3      	cmp	r3, r4
 800f76a:	d908      	bls.n	800f77e <_free_r+0x42>
 800f76c:	6820      	ldr	r0, [r4, #0]
 800f76e:	1821      	adds	r1, r4, r0
 800f770:	428b      	cmp	r3, r1
 800f772:	bf01      	itttt	eq
 800f774:	6819      	ldreq	r1, [r3, #0]
 800f776:	685b      	ldreq	r3, [r3, #4]
 800f778:	1809      	addeq	r1, r1, r0
 800f77a:	6021      	streq	r1, [r4, #0]
 800f77c:	e7ed      	b.n	800f75a <_free_r+0x1e>
 800f77e:	461a      	mov	r2, r3
 800f780:	685b      	ldr	r3, [r3, #4]
 800f782:	b10b      	cbz	r3, 800f788 <_free_r+0x4c>
 800f784:	42a3      	cmp	r3, r4
 800f786:	d9fa      	bls.n	800f77e <_free_r+0x42>
 800f788:	6811      	ldr	r1, [r2, #0]
 800f78a:	1850      	adds	r0, r2, r1
 800f78c:	42a0      	cmp	r0, r4
 800f78e:	d10b      	bne.n	800f7a8 <_free_r+0x6c>
 800f790:	6820      	ldr	r0, [r4, #0]
 800f792:	4401      	add	r1, r0
 800f794:	1850      	adds	r0, r2, r1
 800f796:	4283      	cmp	r3, r0
 800f798:	6011      	str	r1, [r2, #0]
 800f79a:	d1e0      	bne.n	800f75e <_free_r+0x22>
 800f79c:	6818      	ldr	r0, [r3, #0]
 800f79e:	685b      	ldr	r3, [r3, #4]
 800f7a0:	6053      	str	r3, [r2, #4]
 800f7a2:	4408      	add	r0, r1
 800f7a4:	6010      	str	r0, [r2, #0]
 800f7a6:	e7da      	b.n	800f75e <_free_r+0x22>
 800f7a8:	d902      	bls.n	800f7b0 <_free_r+0x74>
 800f7aa:	230c      	movs	r3, #12
 800f7ac:	602b      	str	r3, [r5, #0]
 800f7ae:	e7d6      	b.n	800f75e <_free_r+0x22>
 800f7b0:	6820      	ldr	r0, [r4, #0]
 800f7b2:	1821      	adds	r1, r4, r0
 800f7b4:	428b      	cmp	r3, r1
 800f7b6:	bf04      	itt	eq
 800f7b8:	6819      	ldreq	r1, [r3, #0]
 800f7ba:	685b      	ldreq	r3, [r3, #4]
 800f7bc:	6063      	str	r3, [r4, #4]
 800f7be:	bf04      	itt	eq
 800f7c0:	1809      	addeq	r1, r1, r0
 800f7c2:	6021      	streq	r1, [r4, #0]
 800f7c4:	6054      	str	r4, [r2, #4]
 800f7c6:	e7ca      	b.n	800f75e <_free_r+0x22>
 800f7c8:	bd38      	pop	{r3, r4, r5, pc}
 800f7ca:	bf00      	nop
 800f7cc:	24000c38 	.word	0x24000c38

0800f7d0 <rshift>:
 800f7d0:	6903      	ldr	r3, [r0, #16]
 800f7d2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800f7d6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f7da:	ea4f 1261 	mov.w	r2, r1, asr #5
 800f7de:	f100 0414 	add.w	r4, r0, #20
 800f7e2:	dd45      	ble.n	800f870 <rshift+0xa0>
 800f7e4:	f011 011f 	ands.w	r1, r1, #31
 800f7e8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800f7ec:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800f7f0:	d10c      	bne.n	800f80c <rshift+0x3c>
 800f7f2:	f100 0710 	add.w	r7, r0, #16
 800f7f6:	4629      	mov	r1, r5
 800f7f8:	42b1      	cmp	r1, r6
 800f7fa:	d334      	bcc.n	800f866 <rshift+0x96>
 800f7fc:	1a9b      	subs	r3, r3, r2
 800f7fe:	009b      	lsls	r3, r3, #2
 800f800:	1eea      	subs	r2, r5, #3
 800f802:	4296      	cmp	r6, r2
 800f804:	bf38      	it	cc
 800f806:	2300      	movcc	r3, #0
 800f808:	4423      	add	r3, r4
 800f80a:	e015      	b.n	800f838 <rshift+0x68>
 800f80c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800f810:	f1c1 0820 	rsb	r8, r1, #32
 800f814:	40cf      	lsrs	r7, r1
 800f816:	f105 0e04 	add.w	lr, r5, #4
 800f81a:	46a1      	mov	r9, r4
 800f81c:	4576      	cmp	r6, lr
 800f81e:	46f4      	mov	ip, lr
 800f820:	d815      	bhi.n	800f84e <rshift+0x7e>
 800f822:	1a9a      	subs	r2, r3, r2
 800f824:	0092      	lsls	r2, r2, #2
 800f826:	3a04      	subs	r2, #4
 800f828:	3501      	adds	r5, #1
 800f82a:	42ae      	cmp	r6, r5
 800f82c:	bf38      	it	cc
 800f82e:	2200      	movcc	r2, #0
 800f830:	18a3      	adds	r3, r4, r2
 800f832:	50a7      	str	r7, [r4, r2]
 800f834:	b107      	cbz	r7, 800f838 <rshift+0x68>
 800f836:	3304      	adds	r3, #4
 800f838:	1b1a      	subs	r2, r3, r4
 800f83a:	42a3      	cmp	r3, r4
 800f83c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800f840:	bf08      	it	eq
 800f842:	2300      	moveq	r3, #0
 800f844:	6102      	str	r2, [r0, #16]
 800f846:	bf08      	it	eq
 800f848:	6143      	streq	r3, [r0, #20]
 800f84a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f84e:	f8dc c000 	ldr.w	ip, [ip]
 800f852:	fa0c fc08 	lsl.w	ip, ip, r8
 800f856:	ea4c 0707 	orr.w	r7, ip, r7
 800f85a:	f849 7b04 	str.w	r7, [r9], #4
 800f85e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800f862:	40cf      	lsrs	r7, r1
 800f864:	e7da      	b.n	800f81c <rshift+0x4c>
 800f866:	f851 cb04 	ldr.w	ip, [r1], #4
 800f86a:	f847 cf04 	str.w	ip, [r7, #4]!
 800f86e:	e7c3      	b.n	800f7f8 <rshift+0x28>
 800f870:	4623      	mov	r3, r4
 800f872:	e7e1      	b.n	800f838 <rshift+0x68>

0800f874 <__hexdig_fun>:
 800f874:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800f878:	2b09      	cmp	r3, #9
 800f87a:	d802      	bhi.n	800f882 <__hexdig_fun+0xe>
 800f87c:	3820      	subs	r0, #32
 800f87e:	b2c0      	uxtb	r0, r0
 800f880:	4770      	bx	lr
 800f882:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800f886:	2b05      	cmp	r3, #5
 800f888:	d801      	bhi.n	800f88e <__hexdig_fun+0x1a>
 800f88a:	3847      	subs	r0, #71	@ 0x47
 800f88c:	e7f7      	b.n	800f87e <__hexdig_fun+0xa>
 800f88e:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800f892:	2b05      	cmp	r3, #5
 800f894:	d801      	bhi.n	800f89a <__hexdig_fun+0x26>
 800f896:	3827      	subs	r0, #39	@ 0x27
 800f898:	e7f1      	b.n	800f87e <__hexdig_fun+0xa>
 800f89a:	2000      	movs	r0, #0
 800f89c:	4770      	bx	lr
	...

0800f8a0 <__gethex>:
 800f8a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f8a4:	b085      	sub	sp, #20
 800f8a6:	468a      	mov	sl, r1
 800f8a8:	9302      	str	r3, [sp, #8]
 800f8aa:	680b      	ldr	r3, [r1, #0]
 800f8ac:	9001      	str	r0, [sp, #4]
 800f8ae:	4690      	mov	r8, r2
 800f8b0:	1c9c      	adds	r4, r3, #2
 800f8b2:	46a1      	mov	r9, r4
 800f8b4:	f814 0b01 	ldrb.w	r0, [r4], #1
 800f8b8:	2830      	cmp	r0, #48	@ 0x30
 800f8ba:	d0fa      	beq.n	800f8b2 <__gethex+0x12>
 800f8bc:	eba9 0303 	sub.w	r3, r9, r3
 800f8c0:	f1a3 0b02 	sub.w	fp, r3, #2
 800f8c4:	f7ff ffd6 	bl	800f874 <__hexdig_fun>
 800f8c8:	4605      	mov	r5, r0
 800f8ca:	2800      	cmp	r0, #0
 800f8cc:	d168      	bne.n	800f9a0 <__gethex+0x100>
 800f8ce:	49a0      	ldr	r1, [pc, #640]	@ (800fb50 <__gethex+0x2b0>)
 800f8d0:	2201      	movs	r2, #1
 800f8d2:	4648      	mov	r0, r9
 800f8d4:	f7ff f804 	bl	800e8e0 <strncmp>
 800f8d8:	4607      	mov	r7, r0
 800f8da:	2800      	cmp	r0, #0
 800f8dc:	d167      	bne.n	800f9ae <__gethex+0x10e>
 800f8de:	f899 0001 	ldrb.w	r0, [r9, #1]
 800f8e2:	4626      	mov	r6, r4
 800f8e4:	f7ff ffc6 	bl	800f874 <__hexdig_fun>
 800f8e8:	2800      	cmp	r0, #0
 800f8ea:	d062      	beq.n	800f9b2 <__gethex+0x112>
 800f8ec:	4623      	mov	r3, r4
 800f8ee:	7818      	ldrb	r0, [r3, #0]
 800f8f0:	2830      	cmp	r0, #48	@ 0x30
 800f8f2:	4699      	mov	r9, r3
 800f8f4:	f103 0301 	add.w	r3, r3, #1
 800f8f8:	d0f9      	beq.n	800f8ee <__gethex+0x4e>
 800f8fa:	f7ff ffbb 	bl	800f874 <__hexdig_fun>
 800f8fe:	fab0 f580 	clz	r5, r0
 800f902:	096d      	lsrs	r5, r5, #5
 800f904:	f04f 0b01 	mov.w	fp, #1
 800f908:	464a      	mov	r2, r9
 800f90a:	4616      	mov	r6, r2
 800f90c:	3201      	adds	r2, #1
 800f90e:	7830      	ldrb	r0, [r6, #0]
 800f910:	f7ff ffb0 	bl	800f874 <__hexdig_fun>
 800f914:	2800      	cmp	r0, #0
 800f916:	d1f8      	bne.n	800f90a <__gethex+0x6a>
 800f918:	498d      	ldr	r1, [pc, #564]	@ (800fb50 <__gethex+0x2b0>)
 800f91a:	2201      	movs	r2, #1
 800f91c:	4630      	mov	r0, r6
 800f91e:	f7fe ffdf 	bl	800e8e0 <strncmp>
 800f922:	2800      	cmp	r0, #0
 800f924:	d13f      	bne.n	800f9a6 <__gethex+0x106>
 800f926:	b944      	cbnz	r4, 800f93a <__gethex+0x9a>
 800f928:	1c74      	adds	r4, r6, #1
 800f92a:	4622      	mov	r2, r4
 800f92c:	4616      	mov	r6, r2
 800f92e:	3201      	adds	r2, #1
 800f930:	7830      	ldrb	r0, [r6, #0]
 800f932:	f7ff ff9f 	bl	800f874 <__hexdig_fun>
 800f936:	2800      	cmp	r0, #0
 800f938:	d1f8      	bne.n	800f92c <__gethex+0x8c>
 800f93a:	1ba4      	subs	r4, r4, r6
 800f93c:	00a7      	lsls	r7, r4, #2
 800f93e:	7833      	ldrb	r3, [r6, #0]
 800f940:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800f944:	2b50      	cmp	r3, #80	@ 0x50
 800f946:	d13e      	bne.n	800f9c6 <__gethex+0x126>
 800f948:	7873      	ldrb	r3, [r6, #1]
 800f94a:	2b2b      	cmp	r3, #43	@ 0x2b
 800f94c:	d033      	beq.n	800f9b6 <__gethex+0x116>
 800f94e:	2b2d      	cmp	r3, #45	@ 0x2d
 800f950:	d034      	beq.n	800f9bc <__gethex+0x11c>
 800f952:	1c71      	adds	r1, r6, #1
 800f954:	2400      	movs	r4, #0
 800f956:	7808      	ldrb	r0, [r1, #0]
 800f958:	f7ff ff8c 	bl	800f874 <__hexdig_fun>
 800f95c:	1e43      	subs	r3, r0, #1
 800f95e:	b2db      	uxtb	r3, r3
 800f960:	2b18      	cmp	r3, #24
 800f962:	d830      	bhi.n	800f9c6 <__gethex+0x126>
 800f964:	f1a0 0210 	sub.w	r2, r0, #16
 800f968:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800f96c:	f7ff ff82 	bl	800f874 <__hexdig_fun>
 800f970:	f100 3cff 	add.w	ip, r0, #4294967295
 800f974:	fa5f fc8c 	uxtb.w	ip, ip
 800f978:	f1bc 0f18 	cmp.w	ip, #24
 800f97c:	f04f 030a 	mov.w	r3, #10
 800f980:	d91e      	bls.n	800f9c0 <__gethex+0x120>
 800f982:	b104      	cbz	r4, 800f986 <__gethex+0xe6>
 800f984:	4252      	negs	r2, r2
 800f986:	4417      	add	r7, r2
 800f988:	f8ca 1000 	str.w	r1, [sl]
 800f98c:	b1ed      	cbz	r5, 800f9ca <__gethex+0x12a>
 800f98e:	f1bb 0f00 	cmp.w	fp, #0
 800f992:	bf0c      	ite	eq
 800f994:	2506      	moveq	r5, #6
 800f996:	2500      	movne	r5, #0
 800f998:	4628      	mov	r0, r5
 800f99a:	b005      	add	sp, #20
 800f99c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f9a0:	2500      	movs	r5, #0
 800f9a2:	462c      	mov	r4, r5
 800f9a4:	e7b0      	b.n	800f908 <__gethex+0x68>
 800f9a6:	2c00      	cmp	r4, #0
 800f9a8:	d1c7      	bne.n	800f93a <__gethex+0x9a>
 800f9aa:	4627      	mov	r7, r4
 800f9ac:	e7c7      	b.n	800f93e <__gethex+0x9e>
 800f9ae:	464e      	mov	r6, r9
 800f9b0:	462f      	mov	r7, r5
 800f9b2:	2501      	movs	r5, #1
 800f9b4:	e7c3      	b.n	800f93e <__gethex+0x9e>
 800f9b6:	2400      	movs	r4, #0
 800f9b8:	1cb1      	adds	r1, r6, #2
 800f9ba:	e7cc      	b.n	800f956 <__gethex+0xb6>
 800f9bc:	2401      	movs	r4, #1
 800f9be:	e7fb      	b.n	800f9b8 <__gethex+0x118>
 800f9c0:	fb03 0002 	mla	r0, r3, r2, r0
 800f9c4:	e7ce      	b.n	800f964 <__gethex+0xc4>
 800f9c6:	4631      	mov	r1, r6
 800f9c8:	e7de      	b.n	800f988 <__gethex+0xe8>
 800f9ca:	eba6 0309 	sub.w	r3, r6, r9
 800f9ce:	3b01      	subs	r3, #1
 800f9d0:	4629      	mov	r1, r5
 800f9d2:	2b07      	cmp	r3, #7
 800f9d4:	dc0a      	bgt.n	800f9ec <__gethex+0x14c>
 800f9d6:	9801      	ldr	r0, [sp, #4]
 800f9d8:	f000 fafc 	bl	800ffd4 <_Balloc>
 800f9dc:	4604      	mov	r4, r0
 800f9de:	b940      	cbnz	r0, 800f9f2 <__gethex+0x152>
 800f9e0:	4b5c      	ldr	r3, [pc, #368]	@ (800fb54 <__gethex+0x2b4>)
 800f9e2:	4602      	mov	r2, r0
 800f9e4:	21e4      	movs	r1, #228	@ 0xe4
 800f9e6:	485c      	ldr	r0, [pc, #368]	@ (800fb58 <__gethex+0x2b8>)
 800f9e8:	f7ff f8a2 	bl	800eb30 <__assert_func>
 800f9ec:	3101      	adds	r1, #1
 800f9ee:	105b      	asrs	r3, r3, #1
 800f9f0:	e7ef      	b.n	800f9d2 <__gethex+0x132>
 800f9f2:	f100 0a14 	add.w	sl, r0, #20
 800f9f6:	2300      	movs	r3, #0
 800f9f8:	4655      	mov	r5, sl
 800f9fa:	469b      	mov	fp, r3
 800f9fc:	45b1      	cmp	r9, r6
 800f9fe:	d337      	bcc.n	800fa70 <__gethex+0x1d0>
 800fa00:	f845 bb04 	str.w	fp, [r5], #4
 800fa04:	eba5 050a 	sub.w	r5, r5, sl
 800fa08:	10ad      	asrs	r5, r5, #2
 800fa0a:	6125      	str	r5, [r4, #16]
 800fa0c:	4658      	mov	r0, fp
 800fa0e:	f000 fbd3 	bl	80101b8 <__hi0bits>
 800fa12:	016d      	lsls	r5, r5, #5
 800fa14:	f8d8 6000 	ldr.w	r6, [r8]
 800fa18:	1a2d      	subs	r5, r5, r0
 800fa1a:	42b5      	cmp	r5, r6
 800fa1c:	dd54      	ble.n	800fac8 <__gethex+0x228>
 800fa1e:	1bad      	subs	r5, r5, r6
 800fa20:	4629      	mov	r1, r5
 800fa22:	4620      	mov	r0, r4
 800fa24:	f000 ff5c 	bl	80108e0 <__any_on>
 800fa28:	4681      	mov	r9, r0
 800fa2a:	b178      	cbz	r0, 800fa4c <__gethex+0x1ac>
 800fa2c:	1e6b      	subs	r3, r5, #1
 800fa2e:	1159      	asrs	r1, r3, #5
 800fa30:	f003 021f 	and.w	r2, r3, #31
 800fa34:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800fa38:	f04f 0901 	mov.w	r9, #1
 800fa3c:	fa09 f202 	lsl.w	r2, r9, r2
 800fa40:	420a      	tst	r2, r1
 800fa42:	d003      	beq.n	800fa4c <__gethex+0x1ac>
 800fa44:	454b      	cmp	r3, r9
 800fa46:	dc36      	bgt.n	800fab6 <__gethex+0x216>
 800fa48:	f04f 0902 	mov.w	r9, #2
 800fa4c:	4629      	mov	r1, r5
 800fa4e:	4620      	mov	r0, r4
 800fa50:	f7ff febe 	bl	800f7d0 <rshift>
 800fa54:	442f      	add	r7, r5
 800fa56:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800fa5a:	42bb      	cmp	r3, r7
 800fa5c:	da42      	bge.n	800fae4 <__gethex+0x244>
 800fa5e:	9801      	ldr	r0, [sp, #4]
 800fa60:	4621      	mov	r1, r4
 800fa62:	f000 faf7 	bl	8010054 <_Bfree>
 800fa66:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fa68:	2300      	movs	r3, #0
 800fa6a:	6013      	str	r3, [r2, #0]
 800fa6c:	25a3      	movs	r5, #163	@ 0xa3
 800fa6e:	e793      	b.n	800f998 <__gethex+0xf8>
 800fa70:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800fa74:	2a2e      	cmp	r2, #46	@ 0x2e
 800fa76:	d012      	beq.n	800fa9e <__gethex+0x1fe>
 800fa78:	2b20      	cmp	r3, #32
 800fa7a:	d104      	bne.n	800fa86 <__gethex+0x1e6>
 800fa7c:	f845 bb04 	str.w	fp, [r5], #4
 800fa80:	f04f 0b00 	mov.w	fp, #0
 800fa84:	465b      	mov	r3, fp
 800fa86:	7830      	ldrb	r0, [r6, #0]
 800fa88:	9303      	str	r3, [sp, #12]
 800fa8a:	f7ff fef3 	bl	800f874 <__hexdig_fun>
 800fa8e:	9b03      	ldr	r3, [sp, #12]
 800fa90:	f000 000f 	and.w	r0, r0, #15
 800fa94:	4098      	lsls	r0, r3
 800fa96:	ea4b 0b00 	orr.w	fp, fp, r0
 800fa9a:	3304      	adds	r3, #4
 800fa9c:	e7ae      	b.n	800f9fc <__gethex+0x15c>
 800fa9e:	45b1      	cmp	r9, r6
 800faa0:	d8ea      	bhi.n	800fa78 <__gethex+0x1d8>
 800faa2:	492b      	ldr	r1, [pc, #172]	@ (800fb50 <__gethex+0x2b0>)
 800faa4:	9303      	str	r3, [sp, #12]
 800faa6:	2201      	movs	r2, #1
 800faa8:	4630      	mov	r0, r6
 800faaa:	f7fe ff19 	bl	800e8e0 <strncmp>
 800faae:	9b03      	ldr	r3, [sp, #12]
 800fab0:	2800      	cmp	r0, #0
 800fab2:	d1e1      	bne.n	800fa78 <__gethex+0x1d8>
 800fab4:	e7a2      	b.n	800f9fc <__gethex+0x15c>
 800fab6:	1ea9      	subs	r1, r5, #2
 800fab8:	4620      	mov	r0, r4
 800faba:	f000 ff11 	bl	80108e0 <__any_on>
 800fabe:	2800      	cmp	r0, #0
 800fac0:	d0c2      	beq.n	800fa48 <__gethex+0x1a8>
 800fac2:	f04f 0903 	mov.w	r9, #3
 800fac6:	e7c1      	b.n	800fa4c <__gethex+0x1ac>
 800fac8:	da09      	bge.n	800fade <__gethex+0x23e>
 800faca:	1b75      	subs	r5, r6, r5
 800facc:	4621      	mov	r1, r4
 800face:	9801      	ldr	r0, [sp, #4]
 800fad0:	462a      	mov	r2, r5
 800fad2:	f000 fccf 	bl	8010474 <__lshift>
 800fad6:	1b7f      	subs	r7, r7, r5
 800fad8:	4604      	mov	r4, r0
 800fada:	f100 0a14 	add.w	sl, r0, #20
 800fade:	f04f 0900 	mov.w	r9, #0
 800fae2:	e7b8      	b.n	800fa56 <__gethex+0x1b6>
 800fae4:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800fae8:	42bd      	cmp	r5, r7
 800faea:	dd6f      	ble.n	800fbcc <__gethex+0x32c>
 800faec:	1bed      	subs	r5, r5, r7
 800faee:	42ae      	cmp	r6, r5
 800faf0:	dc34      	bgt.n	800fb5c <__gethex+0x2bc>
 800faf2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800faf6:	2b02      	cmp	r3, #2
 800faf8:	d022      	beq.n	800fb40 <__gethex+0x2a0>
 800fafa:	2b03      	cmp	r3, #3
 800fafc:	d024      	beq.n	800fb48 <__gethex+0x2a8>
 800fafe:	2b01      	cmp	r3, #1
 800fb00:	d115      	bne.n	800fb2e <__gethex+0x28e>
 800fb02:	42ae      	cmp	r6, r5
 800fb04:	d113      	bne.n	800fb2e <__gethex+0x28e>
 800fb06:	2e01      	cmp	r6, #1
 800fb08:	d10b      	bne.n	800fb22 <__gethex+0x282>
 800fb0a:	9a02      	ldr	r2, [sp, #8]
 800fb0c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800fb10:	6013      	str	r3, [r2, #0]
 800fb12:	2301      	movs	r3, #1
 800fb14:	6123      	str	r3, [r4, #16]
 800fb16:	f8ca 3000 	str.w	r3, [sl]
 800fb1a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fb1c:	2562      	movs	r5, #98	@ 0x62
 800fb1e:	601c      	str	r4, [r3, #0]
 800fb20:	e73a      	b.n	800f998 <__gethex+0xf8>
 800fb22:	1e71      	subs	r1, r6, #1
 800fb24:	4620      	mov	r0, r4
 800fb26:	f000 fedb 	bl	80108e0 <__any_on>
 800fb2a:	2800      	cmp	r0, #0
 800fb2c:	d1ed      	bne.n	800fb0a <__gethex+0x26a>
 800fb2e:	9801      	ldr	r0, [sp, #4]
 800fb30:	4621      	mov	r1, r4
 800fb32:	f000 fa8f 	bl	8010054 <_Bfree>
 800fb36:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fb38:	2300      	movs	r3, #0
 800fb3a:	6013      	str	r3, [r2, #0]
 800fb3c:	2550      	movs	r5, #80	@ 0x50
 800fb3e:	e72b      	b.n	800f998 <__gethex+0xf8>
 800fb40:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fb42:	2b00      	cmp	r3, #0
 800fb44:	d1f3      	bne.n	800fb2e <__gethex+0x28e>
 800fb46:	e7e0      	b.n	800fb0a <__gethex+0x26a>
 800fb48:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fb4a:	2b00      	cmp	r3, #0
 800fb4c:	d1dd      	bne.n	800fb0a <__gethex+0x26a>
 800fb4e:	e7ee      	b.n	800fb2e <__gethex+0x28e>
 800fb50:	08012db8 	.word	0x08012db8
 800fb54:	08012f08 	.word	0x08012f08
 800fb58:	08012f19 	.word	0x08012f19
 800fb5c:	1e6f      	subs	r7, r5, #1
 800fb5e:	f1b9 0f00 	cmp.w	r9, #0
 800fb62:	d130      	bne.n	800fbc6 <__gethex+0x326>
 800fb64:	b127      	cbz	r7, 800fb70 <__gethex+0x2d0>
 800fb66:	4639      	mov	r1, r7
 800fb68:	4620      	mov	r0, r4
 800fb6a:	f000 feb9 	bl	80108e0 <__any_on>
 800fb6e:	4681      	mov	r9, r0
 800fb70:	117a      	asrs	r2, r7, #5
 800fb72:	2301      	movs	r3, #1
 800fb74:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800fb78:	f007 071f 	and.w	r7, r7, #31
 800fb7c:	40bb      	lsls	r3, r7
 800fb7e:	4213      	tst	r3, r2
 800fb80:	4629      	mov	r1, r5
 800fb82:	4620      	mov	r0, r4
 800fb84:	bf18      	it	ne
 800fb86:	f049 0902 	orrne.w	r9, r9, #2
 800fb8a:	f7ff fe21 	bl	800f7d0 <rshift>
 800fb8e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800fb92:	1b76      	subs	r6, r6, r5
 800fb94:	2502      	movs	r5, #2
 800fb96:	f1b9 0f00 	cmp.w	r9, #0
 800fb9a:	d047      	beq.n	800fc2c <__gethex+0x38c>
 800fb9c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800fba0:	2b02      	cmp	r3, #2
 800fba2:	d015      	beq.n	800fbd0 <__gethex+0x330>
 800fba4:	2b03      	cmp	r3, #3
 800fba6:	d017      	beq.n	800fbd8 <__gethex+0x338>
 800fba8:	2b01      	cmp	r3, #1
 800fbaa:	d109      	bne.n	800fbc0 <__gethex+0x320>
 800fbac:	f019 0f02 	tst.w	r9, #2
 800fbb0:	d006      	beq.n	800fbc0 <__gethex+0x320>
 800fbb2:	f8da 3000 	ldr.w	r3, [sl]
 800fbb6:	ea49 0903 	orr.w	r9, r9, r3
 800fbba:	f019 0f01 	tst.w	r9, #1
 800fbbe:	d10e      	bne.n	800fbde <__gethex+0x33e>
 800fbc0:	f045 0510 	orr.w	r5, r5, #16
 800fbc4:	e032      	b.n	800fc2c <__gethex+0x38c>
 800fbc6:	f04f 0901 	mov.w	r9, #1
 800fbca:	e7d1      	b.n	800fb70 <__gethex+0x2d0>
 800fbcc:	2501      	movs	r5, #1
 800fbce:	e7e2      	b.n	800fb96 <__gethex+0x2f6>
 800fbd0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fbd2:	f1c3 0301 	rsb	r3, r3, #1
 800fbd6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800fbd8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fbda:	2b00      	cmp	r3, #0
 800fbdc:	d0f0      	beq.n	800fbc0 <__gethex+0x320>
 800fbde:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800fbe2:	f104 0314 	add.w	r3, r4, #20
 800fbe6:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800fbea:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800fbee:	f04f 0c00 	mov.w	ip, #0
 800fbf2:	4618      	mov	r0, r3
 800fbf4:	f853 2b04 	ldr.w	r2, [r3], #4
 800fbf8:	f1b2 3fff 	cmp.w	r2, #4294967295
 800fbfc:	d01b      	beq.n	800fc36 <__gethex+0x396>
 800fbfe:	3201      	adds	r2, #1
 800fc00:	6002      	str	r2, [r0, #0]
 800fc02:	2d02      	cmp	r5, #2
 800fc04:	f104 0314 	add.w	r3, r4, #20
 800fc08:	d13c      	bne.n	800fc84 <__gethex+0x3e4>
 800fc0a:	f8d8 2000 	ldr.w	r2, [r8]
 800fc0e:	3a01      	subs	r2, #1
 800fc10:	42b2      	cmp	r2, r6
 800fc12:	d109      	bne.n	800fc28 <__gethex+0x388>
 800fc14:	1171      	asrs	r1, r6, #5
 800fc16:	2201      	movs	r2, #1
 800fc18:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800fc1c:	f006 061f 	and.w	r6, r6, #31
 800fc20:	fa02 f606 	lsl.w	r6, r2, r6
 800fc24:	421e      	tst	r6, r3
 800fc26:	d13a      	bne.n	800fc9e <__gethex+0x3fe>
 800fc28:	f045 0520 	orr.w	r5, r5, #32
 800fc2c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fc2e:	601c      	str	r4, [r3, #0]
 800fc30:	9b02      	ldr	r3, [sp, #8]
 800fc32:	601f      	str	r7, [r3, #0]
 800fc34:	e6b0      	b.n	800f998 <__gethex+0xf8>
 800fc36:	4299      	cmp	r1, r3
 800fc38:	f843 cc04 	str.w	ip, [r3, #-4]
 800fc3c:	d8d9      	bhi.n	800fbf2 <__gethex+0x352>
 800fc3e:	68a3      	ldr	r3, [r4, #8]
 800fc40:	459b      	cmp	fp, r3
 800fc42:	db17      	blt.n	800fc74 <__gethex+0x3d4>
 800fc44:	6861      	ldr	r1, [r4, #4]
 800fc46:	9801      	ldr	r0, [sp, #4]
 800fc48:	3101      	adds	r1, #1
 800fc4a:	f000 f9c3 	bl	800ffd4 <_Balloc>
 800fc4e:	4681      	mov	r9, r0
 800fc50:	b918      	cbnz	r0, 800fc5a <__gethex+0x3ba>
 800fc52:	4b1a      	ldr	r3, [pc, #104]	@ (800fcbc <__gethex+0x41c>)
 800fc54:	4602      	mov	r2, r0
 800fc56:	2184      	movs	r1, #132	@ 0x84
 800fc58:	e6c5      	b.n	800f9e6 <__gethex+0x146>
 800fc5a:	6922      	ldr	r2, [r4, #16]
 800fc5c:	3202      	adds	r2, #2
 800fc5e:	f104 010c 	add.w	r1, r4, #12
 800fc62:	0092      	lsls	r2, r2, #2
 800fc64:	300c      	adds	r0, #12
 800fc66:	f7fe ff4a 	bl	800eafe <memcpy>
 800fc6a:	4621      	mov	r1, r4
 800fc6c:	9801      	ldr	r0, [sp, #4]
 800fc6e:	f000 f9f1 	bl	8010054 <_Bfree>
 800fc72:	464c      	mov	r4, r9
 800fc74:	6923      	ldr	r3, [r4, #16]
 800fc76:	1c5a      	adds	r2, r3, #1
 800fc78:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800fc7c:	6122      	str	r2, [r4, #16]
 800fc7e:	2201      	movs	r2, #1
 800fc80:	615a      	str	r2, [r3, #20]
 800fc82:	e7be      	b.n	800fc02 <__gethex+0x362>
 800fc84:	6922      	ldr	r2, [r4, #16]
 800fc86:	455a      	cmp	r2, fp
 800fc88:	dd0b      	ble.n	800fca2 <__gethex+0x402>
 800fc8a:	2101      	movs	r1, #1
 800fc8c:	4620      	mov	r0, r4
 800fc8e:	f7ff fd9f 	bl	800f7d0 <rshift>
 800fc92:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800fc96:	3701      	adds	r7, #1
 800fc98:	42bb      	cmp	r3, r7
 800fc9a:	f6ff aee0 	blt.w	800fa5e <__gethex+0x1be>
 800fc9e:	2501      	movs	r5, #1
 800fca0:	e7c2      	b.n	800fc28 <__gethex+0x388>
 800fca2:	f016 061f 	ands.w	r6, r6, #31
 800fca6:	d0fa      	beq.n	800fc9e <__gethex+0x3fe>
 800fca8:	4453      	add	r3, sl
 800fcaa:	f1c6 0620 	rsb	r6, r6, #32
 800fcae:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800fcb2:	f000 fa81 	bl	80101b8 <__hi0bits>
 800fcb6:	42b0      	cmp	r0, r6
 800fcb8:	dbe7      	blt.n	800fc8a <__gethex+0x3ea>
 800fcba:	e7f0      	b.n	800fc9e <__gethex+0x3fe>
 800fcbc:	08012f08 	.word	0x08012f08

0800fcc0 <L_shift>:
 800fcc0:	f1c2 0208 	rsb	r2, r2, #8
 800fcc4:	0092      	lsls	r2, r2, #2
 800fcc6:	b570      	push	{r4, r5, r6, lr}
 800fcc8:	f1c2 0620 	rsb	r6, r2, #32
 800fccc:	6843      	ldr	r3, [r0, #4]
 800fcce:	6804      	ldr	r4, [r0, #0]
 800fcd0:	fa03 f506 	lsl.w	r5, r3, r6
 800fcd4:	432c      	orrs	r4, r5
 800fcd6:	40d3      	lsrs	r3, r2
 800fcd8:	6004      	str	r4, [r0, #0]
 800fcda:	f840 3f04 	str.w	r3, [r0, #4]!
 800fcde:	4288      	cmp	r0, r1
 800fce0:	d3f4      	bcc.n	800fccc <L_shift+0xc>
 800fce2:	bd70      	pop	{r4, r5, r6, pc}

0800fce4 <__match>:
 800fce4:	b530      	push	{r4, r5, lr}
 800fce6:	6803      	ldr	r3, [r0, #0]
 800fce8:	3301      	adds	r3, #1
 800fcea:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fcee:	b914      	cbnz	r4, 800fcf6 <__match+0x12>
 800fcf0:	6003      	str	r3, [r0, #0]
 800fcf2:	2001      	movs	r0, #1
 800fcf4:	bd30      	pop	{r4, r5, pc}
 800fcf6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fcfa:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800fcfe:	2d19      	cmp	r5, #25
 800fd00:	bf98      	it	ls
 800fd02:	3220      	addls	r2, #32
 800fd04:	42a2      	cmp	r2, r4
 800fd06:	d0f0      	beq.n	800fcea <__match+0x6>
 800fd08:	2000      	movs	r0, #0
 800fd0a:	e7f3      	b.n	800fcf4 <__match+0x10>

0800fd0c <__hexnan>:
 800fd0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd10:	680b      	ldr	r3, [r1, #0]
 800fd12:	6801      	ldr	r1, [r0, #0]
 800fd14:	115e      	asrs	r6, r3, #5
 800fd16:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800fd1a:	f013 031f 	ands.w	r3, r3, #31
 800fd1e:	b087      	sub	sp, #28
 800fd20:	bf18      	it	ne
 800fd22:	3604      	addne	r6, #4
 800fd24:	2500      	movs	r5, #0
 800fd26:	1f37      	subs	r7, r6, #4
 800fd28:	4682      	mov	sl, r0
 800fd2a:	4690      	mov	r8, r2
 800fd2c:	9301      	str	r3, [sp, #4]
 800fd2e:	f846 5c04 	str.w	r5, [r6, #-4]
 800fd32:	46b9      	mov	r9, r7
 800fd34:	463c      	mov	r4, r7
 800fd36:	9502      	str	r5, [sp, #8]
 800fd38:	46ab      	mov	fp, r5
 800fd3a:	784a      	ldrb	r2, [r1, #1]
 800fd3c:	1c4b      	adds	r3, r1, #1
 800fd3e:	9303      	str	r3, [sp, #12]
 800fd40:	b342      	cbz	r2, 800fd94 <__hexnan+0x88>
 800fd42:	4610      	mov	r0, r2
 800fd44:	9105      	str	r1, [sp, #20]
 800fd46:	9204      	str	r2, [sp, #16]
 800fd48:	f7ff fd94 	bl	800f874 <__hexdig_fun>
 800fd4c:	2800      	cmp	r0, #0
 800fd4e:	d151      	bne.n	800fdf4 <__hexnan+0xe8>
 800fd50:	9a04      	ldr	r2, [sp, #16]
 800fd52:	9905      	ldr	r1, [sp, #20]
 800fd54:	2a20      	cmp	r2, #32
 800fd56:	d818      	bhi.n	800fd8a <__hexnan+0x7e>
 800fd58:	9b02      	ldr	r3, [sp, #8]
 800fd5a:	459b      	cmp	fp, r3
 800fd5c:	dd13      	ble.n	800fd86 <__hexnan+0x7a>
 800fd5e:	454c      	cmp	r4, r9
 800fd60:	d206      	bcs.n	800fd70 <__hexnan+0x64>
 800fd62:	2d07      	cmp	r5, #7
 800fd64:	dc04      	bgt.n	800fd70 <__hexnan+0x64>
 800fd66:	462a      	mov	r2, r5
 800fd68:	4649      	mov	r1, r9
 800fd6a:	4620      	mov	r0, r4
 800fd6c:	f7ff ffa8 	bl	800fcc0 <L_shift>
 800fd70:	4544      	cmp	r4, r8
 800fd72:	d952      	bls.n	800fe1a <__hexnan+0x10e>
 800fd74:	2300      	movs	r3, #0
 800fd76:	f1a4 0904 	sub.w	r9, r4, #4
 800fd7a:	f844 3c04 	str.w	r3, [r4, #-4]
 800fd7e:	f8cd b008 	str.w	fp, [sp, #8]
 800fd82:	464c      	mov	r4, r9
 800fd84:	461d      	mov	r5, r3
 800fd86:	9903      	ldr	r1, [sp, #12]
 800fd88:	e7d7      	b.n	800fd3a <__hexnan+0x2e>
 800fd8a:	2a29      	cmp	r2, #41	@ 0x29
 800fd8c:	d157      	bne.n	800fe3e <__hexnan+0x132>
 800fd8e:	3102      	adds	r1, #2
 800fd90:	f8ca 1000 	str.w	r1, [sl]
 800fd94:	f1bb 0f00 	cmp.w	fp, #0
 800fd98:	d051      	beq.n	800fe3e <__hexnan+0x132>
 800fd9a:	454c      	cmp	r4, r9
 800fd9c:	d206      	bcs.n	800fdac <__hexnan+0xa0>
 800fd9e:	2d07      	cmp	r5, #7
 800fda0:	dc04      	bgt.n	800fdac <__hexnan+0xa0>
 800fda2:	462a      	mov	r2, r5
 800fda4:	4649      	mov	r1, r9
 800fda6:	4620      	mov	r0, r4
 800fda8:	f7ff ff8a 	bl	800fcc0 <L_shift>
 800fdac:	4544      	cmp	r4, r8
 800fdae:	d936      	bls.n	800fe1e <__hexnan+0x112>
 800fdb0:	f1a8 0204 	sub.w	r2, r8, #4
 800fdb4:	4623      	mov	r3, r4
 800fdb6:	f853 1b04 	ldr.w	r1, [r3], #4
 800fdba:	f842 1f04 	str.w	r1, [r2, #4]!
 800fdbe:	429f      	cmp	r7, r3
 800fdc0:	d2f9      	bcs.n	800fdb6 <__hexnan+0xaa>
 800fdc2:	1b3b      	subs	r3, r7, r4
 800fdc4:	f023 0303 	bic.w	r3, r3, #3
 800fdc8:	3304      	adds	r3, #4
 800fdca:	3401      	adds	r4, #1
 800fdcc:	3e03      	subs	r6, #3
 800fdce:	42b4      	cmp	r4, r6
 800fdd0:	bf88      	it	hi
 800fdd2:	2304      	movhi	r3, #4
 800fdd4:	4443      	add	r3, r8
 800fdd6:	2200      	movs	r2, #0
 800fdd8:	f843 2b04 	str.w	r2, [r3], #4
 800fddc:	429f      	cmp	r7, r3
 800fdde:	d2fb      	bcs.n	800fdd8 <__hexnan+0xcc>
 800fde0:	683b      	ldr	r3, [r7, #0]
 800fde2:	b91b      	cbnz	r3, 800fdec <__hexnan+0xe0>
 800fde4:	4547      	cmp	r7, r8
 800fde6:	d128      	bne.n	800fe3a <__hexnan+0x12e>
 800fde8:	2301      	movs	r3, #1
 800fdea:	603b      	str	r3, [r7, #0]
 800fdec:	2005      	movs	r0, #5
 800fdee:	b007      	add	sp, #28
 800fdf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fdf4:	3501      	adds	r5, #1
 800fdf6:	2d08      	cmp	r5, #8
 800fdf8:	f10b 0b01 	add.w	fp, fp, #1
 800fdfc:	dd06      	ble.n	800fe0c <__hexnan+0x100>
 800fdfe:	4544      	cmp	r4, r8
 800fe00:	d9c1      	bls.n	800fd86 <__hexnan+0x7a>
 800fe02:	2300      	movs	r3, #0
 800fe04:	f844 3c04 	str.w	r3, [r4, #-4]
 800fe08:	2501      	movs	r5, #1
 800fe0a:	3c04      	subs	r4, #4
 800fe0c:	6822      	ldr	r2, [r4, #0]
 800fe0e:	f000 000f 	and.w	r0, r0, #15
 800fe12:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800fe16:	6020      	str	r0, [r4, #0]
 800fe18:	e7b5      	b.n	800fd86 <__hexnan+0x7a>
 800fe1a:	2508      	movs	r5, #8
 800fe1c:	e7b3      	b.n	800fd86 <__hexnan+0x7a>
 800fe1e:	9b01      	ldr	r3, [sp, #4]
 800fe20:	2b00      	cmp	r3, #0
 800fe22:	d0dd      	beq.n	800fde0 <__hexnan+0xd4>
 800fe24:	f1c3 0320 	rsb	r3, r3, #32
 800fe28:	f04f 32ff 	mov.w	r2, #4294967295
 800fe2c:	40da      	lsrs	r2, r3
 800fe2e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800fe32:	4013      	ands	r3, r2
 800fe34:	f846 3c04 	str.w	r3, [r6, #-4]
 800fe38:	e7d2      	b.n	800fde0 <__hexnan+0xd4>
 800fe3a:	3f04      	subs	r7, #4
 800fe3c:	e7d0      	b.n	800fde0 <__hexnan+0xd4>
 800fe3e:	2004      	movs	r0, #4
 800fe40:	e7d5      	b.n	800fdee <__hexnan+0xe2>
	...

0800fe44 <malloc>:
 800fe44:	4b02      	ldr	r3, [pc, #8]	@ (800fe50 <malloc+0xc>)
 800fe46:	4601      	mov	r1, r0
 800fe48:	6818      	ldr	r0, [r3, #0]
 800fe4a:	f000 b825 	b.w	800fe98 <_malloc_r>
 800fe4e:	bf00      	nop
 800fe50:	24000188 	.word	0x24000188

0800fe54 <sbrk_aligned>:
 800fe54:	b570      	push	{r4, r5, r6, lr}
 800fe56:	4e0f      	ldr	r6, [pc, #60]	@ (800fe94 <sbrk_aligned+0x40>)
 800fe58:	460c      	mov	r4, r1
 800fe5a:	6831      	ldr	r1, [r6, #0]
 800fe5c:	4605      	mov	r5, r0
 800fe5e:	b911      	cbnz	r1, 800fe66 <sbrk_aligned+0x12>
 800fe60:	f000 fe2a 	bl	8010ab8 <_sbrk_r>
 800fe64:	6030      	str	r0, [r6, #0]
 800fe66:	4621      	mov	r1, r4
 800fe68:	4628      	mov	r0, r5
 800fe6a:	f000 fe25 	bl	8010ab8 <_sbrk_r>
 800fe6e:	1c43      	adds	r3, r0, #1
 800fe70:	d103      	bne.n	800fe7a <sbrk_aligned+0x26>
 800fe72:	f04f 34ff 	mov.w	r4, #4294967295
 800fe76:	4620      	mov	r0, r4
 800fe78:	bd70      	pop	{r4, r5, r6, pc}
 800fe7a:	1cc4      	adds	r4, r0, #3
 800fe7c:	f024 0403 	bic.w	r4, r4, #3
 800fe80:	42a0      	cmp	r0, r4
 800fe82:	d0f8      	beq.n	800fe76 <sbrk_aligned+0x22>
 800fe84:	1a21      	subs	r1, r4, r0
 800fe86:	4628      	mov	r0, r5
 800fe88:	f000 fe16 	bl	8010ab8 <_sbrk_r>
 800fe8c:	3001      	adds	r0, #1
 800fe8e:	d1f2      	bne.n	800fe76 <sbrk_aligned+0x22>
 800fe90:	e7ef      	b.n	800fe72 <sbrk_aligned+0x1e>
 800fe92:	bf00      	nop
 800fe94:	24000c34 	.word	0x24000c34

0800fe98 <_malloc_r>:
 800fe98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fe9c:	1ccd      	adds	r5, r1, #3
 800fe9e:	f025 0503 	bic.w	r5, r5, #3
 800fea2:	3508      	adds	r5, #8
 800fea4:	2d0c      	cmp	r5, #12
 800fea6:	bf38      	it	cc
 800fea8:	250c      	movcc	r5, #12
 800feaa:	2d00      	cmp	r5, #0
 800feac:	4606      	mov	r6, r0
 800feae:	db01      	blt.n	800feb4 <_malloc_r+0x1c>
 800feb0:	42a9      	cmp	r1, r5
 800feb2:	d904      	bls.n	800febe <_malloc_r+0x26>
 800feb4:	230c      	movs	r3, #12
 800feb6:	6033      	str	r3, [r6, #0]
 800feb8:	2000      	movs	r0, #0
 800feba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800febe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ff94 <_malloc_r+0xfc>
 800fec2:	f000 f87b 	bl	800ffbc <__malloc_lock>
 800fec6:	f8d8 3000 	ldr.w	r3, [r8]
 800feca:	461c      	mov	r4, r3
 800fecc:	bb44      	cbnz	r4, 800ff20 <_malloc_r+0x88>
 800fece:	4629      	mov	r1, r5
 800fed0:	4630      	mov	r0, r6
 800fed2:	f7ff ffbf 	bl	800fe54 <sbrk_aligned>
 800fed6:	1c43      	adds	r3, r0, #1
 800fed8:	4604      	mov	r4, r0
 800feda:	d158      	bne.n	800ff8e <_malloc_r+0xf6>
 800fedc:	f8d8 4000 	ldr.w	r4, [r8]
 800fee0:	4627      	mov	r7, r4
 800fee2:	2f00      	cmp	r7, #0
 800fee4:	d143      	bne.n	800ff6e <_malloc_r+0xd6>
 800fee6:	2c00      	cmp	r4, #0
 800fee8:	d04b      	beq.n	800ff82 <_malloc_r+0xea>
 800feea:	6823      	ldr	r3, [r4, #0]
 800feec:	4639      	mov	r1, r7
 800feee:	4630      	mov	r0, r6
 800fef0:	eb04 0903 	add.w	r9, r4, r3
 800fef4:	f000 fde0 	bl	8010ab8 <_sbrk_r>
 800fef8:	4581      	cmp	r9, r0
 800fefa:	d142      	bne.n	800ff82 <_malloc_r+0xea>
 800fefc:	6821      	ldr	r1, [r4, #0]
 800fefe:	1a6d      	subs	r5, r5, r1
 800ff00:	4629      	mov	r1, r5
 800ff02:	4630      	mov	r0, r6
 800ff04:	f7ff ffa6 	bl	800fe54 <sbrk_aligned>
 800ff08:	3001      	adds	r0, #1
 800ff0a:	d03a      	beq.n	800ff82 <_malloc_r+0xea>
 800ff0c:	6823      	ldr	r3, [r4, #0]
 800ff0e:	442b      	add	r3, r5
 800ff10:	6023      	str	r3, [r4, #0]
 800ff12:	f8d8 3000 	ldr.w	r3, [r8]
 800ff16:	685a      	ldr	r2, [r3, #4]
 800ff18:	bb62      	cbnz	r2, 800ff74 <_malloc_r+0xdc>
 800ff1a:	f8c8 7000 	str.w	r7, [r8]
 800ff1e:	e00f      	b.n	800ff40 <_malloc_r+0xa8>
 800ff20:	6822      	ldr	r2, [r4, #0]
 800ff22:	1b52      	subs	r2, r2, r5
 800ff24:	d420      	bmi.n	800ff68 <_malloc_r+0xd0>
 800ff26:	2a0b      	cmp	r2, #11
 800ff28:	d917      	bls.n	800ff5a <_malloc_r+0xc2>
 800ff2a:	1961      	adds	r1, r4, r5
 800ff2c:	42a3      	cmp	r3, r4
 800ff2e:	6025      	str	r5, [r4, #0]
 800ff30:	bf18      	it	ne
 800ff32:	6059      	strne	r1, [r3, #4]
 800ff34:	6863      	ldr	r3, [r4, #4]
 800ff36:	bf08      	it	eq
 800ff38:	f8c8 1000 	streq.w	r1, [r8]
 800ff3c:	5162      	str	r2, [r4, r5]
 800ff3e:	604b      	str	r3, [r1, #4]
 800ff40:	4630      	mov	r0, r6
 800ff42:	f000 f841 	bl	800ffc8 <__malloc_unlock>
 800ff46:	f104 000b 	add.w	r0, r4, #11
 800ff4a:	1d23      	adds	r3, r4, #4
 800ff4c:	f020 0007 	bic.w	r0, r0, #7
 800ff50:	1ac2      	subs	r2, r0, r3
 800ff52:	bf1c      	itt	ne
 800ff54:	1a1b      	subne	r3, r3, r0
 800ff56:	50a3      	strne	r3, [r4, r2]
 800ff58:	e7af      	b.n	800feba <_malloc_r+0x22>
 800ff5a:	6862      	ldr	r2, [r4, #4]
 800ff5c:	42a3      	cmp	r3, r4
 800ff5e:	bf0c      	ite	eq
 800ff60:	f8c8 2000 	streq.w	r2, [r8]
 800ff64:	605a      	strne	r2, [r3, #4]
 800ff66:	e7eb      	b.n	800ff40 <_malloc_r+0xa8>
 800ff68:	4623      	mov	r3, r4
 800ff6a:	6864      	ldr	r4, [r4, #4]
 800ff6c:	e7ae      	b.n	800fecc <_malloc_r+0x34>
 800ff6e:	463c      	mov	r4, r7
 800ff70:	687f      	ldr	r7, [r7, #4]
 800ff72:	e7b6      	b.n	800fee2 <_malloc_r+0x4a>
 800ff74:	461a      	mov	r2, r3
 800ff76:	685b      	ldr	r3, [r3, #4]
 800ff78:	42a3      	cmp	r3, r4
 800ff7a:	d1fb      	bne.n	800ff74 <_malloc_r+0xdc>
 800ff7c:	2300      	movs	r3, #0
 800ff7e:	6053      	str	r3, [r2, #4]
 800ff80:	e7de      	b.n	800ff40 <_malloc_r+0xa8>
 800ff82:	230c      	movs	r3, #12
 800ff84:	6033      	str	r3, [r6, #0]
 800ff86:	4630      	mov	r0, r6
 800ff88:	f000 f81e 	bl	800ffc8 <__malloc_unlock>
 800ff8c:	e794      	b.n	800feb8 <_malloc_r+0x20>
 800ff8e:	6005      	str	r5, [r0, #0]
 800ff90:	e7d6      	b.n	800ff40 <_malloc_r+0xa8>
 800ff92:	bf00      	nop
 800ff94:	24000c38 	.word	0x24000c38

0800ff98 <__ascii_mbtowc>:
 800ff98:	b082      	sub	sp, #8
 800ff9a:	b901      	cbnz	r1, 800ff9e <__ascii_mbtowc+0x6>
 800ff9c:	a901      	add	r1, sp, #4
 800ff9e:	b142      	cbz	r2, 800ffb2 <__ascii_mbtowc+0x1a>
 800ffa0:	b14b      	cbz	r3, 800ffb6 <__ascii_mbtowc+0x1e>
 800ffa2:	7813      	ldrb	r3, [r2, #0]
 800ffa4:	600b      	str	r3, [r1, #0]
 800ffa6:	7812      	ldrb	r2, [r2, #0]
 800ffa8:	1e10      	subs	r0, r2, #0
 800ffaa:	bf18      	it	ne
 800ffac:	2001      	movne	r0, #1
 800ffae:	b002      	add	sp, #8
 800ffb0:	4770      	bx	lr
 800ffb2:	4610      	mov	r0, r2
 800ffb4:	e7fb      	b.n	800ffae <__ascii_mbtowc+0x16>
 800ffb6:	f06f 0001 	mvn.w	r0, #1
 800ffba:	e7f8      	b.n	800ffae <__ascii_mbtowc+0x16>

0800ffbc <__malloc_lock>:
 800ffbc:	4801      	ldr	r0, [pc, #4]	@ (800ffc4 <__malloc_lock+0x8>)
 800ffbe:	f7fe bd9c 	b.w	800eafa <__retarget_lock_acquire_recursive>
 800ffc2:	bf00      	nop
 800ffc4:	24000c30 	.word	0x24000c30

0800ffc8 <__malloc_unlock>:
 800ffc8:	4801      	ldr	r0, [pc, #4]	@ (800ffd0 <__malloc_unlock+0x8>)
 800ffca:	f7fe bd97 	b.w	800eafc <__retarget_lock_release_recursive>
 800ffce:	bf00      	nop
 800ffd0:	24000c30 	.word	0x24000c30

0800ffd4 <_Balloc>:
 800ffd4:	b570      	push	{r4, r5, r6, lr}
 800ffd6:	69c6      	ldr	r6, [r0, #28]
 800ffd8:	4604      	mov	r4, r0
 800ffda:	460d      	mov	r5, r1
 800ffdc:	b976      	cbnz	r6, 800fffc <_Balloc+0x28>
 800ffde:	2010      	movs	r0, #16
 800ffe0:	f7ff ff30 	bl	800fe44 <malloc>
 800ffe4:	4602      	mov	r2, r0
 800ffe6:	61e0      	str	r0, [r4, #28]
 800ffe8:	b920      	cbnz	r0, 800fff4 <_Balloc+0x20>
 800ffea:	4b18      	ldr	r3, [pc, #96]	@ (801004c <_Balloc+0x78>)
 800ffec:	4818      	ldr	r0, [pc, #96]	@ (8010050 <_Balloc+0x7c>)
 800ffee:	216b      	movs	r1, #107	@ 0x6b
 800fff0:	f7fe fd9e 	bl	800eb30 <__assert_func>
 800fff4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fff8:	6006      	str	r6, [r0, #0]
 800fffa:	60c6      	str	r6, [r0, #12]
 800fffc:	69e6      	ldr	r6, [r4, #28]
 800fffe:	68f3      	ldr	r3, [r6, #12]
 8010000:	b183      	cbz	r3, 8010024 <_Balloc+0x50>
 8010002:	69e3      	ldr	r3, [r4, #28]
 8010004:	68db      	ldr	r3, [r3, #12]
 8010006:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801000a:	b9b8      	cbnz	r0, 801003c <_Balloc+0x68>
 801000c:	2101      	movs	r1, #1
 801000e:	fa01 f605 	lsl.w	r6, r1, r5
 8010012:	1d72      	adds	r2, r6, #5
 8010014:	0092      	lsls	r2, r2, #2
 8010016:	4620      	mov	r0, r4
 8010018:	f000 fd65 	bl	8010ae6 <_calloc_r>
 801001c:	b160      	cbz	r0, 8010038 <_Balloc+0x64>
 801001e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010022:	e00e      	b.n	8010042 <_Balloc+0x6e>
 8010024:	2221      	movs	r2, #33	@ 0x21
 8010026:	2104      	movs	r1, #4
 8010028:	4620      	mov	r0, r4
 801002a:	f000 fd5c 	bl	8010ae6 <_calloc_r>
 801002e:	69e3      	ldr	r3, [r4, #28]
 8010030:	60f0      	str	r0, [r6, #12]
 8010032:	68db      	ldr	r3, [r3, #12]
 8010034:	2b00      	cmp	r3, #0
 8010036:	d1e4      	bne.n	8010002 <_Balloc+0x2e>
 8010038:	2000      	movs	r0, #0
 801003a:	bd70      	pop	{r4, r5, r6, pc}
 801003c:	6802      	ldr	r2, [r0, #0]
 801003e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010042:	2300      	movs	r3, #0
 8010044:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010048:	e7f7      	b.n	801003a <_Balloc+0x66>
 801004a:	bf00      	nop
 801004c:	08012dee 	.word	0x08012dee
 8010050:	08012f79 	.word	0x08012f79

08010054 <_Bfree>:
 8010054:	b570      	push	{r4, r5, r6, lr}
 8010056:	69c6      	ldr	r6, [r0, #28]
 8010058:	4605      	mov	r5, r0
 801005a:	460c      	mov	r4, r1
 801005c:	b976      	cbnz	r6, 801007c <_Bfree+0x28>
 801005e:	2010      	movs	r0, #16
 8010060:	f7ff fef0 	bl	800fe44 <malloc>
 8010064:	4602      	mov	r2, r0
 8010066:	61e8      	str	r0, [r5, #28]
 8010068:	b920      	cbnz	r0, 8010074 <_Bfree+0x20>
 801006a:	4b09      	ldr	r3, [pc, #36]	@ (8010090 <_Bfree+0x3c>)
 801006c:	4809      	ldr	r0, [pc, #36]	@ (8010094 <_Bfree+0x40>)
 801006e:	218f      	movs	r1, #143	@ 0x8f
 8010070:	f7fe fd5e 	bl	800eb30 <__assert_func>
 8010074:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010078:	6006      	str	r6, [r0, #0]
 801007a:	60c6      	str	r6, [r0, #12]
 801007c:	b13c      	cbz	r4, 801008e <_Bfree+0x3a>
 801007e:	69eb      	ldr	r3, [r5, #28]
 8010080:	6862      	ldr	r2, [r4, #4]
 8010082:	68db      	ldr	r3, [r3, #12]
 8010084:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010088:	6021      	str	r1, [r4, #0]
 801008a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801008e:	bd70      	pop	{r4, r5, r6, pc}
 8010090:	08012dee 	.word	0x08012dee
 8010094:	08012f79 	.word	0x08012f79

08010098 <__multadd>:
 8010098:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801009c:	690d      	ldr	r5, [r1, #16]
 801009e:	4607      	mov	r7, r0
 80100a0:	460c      	mov	r4, r1
 80100a2:	461e      	mov	r6, r3
 80100a4:	f101 0c14 	add.w	ip, r1, #20
 80100a8:	2000      	movs	r0, #0
 80100aa:	f8dc 3000 	ldr.w	r3, [ip]
 80100ae:	b299      	uxth	r1, r3
 80100b0:	fb02 6101 	mla	r1, r2, r1, r6
 80100b4:	0c1e      	lsrs	r6, r3, #16
 80100b6:	0c0b      	lsrs	r3, r1, #16
 80100b8:	fb02 3306 	mla	r3, r2, r6, r3
 80100bc:	b289      	uxth	r1, r1
 80100be:	3001      	adds	r0, #1
 80100c0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80100c4:	4285      	cmp	r5, r0
 80100c6:	f84c 1b04 	str.w	r1, [ip], #4
 80100ca:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80100ce:	dcec      	bgt.n	80100aa <__multadd+0x12>
 80100d0:	b30e      	cbz	r6, 8010116 <__multadd+0x7e>
 80100d2:	68a3      	ldr	r3, [r4, #8]
 80100d4:	42ab      	cmp	r3, r5
 80100d6:	dc19      	bgt.n	801010c <__multadd+0x74>
 80100d8:	6861      	ldr	r1, [r4, #4]
 80100da:	4638      	mov	r0, r7
 80100dc:	3101      	adds	r1, #1
 80100de:	f7ff ff79 	bl	800ffd4 <_Balloc>
 80100e2:	4680      	mov	r8, r0
 80100e4:	b928      	cbnz	r0, 80100f2 <__multadd+0x5a>
 80100e6:	4602      	mov	r2, r0
 80100e8:	4b0c      	ldr	r3, [pc, #48]	@ (801011c <__multadd+0x84>)
 80100ea:	480d      	ldr	r0, [pc, #52]	@ (8010120 <__multadd+0x88>)
 80100ec:	21ba      	movs	r1, #186	@ 0xba
 80100ee:	f7fe fd1f 	bl	800eb30 <__assert_func>
 80100f2:	6922      	ldr	r2, [r4, #16]
 80100f4:	3202      	adds	r2, #2
 80100f6:	f104 010c 	add.w	r1, r4, #12
 80100fa:	0092      	lsls	r2, r2, #2
 80100fc:	300c      	adds	r0, #12
 80100fe:	f7fe fcfe 	bl	800eafe <memcpy>
 8010102:	4621      	mov	r1, r4
 8010104:	4638      	mov	r0, r7
 8010106:	f7ff ffa5 	bl	8010054 <_Bfree>
 801010a:	4644      	mov	r4, r8
 801010c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010110:	3501      	adds	r5, #1
 8010112:	615e      	str	r6, [r3, #20]
 8010114:	6125      	str	r5, [r4, #16]
 8010116:	4620      	mov	r0, r4
 8010118:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801011c:	08012f08 	.word	0x08012f08
 8010120:	08012f79 	.word	0x08012f79

08010124 <__s2b>:
 8010124:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010128:	460c      	mov	r4, r1
 801012a:	4615      	mov	r5, r2
 801012c:	461f      	mov	r7, r3
 801012e:	2209      	movs	r2, #9
 8010130:	3308      	adds	r3, #8
 8010132:	4606      	mov	r6, r0
 8010134:	fb93 f3f2 	sdiv	r3, r3, r2
 8010138:	2100      	movs	r1, #0
 801013a:	2201      	movs	r2, #1
 801013c:	429a      	cmp	r2, r3
 801013e:	db09      	blt.n	8010154 <__s2b+0x30>
 8010140:	4630      	mov	r0, r6
 8010142:	f7ff ff47 	bl	800ffd4 <_Balloc>
 8010146:	b940      	cbnz	r0, 801015a <__s2b+0x36>
 8010148:	4602      	mov	r2, r0
 801014a:	4b19      	ldr	r3, [pc, #100]	@ (80101b0 <__s2b+0x8c>)
 801014c:	4819      	ldr	r0, [pc, #100]	@ (80101b4 <__s2b+0x90>)
 801014e:	21d3      	movs	r1, #211	@ 0xd3
 8010150:	f7fe fcee 	bl	800eb30 <__assert_func>
 8010154:	0052      	lsls	r2, r2, #1
 8010156:	3101      	adds	r1, #1
 8010158:	e7f0      	b.n	801013c <__s2b+0x18>
 801015a:	9b08      	ldr	r3, [sp, #32]
 801015c:	6143      	str	r3, [r0, #20]
 801015e:	2d09      	cmp	r5, #9
 8010160:	f04f 0301 	mov.w	r3, #1
 8010164:	6103      	str	r3, [r0, #16]
 8010166:	dd16      	ble.n	8010196 <__s2b+0x72>
 8010168:	f104 0909 	add.w	r9, r4, #9
 801016c:	46c8      	mov	r8, r9
 801016e:	442c      	add	r4, r5
 8010170:	f818 3b01 	ldrb.w	r3, [r8], #1
 8010174:	4601      	mov	r1, r0
 8010176:	3b30      	subs	r3, #48	@ 0x30
 8010178:	220a      	movs	r2, #10
 801017a:	4630      	mov	r0, r6
 801017c:	f7ff ff8c 	bl	8010098 <__multadd>
 8010180:	45a0      	cmp	r8, r4
 8010182:	d1f5      	bne.n	8010170 <__s2b+0x4c>
 8010184:	f1a5 0408 	sub.w	r4, r5, #8
 8010188:	444c      	add	r4, r9
 801018a:	1b2d      	subs	r5, r5, r4
 801018c:	1963      	adds	r3, r4, r5
 801018e:	42bb      	cmp	r3, r7
 8010190:	db04      	blt.n	801019c <__s2b+0x78>
 8010192:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010196:	340a      	adds	r4, #10
 8010198:	2509      	movs	r5, #9
 801019a:	e7f6      	b.n	801018a <__s2b+0x66>
 801019c:	f814 3b01 	ldrb.w	r3, [r4], #1
 80101a0:	4601      	mov	r1, r0
 80101a2:	3b30      	subs	r3, #48	@ 0x30
 80101a4:	220a      	movs	r2, #10
 80101a6:	4630      	mov	r0, r6
 80101a8:	f7ff ff76 	bl	8010098 <__multadd>
 80101ac:	e7ee      	b.n	801018c <__s2b+0x68>
 80101ae:	bf00      	nop
 80101b0:	08012f08 	.word	0x08012f08
 80101b4:	08012f79 	.word	0x08012f79

080101b8 <__hi0bits>:
 80101b8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80101bc:	4603      	mov	r3, r0
 80101be:	bf36      	itet	cc
 80101c0:	0403      	lslcc	r3, r0, #16
 80101c2:	2000      	movcs	r0, #0
 80101c4:	2010      	movcc	r0, #16
 80101c6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80101ca:	bf3c      	itt	cc
 80101cc:	021b      	lslcc	r3, r3, #8
 80101ce:	3008      	addcc	r0, #8
 80101d0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80101d4:	bf3c      	itt	cc
 80101d6:	011b      	lslcc	r3, r3, #4
 80101d8:	3004      	addcc	r0, #4
 80101da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80101de:	bf3c      	itt	cc
 80101e0:	009b      	lslcc	r3, r3, #2
 80101e2:	3002      	addcc	r0, #2
 80101e4:	2b00      	cmp	r3, #0
 80101e6:	db05      	blt.n	80101f4 <__hi0bits+0x3c>
 80101e8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80101ec:	f100 0001 	add.w	r0, r0, #1
 80101f0:	bf08      	it	eq
 80101f2:	2020      	moveq	r0, #32
 80101f4:	4770      	bx	lr

080101f6 <__lo0bits>:
 80101f6:	6803      	ldr	r3, [r0, #0]
 80101f8:	4602      	mov	r2, r0
 80101fa:	f013 0007 	ands.w	r0, r3, #7
 80101fe:	d00b      	beq.n	8010218 <__lo0bits+0x22>
 8010200:	07d9      	lsls	r1, r3, #31
 8010202:	d421      	bmi.n	8010248 <__lo0bits+0x52>
 8010204:	0798      	lsls	r0, r3, #30
 8010206:	bf49      	itett	mi
 8010208:	085b      	lsrmi	r3, r3, #1
 801020a:	089b      	lsrpl	r3, r3, #2
 801020c:	2001      	movmi	r0, #1
 801020e:	6013      	strmi	r3, [r2, #0]
 8010210:	bf5c      	itt	pl
 8010212:	6013      	strpl	r3, [r2, #0]
 8010214:	2002      	movpl	r0, #2
 8010216:	4770      	bx	lr
 8010218:	b299      	uxth	r1, r3
 801021a:	b909      	cbnz	r1, 8010220 <__lo0bits+0x2a>
 801021c:	0c1b      	lsrs	r3, r3, #16
 801021e:	2010      	movs	r0, #16
 8010220:	b2d9      	uxtb	r1, r3
 8010222:	b909      	cbnz	r1, 8010228 <__lo0bits+0x32>
 8010224:	3008      	adds	r0, #8
 8010226:	0a1b      	lsrs	r3, r3, #8
 8010228:	0719      	lsls	r1, r3, #28
 801022a:	bf04      	itt	eq
 801022c:	091b      	lsreq	r3, r3, #4
 801022e:	3004      	addeq	r0, #4
 8010230:	0799      	lsls	r1, r3, #30
 8010232:	bf04      	itt	eq
 8010234:	089b      	lsreq	r3, r3, #2
 8010236:	3002      	addeq	r0, #2
 8010238:	07d9      	lsls	r1, r3, #31
 801023a:	d403      	bmi.n	8010244 <__lo0bits+0x4e>
 801023c:	085b      	lsrs	r3, r3, #1
 801023e:	f100 0001 	add.w	r0, r0, #1
 8010242:	d003      	beq.n	801024c <__lo0bits+0x56>
 8010244:	6013      	str	r3, [r2, #0]
 8010246:	4770      	bx	lr
 8010248:	2000      	movs	r0, #0
 801024a:	4770      	bx	lr
 801024c:	2020      	movs	r0, #32
 801024e:	4770      	bx	lr

08010250 <__i2b>:
 8010250:	b510      	push	{r4, lr}
 8010252:	460c      	mov	r4, r1
 8010254:	2101      	movs	r1, #1
 8010256:	f7ff febd 	bl	800ffd4 <_Balloc>
 801025a:	4602      	mov	r2, r0
 801025c:	b928      	cbnz	r0, 801026a <__i2b+0x1a>
 801025e:	4b05      	ldr	r3, [pc, #20]	@ (8010274 <__i2b+0x24>)
 8010260:	4805      	ldr	r0, [pc, #20]	@ (8010278 <__i2b+0x28>)
 8010262:	f240 1145 	movw	r1, #325	@ 0x145
 8010266:	f7fe fc63 	bl	800eb30 <__assert_func>
 801026a:	2301      	movs	r3, #1
 801026c:	6144      	str	r4, [r0, #20]
 801026e:	6103      	str	r3, [r0, #16]
 8010270:	bd10      	pop	{r4, pc}
 8010272:	bf00      	nop
 8010274:	08012f08 	.word	0x08012f08
 8010278:	08012f79 	.word	0x08012f79

0801027c <__multiply>:
 801027c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010280:	4617      	mov	r7, r2
 8010282:	690a      	ldr	r2, [r1, #16]
 8010284:	693b      	ldr	r3, [r7, #16]
 8010286:	429a      	cmp	r2, r3
 8010288:	bfa8      	it	ge
 801028a:	463b      	movge	r3, r7
 801028c:	4689      	mov	r9, r1
 801028e:	bfa4      	itt	ge
 8010290:	460f      	movge	r7, r1
 8010292:	4699      	movge	r9, r3
 8010294:	693d      	ldr	r5, [r7, #16]
 8010296:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801029a:	68bb      	ldr	r3, [r7, #8]
 801029c:	6879      	ldr	r1, [r7, #4]
 801029e:	eb05 060a 	add.w	r6, r5, sl
 80102a2:	42b3      	cmp	r3, r6
 80102a4:	b085      	sub	sp, #20
 80102a6:	bfb8      	it	lt
 80102a8:	3101      	addlt	r1, #1
 80102aa:	f7ff fe93 	bl	800ffd4 <_Balloc>
 80102ae:	b930      	cbnz	r0, 80102be <__multiply+0x42>
 80102b0:	4602      	mov	r2, r0
 80102b2:	4b41      	ldr	r3, [pc, #260]	@ (80103b8 <__multiply+0x13c>)
 80102b4:	4841      	ldr	r0, [pc, #260]	@ (80103bc <__multiply+0x140>)
 80102b6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80102ba:	f7fe fc39 	bl	800eb30 <__assert_func>
 80102be:	f100 0414 	add.w	r4, r0, #20
 80102c2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80102c6:	4623      	mov	r3, r4
 80102c8:	2200      	movs	r2, #0
 80102ca:	4573      	cmp	r3, lr
 80102cc:	d320      	bcc.n	8010310 <__multiply+0x94>
 80102ce:	f107 0814 	add.w	r8, r7, #20
 80102d2:	f109 0114 	add.w	r1, r9, #20
 80102d6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80102da:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80102de:	9302      	str	r3, [sp, #8]
 80102e0:	1beb      	subs	r3, r5, r7
 80102e2:	3b15      	subs	r3, #21
 80102e4:	f023 0303 	bic.w	r3, r3, #3
 80102e8:	3304      	adds	r3, #4
 80102ea:	3715      	adds	r7, #21
 80102ec:	42bd      	cmp	r5, r7
 80102ee:	bf38      	it	cc
 80102f0:	2304      	movcc	r3, #4
 80102f2:	9301      	str	r3, [sp, #4]
 80102f4:	9b02      	ldr	r3, [sp, #8]
 80102f6:	9103      	str	r1, [sp, #12]
 80102f8:	428b      	cmp	r3, r1
 80102fa:	d80c      	bhi.n	8010316 <__multiply+0x9a>
 80102fc:	2e00      	cmp	r6, #0
 80102fe:	dd03      	ble.n	8010308 <__multiply+0x8c>
 8010300:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8010304:	2b00      	cmp	r3, #0
 8010306:	d055      	beq.n	80103b4 <__multiply+0x138>
 8010308:	6106      	str	r6, [r0, #16]
 801030a:	b005      	add	sp, #20
 801030c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010310:	f843 2b04 	str.w	r2, [r3], #4
 8010314:	e7d9      	b.n	80102ca <__multiply+0x4e>
 8010316:	f8b1 a000 	ldrh.w	sl, [r1]
 801031a:	f1ba 0f00 	cmp.w	sl, #0
 801031e:	d01f      	beq.n	8010360 <__multiply+0xe4>
 8010320:	46c4      	mov	ip, r8
 8010322:	46a1      	mov	r9, r4
 8010324:	2700      	movs	r7, #0
 8010326:	f85c 2b04 	ldr.w	r2, [ip], #4
 801032a:	f8d9 3000 	ldr.w	r3, [r9]
 801032e:	fa1f fb82 	uxth.w	fp, r2
 8010332:	b29b      	uxth	r3, r3
 8010334:	fb0a 330b 	mla	r3, sl, fp, r3
 8010338:	443b      	add	r3, r7
 801033a:	f8d9 7000 	ldr.w	r7, [r9]
 801033e:	0c12      	lsrs	r2, r2, #16
 8010340:	0c3f      	lsrs	r7, r7, #16
 8010342:	fb0a 7202 	mla	r2, sl, r2, r7
 8010346:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801034a:	b29b      	uxth	r3, r3
 801034c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010350:	4565      	cmp	r5, ip
 8010352:	f849 3b04 	str.w	r3, [r9], #4
 8010356:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801035a:	d8e4      	bhi.n	8010326 <__multiply+0xaa>
 801035c:	9b01      	ldr	r3, [sp, #4]
 801035e:	50e7      	str	r7, [r4, r3]
 8010360:	9b03      	ldr	r3, [sp, #12]
 8010362:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8010366:	3104      	adds	r1, #4
 8010368:	f1b9 0f00 	cmp.w	r9, #0
 801036c:	d020      	beq.n	80103b0 <__multiply+0x134>
 801036e:	6823      	ldr	r3, [r4, #0]
 8010370:	4647      	mov	r7, r8
 8010372:	46a4      	mov	ip, r4
 8010374:	f04f 0a00 	mov.w	sl, #0
 8010378:	f8b7 b000 	ldrh.w	fp, [r7]
 801037c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8010380:	fb09 220b 	mla	r2, r9, fp, r2
 8010384:	4452      	add	r2, sl
 8010386:	b29b      	uxth	r3, r3
 8010388:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801038c:	f84c 3b04 	str.w	r3, [ip], #4
 8010390:	f857 3b04 	ldr.w	r3, [r7], #4
 8010394:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010398:	f8bc 3000 	ldrh.w	r3, [ip]
 801039c:	fb09 330a 	mla	r3, r9, sl, r3
 80103a0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80103a4:	42bd      	cmp	r5, r7
 80103a6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80103aa:	d8e5      	bhi.n	8010378 <__multiply+0xfc>
 80103ac:	9a01      	ldr	r2, [sp, #4]
 80103ae:	50a3      	str	r3, [r4, r2]
 80103b0:	3404      	adds	r4, #4
 80103b2:	e79f      	b.n	80102f4 <__multiply+0x78>
 80103b4:	3e01      	subs	r6, #1
 80103b6:	e7a1      	b.n	80102fc <__multiply+0x80>
 80103b8:	08012f08 	.word	0x08012f08
 80103bc:	08012f79 	.word	0x08012f79

080103c0 <__pow5mult>:
 80103c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80103c4:	4615      	mov	r5, r2
 80103c6:	f012 0203 	ands.w	r2, r2, #3
 80103ca:	4607      	mov	r7, r0
 80103cc:	460e      	mov	r6, r1
 80103ce:	d007      	beq.n	80103e0 <__pow5mult+0x20>
 80103d0:	4c25      	ldr	r4, [pc, #148]	@ (8010468 <__pow5mult+0xa8>)
 80103d2:	3a01      	subs	r2, #1
 80103d4:	2300      	movs	r3, #0
 80103d6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80103da:	f7ff fe5d 	bl	8010098 <__multadd>
 80103de:	4606      	mov	r6, r0
 80103e0:	10ad      	asrs	r5, r5, #2
 80103e2:	d03d      	beq.n	8010460 <__pow5mult+0xa0>
 80103e4:	69fc      	ldr	r4, [r7, #28]
 80103e6:	b97c      	cbnz	r4, 8010408 <__pow5mult+0x48>
 80103e8:	2010      	movs	r0, #16
 80103ea:	f7ff fd2b 	bl	800fe44 <malloc>
 80103ee:	4602      	mov	r2, r0
 80103f0:	61f8      	str	r0, [r7, #28]
 80103f2:	b928      	cbnz	r0, 8010400 <__pow5mult+0x40>
 80103f4:	4b1d      	ldr	r3, [pc, #116]	@ (801046c <__pow5mult+0xac>)
 80103f6:	481e      	ldr	r0, [pc, #120]	@ (8010470 <__pow5mult+0xb0>)
 80103f8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80103fc:	f7fe fb98 	bl	800eb30 <__assert_func>
 8010400:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010404:	6004      	str	r4, [r0, #0]
 8010406:	60c4      	str	r4, [r0, #12]
 8010408:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801040c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010410:	b94c      	cbnz	r4, 8010426 <__pow5mult+0x66>
 8010412:	f240 2171 	movw	r1, #625	@ 0x271
 8010416:	4638      	mov	r0, r7
 8010418:	f7ff ff1a 	bl	8010250 <__i2b>
 801041c:	2300      	movs	r3, #0
 801041e:	f8c8 0008 	str.w	r0, [r8, #8]
 8010422:	4604      	mov	r4, r0
 8010424:	6003      	str	r3, [r0, #0]
 8010426:	f04f 0900 	mov.w	r9, #0
 801042a:	07eb      	lsls	r3, r5, #31
 801042c:	d50a      	bpl.n	8010444 <__pow5mult+0x84>
 801042e:	4631      	mov	r1, r6
 8010430:	4622      	mov	r2, r4
 8010432:	4638      	mov	r0, r7
 8010434:	f7ff ff22 	bl	801027c <__multiply>
 8010438:	4631      	mov	r1, r6
 801043a:	4680      	mov	r8, r0
 801043c:	4638      	mov	r0, r7
 801043e:	f7ff fe09 	bl	8010054 <_Bfree>
 8010442:	4646      	mov	r6, r8
 8010444:	106d      	asrs	r5, r5, #1
 8010446:	d00b      	beq.n	8010460 <__pow5mult+0xa0>
 8010448:	6820      	ldr	r0, [r4, #0]
 801044a:	b938      	cbnz	r0, 801045c <__pow5mult+0x9c>
 801044c:	4622      	mov	r2, r4
 801044e:	4621      	mov	r1, r4
 8010450:	4638      	mov	r0, r7
 8010452:	f7ff ff13 	bl	801027c <__multiply>
 8010456:	6020      	str	r0, [r4, #0]
 8010458:	f8c0 9000 	str.w	r9, [r0]
 801045c:	4604      	mov	r4, r0
 801045e:	e7e4      	b.n	801042a <__pow5mult+0x6a>
 8010460:	4630      	mov	r0, r6
 8010462:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010466:	bf00      	nop
 8010468:	0801313c 	.word	0x0801313c
 801046c:	08012dee 	.word	0x08012dee
 8010470:	08012f79 	.word	0x08012f79

08010474 <__lshift>:
 8010474:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010478:	460c      	mov	r4, r1
 801047a:	6849      	ldr	r1, [r1, #4]
 801047c:	6923      	ldr	r3, [r4, #16]
 801047e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010482:	68a3      	ldr	r3, [r4, #8]
 8010484:	4607      	mov	r7, r0
 8010486:	4691      	mov	r9, r2
 8010488:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801048c:	f108 0601 	add.w	r6, r8, #1
 8010490:	42b3      	cmp	r3, r6
 8010492:	db0b      	blt.n	80104ac <__lshift+0x38>
 8010494:	4638      	mov	r0, r7
 8010496:	f7ff fd9d 	bl	800ffd4 <_Balloc>
 801049a:	4605      	mov	r5, r0
 801049c:	b948      	cbnz	r0, 80104b2 <__lshift+0x3e>
 801049e:	4602      	mov	r2, r0
 80104a0:	4b28      	ldr	r3, [pc, #160]	@ (8010544 <__lshift+0xd0>)
 80104a2:	4829      	ldr	r0, [pc, #164]	@ (8010548 <__lshift+0xd4>)
 80104a4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80104a8:	f7fe fb42 	bl	800eb30 <__assert_func>
 80104ac:	3101      	adds	r1, #1
 80104ae:	005b      	lsls	r3, r3, #1
 80104b0:	e7ee      	b.n	8010490 <__lshift+0x1c>
 80104b2:	2300      	movs	r3, #0
 80104b4:	f100 0114 	add.w	r1, r0, #20
 80104b8:	f100 0210 	add.w	r2, r0, #16
 80104bc:	4618      	mov	r0, r3
 80104be:	4553      	cmp	r3, sl
 80104c0:	db33      	blt.n	801052a <__lshift+0xb6>
 80104c2:	6920      	ldr	r0, [r4, #16]
 80104c4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80104c8:	f104 0314 	add.w	r3, r4, #20
 80104cc:	f019 091f 	ands.w	r9, r9, #31
 80104d0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80104d4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80104d8:	d02b      	beq.n	8010532 <__lshift+0xbe>
 80104da:	f1c9 0e20 	rsb	lr, r9, #32
 80104de:	468a      	mov	sl, r1
 80104e0:	2200      	movs	r2, #0
 80104e2:	6818      	ldr	r0, [r3, #0]
 80104e4:	fa00 f009 	lsl.w	r0, r0, r9
 80104e8:	4310      	orrs	r0, r2
 80104ea:	f84a 0b04 	str.w	r0, [sl], #4
 80104ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80104f2:	459c      	cmp	ip, r3
 80104f4:	fa22 f20e 	lsr.w	r2, r2, lr
 80104f8:	d8f3      	bhi.n	80104e2 <__lshift+0x6e>
 80104fa:	ebac 0304 	sub.w	r3, ip, r4
 80104fe:	3b15      	subs	r3, #21
 8010500:	f023 0303 	bic.w	r3, r3, #3
 8010504:	3304      	adds	r3, #4
 8010506:	f104 0015 	add.w	r0, r4, #21
 801050a:	4560      	cmp	r0, ip
 801050c:	bf88      	it	hi
 801050e:	2304      	movhi	r3, #4
 8010510:	50ca      	str	r2, [r1, r3]
 8010512:	b10a      	cbz	r2, 8010518 <__lshift+0xa4>
 8010514:	f108 0602 	add.w	r6, r8, #2
 8010518:	3e01      	subs	r6, #1
 801051a:	4638      	mov	r0, r7
 801051c:	612e      	str	r6, [r5, #16]
 801051e:	4621      	mov	r1, r4
 8010520:	f7ff fd98 	bl	8010054 <_Bfree>
 8010524:	4628      	mov	r0, r5
 8010526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801052a:	f842 0f04 	str.w	r0, [r2, #4]!
 801052e:	3301      	adds	r3, #1
 8010530:	e7c5      	b.n	80104be <__lshift+0x4a>
 8010532:	3904      	subs	r1, #4
 8010534:	f853 2b04 	ldr.w	r2, [r3], #4
 8010538:	f841 2f04 	str.w	r2, [r1, #4]!
 801053c:	459c      	cmp	ip, r3
 801053e:	d8f9      	bhi.n	8010534 <__lshift+0xc0>
 8010540:	e7ea      	b.n	8010518 <__lshift+0xa4>
 8010542:	bf00      	nop
 8010544:	08012f08 	.word	0x08012f08
 8010548:	08012f79 	.word	0x08012f79

0801054c <__mcmp>:
 801054c:	690a      	ldr	r2, [r1, #16]
 801054e:	4603      	mov	r3, r0
 8010550:	6900      	ldr	r0, [r0, #16]
 8010552:	1a80      	subs	r0, r0, r2
 8010554:	b530      	push	{r4, r5, lr}
 8010556:	d10e      	bne.n	8010576 <__mcmp+0x2a>
 8010558:	3314      	adds	r3, #20
 801055a:	3114      	adds	r1, #20
 801055c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8010560:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8010564:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8010568:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801056c:	4295      	cmp	r5, r2
 801056e:	d003      	beq.n	8010578 <__mcmp+0x2c>
 8010570:	d205      	bcs.n	801057e <__mcmp+0x32>
 8010572:	f04f 30ff 	mov.w	r0, #4294967295
 8010576:	bd30      	pop	{r4, r5, pc}
 8010578:	42a3      	cmp	r3, r4
 801057a:	d3f3      	bcc.n	8010564 <__mcmp+0x18>
 801057c:	e7fb      	b.n	8010576 <__mcmp+0x2a>
 801057e:	2001      	movs	r0, #1
 8010580:	e7f9      	b.n	8010576 <__mcmp+0x2a>
	...

08010584 <__mdiff>:
 8010584:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010588:	4689      	mov	r9, r1
 801058a:	4606      	mov	r6, r0
 801058c:	4611      	mov	r1, r2
 801058e:	4648      	mov	r0, r9
 8010590:	4614      	mov	r4, r2
 8010592:	f7ff ffdb 	bl	801054c <__mcmp>
 8010596:	1e05      	subs	r5, r0, #0
 8010598:	d112      	bne.n	80105c0 <__mdiff+0x3c>
 801059a:	4629      	mov	r1, r5
 801059c:	4630      	mov	r0, r6
 801059e:	f7ff fd19 	bl	800ffd4 <_Balloc>
 80105a2:	4602      	mov	r2, r0
 80105a4:	b928      	cbnz	r0, 80105b2 <__mdiff+0x2e>
 80105a6:	4b3f      	ldr	r3, [pc, #252]	@ (80106a4 <__mdiff+0x120>)
 80105a8:	f240 2137 	movw	r1, #567	@ 0x237
 80105ac:	483e      	ldr	r0, [pc, #248]	@ (80106a8 <__mdiff+0x124>)
 80105ae:	f7fe fabf 	bl	800eb30 <__assert_func>
 80105b2:	2301      	movs	r3, #1
 80105b4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80105b8:	4610      	mov	r0, r2
 80105ba:	b003      	add	sp, #12
 80105bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80105c0:	bfbc      	itt	lt
 80105c2:	464b      	movlt	r3, r9
 80105c4:	46a1      	movlt	r9, r4
 80105c6:	4630      	mov	r0, r6
 80105c8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80105cc:	bfba      	itte	lt
 80105ce:	461c      	movlt	r4, r3
 80105d0:	2501      	movlt	r5, #1
 80105d2:	2500      	movge	r5, #0
 80105d4:	f7ff fcfe 	bl	800ffd4 <_Balloc>
 80105d8:	4602      	mov	r2, r0
 80105da:	b918      	cbnz	r0, 80105e4 <__mdiff+0x60>
 80105dc:	4b31      	ldr	r3, [pc, #196]	@ (80106a4 <__mdiff+0x120>)
 80105de:	f240 2145 	movw	r1, #581	@ 0x245
 80105e2:	e7e3      	b.n	80105ac <__mdiff+0x28>
 80105e4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80105e8:	6926      	ldr	r6, [r4, #16]
 80105ea:	60c5      	str	r5, [r0, #12]
 80105ec:	f109 0310 	add.w	r3, r9, #16
 80105f0:	f109 0514 	add.w	r5, r9, #20
 80105f4:	f104 0e14 	add.w	lr, r4, #20
 80105f8:	f100 0b14 	add.w	fp, r0, #20
 80105fc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8010600:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8010604:	9301      	str	r3, [sp, #4]
 8010606:	46d9      	mov	r9, fp
 8010608:	f04f 0c00 	mov.w	ip, #0
 801060c:	9b01      	ldr	r3, [sp, #4]
 801060e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8010612:	f853 af04 	ldr.w	sl, [r3, #4]!
 8010616:	9301      	str	r3, [sp, #4]
 8010618:	fa1f f38a 	uxth.w	r3, sl
 801061c:	4619      	mov	r1, r3
 801061e:	b283      	uxth	r3, r0
 8010620:	1acb      	subs	r3, r1, r3
 8010622:	0c00      	lsrs	r0, r0, #16
 8010624:	4463      	add	r3, ip
 8010626:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801062a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801062e:	b29b      	uxth	r3, r3
 8010630:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8010634:	4576      	cmp	r6, lr
 8010636:	f849 3b04 	str.w	r3, [r9], #4
 801063a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801063e:	d8e5      	bhi.n	801060c <__mdiff+0x88>
 8010640:	1b33      	subs	r3, r6, r4
 8010642:	3b15      	subs	r3, #21
 8010644:	f023 0303 	bic.w	r3, r3, #3
 8010648:	3415      	adds	r4, #21
 801064a:	3304      	adds	r3, #4
 801064c:	42a6      	cmp	r6, r4
 801064e:	bf38      	it	cc
 8010650:	2304      	movcc	r3, #4
 8010652:	441d      	add	r5, r3
 8010654:	445b      	add	r3, fp
 8010656:	461e      	mov	r6, r3
 8010658:	462c      	mov	r4, r5
 801065a:	4544      	cmp	r4, r8
 801065c:	d30e      	bcc.n	801067c <__mdiff+0xf8>
 801065e:	f108 0103 	add.w	r1, r8, #3
 8010662:	1b49      	subs	r1, r1, r5
 8010664:	f021 0103 	bic.w	r1, r1, #3
 8010668:	3d03      	subs	r5, #3
 801066a:	45a8      	cmp	r8, r5
 801066c:	bf38      	it	cc
 801066e:	2100      	movcc	r1, #0
 8010670:	440b      	add	r3, r1
 8010672:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8010676:	b191      	cbz	r1, 801069e <__mdiff+0x11a>
 8010678:	6117      	str	r7, [r2, #16]
 801067a:	e79d      	b.n	80105b8 <__mdiff+0x34>
 801067c:	f854 1b04 	ldr.w	r1, [r4], #4
 8010680:	46e6      	mov	lr, ip
 8010682:	0c08      	lsrs	r0, r1, #16
 8010684:	fa1c fc81 	uxtah	ip, ip, r1
 8010688:	4471      	add	r1, lr
 801068a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801068e:	b289      	uxth	r1, r1
 8010690:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8010694:	f846 1b04 	str.w	r1, [r6], #4
 8010698:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801069c:	e7dd      	b.n	801065a <__mdiff+0xd6>
 801069e:	3f01      	subs	r7, #1
 80106a0:	e7e7      	b.n	8010672 <__mdiff+0xee>
 80106a2:	bf00      	nop
 80106a4:	08012f08 	.word	0x08012f08
 80106a8:	08012f79 	.word	0x08012f79

080106ac <__ulp>:
 80106ac:	b082      	sub	sp, #8
 80106ae:	ed8d 0b00 	vstr	d0, [sp]
 80106b2:	9a01      	ldr	r2, [sp, #4]
 80106b4:	4b0f      	ldr	r3, [pc, #60]	@ (80106f4 <__ulp+0x48>)
 80106b6:	4013      	ands	r3, r2
 80106b8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80106bc:	2b00      	cmp	r3, #0
 80106be:	dc08      	bgt.n	80106d2 <__ulp+0x26>
 80106c0:	425b      	negs	r3, r3
 80106c2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80106c6:	ea4f 5223 	mov.w	r2, r3, asr #20
 80106ca:	da04      	bge.n	80106d6 <__ulp+0x2a>
 80106cc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80106d0:	4113      	asrs	r3, r2
 80106d2:	2200      	movs	r2, #0
 80106d4:	e008      	b.n	80106e8 <__ulp+0x3c>
 80106d6:	f1a2 0314 	sub.w	r3, r2, #20
 80106da:	2b1e      	cmp	r3, #30
 80106dc:	bfda      	itte	le
 80106de:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80106e2:	40da      	lsrle	r2, r3
 80106e4:	2201      	movgt	r2, #1
 80106e6:	2300      	movs	r3, #0
 80106e8:	4619      	mov	r1, r3
 80106ea:	4610      	mov	r0, r2
 80106ec:	ec41 0b10 	vmov	d0, r0, r1
 80106f0:	b002      	add	sp, #8
 80106f2:	4770      	bx	lr
 80106f4:	7ff00000 	.word	0x7ff00000

080106f8 <__b2d>:
 80106f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80106fc:	6906      	ldr	r6, [r0, #16]
 80106fe:	f100 0814 	add.w	r8, r0, #20
 8010702:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8010706:	1f37      	subs	r7, r6, #4
 8010708:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801070c:	4610      	mov	r0, r2
 801070e:	f7ff fd53 	bl	80101b8 <__hi0bits>
 8010712:	f1c0 0320 	rsb	r3, r0, #32
 8010716:	280a      	cmp	r0, #10
 8010718:	600b      	str	r3, [r1, #0]
 801071a:	491b      	ldr	r1, [pc, #108]	@ (8010788 <__b2d+0x90>)
 801071c:	dc15      	bgt.n	801074a <__b2d+0x52>
 801071e:	f1c0 0c0b 	rsb	ip, r0, #11
 8010722:	fa22 f30c 	lsr.w	r3, r2, ip
 8010726:	45b8      	cmp	r8, r7
 8010728:	ea43 0501 	orr.w	r5, r3, r1
 801072c:	bf34      	ite	cc
 801072e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8010732:	2300      	movcs	r3, #0
 8010734:	3015      	adds	r0, #21
 8010736:	fa02 f000 	lsl.w	r0, r2, r0
 801073a:	fa23 f30c 	lsr.w	r3, r3, ip
 801073e:	4303      	orrs	r3, r0
 8010740:	461c      	mov	r4, r3
 8010742:	ec45 4b10 	vmov	d0, r4, r5
 8010746:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801074a:	45b8      	cmp	r8, r7
 801074c:	bf3a      	itte	cc
 801074e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8010752:	f1a6 0708 	subcc.w	r7, r6, #8
 8010756:	2300      	movcs	r3, #0
 8010758:	380b      	subs	r0, #11
 801075a:	d012      	beq.n	8010782 <__b2d+0x8a>
 801075c:	f1c0 0120 	rsb	r1, r0, #32
 8010760:	fa23 f401 	lsr.w	r4, r3, r1
 8010764:	4082      	lsls	r2, r0
 8010766:	4322      	orrs	r2, r4
 8010768:	4547      	cmp	r7, r8
 801076a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801076e:	bf8c      	ite	hi
 8010770:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8010774:	2200      	movls	r2, #0
 8010776:	4083      	lsls	r3, r0
 8010778:	40ca      	lsrs	r2, r1
 801077a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801077e:	4313      	orrs	r3, r2
 8010780:	e7de      	b.n	8010740 <__b2d+0x48>
 8010782:	ea42 0501 	orr.w	r5, r2, r1
 8010786:	e7db      	b.n	8010740 <__b2d+0x48>
 8010788:	3ff00000 	.word	0x3ff00000

0801078c <__d2b>:
 801078c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010790:	460f      	mov	r7, r1
 8010792:	2101      	movs	r1, #1
 8010794:	ec59 8b10 	vmov	r8, r9, d0
 8010798:	4616      	mov	r6, r2
 801079a:	f7ff fc1b 	bl	800ffd4 <_Balloc>
 801079e:	4604      	mov	r4, r0
 80107a0:	b930      	cbnz	r0, 80107b0 <__d2b+0x24>
 80107a2:	4602      	mov	r2, r0
 80107a4:	4b23      	ldr	r3, [pc, #140]	@ (8010834 <__d2b+0xa8>)
 80107a6:	4824      	ldr	r0, [pc, #144]	@ (8010838 <__d2b+0xac>)
 80107a8:	f240 310f 	movw	r1, #783	@ 0x30f
 80107ac:	f7fe f9c0 	bl	800eb30 <__assert_func>
 80107b0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80107b4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80107b8:	b10d      	cbz	r5, 80107be <__d2b+0x32>
 80107ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80107be:	9301      	str	r3, [sp, #4]
 80107c0:	f1b8 0300 	subs.w	r3, r8, #0
 80107c4:	d023      	beq.n	801080e <__d2b+0x82>
 80107c6:	4668      	mov	r0, sp
 80107c8:	9300      	str	r3, [sp, #0]
 80107ca:	f7ff fd14 	bl	80101f6 <__lo0bits>
 80107ce:	e9dd 1200 	ldrd	r1, r2, [sp]
 80107d2:	b1d0      	cbz	r0, 801080a <__d2b+0x7e>
 80107d4:	f1c0 0320 	rsb	r3, r0, #32
 80107d8:	fa02 f303 	lsl.w	r3, r2, r3
 80107dc:	430b      	orrs	r3, r1
 80107de:	40c2      	lsrs	r2, r0
 80107e0:	6163      	str	r3, [r4, #20]
 80107e2:	9201      	str	r2, [sp, #4]
 80107e4:	9b01      	ldr	r3, [sp, #4]
 80107e6:	61a3      	str	r3, [r4, #24]
 80107e8:	2b00      	cmp	r3, #0
 80107ea:	bf0c      	ite	eq
 80107ec:	2201      	moveq	r2, #1
 80107ee:	2202      	movne	r2, #2
 80107f0:	6122      	str	r2, [r4, #16]
 80107f2:	b1a5      	cbz	r5, 801081e <__d2b+0x92>
 80107f4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80107f8:	4405      	add	r5, r0
 80107fa:	603d      	str	r5, [r7, #0]
 80107fc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8010800:	6030      	str	r0, [r6, #0]
 8010802:	4620      	mov	r0, r4
 8010804:	b003      	add	sp, #12
 8010806:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801080a:	6161      	str	r1, [r4, #20]
 801080c:	e7ea      	b.n	80107e4 <__d2b+0x58>
 801080e:	a801      	add	r0, sp, #4
 8010810:	f7ff fcf1 	bl	80101f6 <__lo0bits>
 8010814:	9b01      	ldr	r3, [sp, #4]
 8010816:	6163      	str	r3, [r4, #20]
 8010818:	3020      	adds	r0, #32
 801081a:	2201      	movs	r2, #1
 801081c:	e7e8      	b.n	80107f0 <__d2b+0x64>
 801081e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8010822:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8010826:	6038      	str	r0, [r7, #0]
 8010828:	6918      	ldr	r0, [r3, #16]
 801082a:	f7ff fcc5 	bl	80101b8 <__hi0bits>
 801082e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8010832:	e7e5      	b.n	8010800 <__d2b+0x74>
 8010834:	08012f08 	.word	0x08012f08
 8010838:	08012f79 	.word	0x08012f79

0801083c <__ratio>:
 801083c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010840:	4688      	mov	r8, r1
 8010842:	4669      	mov	r1, sp
 8010844:	4681      	mov	r9, r0
 8010846:	f7ff ff57 	bl	80106f8 <__b2d>
 801084a:	a901      	add	r1, sp, #4
 801084c:	4640      	mov	r0, r8
 801084e:	ec55 4b10 	vmov	r4, r5, d0
 8010852:	f7ff ff51 	bl	80106f8 <__b2d>
 8010856:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801085a:	f8d9 2010 	ldr.w	r2, [r9, #16]
 801085e:	1ad2      	subs	r2, r2, r3
 8010860:	e9dd 3100 	ldrd	r3, r1, [sp]
 8010864:	1a5b      	subs	r3, r3, r1
 8010866:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 801086a:	ec57 6b10 	vmov	r6, r7, d0
 801086e:	2b00      	cmp	r3, #0
 8010870:	bfd6      	itet	le
 8010872:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8010876:	462a      	movgt	r2, r5
 8010878:	463a      	movle	r2, r7
 801087a:	46ab      	mov	fp, r5
 801087c:	46a2      	mov	sl, r4
 801087e:	bfce      	itee	gt
 8010880:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8010884:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 8010888:	ee00 3a90 	vmovle	s1, r3
 801088c:	ec4b ab17 	vmov	d7, sl, fp
 8010890:	ee87 0b00 	vdiv.f64	d0, d7, d0
 8010894:	b003      	add	sp, #12
 8010896:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801089a <__copybits>:
 801089a:	3901      	subs	r1, #1
 801089c:	b570      	push	{r4, r5, r6, lr}
 801089e:	1149      	asrs	r1, r1, #5
 80108a0:	6914      	ldr	r4, [r2, #16]
 80108a2:	3101      	adds	r1, #1
 80108a4:	f102 0314 	add.w	r3, r2, #20
 80108a8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80108ac:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80108b0:	1f05      	subs	r5, r0, #4
 80108b2:	42a3      	cmp	r3, r4
 80108b4:	d30c      	bcc.n	80108d0 <__copybits+0x36>
 80108b6:	1aa3      	subs	r3, r4, r2
 80108b8:	3b11      	subs	r3, #17
 80108ba:	f023 0303 	bic.w	r3, r3, #3
 80108be:	3211      	adds	r2, #17
 80108c0:	42a2      	cmp	r2, r4
 80108c2:	bf88      	it	hi
 80108c4:	2300      	movhi	r3, #0
 80108c6:	4418      	add	r0, r3
 80108c8:	2300      	movs	r3, #0
 80108ca:	4288      	cmp	r0, r1
 80108cc:	d305      	bcc.n	80108da <__copybits+0x40>
 80108ce:	bd70      	pop	{r4, r5, r6, pc}
 80108d0:	f853 6b04 	ldr.w	r6, [r3], #4
 80108d4:	f845 6f04 	str.w	r6, [r5, #4]!
 80108d8:	e7eb      	b.n	80108b2 <__copybits+0x18>
 80108da:	f840 3b04 	str.w	r3, [r0], #4
 80108de:	e7f4      	b.n	80108ca <__copybits+0x30>

080108e0 <__any_on>:
 80108e0:	f100 0214 	add.w	r2, r0, #20
 80108e4:	6900      	ldr	r0, [r0, #16]
 80108e6:	114b      	asrs	r3, r1, #5
 80108e8:	4298      	cmp	r0, r3
 80108ea:	b510      	push	{r4, lr}
 80108ec:	db11      	blt.n	8010912 <__any_on+0x32>
 80108ee:	dd0a      	ble.n	8010906 <__any_on+0x26>
 80108f0:	f011 011f 	ands.w	r1, r1, #31
 80108f4:	d007      	beq.n	8010906 <__any_on+0x26>
 80108f6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80108fa:	fa24 f001 	lsr.w	r0, r4, r1
 80108fe:	fa00 f101 	lsl.w	r1, r0, r1
 8010902:	428c      	cmp	r4, r1
 8010904:	d10b      	bne.n	801091e <__any_on+0x3e>
 8010906:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801090a:	4293      	cmp	r3, r2
 801090c:	d803      	bhi.n	8010916 <__any_on+0x36>
 801090e:	2000      	movs	r0, #0
 8010910:	bd10      	pop	{r4, pc}
 8010912:	4603      	mov	r3, r0
 8010914:	e7f7      	b.n	8010906 <__any_on+0x26>
 8010916:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801091a:	2900      	cmp	r1, #0
 801091c:	d0f5      	beq.n	801090a <__any_on+0x2a>
 801091e:	2001      	movs	r0, #1
 8010920:	e7f6      	b.n	8010910 <__any_on+0x30>

08010922 <__ascii_wctomb>:
 8010922:	4603      	mov	r3, r0
 8010924:	4608      	mov	r0, r1
 8010926:	b141      	cbz	r1, 801093a <__ascii_wctomb+0x18>
 8010928:	2aff      	cmp	r2, #255	@ 0xff
 801092a:	d904      	bls.n	8010936 <__ascii_wctomb+0x14>
 801092c:	228a      	movs	r2, #138	@ 0x8a
 801092e:	601a      	str	r2, [r3, #0]
 8010930:	f04f 30ff 	mov.w	r0, #4294967295
 8010934:	4770      	bx	lr
 8010936:	700a      	strb	r2, [r1, #0]
 8010938:	2001      	movs	r0, #1
 801093a:	4770      	bx	lr

0801093c <__sflush_r>:
 801093c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010940:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010944:	0716      	lsls	r6, r2, #28
 8010946:	4605      	mov	r5, r0
 8010948:	460c      	mov	r4, r1
 801094a:	d454      	bmi.n	80109f6 <__sflush_r+0xba>
 801094c:	684b      	ldr	r3, [r1, #4]
 801094e:	2b00      	cmp	r3, #0
 8010950:	dc02      	bgt.n	8010958 <__sflush_r+0x1c>
 8010952:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010954:	2b00      	cmp	r3, #0
 8010956:	dd48      	ble.n	80109ea <__sflush_r+0xae>
 8010958:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801095a:	2e00      	cmp	r6, #0
 801095c:	d045      	beq.n	80109ea <__sflush_r+0xae>
 801095e:	2300      	movs	r3, #0
 8010960:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010964:	682f      	ldr	r7, [r5, #0]
 8010966:	6a21      	ldr	r1, [r4, #32]
 8010968:	602b      	str	r3, [r5, #0]
 801096a:	d030      	beq.n	80109ce <__sflush_r+0x92>
 801096c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801096e:	89a3      	ldrh	r3, [r4, #12]
 8010970:	0759      	lsls	r1, r3, #29
 8010972:	d505      	bpl.n	8010980 <__sflush_r+0x44>
 8010974:	6863      	ldr	r3, [r4, #4]
 8010976:	1ad2      	subs	r2, r2, r3
 8010978:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801097a:	b10b      	cbz	r3, 8010980 <__sflush_r+0x44>
 801097c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801097e:	1ad2      	subs	r2, r2, r3
 8010980:	2300      	movs	r3, #0
 8010982:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010984:	6a21      	ldr	r1, [r4, #32]
 8010986:	4628      	mov	r0, r5
 8010988:	47b0      	blx	r6
 801098a:	1c43      	adds	r3, r0, #1
 801098c:	89a3      	ldrh	r3, [r4, #12]
 801098e:	d106      	bne.n	801099e <__sflush_r+0x62>
 8010990:	6829      	ldr	r1, [r5, #0]
 8010992:	291d      	cmp	r1, #29
 8010994:	d82b      	bhi.n	80109ee <__sflush_r+0xb2>
 8010996:	4a2a      	ldr	r2, [pc, #168]	@ (8010a40 <__sflush_r+0x104>)
 8010998:	40ca      	lsrs	r2, r1
 801099a:	07d6      	lsls	r6, r2, #31
 801099c:	d527      	bpl.n	80109ee <__sflush_r+0xb2>
 801099e:	2200      	movs	r2, #0
 80109a0:	6062      	str	r2, [r4, #4]
 80109a2:	04d9      	lsls	r1, r3, #19
 80109a4:	6922      	ldr	r2, [r4, #16]
 80109a6:	6022      	str	r2, [r4, #0]
 80109a8:	d504      	bpl.n	80109b4 <__sflush_r+0x78>
 80109aa:	1c42      	adds	r2, r0, #1
 80109ac:	d101      	bne.n	80109b2 <__sflush_r+0x76>
 80109ae:	682b      	ldr	r3, [r5, #0]
 80109b0:	b903      	cbnz	r3, 80109b4 <__sflush_r+0x78>
 80109b2:	6560      	str	r0, [r4, #84]	@ 0x54
 80109b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80109b6:	602f      	str	r7, [r5, #0]
 80109b8:	b1b9      	cbz	r1, 80109ea <__sflush_r+0xae>
 80109ba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80109be:	4299      	cmp	r1, r3
 80109c0:	d002      	beq.n	80109c8 <__sflush_r+0x8c>
 80109c2:	4628      	mov	r0, r5
 80109c4:	f7fe feba 	bl	800f73c <_free_r>
 80109c8:	2300      	movs	r3, #0
 80109ca:	6363      	str	r3, [r4, #52]	@ 0x34
 80109cc:	e00d      	b.n	80109ea <__sflush_r+0xae>
 80109ce:	2301      	movs	r3, #1
 80109d0:	4628      	mov	r0, r5
 80109d2:	47b0      	blx	r6
 80109d4:	4602      	mov	r2, r0
 80109d6:	1c50      	adds	r0, r2, #1
 80109d8:	d1c9      	bne.n	801096e <__sflush_r+0x32>
 80109da:	682b      	ldr	r3, [r5, #0]
 80109dc:	2b00      	cmp	r3, #0
 80109de:	d0c6      	beq.n	801096e <__sflush_r+0x32>
 80109e0:	2b1d      	cmp	r3, #29
 80109e2:	d001      	beq.n	80109e8 <__sflush_r+0xac>
 80109e4:	2b16      	cmp	r3, #22
 80109e6:	d11e      	bne.n	8010a26 <__sflush_r+0xea>
 80109e8:	602f      	str	r7, [r5, #0]
 80109ea:	2000      	movs	r0, #0
 80109ec:	e022      	b.n	8010a34 <__sflush_r+0xf8>
 80109ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80109f2:	b21b      	sxth	r3, r3
 80109f4:	e01b      	b.n	8010a2e <__sflush_r+0xf2>
 80109f6:	690f      	ldr	r7, [r1, #16]
 80109f8:	2f00      	cmp	r7, #0
 80109fa:	d0f6      	beq.n	80109ea <__sflush_r+0xae>
 80109fc:	0793      	lsls	r3, r2, #30
 80109fe:	680e      	ldr	r6, [r1, #0]
 8010a00:	bf08      	it	eq
 8010a02:	694b      	ldreq	r3, [r1, #20]
 8010a04:	600f      	str	r7, [r1, #0]
 8010a06:	bf18      	it	ne
 8010a08:	2300      	movne	r3, #0
 8010a0a:	eba6 0807 	sub.w	r8, r6, r7
 8010a0e:	608b      	str	r3, [r1, #8]
 8010a10:	f1b8 0f00 	cmp.w	r8, #0
 8010a14:	dde9      	ble.n	80109ea <__sflush_r+0xae>
 8010a16:	6a21      	ldr	r1, [r4, #32]
 8010a18:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8010a1a:	4643      	mov	r3, r8
 8010a1c:	463a      	mov	r2, r7
 8010a1e:	4628      	mov	r0, r5
 8010a20:	47b0      	blx	r6
 8010a22:	2800      	cmp	r0, #0
 8010a24:	dc08      	bgt.n	8010a38 <__sflush_r+0xfc>
 8010a26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010a2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010a2e:	81a3      	strh	r3, [r4, #12]
 8010a30:	f04f 30ff 	mov.w	r0, #4294967295
 8010a34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010a38:	4407      	add	r7, r0
 8010a3a:	eba8 0800 	sub.w	r8, r8, r0
 8010a3e:	e7e7      	b.n	8010a10 <__sflush_r+0xd4>
 8010a40:	20400001 	.word	0x20400001

08010a44 <_fflush_r>:
 8010a44:	b538      	push	{r3, r4, r5, lr}
 8010a46:	690b      	ldr	r3, [r1, #16]
 8010a48:	4605      	mov	r5, r0
 8010a4a:	460c      	mov	r4, r1
 8010a4c:	b913      	cbnz	r3, 8010a54 <_fflush_r+0x10>
 8010a4e:	2500      	movs	r5, #0
 8010a50:	4628      	mov	r0, r5
 8010a52:	bd38      	pop	{r3, r4, r5, pc}
 8010a54:	b118      	cbz	r0, 8010a5e <_fflush_r+0x1a>
 8010a56:	6a03      	ldr	r3, [r0, #32]
 8010a58:	b90b      	cbnz	r3, 8010a5e <_fflush_r+0x1a>
 8010a5a:	f7fd feb3 	bl	800e7c4 <__sinit>
 8010a5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010a62:	2b00      	cmp	r3, #0
 8010a64:	d0f3      	beq.n	8010a4e <_fflush_r+0xa>
 8010a66:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010a68:	07d0      	lsls	r0, r2, #31
 8010a6a:	d404      	bmi.n	8010a76 <_fflush_r+0x32>
 8010a6c:	0599      	lsls	r1, r3, #22
 8010a6e:	d402      	bmi.n	8010a76 <_fflush_r+0x32>
 8010a70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010a72:	f7fe f842 	bl	800eafa <__retarget_lock_acquire_recursive>
 8010a76:	4628      	mov	r0, r5
 8010a78:	4621      	mov	r1, r4
 8010a7a:	f7ff ff5f 	bl	801093c <__sflush_r>
 8010a7e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010a80:	07da      	lsls	r2, r3, #31
 8010a82:	4605      	mov	r5, r0
 8010a84:	d4e4      	bmi.n	8010a50 <_fflush_r+0xc>
 8010a86:	89a3      	ldrh	r3, [r4, #12]
 8010a88:	059b      	lsls	r3, r3, #22
 8010a8a:	d4e1      	bmi.n	8010a50 <_fflush_r+0xc>
 8010a8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010a8e:	f7fe f835 	bl	800eafc <__retarget_lock_release_recursive>
 8010a92:	e7dd      	b.n	8010a50 <_fflush_r+0xc>

08010a94 <fiprintf>:
 8010a94:	b40e      	push	{r1, r2, r3}
 8010a96:	b503      	push	{r0, r1, lr}
 8010a98:	4601      	mov	r1, r0
 8010a9a:	ab03      	add	r3, sp, #12
 8010a9c:	4805      	ldr	r0, [pc, #20]	@ (8010ab4 <fiprintf+0x20>)
 8010a9e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010aa2:	6800      	ldr	r0, [r0, #0]
 8010aa4:	9301      	str	r3, [sp, #4]
 8010aa6:	f000 f85b 	bl	8010b60 <_vfiprintf_r>
 8010aaa:	b002      	add	sp, #8
 8010aac:	f85d eb04 	ldr.w	lr, [sp], #4
 8010ab0:	b003      	add	sp, #12
 8010ab2:	4770      	bx	lr
 8010ab4:	24000188 	.word	0x24000188

08010ab8 <_sbrk_r>:
 8010ab8:	b538      	push	{r3, r4, r5, lr}
 8010aba:	4d06      	ldr	r5, [pc, #24]	@ (8010ad4 <_sbrk_r+0x1c>)
 8010abc:	2300      	movs	r3, #0
 8010abe:	4604      	mov	r4, r0
 8010ac0:	4608      	mov	r0, r1
 8010ac2:	602b      	str	r3, [r5, #0]
 8010ac4:	f7f2 f986 	bl	8002dd4 <_sbrk>
 8010ac8:	1c43      	adds	r3, r0, #1
 8010aca:	d102      	bne.n	8010ad2 <_sbrk_r+0x1a>
 8010acc:	682b      	ldr	r3, [r5, #0]
 8010ace:	b103      	cbz	r3, 8010ad2 <_sbrk_r+0x1a>
 8010ad0:	6023      	str	r3, [r4, #0]
 8010ad2:	bd38      	pop	{r3, r4, r5, pc}
 8010ad4:	24000c2c 	.word	0x24000c2c

08010ad8 <abort>:
 8010ad8:	b508      	push	{r3, lr}
 8010ada:	2006      	movs	r0, #6
 8010adc:	f000 fa14 	bl	8010f08 <raise>
 8010ae0:	2001      	movs	r0, #1
 8010ae2:	f7f2 f8ff 	bl	8002ce4 <_exit>

08010ae6 <_calloc_r>:
 8010ae6:	b570      	push	{r4, r5, r6, lr}
 8010ae8:	fba1 5402 	umull	r5, r4, r1, r2
 8010aec:	b934      	cbnz	r4, 8010afc <_calloc_r+0x16>
 8010aee:	4629      	mov	r1, r5
 8010af0:	f7ff f9d2 	bl	800fe98 <_malloc_r>
 8010af4:	4606      	mov	r6, r0
 8010af6:	b928      	cbnz	r0, 8010b04 <_calloc_r+0x1e>
 8010af8:	4630      	mov	r0, r6
 8010afa:	bd70      	pop	{r4, r5, r6, pc}
 8010afc:	220c      	movs	r2, #12
 8010afe:	6002      	str	r2, [r0, #0]
 8010b00:	2600      	movs	r6, #0
 8010b02:	e7f9      	b.n	8010af8 <_calloc_r+0x12>
 8010b04:	462a      	mov	r2, r5
 8010b06:	4621      	mov	r1, r4
 8010b08:	f7fd fed5 	bl	800e8b6 <memset>
 8010b0c:	e7f4      	b.n	8010af8 <_calloc_r+0x12>

08010b0e <__sfputc_r>:
 8010b0e:	6893      	ldr	r3, [r2, #8]
 8010b10:	3b01      	subs	r3, #1
 8010b12:	2b00      	cmp	r3, #0
 8010b14:	b410      	push	{r4}
 8010b16:	6093      	str	r3, [r2, #8]
 8010b18:	da08      	bge.n	8010b2c <__sfputc_r+0x1e>
 8010b1a:	6994      	ldr	r4, [r2, #24]
 8010b1c:	42a3      	cmp	r3, r4
 8010b1e:	db01      	blt.n	8010b24 <__sfputc_r+0x16>
 8010b20:	290a      	cmp	r1, #10
 8010b22:	d103      	bne.n	8010b2c <__sfputc_r+0x1e>
 8010b24:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010b28:	f000 b932 	b.w	8010d90 <__swbuf_r>
 8010b2c:	6813      	ldr	r3, [r2, #0]
 8010b2e:	1c58      	adds	r0, r3, #1
 8010b30:	6010      	str	r0, [r2, #0]
 8010b32:	7019      	strb	r1, [r3, #0]
 8010b34:	4608      	mov	r0, r1
 8010b36:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010b3a:	4770      	bx	lr

08010b3c <__sfputs_r>:
 8010b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010b3e:	4606      	mov	r6, r0
 8010b40:	460f      	mov	r7, r1
 8010b42:	4614      	mov	r4, r2
 8010b44:	18d5      	adds	r5, r2, r3
 8010b46:	42ac      	cmp	r4, r5
 8010b48:	d101      	bne.n	8010b4e <__sfputs_r+0x12>
 8010b4a:	2000      	movs	r0, #0
 8010b4c:	e007      	b.n	8010b5e <__sfputs_r+0x22>
 8010b4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010b52:	463a      	mov	r2, r7
 8010b54:	4630      	mov	r0, r6
 8010b56:	f7ff ffda 	bl	8010b0e <__sfputc_r>
 8010b5a:	1c43      	adds	r3, r0, #1
 8010b5c:	d1f3      	bne.n	8010b46 <__sfputs_r+0xa>
 8010b5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010b60 <_vfiprintf_r>:
 8010b60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b64:	460d      	mov	r5, r1
 8010b66:	b09d      	sub	sp, #116	@ 0x74
 8010b68:	4614      	mov	r4, r2
 8010b6a:	4698      	mov	r8, r3
 8010b6c:	4606      	mov	r6, r0
 8010b6e:	b118      	cbz	r0, 8010b78 <_vfiprintf_r+0x18>
 8010b70:	6a03      	ldr	r3, [r0, #32]
 8010b72:	b90b      	cbnz	r3, 8010b78 <_vfiprintf_r+0x18>
 8010b74:	f7fd fe26 	bl	800e7c4 <__sinit>
 8010b78:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010b7a:	07d9      	lsls	r1, r3, #31
 8010b7c:	d405      	bmi.n	8010b8a <_vfiprintf_r+0x2a>
 8010b7e:	89ab      	ldrh	r3, [r5, #12]
 8010b80:	059a      	lsls	r2, r3, #22
 8010b82:	d402      	bmi.n	8010b8a <_vfiprintf_r+0x2a>
 8010b84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010b86:	f7fd ffb8 	bl	800eafa <__retarget_lock_acquire_recursive>
 8010b8a:	89ab      	ldrh	r3, [r5, #12]
 8010b8c:	071b      	lsls	r3, r3, #28
 8010b8e:	d501      	bpl.n	8010b94 <_vfiprintf_r+0x34>
 8010b90:	692b      	ldr	r3, [r5, #16]
 8010b92:	b99b      	cbnz	r3, 8010bbc <_vfiprintf_r+0x5c>
 8010b94:	4629      	mov	r1, r5
 8010b96:	4630      	mov	r0, r6
 8010b98:	f000 f938 	bl	8010e0c <__swsetup_r>
 8010b9c:	b170      	cbz	r0, 8010bbc <_vfiprintf_r+0x5c>
 8010b9e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010ba0:	07dc      	lsls	r4, r3, #31
 8010ba2:	d504      	bpl.n	8010bae <_vfiprintf_r+0x4e>
 8010ba4:	f04f 30ff 	mov.w	r0, #4294967295
 8010ba8:	b01d      	add	sp, #116	@ 0x74
 8010baa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010bae:	89ab      	ldrh	r3, [r5, #12]
 8010bb0:	0598      	lsls	r0, r3, #22
 8010bb2:	d4f7      	bmi.n	8010ba4 <_vfiprintf_r+0x44>
 8010bb4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010bb6:	f7fd ffa1 	bl	800eafc <__retarget_lock_release_recursive>
 8010bba:	e7f3      	b.n	8010ba4 <_vfiprintf_r+0x44>
 8010bbc:	2300      	movs	r3, #0
 8010bbe:	9309      	str	r3, [sp, #36]	@ 0x24
 8010bc0:	2320      	movs	r3, #32
 8010bc2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010bc6:	f8cd 800c 	str.w	r8, [sp, #12]
 8010bca:	2330      	movs	r3, #48	@ 0x30
 8010bcc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8010d7c <_vfiprintf_r+0x21c>
 8010bd0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010bd4:	f04f 0901 	mov.w	r9, #1
 8010bd8:	4623      	mov	r3, r4
 8010bda:	469a      	mov	sl, r3
 8010bdc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010be0:	b10a      	cbz	r2, 8010be6 <_vfiprintf_r+0x86>
 8010be2:	2a25      	cmp	r2, #37	@ 0x25
 8010be4:	d1f9      	bne.n	8010bda <_vfiprintf_r+0x7a>
 8010be6:	ebba 0b04 	subs.w	fp, sl, r4
 8010bea:	d00b      	beq.n	8010c04 <_vfiprintf_r+0xa4>
 8010bec:	465b      	mov	r3, fp
 8010bee:	4622      	mov	r2, r4
 8010bf0:	4629      	mov	r1, r5
 8010bf2:	4630      	mov	r0, r6
 8010bf4:	f7ff ffa2 	bl	8010b3c <__sfputs_r>
 8010bf8:	3001      	adds	r0, #1
 8010bfa:	f000 80a7 	beq.w	8010d4c <_vfiprintf_r+0x1ec>
 8010bfe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010c00:	445a      	add	r2, fp
 8010c02:	9209      	str	r2, [sp, #36]	@ 0x24
 8010c04:	f89a 3000 	ldrb.w	r3, [sl]
 8010c08:	2b00      	cmp	r3, #0
 8010c0a:	f000 809f 	beq.w	8010d4c <_vfiprintf_r+0x1ec>
 8010c0e:	2300      	movs	r3, #0
 8010c10:	f04f 32ff 	mov.w	r2, #4294967295
 8010c14:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010c18:	f10a 0a01 	add.w	sl, sl, #1
 8010c1c:	9304      	str	r3, [sp, #16]
 8010c1e:	9307      	str	r3, [sp, #28]
 8010c20:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010c24:	931a      	str	r3, [sp, #104]	@ 0x68
 8010c26:	4654      	mov	r4, sl
 8010c28:	2205      	movs	r2, #5
 8010c2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010c2e:	4853      	ldr	r0, [pc, #332]	@ (8010d7c <_vfiprintf_r+0x21c>)
 8010c30:	f7ef fb66 	bl	8000300 <memchr>
 8010c34:	9a04      	ldr	r2, [sp, #16]
 8010c36:	b9d8      	cbnz	r0, 8010c70 <_vfiprintf_r+0x110>
 8010c38:	06d1      	lsls	r1, r2, #27
 8010c3a:	bf44      	itt	mi
 8010c3c:	2320      	movmi	r3, #32
 8010c3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010c42:	0713      	lsls	r3, r2, #28
 8010c44:	bf44      	itt	mi
 8010c46:	232b      	movmi	r3, #43	@ 0x2b
 8010c48:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010c4c:	f89a 3000 	ldrb.w	r3, [sl]
 8010c50:	2b2a      	cmp	r3, #42	@ 0x2a
 8010c52:	d015      	beq.n	8010c80 <_vfiprintf_r+0x120>
 8010c54:	9a07      	ldr	r2, [sp, #28]
 8010c56:	4654      	mov	r4, sl
 8010c58:	2000      	movs	r0, #0
 8010c5a:	f04f 0c0a 	mov.w	ip, #10
 8010c5e:	4621      	mov	r1, r4
 8010c60:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010c64:	3b30      	subs	r3, #48	@ 0x30
 8010c66:	2b09      	cmp	r3, #9
 8010c68:	d94b      	bls.n	8010d02 <_vfiprintf_r+0x1a2>
 8010c6a:	b1b0      	cbz	r0, 8010c9a <_vfiprintf_r+0x13a>
 8010c6c:	9207      	str	r2, [sp, #28]
 8010c6e:	e014      	b.n	8010c9a <_vfiprintf_r+0x13a>
 8010c70:	eba0 0308 	sub.w	r3, r0, r8
 8010c74:	fa09 f303 	lsl.w	r3, r9, r3
 8010c78:	4313      	orrs	r3, r2
 8010c7a:	9304      	str	r3, [sp, #16]
 8010c7c:	46a2      	mov	sl, r4
 8010c7e:	e7d2      	b.n	8010c26 <_vfiprintf_r+0xc6>
 8010c80:	9b03      	ldr	r3, [sp, #12]
 8010c82:	1d19      	adds	r1, r3, #4
 8010c84:	681b      	ldr	r3, [r3, #0]
 8010c86:	9103      	str	r1, [sp, #12]
 8010c88:	2b00      	cmp	r3, #0
 8010c8a:	bfbb      	ittet	lt
 8010c8c:	425b      	neglt	r3, r3
 8010c8e:	f042 0202 	orrlt.w	r2, r2, #2
 8010c92:	9307      	strge	r3, [sp, #28]
 8010c94:	9307      	strlt	r3, [sp, #28]
 8010c96:	bfb8      	it	lt
 8010c98:	9204      	strlt	r2, [sp, #16]
 8010c9a:	7823      	ldrb	r3, [r4, #0]
 8010c9c:	2b2e      	cmp	r3, #46	@ 0x2e
 8010c9e:	d10a      	bne.n	8010cb6 <_vfiprintf_r+0x156>
 8010ca0:	7863      	ldrb	r3, [r4, #1]
 8010ca2:	2b2a      	cmp	r3, #42	@ 0x2a
 8010ca4:	d132      	bne.n	8010d0c <_vfiprintf_r+0x1ac>
 8010ca6:	9b03      	ldr	r3, [sp, #12]
 8010ca8:	1d1a      	adds	r2, r3, #4
 8010caa:	681b      	ldr	r3, [r3, #0]
 8010cac:	9203      	str	r2, [sp, #12]
 8010cae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010cb2:	3402      	adds	r4, #2
 8010cb4:	9305      	str	r3, [sp, #20]
 8010cb6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010d8c <_vfiprintf_r+0x22c>
 8010cba:	7821      	ldrb	r1, [r4, #0]
 8010cbc:	2203      	movs	r2, #3
 8010cbe:	4650      	mov	r0, sl
 8010cc0:	f7ef fb1e 	bl	8000300 <memchr>
 8010cc4:	b138      	cbz	r0, 8010cd6 <_vfiprintf_r+0x176>
 8010cc6:	9b04      	ldr	r3, [sp, #16]
 8010cc8:	eba0 000a 	sub.w	r0, r0, sl
 8010ccc:	2240      	movs	r2, #64	@ 0x40
 8010cce:	4082      	lsls	r2, r0
 8010cd0:	4313      	orrs	r3, r2
 8010cd2:	3401      	adds	r4, #1
 8010cd4:	9304      	str	r3, [sp, #16]
 8010cd6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010cda:	4829      	ldr	r0, [pc, #164]	@ (8010d80 <_vfiprintf_r+0x220>)
 8010cdc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010ce0:	2206      	movs	r2, #6
 8010ce2:	f7ef fb0d 	bl	8000300 <memchr>
 8010ce6:	2800      	cmp	r0, #0
 8010ce8:	d03f      	beq.n	8010d6a <_vfiprintf_r+0x20a>
 8010cea:	4b26      	ldr	r3, [pc, #152]	@ (8010d84 <_vfiprintf_r+0x224>)
 8010cec:	bb1b      	cbnz	r3, 8010d36 <_vfiprintf_r+0x1d6>
 8010cee:	9b03      	ldr	r3, [sp, #12]
 8010cf0:	3307      	adds	r3, #7
 8010cf2:	f023 0307 	bic.w	r3, r3, #7
 8010cf6:	3308      	adds	r3, #8
 8010cf8:	9303      	str	r3, [sp, #12]
 8010cfa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010cfc:	443b      	add	r3, r7
 8010cfe:	9309      	str	r3, [sp, #36]	@ 0x24
 8010d00:	e76a      	b.n	8010bd8 <_vfiprintf_r+0x78>
 8010d02:	fb0c 3202 	mla	r2, ip, r2, r3
 8010d06:	460c      	mov	r4, r1
 8010d08:	2001      	movs	r0, #1
 8010d0a:	e7a8      	b.n	8010c5e <_vfiprintf_r+0xfe>
 8010d0c:	2300      	movs	r3, #0
 8010d0e:	3401      	adds	r4, #1
 8010d10:	9305      	str	r3, [sp, #20]
 8010d12:	4619      	mov	r1, r3
 8010d14:	f04f 0c0a 	mov.w	ip, #10
 8010d18:	4620      	mov	r0, r4
 8010d1a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010d1e:	3a30      	subs	r2, #48	@ 0x30
 8010d20:	2a09      	cmp	r2, #9
 8010d22:	d903      	bls.n	8010d2c <_vfiprintf_r+0x1cc>
 8010d24:	2b00      	cmp	r3, #0
 8010d26:	d0c6      	beq.n	8010cb6 <_vfiprintf_r+0x156>
 8010d28:	9105      	str	r1, [sp, #20]
 8010d2a:	e7c4      	b.n	8010cb6 <_vfiprintf_r+0x156>
 8010d2c:	fb0c 2101 	mla	r1, ip, r1, r2
 8010d30:	4604      	mov	r4, r0
 8010d32:	2301      	movs	r3, #1
 8010d34:	e7f0      	b.n	8010d18 <_vfiprintf_r+0x1b8>
 8010d36:	ab03      	add	r3, sp, #12
 8010d38:	9300      	str	r3, [sp, #0]
 8010d3a:	462a      	mov	r2, r5
 8010d3c:	4b12      	ldr	r3, [pc, #72]	@ (8010d88 <_vfiprintf_r+0x228>)
 8010d3e:	a904      	add	r1, sp, #16
 8010d40:	4630      	mov	r0, r6
 8010d42:	f7fd f90d 	bl	800df60 <_printf_float>
 8010d46:	4607      	mov	r7, r0
 8010d48:	1c78      	adds	r0, r7, #1
 8010d4a:	d1d6      	bne.n	8010cfa <_vfiprintf_r+0x19a>
 8010d4c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010d4e:	07d9      	lsls	r1, r3, #31
 8010d50:	d405      	bmi.n	8010d5e <_vfiprintf_r+0x1fe>
 8010d52:	89ab      	ldrh	r3, [r5, #12]
 8010d54:	059a      	lsls	r2, r3, #22
 8010d56:	d402      	bmi.n	8010d5e <_vfiprintf_r+0x1fe>
 8010d58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010d5a:	f7fd fecf 	bl	800eafc <__retarget_lock_release_recursive>
 8010d5e:	89ab      	ldrh	r3, [r5, #12]
 8010d60:	065b      	lsls	r3, r3, #25
 8010d62:	f53f af1f 	bmi.w	8010ba4 <_vfiprintf_r+0x44>
 8010d66:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010d68:	e71e      	b.n	8010ba8 <_vfiprintf_r+0x48>
 8010d6a:	ab03      	add	r3, sp, #12
 8010d6c:	9300      	str	r3, [sp, #0]
 8010d6e:	462a      	mov	r2, r5
 8010d70:	4b05      	ldr	r3, [pc, #20]	@ (8010d88 <_vfiprintf_r+0x228>)
 8010d72:	a904      	add	r1, sp, #16
 8010d74:	4630      	mov	r0, r6
 8010d76:	f7fd fb7b 	bl	800e470 <_printf_i>
 8010d7a:	e7e4      	b.n	8010d46 <_vfiprintf_r+0x1e6>
 8010d7c:	08012fd2 	.word	0x08012fd2
 8010d80:	08012fdc 	.word	0x08012fdc
 8010d84:	0800df61 	.word	0x0800df61
 8010d88:	08010b3d 	.word	0x08010b3d
 8010d8c:	08012fd8 	.word	0x08012fd8

08010d90 <__swbuf_r>:
 8010d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010d92:	460e      	mov	r6, r1
 8010d94:	4614      	mov	r4, r2
 8010d96:	4605      	mov	r5, r0
 8010d98:	b118      	cbz	r0, 8010da2 <__swbuf_r+0x12>
 8010d9a:	6a03      	ldr	r3, [r0, #32]
 8010d9c:	b90b      	cbnz	r3, 8010da2 <__swbuf_r+0x12>
 8010d9e:	f7fd fd11 	bl	800e7c4 <__sinit>
 8010da2:	69a3      	ldr	r3, [r4, #24]
 8010da4:	60a3      	str	r3, [r4, #8]
 8010da6:	89a3      	ldrh	r3, [r4, #12]
 8010da8:	071a      	lsls	r2, r3, #28
 8010daa:	d501      	bpl.n	8010db0 <__swbuf_r+0x20>
 8010dac:	6923      	ldr	r3, [r4, #16]
 8010dae:	b943      	cbnz	r3, 8010dc2 <__swbuf_r+0x32>
 8010db0:	4621      	mov	r1, r4
 8010db2:	4628      	mov	r0, r5
 8010db4:	f000 f82a 	bl	8010e0c <__swsetup_r>
 8010db8:	b118      	cbz	r0, 8010dc2 <__swbuf_r+0x32>
 8010dba:	f04f 37ff 	mov.w	r7, #4294967295
 8010dbe:	4638      	mov	r0, r7
 8010dc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010dc2:	6823      	ldr	r3, [r4, #0]
 8010dc4:	6922      	ldr	r2, [r4, #16]
 8010dc6:	1a98      	subs	r0, r3, r2
 8010dc8:	6963      	ldr	r3, [r4, #20]
 8010dca:	b2f6      	uxtb	r6, r6
 8010dcc:	4283      	cmp	r3, r0
 8010dce:	4637      	mov	r7, r6
 8010dd0:	dc05      	bgt.n	8010dde <__swbuf_r+0x4e>
 8010dd2:	4621      	mov	r1, r4
 8010dd4:	4628      	mov	r0, r5
 8010dd6:	f7ff fe35 	bl	8010a44 <_fflush_r>
 8010dda:	2800      	cmp	r0, #0
 8010ddc:	d1ed      	bne.n	8010dba <__swbuf_r+0x2a>
 8010dde:	68a3      	ldr	r3, [r4, #8]
 8010de0:	3b01      	subs	r3, #1
 8010de2:	60a3      	str	r3, [r4, #8]
 8010de4:	6823      	ldr	r3, [r4, #0]
 8010de6:	1c5a      	adds	r2, r3, #1
 8010de8:	6022      	str	r2, [r4, #0]
 8010dea:	701e      	strb	r6, [r3, #0]
 8010dec:	6962      	ldr	r2, [r4, #20]
 8010dee:	1c43      	adds	r3, r0, #1
 8010df0:	429a      	cmp	r2, r3
 8010df2:	d004      	beq.n	8010dfe <__swbuf_r+0x6e>
 8010df4:	89a3      	ldrh	r3, [r4, #12]
 8010df6:	07db      	lsls	r3, r3, #31
 8010df8:	d5e1      	bpl.n	8010dbe <__swbuf_r+0x2e>
 8010dfa:	2e0a      	cmp	r6, #10
 8010dfc:	d1df      	bne.n	8010dbe <__swbuf_r+0x2e>
 8010dfe:	4621      	mov	r1, r4
 8010e00:	4628      	mov	r0, r5
 8010e02:	f7ff fe1f 	bl	8010a44 <_fflush_r>
 8010e06:	2800      	cmp	r0, #0
 8010e08:	d0d9      	beq.n	8010dbe <__swbuf_r+0x2e>
 8010e0a:	e7d6      	b.n	8010dba <__swbuf_r+0x2a>

08010e0c <__swsetup_r>:
 8010e0c:	b538      	push	{r3, r4, r5, lr}
 8010e0e:	4b29      	ldr	r3, [pc, #164]	@ (8010eb4 <__swsetup_r+0xa8>)
 8010e10:	4605      	mov	r5, r0
 8010e12:	6818      	ldr	r0, [r3, #0]
 8010e14:	460c      	mov	r4, r1
 8010e16:	b118      	cbz	r0, 8010e20 <__swsetup_r+0x14>
 8010e18:	6a03      	ldr	r3, [r0, #32]
 8010e1a:	b90b      	cbnz	r3, 8010e20 <__swsetup_r+0x14>
 8010e1c:	f7fd fcd2 	bl	800e7c4 <__sinit>
 8010e20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010e24:	0719      	lsls	r1, r3, #28
 8010e26:	d422      	bmi.n	8010e6e <__swsetup_r+0x62>
 8010e28:	06da      	lsls	r2, r3, #27
 8010e2a:	d407      	bmi.n	8010e3c <__swsetup_r+0x30>
 8010e2c:	2209      	movs	r2, #9
 8010e2e:	602a      	str	r2, [r5, #0]
 8010e30:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010e34:	81a3      	strh	r3, [r4, #12]
 8010e36:	f04f 30ff 	mov.w	r0, #4294967295
 8010e3a:	e033      	b.n	8010ea4 <__swsetup_r+0x98>
 8010e3c:	0758      	lsls	r0, r3, #29
 8010e3e:	d512      	bpl.n	8010e66 <__swsetup_r+0x5a>
 8010e40:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010e42:	b141      	cbz	r1, 8010e56 <__swsetup_r+0x4a>
 8010e44:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010e48:	4299      	cmp	r1, r3
 8010e4a:	d002      	beq.n	8010e52 <__swsetup_r+0x46>
 8010e4c:	4628      	mov	r0, r5
 8010e4e:	f7fe fc75 	bl	800f73c <_free_r>
 8010e52:	2300      	movs	r3, #0
 8010e54:	6363      	str	r3, [r4, #52]	@ 0x34
 8010e56:	89a3      	ldrh	r3, [r4, #12]
 8010e58:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010e5c:	81a3      	strh	r3, [r4, #12]
 8010e5e:	2300      	movs	r3, #0
 8010e60:	6063      	str	r3, [r4, #4]
 8010e62:	6923      	ldr	r3, [r4, #16]
 8010e64:	6023      	str	r3, [r4, #0]
 8010e66:	89a3      	ldrh	r3, [r4, #12]
 8010e68:	f043 0308 	orr.w	r3, r3, #8
 8010e6c:	81a3      	strh	r3, [r4, #12]
 8010e6e:	6923      	ldr	r3, [r4, #16]
 8010e70:	b94b      	cbnz	r3, 8010e86 <__swsetup_r+0x7a>
 8010e72:	89a3      	ldrh	r3, [r4, #12]
 8010e74:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010e78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010e7c:	d003      	beq.n	8010e86 <__swsetup_r+0x7a>
 8010e7e:	4621      	mov	r1, r4
 8010e80:	4628      	mov	r0, r5
 8010e82:	f000 f883 	bl	8010f8c <__smakebuf_r>
 8010e86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010e8a:	f013 0201 	ands.w	r2, r3, #1
 8010e8e:	d00a      	beq.n	8010ea6 <__swsetup_r+0x9a>
 8010e90:	2200      	movs	r2, #0
 8010e92:	60a2      	str	r2, [r4, #8]
 8010e94:	6962      	ldr	r2, [r4, #20]
 8010e96:	4252      	negs	r2, r2
 8010e98:	61a2      	str	r2, [r4, #24]
 8010e9a:	6922      	ldr	r2, [r4, #16]
 8010e9c:	b942      	cbnz	r2, 8010eb0 <__swsetup_r+0xa4>
 8010e9e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010ea2:	d1c5      	bne.n	8010e30 <__swsetup_r+0x24>
 8010ea4:	bd38      	pop	{r3, r4, r5, pc}
 8010ea6:	0799      	lsls	r1, r3, #30
 8010ea8:	bf58      	it	pl
 8010eaa:	6962      	ldrpl	r2, [r4, #20]
 8010eac:	60a2      	str	r2, [r4, #8]
 8010eae:	e7f4      	b.n	8010e9a <__swsetup_r+0x8e>
 8010eb0:	2000      	movs	r0, #0
 8010eb2:	e7f7      	b.n	8010ea4 <__swsetup_r+0x98>
 8010eb4:	24000188 	.word	0x24000188

08010eb8 <_raise_r>:
 8010eb8:	291f      	cmp	r1, #31
 8010eba:	b538      	push	{r3, r4, r5, lr}
 8010ebc:	4605      	mov	r5, r0
 8010ebe:	460c      	mov	r4, r1
 8010ec0:	d904      	bls.n	8010ecc <_raise_r+0x14>
 8010ec2:	2316      	movs	r3, #22
 8010ec4:	6003      	str	r3, [r0, #0]
 8010ec6:	f04f 30ff 	mov.w	r0, #4294967295
 8010eca:	bd38      	pop	{r3, r4, r5, pc}
 8010ecc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010ece:	b112      	cbz	r2, 8010ed6 <_raise_r+0x1e>
 8010ed0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010ed4:	b94b      	cbnz	r3, 8010eea <_raise_r+0x32>
 8010ed6:	4628      	mov	r0, r5
 8010ed8:	f000 f830 	bl	8010f3c <_getpid_r>
 8010edc:	4622      	mov	r2, r4
 8010ede:	4601      	mov	r1, r0
 8010ee0:	4628      	mov	r0, r5
 8010ee2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010ee6:	f000 b817 	b.w	8010f18 <_kill_r>
 8010eea:	2b01      	cmp	r3, #1
 8010eec:	d00a      	beq.n	8010f04 <_raise_r+0x4c>
 8010eee:	1c59      	adds	r1, r3, #1
 8010ef0:	d103      	bne.n	8010efa <_raise_r+0x42>
 8010ef2:	2316      	movs	r3, #22
 8010ef4:	6003      	str	r3, [r0, #0]
 8010ef6:	2001      	movs	r0, #1
 8010ef8:	e7e7      	b.n	8010eca <_raise_r+0x12>
 8010efa:	2100      	movs	r1, #0
 8010efc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010f00:	4620      	mov	r0, r4
 8010f02:	4798      	blx	r3
 8010f04:	2000      	movs	r0, #0
 8010f06:	e7e0      	b.n	8010eca <_raise_r+0x12>

08010f08 <raise>:
 8010f08:	4b02      	ldr	r3, [pc, #8]	@ (8010f14 <raise+0xc>)
 8010f0a:	4601      	mov	r1, r0
 8010f0c:	6818      	ldr	r0, [r3, #0]
 8010f0e:	f7ff bfd3 	b.w	8010eb8 <_raise_r>
 8010f12:	bf00      	nop
 8010f14:	24000188 	.word	0x24000188

08010f18 <_kill_r>:
 8010f18:	b538      	push	{r3, r4, r5, lr}
 8010f1a:	4d07      	ldr	r5, [pc, #28]	@ (8010f38 <_kill_r+0x20>)
 8010f1c:	2300      	movs	r3, #0
 8010f1e:	4604      	mov	r4, r0
 8010f20:	4608      	mov	r0, r1
 8010f22:	4611      	mov	r1, r2
 8010f24:	602b      	str	r3, [r5, #0]
 8010f26:	f7f1 fecd 	bl	8002cc4 <_kill>
 8010f2a:	1c43      	adds	r3, r0, #1
 8010f2c:	d102      	bne.n	8010f34 <_kill_r+0x1c>
 8010f2e:	682b      	ldr	r3, [r5, #0]
 8010f30:	b103      	cbz	r3, 8010f34 <_kill_r+0x1c>
 8010f32:	6023      	str	r3, [r4, #0]
 8010f34:	bd38      	pop	{r3, r4, r5, pc}
 8010f36:	bf00      	nop
 8010f38:	24000c2c 	.word	0x24000c2c

08010f3c <_getpid_r>:
 8010f3c:	f7f1 beba 	b.w	8002cb4 <_getpid>

08010f40 <__swhatbuf_r>:
 8010f40:	b570      	push	{r4, r5, r6, lr}
 8010f42:	460c      	mov	r4, r1
 8010f44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010f48:	2900      	cmp	r1, #0
 8010f4a:	b096      	sub	sp, #88	@ 0x58
 8010f4c:	4615      	mov	r5, r2
 8010f4e:	461e      	mov	r6, r3
 8010f50:	da0d      	bge.n	8010f6e <__swhatbuf_r+0x2e>
 8010f52:	89a3      	ldrh	r3, [r4, #12]
 8010f54:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010f58:	f04f 0100 	mov.w	r1, #0
 8010f5c:	bf14      	ite	ne
 8010f5e:	2340      	movne	r3, #64	@ 0x40
 8010f60:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010f64:	2000      	movs	r0, #0
 8010f66:	6031      	str	r1, [r6, #0]
 8010f68:	602b      	str	r3, [r5, #0]
 8010f6a:	b016      	add	sp, #88	@ 0x58
 8010f6c:	bd70      	pop	{r4, r5, r6, pc}
 8010f6e:	466a      	mov	r2, sp
 8010f70:	f000 f848 	bl	8011004 <_fstat_r>
 8010f74:	2800      	cmp	r0, #0
 8010f76:	dbec      	blt.n	8010f52 <__swhatbuf_r+0x12>
 8010f78:	9901      	ldr	r1, [sp, #4]
 8010f7a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010f7e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010f82:	4259      	negs	r1, r3
 8010f84:	4159      	adcs	r1, r3
 8010f86:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010f8a:	e7eb      	b.n	8010f64 <__swhatbuf_r+0x24>

08010f8c <__smakebuf_r>:
 8010f8c:	898b      	ldrh	r3, [r1, #12]
 8010f8e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010f90:	079d      	lsls	r5, r3, #30
 8010f92:	4606      	mov	r6, r0
 8010f94:	460c      	mov	r4, r1
 8010f96:	d507      	bpl.n	8010fa8 <__smakebuf_r+0x1c>
 8010f98:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010f9c:	6023      	str	r3, [r4, #0]
 8010f9e:	6123      	str	r3, [r4, #16]
 8010fa0:	2301      	movs	r3, #1
 8010fa2:	6163      	str	r3, [r4, #20]
 8010fa4:	b003      	add	sp, #12
 8010fa6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010fa8:	ab01      	add	r3, sp, #4
 8010faa:	466a      	mov	r2, sp
 8010fac:	f7ff ffc8 	bl	8010f40 <__swhatbuf_r>
 8010fb0:	9f00      	ldr	r7, [sp, #0]
 8010fb2:	4605      	mov	r5, r0
 8010fb4:	4639      	mov	r1, r7
 8010fb6:	4630      	mov	r0, r6
 8010fb8:	f7fe ff6e 	bl	800fe98 <_malloc_r>
 8010fbc:	b948      	cbnz	r0, 8010fd2 <__smakebuf_r+0x46>
 8010fbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010fc2:	059a      	lsls	r2, r3, #22
 8010fc4:	d4ee      	bmi.n	8010fa4 <__smakebuf_r+0x18>
 8010fc6:	f023 0303 	bic.w	r3, r3, #3
 8010fca:	f043 0302 	orr.w	r3, r3, #2
 8010fce:	81a3      	strh	r3, [r4, #12]
 8010fd0:	e7e2      	b.n	8010f98 <__smakebuf_r+0xc>
 8010fd2:	89a3      	ldrh	r3, [r4, #12]
 8010fd4:	6020      	str	r0, [r4, #0]
 8010fd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010fda:	81a3      	strh	r3, [r4, #12]
 8010fdc:	9b01      	ldr	r3, [sp, #4]
 8010fde:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010fe2:	b15b      	cbz	r3, 8010ffc <__smakebuf_r+0x70>
 8010fe4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010fe8:	4630      	mov	r0, r6
 8010fea:	f000 f81d 	bl	8011028 <_isatty_r>
 8010fee:	b128      	cbz	r0, 8010ffc <__smakebuf_r+0x70>
 8010ff0:	89a3      	ldrh	r3, [r4, #12]
 8010ff2:	f023 0303 	bic.w	r3, r3, #3
 8010ff6:	f043 0301 	orr.w	r3, r3, #1
 8010ffa:	81a3      	strh	r3, [r4, #12]
 8010ffc:	89a3      	ldrh	r3, [r4, #12]
 8010ffe:	431d      	orrs	r5, r3
 8011000:	81a5      	strh	r5, [r4, #12]
 8011002:	e7cf      	b.n	8010fa4 <__smakebuf_r+0x18>

08011004 <_fstat_r>:
 8011004:	b538      	push	{r3, r4, r5, lr}
 8011006:	4d07      	ldr	r5, [pc, #28]	@ (8011024 <_fstat_r+0x20>)
 8011008:	2300      	movs	r3, #0
 801100a:	4604      	mov	r4, r0
 801100c:	4608      	mov	r0, r1
 801100e:	4611      	mov	r1, r2
 8011010:	602b      	str	r3, [r5, #0]
 8011012:	f7f1 feb7 	bl	8002d84 <_fstat>
 8011016:	1c43      	adds	r3, r0, #1
 8011018:	d102      	bne.n	8011020 <_fstat_r+0x1c>
 801101a:	682b      	ldr	r3, [r5, #0]
 801101c:	b103      	cbz	r3, 8011020 <_fstat_r+0x1c>
 801101e:	6023      	str	r3, [r4, #0]
 8011020:	bd38      	pop	{r3, r4, r5, pc}
 8011022:	bf00      	nop
 8011024:	24000c2c 	.word	0x24000c2c

08011028 <_isatty_r>:
 8011028:	b538      	push	{r3, r4, r5, lr}
 801102a:	4d06      	ldr	r5, [pc, #24]	@ (8011044 <_isatty_r+0x1c>)
 801102c:	2300      	movs	r3, #0
 801102e:	4604      	mov	r4, r0
 8011030:	4608      	mov	r0, r1
 8011032:	602b      	str	r3, [r5, #0]
 8011034:	f7f1 feb6 	bl	8002da4 <_isatty>
 8011038:	1c43      	adds	r3, r0, #1
 801103a:	d102      	bne.n	8011042 <_isatty_r+0x1a>
 801103c:	682b      	ldr	r3, [r5, #0]
 801103e:	b103      	cbz	r3, 8011042 <_isatty_r+0x1a>
 8011040:	6023      	str	r3, [r4, #0]
 8011042:	bd38      	pop	{r3, r4, r5, pc}
 8011044:	24000c2c 	.word	0x24000c2c

08011048 <_init>:
 8011048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801104a:	bf00      	nop
 801104c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801104e:	bc08      	pop	{r3}
 8011050:	469e      	mov	lr, r3
 8011052:	4770      	bx	lr

08011054 <_fini>:
 8011054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011056:	bf00      	nop
 8011058:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801105a:	bc08      	pop	{r3}
 801105c:	469e      	mov	lr, r3
 801105e:	4770      	bx	lr
