// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "11/22/2020 22:51:08"

// 
// Device: Altera EPM1270T144C5 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ARKLED_Switch_Keys (
	ROW,
	COL_RED,
	COL_GREEN,
	CLK,
	Switch,
	Key,
	Beep,
	SEG,
	SEG_Neg);
output 	[7:0] ROW;
output 	[7:0] COL_RED;
output 	[7:0] COL_GREEN;
input 	CLK;
input 	[3:0] Switch;
input 	[6:0] Key;
output 	Beep;
output 	[6:0] SEG;
output 	[7:0] SEG_Neg;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \CLK~combout ;
wire \m3|Mux21~0_combout ;
wire \m3|Mux21~1_combout ;
wire \m3|Mux21~2_combout ;
wire \m3|Mux21~3_combout ;
wire \m3|Mux21~4_combout ;
wire \m3|Mux21~5_combout ;
wire \m3|Mux21~6_combout ;
wire \m3|Mux21~7_combout ;
wire \m3|COL_RED[6]~0_combout ;
wire \m1|Equal2~0_combout ;
wire \m1|KeyState[0]~6_combout ;
wire \m1|Add0~50_combout ;
wire \m1|Add0~52 ;
wire \m1|Add0~52COUT1_101 ;
wire \m1|Add0~25_combout ;
wire \m1|Add0~27 ;
wire \m1|Add0~27COUT1_102 ;
wire \m1|Add0~20_combout ;
wire \m1|Equal0~1 ;
wire \m1|Add0~22 ;
wire \m1|Add0~22COUT1_103 ;
wire \m1|Add0~55_combout ;
wire \m1|Add0~40_combout ;
wire \m1|Add0~42 ;
wire \m1|Add0~42COUT1_105 ;
wire \m1|Add0~45_combout ;
wire \m1|Add0~47 ;
wire \m1|Add0~47COUT1_106 ;
wire \m1|Add0~35_combout ;
wire \m1|Equal0~2 ;
wire \m1|Add0~57 ;
wire \m1|Add0~57COUT1_104 ;
wire \m1|Add0~30_combout ;
wire \m1|Add0~32 ;
wire \m1|Add0~70_combout ;
wire \m1|Add0~72 ;
wire \m1|Add0~72COUT1_109 ;
wire \m1|Add0~75_combout ;
wire \m1|Add0~37 ;
wire \m1|Add0~37COUT1_107 ;
wire \m1|Add0~60_combout ;
wire \m1|Add0~62 ;
wire \m1|Add0~62COUT1_108 ;
wire \m1|Add0~65_combout ;
wire \m1|Add0~67 ;
wire \m1|Add0~77 ;
wire \m1|Add0~77COUT1_110 ;
wire \m1|Add0~80_combout ;
wire \m1|Add0~82 ;
wire \m1|Add0~82COUT1_111 ;
wire \m1|Add0~95_combout ;
wire \m1|Add0~90_combout ;
wire \m1|Add0~97 ;
wire \m1|Add0~97COUT1_112 ;
wire \m1|Add0~85_combout ;
wire \m1|Add0~87 ;
wire \m1|Add0~92 ;
wire \m1|Add0~92COUT1_113 ;
wire \m1|Add0~0_combout ;
wire \m1|Add0~2 ;
wire \m1|Add0~2COUT1_114 ;
wire \m1|Add0~5_combout ;
wire \m1|Add0~7 ;
wire \m1|Add0~7COUT1_115 ;
wire \m1|Add0~12 ;
wire \m1|Add0~12COUT1_116 ;
wire \m1|Add0~15_combout ;
wire \m1|Add0~10_combout ;
wire \m1|Equal0~0 ;
wire \m1|Equal0~4 ;
wire \m1|Equal0~3 ;
wire \m1|Equal0~5 ;
wire \m1|Equal0~6_combout ;
wire \m1|BeatsCounter[0]~0 ;
wire \m1|FullBeats~regout ;
wire \m1|Add1~0_combout ;
wire \m1|Add1~2_combout ;
wire \m1|Add1~1_combout ;
wire \m1|KeyState[2]~5_combout ;
wire \m1|KeyState[4]~0_combout ;
wire \m1|KeyState[3]~7_combout ;
wire \m1|KeyState[5]~2_combout ;
wire \m1|KeyState[1]~4_combout ;
wire \m3|Equal2~0_combout ;
wire \m1|KeyState[4]~1_combout ;
wire \m1|KeyState[5]~3_combout ;
wire \m1|KeyState[6]~8_combout ;
wire \m1|KeyState[6]~9_combout ;
wire \m3|Equal0~0_combout ;
wire \m3|COL_RED[0]~1_combout ;
wire \m4|WideOr8~4_combout ;
wire \m3|Equal1~0_combout ;
wire \m3|COL_RED[1]~2_combout ;
wire \m3|Equal2~1_combout ;
wire \m3|Mux21~8_combout ;
wire \m3|COL_RED[2]~3_combout ;
wire \m3|Equal4~0_combout ;
wire \m5|WideOr1~0_combout ;
wire \m3|Equal3~0_combout ;
wire \m3|COL_RED[3]~4_combout ;
wire \m3|Equal4~1_combout ;
wire \m3|Equal4~2_combout ;
wire \m3|Mux21~9_combout ;
wire \m3|COL_RED[4]~5_combout ;
wire \m3|Equal5~0_combout ;
wire \m3|COL_RED[5]~6_combout ;
wire \m3|Equal6~0_combout ;
wire \m3|COL_RED[6]~7_combout ;
wire \m4|f[10]~2_combout ;
wire \m3|COL_GREEN[0]~0_combout ;
wire \m3|COL_GREEN[1]~1_combout ;
wire \m3|COL_GREEN[2]~2_combout ;
wire \m3|COL_GREEN[3]~3_combout ;
wire \m3|COL_GREEN[4]~4_combout ;
wire \m3|COL_GREEN[5]~5_combout ;
wire \m3|COL_GREEN[6]~6_combout ;
wire \m4|f[7]~11_combout ;
wire \m4|WideOr8~2_combout ;
wire \m4|WideOr8~3_combout ;
wire \m4|WideOr9~0_combout ;
wire \m4|WideOr9~1_combout ;
wire \m4|WideOr9~2_combout ;
wire \m3|Equal9~0_combout ;
wire \m4|WideOr5~3_combout ;
wire \m4|WideOr10~0_combout ;
wire \m4|f[8]~4_combout ;
wire \m4|WideOr5~2_combout ;
wire \m4|WideOr5~5_combout ;
wire \m4|WideOr5~4_combout ;
wire \m4|Equal0~5_combout ;
wire \m4|Equal0~6_combout ;
wire \m3|Equal8~0_combout ;
wire \m5|WideOr1~1_combout ;
wire \m5|WideOr1~2_combout ;
wire \m4|Equal0~3_combout ;
wire \m4|Equal0~4_combout ;
wire \m4|WideOr4~0_combout ;
wire \m4|f[6]~24_combout ;
wire \m4|f[0]~18_combout ;
wire \m4|WideOr6~0_combout ;
wire \m4|WideOr6~1_combout ;
wire \m4|f[9]~21_combout ;
wire \m4|f[0]~19_combout ;
wire \m4|WideOr14~0_combout ;
wire \m4|f[0]~20_combout ;
wire \m4|Equal0~9_combout ;
wire \m5|WideOr2~0_combout ;
wire \m4|WideOr11~0_combout ;
wire \m4|Equal0~7_combout ;
wire \m4|WideOr7~0_combout ;
wire \m4|f[8]~22_combout ;
wire \m4|WideOr1~0_combout ;
wire \m4|f[6]~23_combout ;
wire \m4|WideOr6~2_combout ;
wire \m4|Equal0~10_combout ;
wire \m4|Equal0~11_combout ;
wire \m4|Equal0~12_combout ;
wire \m4|f[5]~17_combout ;
wire \m4|Equal0~8_combout ;
wire \m4|Equal0~13_combout ;
wire \m4|Add0~0_combout ;
wire \m4|f[3]~15_combout ;
wire \m4|WideOr12~0_combout ;
wire \m4|f[3]~14_combout ;
wire \m4|f[3]~16_combout ;
wire \m4|Equal0~1_combout ;
wire \m4|WideOr13~0_combout ;
wire \m4|f[2]~12_combout ;
wire \m4|WideOr3~2_combout ;
wire \m4|WideOr3~4_combout ;
wire \m4|WideOr3~3_combout ;
wire \m4|f[2]~10_combout ;
wire \m4|f[2]~13_combout ;
wire \m4|f[1]~5_combout ;
wire \m4|f[1]~7_combout ;
wire \m4|f[1]~6_combout ;
wire \m4|f[1]~8_combout ;
wire \m4|f[1]~9_combout ;
wire \m4|Equal0~0_combout ;
wire \m4|Equal0~2_combout ;
wire \m4|Equal0~14_combout ;
wire \m4|Beep~regout ;
wire \m4|f[8]~3_combout ;
wire \m5|WideOr5~2_combout ;
wire \m5|WideOr5~3_combout ;
wire \m5|WideOr5~4_combout ;
wire \m5|WideOr4~2_combout ;
wire \m5|WideOr4~3_combout ;
wire \m5|SEG[2]~2_combout ;
wire \m5|SEG[2]~3_combout ;
wire \m5|WideOr3~0_combout ;
wire \m5|WideOr3~1_combout ;
wire \m5|WideOr2~1_combout ;
wire \m5|WideOr2~2_combout ;
wire \m5|WideOr0~0_combout ;
wire \m5|WideOr0~1_combout ;
wire \m5|WideOr0~2_combout ;
wire [2:0] \m2|Counter ;
wire [6:0] \Key~combout ;
wire [3:0] \m1|BeatsCounter ;
wire [3:0] \Switch~combout ;
wire [3:0] \m4|Counter ;
wire [19:0] \m1|Timer ;


// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \CLK~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\CLK~combout ),
	.padio(CLK));
// synopsys translate_off
defparam \CLK~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y5_N3
maxii_lcell \m2|Counter[0] (
// Equation(s):
// \m2|Counter [0] = DFFEAS((((!\m2|Counter [0]))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\m2|Counter [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m2|Counter [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m2|Counter[0] .lut_mask = "00ff";
defparam \m2|Counter[0] .operation_mode = "normal";
defparam \m2|Counter[0] .output_mode = "reg_only";
defparam \m2|Counter[0] .register_cascade_mode = "off";
defparam \m2|Counter[0] .sum_lutc_input = "datac";
defparam \m2|Counter[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N8
maxii_lcell \m2|Counter[1] (
// Equation(s):
// \m2|Counter [1] = DFFEAS(((\m2|Counter [0] $ (\m2|Counter [1]))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m2|Counter [0]),
	.datad(\m2|Counter [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m2|Counter [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m2|Counter[1] .lut_mask = "0ff0";
defparam \m2|Counter[1] .operation_mode = "normal";
defparam \m2|Counter[1] .output_mode = "reg_only";
defparam \m2|Counter[1] .register_cascade_mode = "off";
defparam \m2|Counter[1] .sum_lutc_input = "datac";
defparam \m2|Counter[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N5
maxii_lcell \m2|Counter[2] (
// Equation(s):
// \m2|Counter [2] = DFFEAS((\m2|Counter [2] $ (((\m2|Counter [0] & \m2|Counter [1])))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(\m2|Counter [0]),
	.datab(vcc),
	.datac(\m2|Counter [2]),
	.datad(\m2|Counter [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m2|Counter [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m2|Counter[2] .lut_mask = "5af0";
defparam \m2|Counter[2] .operation_mode = "normal";
defparam \m2|Counter[2] .output_mode = "reg_only";
defparam \m2|Counter[2] .register_cascade_mode = "off";
defparam \m2|Counter[2] .sum_lutc_input = "datac";
defparam \m2|Counter[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N9
maxii_lcell \m3|Mux21~0 (
// Equation(s):
// \m3|Mux21~0_combout  = ((!\m2|Counter [1] & (!\m2|Counter [2] & !\m2|Counter [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m2|Counter [1]),
	.datac(\m2|Counter [2]),
	.datad(\m2|Counter [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Mux21~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Mux21~0 .lut_mask = "0003";
defparam \m3|Mux21~0 .operation_mode = "normal";
defparam \m3|Mux21~0 .output_mode = "comb_only";
defparam \m3|Mux21~0 .register_cascade_mode = "off";
defparam \m3|Mux21~0 .sum_lutc_input = "datac";
defparam \m3|Mux21~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxii_lcell \m3|Mux21~1 (
// Equation(s):
// \m3|Mux21~1_combout  = (!\m2|Counter [2] & (((!\m2|Counter [1] & \m2|Counter [0]))))

	.clk(gnd),
	.dataa(\m2|Counter [2]),
	.datab(vcc),
	.datac(\m2|Counter [1]),
	.datad(\m2|Counter [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Mux21~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Mux21~1 .lut_mask = "0500";
defparam \m3|Mux21~1 .operation_mode = "normal";
defparam \m3|Mux21~1 .output_mode = "comb_only";
defparam \m3|Mux21~1 .register_cascade_mode = "off";
defparam \m3|Mux21~1 .sum_lutc_input = "datac";
defparam \m3|Mux21~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N2
maxii_lcell \m3|Mux21~2 (
// Equation(s):
// \m3|Mux21~2_combout  = (!\m2|Counter [2] & (((\m2|Counter [1] & !\m2|Counter [0]))))

	.clk(gnd),
	.dataa(\m2|Counter [2]),
	.datab(vcc),
	.datac(\m2|Counter [1]),
	.datad(\m2|Counter [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Mux21~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Mux21~2 .lut_mask = "0050";
defparam \m3|Mux21~2 .operation_mode = "normal";
defparam \m3|Mux21~2 .output_mode = "comb_only";
defparam \m3|Mux21~2 .register_cascade_mode = "off";
defparam \m3|Mux21~2 .sum_lutc_input = "datac";
defparam \m3|Mux21~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N9
maxii_lcell \m3|Mux21~3 (
// Equation(s):
// \m3|Mux21~3_combout  = (!\m2|Counter [2] & (((\m2|Counter [1] & \m2|Counter [0]))))

	.clk(gnd),
	.dataa(\m2|Counter [2]),
	.datab(vcc),
	.datac(\m2|Counter [1]),
	.datad(\m2|Counter [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Mux21~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Mux21~3 .lut_mask = "5000";
defparam \m3|Mux21~3 .operation_mode = "normal";
defparam \m3|Mux21~3 .output_mode = "comb_only";
defparam \m3|Mux21~3 .register_cascade_mode = "off";
defparam \m3|Mux21~3 .sum_lutc_input = "datac";
defparam \m3|Mux21~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxii_lcell \m3|Mux21~4 (
// Equation(s):
// \m3|Mux21~4_combout  = (\m2|Counter [2] & (((!\m2|Counter [1] & !\m2|Counter [0]))))

	.clk(gnd),
	.dataa(\m2|Counter [2]),
	.datab(vcc),
	.datac(\m2|Counter [1]),
	.datad(\m2|Counter [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Mux21~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Mux21~4 .lut_mask = "000a";
defparam \m3|Mux21~4 .operation_mode = "normal";
defparam \m3|Mux21~4 .output_mode = "comb_only";
defparam \m3|Mux21~4 .register_cascade_mode = "off";
defparam \m3|Mux21~4 .sum_lutc_input = "datac";
defparam \m3|Mux21~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N1
maxii_lcell \m3|Mux21~5 (
// Equation(s):
// \m3|Mux21~5_combout  = (\m2|Counter [2] & (((!\m2|Counter [1] & \m2|Counter [0]))))

	.clk(gnd),
	.dataa(\m2|Counter [2]),
	.datab(vcc),
	.datac(\m2|Counter [1]),
	.datad(\m2|Counter [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Mux21~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Mux21~5 .lut_mask = "0a00";
defparam \m3|Mux21~5 .operation_mode = "normal";
defparam \m3|Mux21~5 .output_mode = "comb_only";
defparam \m3|Mux21~5 .register_cascade_mode = "off";
defparam \m3|Mux21~5 .sum_lutc_input = "datac";
defparam \m3|Mux21~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N7
maxii_lcell \m3|Mux21~6 (
// Equation(s):
// \m3|Mux21~6_combout  = (\m2|Counter [2] & (((\m2|Counter [1] & !\m2|Counter [0]))))

	.clk(gnd),
	.dataa(\m2|Counter [2]),
	.datab(vcc),
	.datac(\m2|Counter [1]),
	.datad(\m2|Counter [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Mux21~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Mux21~6 .lut_mask = "00a0";
defparam \m3|Mux21~6 .operation_mode = "normal";
defparam \m3|Mux21~6 .output_mode = "comb_only";
defparam \m3|Mux21~6 .register_cascade_mode = "off";
defparam \m3|Mux21~6 .sum_lutc_input = "datac";
defparam \m3|Mux21~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N6
maxii_lcell \m3|Mux21~7 (
// Equation(s):
// \m3|Mux21~7_combout  = ((\m2|Counter [2] & (\m2|Counter [1] & \m2|Counter [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m2|Counter [2]),
	.datac(\m2|Counter [1]),
	.datad(\m2|Counter [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Mux21~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Mux21~7 .lut_mask = "c000";
defparam \m3|Mux21~7 .operation_mode = "normal";
defparam \m3|Mux21~7 .output_mode = "comb_only";
defparam \m3|Mux21~7 .register_cascade_mode = "off";
defparam \m3|Mux21~7 .sum_lutc_input = "datac";
defparam \m3|Mux21~7 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Switch[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\Switch~combout [0]),
	.padio(Switch[0]));
// synopsys translate_off
defparam \Switch[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Switch[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\Switch~combout [1]),
	.padio(Switch[1]));
// synopsys translate_off
defparam \Switch[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Switch[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\Switch~combout [2]),
	.padio(Switch[2]));
// synopsys translate_off
defparam \Switch[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_131,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Switch[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\Switch~combout [3]),
	.padio(Switch[3]));
// synopsys translate_off
defparam \Switch[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y8_N6
maxii_lcell \m3|COL_RED[6]~0 (
// Equation(s):
// \m3|COL_RED[6]~0_combout  = (\Switch~combout [0]) # ((\Switch~combout [3]) # (\Switch~combout [1] $ (!\Switch~combout [2])))

	.clk(gnd),
	.dataa(\Switch~combout [0]),
	.datab(\Switch~combout [1]),
	.datac(\Switch~combout [2]),
	.datad(\Switch~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_RED[6]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_RED[6]~0 .lut_mask = "ffeb";
defparam \m3|COL_RED[6]~0 .operation_mode = "normal";
defparam \m3|COL_RED[6]~0 .output_mode = "comb_only";
defparam \m3|COL_RED[6]~0 .register_cascade_mode = "off";
defparam \m3|COL_RED[6]~0 .sum_lutc_input = "datac";
defparam \m3|COL_RED[6]~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Key[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\Key~combout [0]),
	.padio(Key[0]));
// synopsys translate_off
defparam \Key[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y8_N5
maxii_lcell \m1|Equal2~0 (
// Equation(s):
// \m1|Equal2~0_combout  = (!\Switch~combout [0] & (!\Switch~combout [1] & (!\Switch~combout [2] & \Switch~combout [3])))

	.clk(gnd),
	.dataa(\Switch~combout [0]),
	.datab(\Switch~combout [1]),
	.datac(\Switch~combout [2]),
	.datad(\Switch~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Equal2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Equal2~0 .lut_mask = "0100";
defparam \m1|Equal2~0 .operation_mode = "normal";
defparam \m1|Equal2~0 .output_mode = "comb_only";
defparam \m1|Equal2~0 .register_cascade_mode = "off";
defparam \m1|Equal2~0 .sum_lutc_input = "datac";
defparam \m1|Equal2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N0
maxii_lcell \m1|KeyState[0]~6 (
// Equation(s):
// \m1|KeyState[0]~6_combout  = (((\Key~combout [0] & !\m1|Equal2~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Key~combout [0]),
	.datad(\m1|Equal2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|KeyState[0]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|KeyState[0]~6 .lut_mask = "00f0";
defparam \m1|KeyState[0]~6 .operation_mode = "normal";
defparam \m1|KeyState[0]~6 .output_mode = "comb_only";
defparam \m1|KeyState[0]~6 .register_cascade_mode = "off";
defparam \m1|KeyState[0]~6 .sum_lutc_input = "datac";
defparam \m1|KeyState[0]~6 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Key[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\Key~combout [2]),
	.padio(Key[2]));
// synopsys translate_off
defparam \Key[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y7_N0
maxii_lcell \m1|Add0~50 (
// Equation(s):
// \m1|Add0~50_combout  = ((!\m1|Timer [0]))
// \m1|Add0~52  = CARRY(((\m1|Timer [0])))
// \m1|Add0~52COUT1_101  = CARRY(((\m1|Timer [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|Timer [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add0~50_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add0~52 ),
	.cout1(\m1|Add0~52COUT1_101 ));
// synopsys translate_off
defparam \m1|Add0~50 .lut_mask = "33cc";
defparam \m1|Add0~50 .operation_mode = "arithmetic";
defparam \m1|Add0~50 .output_mode = "comb_only";
defparam \m1|Add0~50 .register_cascade_mode = "off";
defparam \m1|Add0~50 .sum_lutc_input = "datac";
defparam \m1|Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N8
maxii_lcell \m1|Timer[0] (
// Equation(s):
// \m1|Timer [0] = DFFEAS(((!\m1|Equal0~6_combout  & ((\m1|Add0~50_combout )))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\m1|Equal0~6_combout ),
	.datac(vcc),
	.datad(\m1|Add0~50_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|Timer [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[0] .lut_mask = "3300";
defparam \m1|Timer[0] .operation_mode = "normal";
defparam \m1|Timer[0] .output_mode = "reg_only";
defparam \m1|Timer[0] .register_cascade_mode = "off";
defparam \m1|Timer[0] .sum_lutc_input = "datac";
defparam \m1|Timer[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N1
maxii_lcell \m1|Add0~25 (
// Equation(s):
// \m1|Add0~25_combout  = (\m1|Timer [1] $ ((\m1|Add0~52 )))
// \m1|Add0~27  = CARRY(((!\m1|Add0~52 ) # (!\m1|Timer [1])))
// \m1|Add0~27COUT1_102  = CARRY(((!\m1|Add0~52COUT1_101 ) # (!\m1|Timer [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|Timer [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\m1|Add0~52 ),
	.cin1(\m1|Add0~52COUT1_101 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add0~27 ),
	.cout1(\m1|Add0~27COUT1_102 ));
// synopsys translate_off
defparam \m1|Add0~25 .cin0_used = "true";
defparam \m1|Add0~25 .cin1_used = "true";
defparam \m1|Add0~25 .lut_mask = "3c3f";
defparam \m1|Add0~25 .operation_mode = "arithmetic";
defparam \m1|Add0~25 .output_mode = "comb_only";
defparam \m1|Add0~25 .register_cascade_mode = "off";
defparam \m1|Add0~25 .sum_lutc_input = "cin";
defparam \m1|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N6
maxii_lcell \m1|Timer[1] (
// Equation(s):
// \m1|Timer [1] = DFFEAS((((\m1|Add0~25_combout ))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\m1|Add0~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|Timer [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[1] .lut_mask = "ff00";
defparam \m1|Timer[1] .operation_mode = "normal";
defparam \m1|Timer[1] .output_mode = "reg_only";
defparam \m1|Timer[1] .register_cascade_mode = "off";
defparam \m1|Timer[1] .sum_lutc_input = "datac";
defparam \m1|Timer[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N1
maxii_lcell \m1|Timer[2] (
// Equation(s):
// \m1|Equal0~1  = (((!B1_Timer[2] & !\m1|Timer [1])))
// \m1|Timer [2] = DFFEAS(\m1|Equal0~1 , GLOBAL(\CLK~combout ), VCC, , , \m1|Add0~20_combout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|Add0~20_combout ),
	.datad(\m1|Timer [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Equal0~1 ),
	.regout(\m1|Timer [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[2] .lut_mask = "000f";
defparam \m1|Timer[2] .operation_mode = "normal";
defparam \m1|Timer[2] .output_mode = "reg_and_comb";
defparam \m1|Timer[2] .register_cascade_mode = "off";
defparam \m1|Timer[2] .sum_lutc_input = "qfbk";
defparam \m1|Timer[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxii_lcell \m1|Add0~20 (
// Equation(s):
// \m1|Add0~20_combout  = (\m1|Timer [2] $ ((!\m1|Add0~27 )))
// \m1|Add0~22  = CARRY(((\m1|Timer [2] & !\m1|Add0~27 )))
// \m1|Add0~22COUT1_103  = CARRY(((\m1|Timer [2] & !\m1|Add0~27COUT1_102 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|Timer [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\m1|Add0~27 ),
	.cin1(\m1|Add0~27COUT1_102 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add0~22 ),
	.cout1(\m1|Add0~22COUT1_103 ));
// synopsys translate_off
defparam \m1|Add0~20 .cin0_used = "true";
defparam \m1|Add0~20 .cin1_used = "true";
defparam \m1|Add0~20 .lut_mask = "c30c";
defparam \m1|Add0~20 .operation_mode = "arithmetic";
defparam \m1|Add0~20 .output_mode = "comb_only";
defparam \m1|Add0~20 .register_cascade_mode = "off";
defparam \m1|Add0~20 .sum_lutc_input = "cin";
defparam \m1|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxii_lcell \m1|Add0~55 (
// Equation(s):
// \m1|Add0~55_combout  = (\m1|Timer [3] $ ((\m1|Add0~22 )))
// \m1|Add0~57  = CARRY(((!\m1|Add0~22 ) # (!\m1|Timer [3])))
// \m1|Add0~57COUT1_104  = CARRY(((!\m1|Add0~22COUT1_103 ) # (!\m1|Timer [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|Timer [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\m1|Add0~22 ),
	.cin1(\m1|Add0~22COUT1_103 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add0~55_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add0~57 ),
	.cout1(\m1|Add0~57COUT1_104 ));
// synopsys translate_off
defparam \m1|Add0~55 .cin0_used = "true";
defparam \m1|Add0~55 .cin1_used = "true";
defparam \m1|Add0~55 .lut_mask = "3c3f";
defparam \m1|Add0~55 .operation_mode = "arithmetic";
defparam \m1|Add0~55 .output_mode = "comb_only";
defparam \m1|Add0~55 .register_cascade_mode = "off";
defparam \m1|Add0~55 .sum_lutc_input = "cin";
defparam \m1|Add0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxii_lcell \m1|Add0~40 (
// Equation(s):
// \m1|Add0~40_combout  = (\m1|Timer [5] $ ((\m1|Add0~32 )))
// \m1|Add0~42  = CARRY(((!\m1|Add0~32 ) # (!\m1|Timer [5])))
// \m1|Add0~42COUT1_105  = CARRY(((!\m1|Add0~32 ) # (!\m1|Timer [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|Timer [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add0~32 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add0~40_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add0~42 ),
	.cout1(\m1|Add0~42COUT1_105 ));
// synopsys translate_off
defparam \m1|Add0~40 .cin_used = "true";
defparam \m1|Add0~40 .lut_mask = "3c3f";
defparam \m1|Add0~40 .operation_mode = "arithmetic";
defparam \m1|Add0~40 .output_mode = "comb_only";
defparam \m1|Add0~40 .register_cascade_mode = "off";
defparam \m1|Add0~40 .sum_lutc_input = "cin";
defparam \m1|Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N4
maxii_lcell \m1|Timer[5] (
// Equation(s):
// \m1|Equal0~2  = (\m1|Timer [7] & (\m1|Timer [4] & (!B1_Timer[5] & !\m1|Timer [6])))
// \m1|Timer [5] = DFFEAS(\m1|Equal0~2 , GLOBAL(\CLK~combout ), VCC, , , \m1|Add0~40_combout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(\m1|Timer [7]),
	.datab(\m1|Timer [4]),
	.datac(\m1|Add0~40_combout ),
	.datad(\m1|Timer [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Equal0~2 ),
	.regout(\m1|Timer [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[5] .lut_mask = "0008";
defparam \m1|Timer[5] .operation_mode = "normal";
defparam \m1|Timer[5] .output_mode = "reg_and_comb";
defparam \m1|Timer[5] .register_cascade_mode = "off";
defparam \m1|Timer[5] .sum_lutc_input = "qfbk";
defparam \m1|Timer[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxii_lcell \m1|Add0~45 (
// Equation(s):
// \m1|Add0~45_combout  = (\m1|Timer [6] $ ((!(!\m1|Add0~32  & \m1|Add0~42 ) # (\m1|Add0~32  & \m1|Add0~42COUT1_105 ))))
// \m1|Add0~47  = CARRY(((\m1|Timer [6] & !\m1|Add0~42 )))
// \m1|Add0~47COUT1_106  = CARRY(((\m1|Timer [6] & !\m1|Add0~42COUT1_105 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|Timer [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add0~32 ),
	.cin0(\m1|Add0~42 ),
	.cin1(\m1|Add0~42COUT1_105 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add0~45_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add0~47 ),
	.cout1(\m1|Add0~47COUT1_106 ));
// synopsys translate_off
defparam \m1|Add0~45 .cin0_used = "true";
defparam \m1|Add0~45 .cin1_used = "true";
defparam \m1|Add0~45 .cin_used = "true";
defparam \m1|Add0~45 .lut_mask = "c30c";
defparam \m1|Add0~45 .operation_mode = "arithmetic";
defparam \m1|Add0~45 .output_mode = "comb_only";
defparam \m1|Add0~45 .register_cascade_mode = "off";
defparam \m1|Add0~45 .sum_lutc_input = "cin";
defparam \m1|Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxii_lcell \m1|Timer[6] (
// Equation(s):
// \m1|Timer [6] = DFFEAS(GND, GLOBAL(\CLK~combout ), VCC, , , \m1|Add0~45_combout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|Add0~45_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|Timer [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[6] .lut_mask = "0000";
defparam \m1|Timer[6] .operation_mode = "normal";
defparam \m1|Timer[6] .output_mode = "reg_only";
defparam \m1|Timer[6] .register_cascade_mode = "off";
defparam \m1|Timer[6] .sum_lutc_input = "datac";
defparam \m1|Timer[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxii_lcell \m1|Add0~35 (
// Equation(s):
// \m1|Add0~35_combout  = (\m1|Timer [7] $ (((!\m1|Add0~32  & \m1|Add0~47 ) # (\m1|Add0~32  & \m1|Add0~47COUT1_106 ))))
// \m1|Add0~37  = CARRY(((!\m1|Add0~47 ) # (!\m1|Timer [7])))
// \m1|Add0~37COUT1_107  = CARRY(((!\m1|Add0~47COUT1_106 ) # (!\m1|Timer [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|Timer [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add0~32 ),
	.cin0(\m1|Add0~47 ),
	.cin1(\m1|Add0~47COUT1_106 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add0~37 ),
	.cout1(\m1|Add0~37COUT1_107 ));
// synopsys translate_off
defparam \m1|Add0~35 .cin0_used = "true";
defparam \m1|Add0~35 .cin1_used = "true";
defparam \m1|Add0~35 .cin_used = "true";
defparam \m1|Add0~35 .lut_mask = "3c3f";
defparam \m1|Add0~35 .operation_mode = "arithmetic";
defparam \m1|Add0~35 .output_mode = "comb_only";
defparam \m1|Add0~35 .register_cascade_mode = "off";
defparam \m1|Add0~35 .sum_lutc_input = "cin";
defparam \m1|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N3
maxii_lcell \m1|Timer[7] (
// Equation(s):
// \m1|Timer [7] = DFFEAS(((!\m1|Equal0~6_combout  & ((\m1|Add0~35_combout )))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\m1|Equal0~6_combout ),
	.datac(vcc),
	.datad(\m1|Add0~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|Timer [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[7] .lut_mask = "3300";
defparam \m1|Timer[7] .operation_mode = "normal";
defparam \m1|Timer[7] .output_mode = "reg_only";
defparam \m1|Timer[7] .register_cascade_mode = "off";
defparam \m1|Timer[7] .sum_lutc_input = "datac";
defparam \m1|Timer[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N5
maxii_lcell \m1|Timer[3] (
// Equation(s):
// \m1|Equal0~3  = (!\m1|Timer [0] & (\m1|Equal0~1  & (!B1_Timer[3] & \m1|Equal0~2 )))
// \m1|Timer [3] = DFFEAS(\m1|Equal0~3 , GLOBAL(\CLK~combout ), VCC, , , \m1|Add0~55_combout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(\m1|Timer [0]),
	.datab(\m1|Equal0~1 ),
	.datac(\m1|Add0~55_combout ),
	.datad(\m1|Equal0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Equal0~3 ),
	.regout(\m1|Timer [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[3] .lut_mask = "0400";
defparam \m1|Timer[3] .operation_mode = "normal";
defparam \m1|Timer[3] .output_mode = "reg_and_comb";
defparam \m1|Timer[3] .register_cascade_mode = "off";
defparam \m1|Timer[3] .sum_lutc_input = "qfbk";
defparam \m1|Timer[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxii_lcell \m1|Add0~30 (
// Equation(s):
// \m1|Add0~30_combout  = (\m1|Timer [4] $ ((!\m1|Add0~57 )))
// \m1|Add0~32  = CARRY(((\m1|Timer [4] & !\m1|Add0~57COUT1_104 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|Timer [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\m1|Add0~57 ),
	.cin1(\m1|Add0~57COUT1_104 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add0~30_combout ),
	.regout(),
	.cout(\m1|Add0~32 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Add0~30 .cin0_used = "true";
defparam \m1|Add0~30 .cin1_used = "true";
defparam \m1|Add0~30 .lut_mask = "c30c";
defparam \m1|Add0~30 .operation_mode = "arithmetic";
defparam \m1|Add0~30 .output_mode = "comb_only";
defparam \m1|Add0~30 .register_cascade_mode = "off";
defparam \m1|Add0~30 .sum_lutc_input = "cin";
defparam \m1|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N7
maxii_lcell \m1|Timer[4] (
// Equation(s):
// \m1|Timer [4] = DFFEAS(((!\m1|Equal0~6_combout  & ((\m1|Add0~30_combout )))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\m1|Equal0~6_combout ),
	.datac(vcc),
	.datad(\m1|Add0~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|Timer [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[4] .lut_mask = "3300";
defparam \m1|Timer[4] .operation_mode = "normal";
defparam \m1|Timer[4] .output_mode = "reg_only";
defparam \m1|Timer[4] .register_cascade_mode = "off";
defparam \m1|Timer[4] .sum_lutc_input = "datac";
defparam \m1|Timer[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N0
maxii_lcell \m1|Add0~70 (
// Equation(s):
// \m1|Add0~70_combout  = (\m1|Timer [10] $ ((!\m1|Add0~67 )))
// \m1|Add0~72  = CARRY(((\m1|Timer [10] & !\m1|Add0~67 )))
// \m1|Add0~72COUT1_109  = CARRY(((\m1|Timer [10] & !\m1|Add0~67 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|Timer [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add0~67 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add0~70_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add0~72 ),
	.cout1(\m1|Add0~72COUT1_109 ));
// synopsys translate_off
defparam \m1|Add0~70 .cin_used = "true";
defparam \m1|Add0~70 .lut_mask = "c30c";
defparam \m1|Add0~70 .operation_mode = "arithmetic";
defparam \m1|Add0~70 .output_mode = "comb_only";
defparam \m1|Add0~70 .register_cascade_mode = "off";
defparam \m1|Add0~70 .sum_lutc_input = "cin";
defparam \m1|Add0~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxii_lcell \m1|Timer[10] (
// Equation(s):
// \m1|Timer [10] = DFFEAS((((\m1|Add0~70_combout ))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\m1|Add0~70_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|Timer [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[10] .lut_mask = "ff00";
defparam \m1|Timer[10] .operation_mode = "normal";
defparam \m1|Timer[10] .output_mode = "reg_only";
defparam \m1|Timer[10] .register_cascade_mode = "off";
defparam \m1|Timer[10] .sum_lutc_input = "datac";
defparam \m1|Timer[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N1
maxii_lcell \m1|Add0~75 (
// Equation(s):
// \m1|Add0~75_combout  = (\m1|Timer [11] $ (((!\m1|Add0~67  & \m1|Add0~72 ) # (\m1|Add0~67  & \m1|Add0~72COUT1_109 ))))
// \m1|Add0~77  = CARRY(((!\m1|Add0~72 ) # (!\m1|Timer [11])))
// \m1|Add0~77COUT1_110  = CARRY(((!\m1|Add0~72COUT1_109 ) # (!\m1|Timer [11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|Timer [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add0~67 ),
	.cin0(\m1|Add0~72 ),
	.cin1(\m1|Add0~72COUT1_109 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add0~75_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add0~77 ),
	.cout1(\m1|Add0~77COUT1_110 ));
// synopsys translate_off
defparam \m1|Add0~75 .cin0_used = "true";
defparam \m1|Add0~75 .cin1_used = "true";
defparam \m1|Add0~75 .cin_used = "true";
defparam \m1|Add0~75 .lut_mask = "3c3f";
defparam \m1|Add0~75 .operation_mode = "arithmetic";
defparam \m1|Add0~75 .output_mode = "comb_only";
defparam \m1|Add0~75 .register_cascade_mode = "off";
defparam \m1|Add0~75 .sum_lutc_input = "cin";
defparam \m1|Add0~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxii_lcell \m1|Timer[11] (
// Equation(s):
// \m1|Timer [11] = DFFEAS(GND, GLOBAL(\CLK~combout ), VCC, , , \m1|Add0~75_combout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|Add0~75_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|Timer [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[11] .lut_mask = "0000";
defparam \m1|Timer[11] .operation_mode = "normal";
defparam \m1|Timer[11] .output_mode = "reg_only";
defparam \m1|Timer[11] .register_cascade_mode = "off";
defparam \m1|Timer[11] .sum_lutc_input = "datac";
defparam \m1|Timer[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxii_lcell \m1|Add0~60 (
// Equation(s):
// \m1|Add0~60_combout  = (\m1|Timer [8] $ ((!(!\m1|Add0~32  & \m1|Add0~37 ) # (\m1|Add0~32  & \m1|Add0~37COUT1_107 ))))
// \m1|Add0~62  = CARRY(((\m1|Timer [8] & !\m1|Add0~37 )))
// \m1|Add0~62COUT1_108  = CARRY(((\m1|Timer [8] & !\m1|Add0~37COUT1_107 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|Timer [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add0~32 ),
	.cin0(\m1|Add0~37 ),
	.cin1(\m1|Add0~37COUT1_107 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add0~60_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add0~62 ),
	.cout1(\m1|Add0~62COUT1_108 ));
// synopsys translate_off
defparam \m1|Add0~60 .cin0_used = "true";
defparam \m1|Add0~60 .cin1_used = "true";
defparam \m1|Add0~60 .cin_used = "true";
defparam \m1|Add0~60 .lut_mask = "c30c";
defparam \m1|Add0~60 .operation_mode = "arithmetic";
defparam \m1|Add0~60 .output_mode = "comb_only";
defparam \m1|Add0~60 .register_cascade_mode = "off";
defparam \m1|Add0~60 .sum_lutc_input = "cin";
defparam \m1|Add0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N0
maxii_lcell \m1|Timer[8] (
// Equation(s):
// \m1|Equal0~4  = (!\m1|Timer [10] & (!\m1|Timer [11] & (!B1_Timer[8] & !\m1|Timer [9])))
// \m1|Timer [8] = DFFEAS(\m1|Equal0~4 , GLOBAL(\CLK~combout ), VCC, , , \m1|Add0~60_combout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(\m1|Timer [10]),
	.datab(\m1|Timer [11]),
	.datac(\m1|Add0~60_combout ),
	.datad(\m1|Timer [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Equal0~4 ),
	.regout(\m1|Timer [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[8] .lut_mask = "0001";
defparam \m1|Timer[8] .operation_mode = "normal";
defparam \m1|Timer[8] .output_mode = "reg_and_comb";
defparam \m1|Timer[8] .register_cascade_mode = "off";
defparam \m1|Timer[8] .sum_lutc_input = "qfbk";
defparam \m1|Timer[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxii_lcell \m1|Add0~65 (
// Equation(s):
// \m1|Add0~65_combout  = \m1|Timer [9] $ (((((!\m1|Add0~32  & \m1|Add0~62 ) # (\m1|Add0~32  & \m1|Add0~62COUT1_108 )))))
// \m1|Add0~67  = CARRY(((!\m1|Add0~62COUT1_108 )) # (!\m1|Timer [9]))

	.clk(gnd),
	.dataa(\m1|Timer [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add0~32 ),
	.cin0(\m1|Add0~62 ),
	.cin1(\m1|Add0~62COUT1_108 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add0~65_combout ),
	.regout(),
	.cout(\m1|Add0~67 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Add0~65 .cin0_used = "true";
defparam \m1|Add0~65 .cin1_used = "true";
defparam \m1|Add0~65 .cin_used = "true";
defparam \m1|Add0~65 .lut_mask = "5a5f";
defparam \m1|Add0~65 .operation_mode = "arithmetic";
defparam \m1|Add0~65 .output_mode = "comb_only";
defparam \m1|Add0~65 .register_cascade_mode = "off";
defparam \m1|Add0~65 .sum_lutc_input = "cin";
defparam \m1|Add0~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxii_lcell \m1|Timer[9] (
// Equation(s):
// \m1|Timer [9] = DFFEAS(GND, GLOBAL(\CLK~combout ), VCC, , , \m1|Add0~65_combout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|Add0~65_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|Timer [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[9] .lut_mask = "0000";
defparam \m1|Timer[9] .operation_mode = "normal";
defparam \m1|Timer[9] .output_mode = "reg_only";
defparam \m1|Timer[9] .register_cascade_mode = "off";
defparam \m1|Timer[9] .sum_lutc_input = "datac";
defparam \m1|Timer[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxii_lcell \m1|Add0~80 (
// Equation(s):
// \m1|Add0~80_combout  = \m1|Timer [12] $ ((((!(!\m1|Add0~67  & \m1|Add0~77 ) # (\m1|Add0~67  & \m1|Add0~77COUT1_110 )))))
// \m1|Add0~82  = CARRY((\m1|Timer [12] & ((!\m1|Add0~77 ))))
// \m1|Add0~82COUT1_111  = CARRY((\m1|Timer [12] & ((!\m1|Add0~77COUT1_110 ))))

	.clk(gnd),
	.dataa(\m1|Timer [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add0~67 ),
	.cin0(\m1|Add0~77 ),
	.cin1(\m1|Add0~77COUT1_110 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add0~80_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add0~82 ),
	.cout1(\m1|Add0~82COUT1_111 ));
// synopsys translate_off
defparam \m1|Add0~80 .cin0_used = "true";
defparam \m1|Add0~80 .cin1_used = "true";
defparam \m1|Add0~80 .cin_used = "true";
defparam \m1|Add0~80 .lut_mask = "a50a";
defparam \m1|Add0~80 .operation_mode = "arithmetic";
defparam \m1|Add0~80 .output_mode = "comb_only";
defparam \m1|Add0~80 .register_cascade_mode = "off";
defparam \m1|Add0~80 .sum_lutc_input = "cin";
defparam \m1|Add0~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxii_lcell \m1|Timer[12] (
// Equation(s):
// \m1|Timer [12] = DFFEAS((((!\m1|Equal0~6_combout  & \m1|Add0~80_combout ))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|Equal0~6_combout ),
	.datad(\m1|Add0~80_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|Timer [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[12] .lut_mask = "0f00";
defparam \m1|Timer[12] .operation_mode = "normal";
defparam \m1|Timer[12] .output_mode = "reg_only";
defparam \m1|Timer[12] .register_cascade_mode = "off";
defparam \m1|Timer[12] .sum_lutc_input = "datac";
defparam \m1|Timer[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxii_lcell \m1|Add0~95 (
// Equation(s):
// \m1|Add0~95_combout  = (\m1|Timer [13] $ (((!\m1|Add0~67  & \m1|Add0~82 ) # (\m1|Add0~67  & \m1|Add0~82COUT1_111 ))))
// \m1|Add0~97  = CARRY(((!\m1|Add0~82 ) # (!\m1|Timer [13])))
// \m1|Add0~97COUT1_112  = CARRY(((!\m1|Add0~82COUT1_111 ) # (!\m1|Timer [13])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|Timer [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add0~67 ),
	.cin0(\m1|Add0~82 ),
	.cin1(\m1|Add0~82COUT1_111 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add0~95_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add0~97 ),
	.cout1(\m1|Add0~97COUT1_112 ));
// synopsys translate_off
defparam \m1|Add0~95 .cin0_used = "true";
defparam \m1|Add0~95 .cin1_used = "true";
defparam \m1|Add0~95 .cin_used = "true";
defparam \m1|Add0~95 .lut_mask = "3c3f";
defparam \m1|Add0~95 .operation_mode = "arithmetic";
defparam \m1|Add0~95 .output_mode = "comb_only";
defparam \m1|Add0~95 .register_cascade_mode = "off";
defparam \m1|Add0~95 .sum_lutc_input = "cin";
defparam \m1|Add0~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxii_lcell \m1|Add0~90 (
// Equation(s):
// \m1|Add0~90_combout  = (\m1|Timer [15] $ ((\m1|Add0~87 )))
// \m1|Add0~92  = CARRY(((!\m1|Add0~87 ) # (!\m1|Timer [15])))
// \m1|Add0~92COUT1_113  = CARRY(((!\m1|Add0~87 ) # (!\m1|Timer [15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|Timer [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add0~87 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add0~90_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add0~92 ),
	.cout1(\m1|Add0~92COUT1_113 ));
// synopsys translate_off
defparam \m1|Add0~90 .cin_used = "true";
defparam \m1|Add0~90 .lut_mask = "3c3f";
defparam \m1|Add0~90 .operation_mode = "arithmetic";
defparam \m1|Add0~90 .output_mode = "comb_only";
defparam \m1|Add0~90 .register_cascade_mode = "off";
defparam \m1|Add0~90 .sum_lutc_input = "cin";
defparam \m1|Add0~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxii_lcell \m1|Timer[15] (
// Equation(s):
// \m1|Timer [15] = DFFEAS((((!\m1|Equal0~6_combout  & \m1|Add0~90_combout ))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|Equal0~6_combout ),
	.datad(\m1|Add0~90_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|Timer [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[15] .lut_mask = "0f00";
defparam \m1|Timer[15] .operation_mode = "normal";
defparam \m1|Timer[15] .output_mode = "reg_only";
defparam \m1|Timer[15] .register_cascade_mode = "off";
defparam \m1|Timer[15] .sum_lutc_input = "datac";
defparam \m1|Timer[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxii_lcell \m1|Timer[13] (
// Equation(s):
// \m1|Equal0~5  = (\m1|Timer [14] & (\m1|Timer [12] & (!B1_Timer[13] & \m1|Timer [15])))
// \m1|Timer [13] = DFFEAS(\m1|Equal0~5 , GLOBAL(\CLK~combout ), VCC, , , \m1|Add0~95_combout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(\m1|Timer [14]),
	.datab(\m1|Timer [12]),
	.datac(\m1|Add0~95_combout ),
	.datad(\m1|Timer [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Equal0~5 ),
	.regout(\m1|Timer [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[13] .lut_mask = "0800";
defparam \m1|Timer[13] .operation_mode = "normal";
defparam \m1|Timer[13] .output_mode = "reg_and_comb";
defparam \m1|Timer[13] .register_cascade_mode = "off";
defparam \m1|Timer[13] .sum_lutc_input = "qfbk";
defparam \m1|Timer[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxii_lcell \m1|Add0~85 (
// Equation(s):
// \m1|Add0~85_combout  = (\m1|Timer [14] $ ((!(!\m1|Add0~67  & \m1|Add0~97 ) # (\m1|Add0~67  & \m1|Add0~97COUT1_112 ))))
// \m1|Add0~87  = CARRY(((\m1|Timer [14] & !\m1|Add0~97COUT1_112 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|Timer [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add0~67 ),
	.cin0(\m1|Add0~97 ),
	.cin1(\m1|Add0~97COUT1_112 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add0~85_combout ),
	.regout(),
	.cout(\m1|Add0~87 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Add0~85 .cin0_used = "true";
defparam \m1|Add0~85 .cin1_used = "true";
defparam \m1|Add0~85 .cin_used = "true";
defparam \m1|Add0~85 .lut_mask = "c30c";
defparam \m1|Add0~85 .operation_mode = "arithmetic";
defparam \m1|Add0~85 .output_mode = "comb_only";
defparam \m1|Add0~85 .register_cascade_mode = "off";
defparam \m1|Add0~85 .sum_lutc_input = "cin";
defparam \m1|Add0~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxii_lcell \m1|Timer[14] (
// Equation(s):
// \m1|Timer [14] = DFFEAS((((!\m1|Equal0~6_combout  & \m1|Add0~85_combout ))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|Equal0~6_combout ),
	.datad(\m1|Add0~85_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|Timer [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[14] .lut_mask = "0f00";
defparam \m1|Timer[14] .operation_mode = "normal";
defparam \m1|Timer[14] .output_mode = "reg_only";
defparam \m1|Timer[14] .register_cascade_mode = "off";
defparam \m1|Timer[14] .sum_lutc_input = "datac";
defparam \m1|Timer[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxii_lcell \m1|Add0~0 (
// Equation(s):
// \m1|Add0~0_combout  = \m1|Timer [16] $ ((((!(!\m1|Add0~87  & \m1|Add0~92 ) # (\m1|Add0~87  & \m1|Add0~92COUT1_113 )))))
// \m1|Add0~2  = CARRY((\m1|Timer [16] & ((!\m1|Add0~92 ))))
// \m1|Add0~2COUT1_114  = CARRY((\m1|Timer [16] & ((!\m1|Add0~92COUT1_113 ))))

	.clk(gnd),
	.dataa(\m1|Timer [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add0~87 ),
	.cin0(\m1|Add0~92 ),
	.cin1(\m1|Add0~92COUT1_113 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add0~2 ),
	.cout1(\m1|Add0~2COUT1_114 ));
// synopsys translate_off
defparam \m1|Add0~0 .cin0_used = "true";
defparam \m1|Add0~0 .cin1_used = "true";
defparam \m1|Add0~0 .cin_used = "true";
defparam \m1|Add0~0 .lut_mask = "a50a";
defparam \m1|Add0~0 .operation_mode = "arithmetic";
defparam \m1|Add0~0 .output_mode = "comb_only";
defparam \m1|Add0~0 .register_cascade_mode = "off";
defparam \m1|Add0~0 .sum_lutc_input = "cin";
defparam \m1|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxii_lcell \m1|Timer[16] (
// Equation(s):
// \m1|Timer [16] = DFFEAS(((!\m1|Equal0~6_combout  & (\m1|Add0~0_combout ))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\m1|Equal0~6_combout ),
	.datac(\m1|Add0~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|Timer [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[16] .lut_mask = "3030";
defparam \m1|Timer[16] .operation_mode = "normal";
defparam \m1|Timer[16] .output_mode = "reg_only";
defparam \m1|Timer[16] .register_cascade_mode = "off";
defparam \m1|Timer[16] .sum_lutc_input = "datac";
defparam \m1|Timer[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxii_lcell \m1|Add0~5 (
// Equation(s):
// \m1|Add0~5_combout  = \m1|Timer [17] $ (((((!\m1|Add0~87  & \m1|Add0~2 ) # (\m1|Add0~87  & \m1|Add0~2COUT1_114 )))))
// \m1|Add0~7  = CARRY(((!\m1|Add0~2 )) # (!\m1|Timer [17]))
// \m1|Add0~7COUT1_115  = CARRY(((!\m1|Add0~2COUT1_114 )) # (!\m1|Timer [17]))

	.clk(gnd),
	.dataa(\m1|Timer [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add0~87 ),
	.cin0(\m1|Add0~2 ),
	.cin1(\m1|Add0~2COUT1_114 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add0~7 ),
	.cout1(\m1|Add0~7COUT1_115 ));
// synopsys translate_off
defparam \m1|Add0~5 .cin0_used = "true";
defparam \m1|Add0~5 .cin1_used = "true";
defparam \m1|Add0~5 .cin_used = "true";
defparam \m1|Add0~5 .lut_mask = "5a5f";
defparam \m1|Add0~5 .operation_mode = "arithmetic";
defparam \m1|Add0~5 .output_mode = "comb_only";
defparam \m1|Add0~5 .register_cascade_mode = "off";
defparam \m1|Add0~5 .sum_lutc_input = "cin";
defparam \m1|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxii_lcell \m1|Timer[17] (
// Equation(s):
// \m1|Timer [17] = DFFEAS((((!\m1|Equal0~6_combout  & \m1|Add0~5_combout ))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|Equal0~6_combout ),
	.datad(\m1|Add0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|Timer [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[17] .lut_mask = "0f00";
defparam \m1|Timer[17] .operation_mode = "normal";
defparam \m1|Timer[17] .output_mode = "reg_only";
defparam \m1|Timer[17] .register_cascade_mode = "off";
defparam \m1|Timer[17] .sum_lutc_input = "datac";
defparam \m1|Timer[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxii_lcell \m1|Add0~10 (
// Equation(s):
// \m1|Add0~10_combout  = \m1|Timer [18] $ ((((!(!\m1|Add0~87  & \m1|Add0~7 ) # (\m1|Add0~87  & \m1|Add0~7COUT1_115 )))))
// \m1|Add0~12  = CARRY((\m1|Timer [18] & ((!\m1|Add0~7 ))))
// \m1|Add0~12COUT1_116  = CARRY((\m1|Timer [18] & ((!\m1|Add0~7COUT1_115 ))))

	.clk(gnd),
	.dataa(\m1|Timer [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add0~87 ),
	.cin0(\m1|Add0~7 ),
	.cin1(\m1|Add0~7COUT1_115 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add0~12 ),
	.cout1(\m1|Add0~12COUT1_116 ));
// synopsys translate_off
defparam \m1|Add0~10 .cin0_used = "true";
defparam \m1|Add0~10 .cin1_used = "true";
defparam \m1|Add0~10 .cin_used = "true";
defparam \m1|Add0~10 .lut_mask = "a50a";
defparam \m1|Add0~10 .operation_mode = "arithmetic";
defparam \m1|Add0~10 .output_mode = "comb_only";
defparam \m1|Add0~10 .register_cascade_mode = "off";
defparam \m1|Add0~10 .sum_lutc_input = "cin";
defparam \m1|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxii_lcell \m1|Add0~15 (
// Equation(s):
// \m1|Add0~15_combout  = \m1|Timer [19] $ (((((!\m1|Add0~87  & \m1|Add0~12 ) # (\m1|Add0~87  & \m1|Add0~12COUT1_116 )))))

	.clk(gnd),
	.dataa(\m1|Timer [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add0~87 ),
	.cin0(\m1|Add0~12 ),
	.cin1(\m1|Add0~12COUT1_116 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Add0~15 .cin0_used = "true";
defparam \m1|Add0~15 .cin1_used = "true";
defparam \m1|Add0~15 .cin_used = "true";
defparam \m1|Add0~15 .lut_mask = "5a5a";
defparam \m1|Add0~15 .operation_mode = "normal";
defparam \m1|Add0~15 .output_mode = "comb_only";
defparam \m1|Add0~15 .register_cascade_mode = "off";
defparam \m1|Add0~15 .sum_lutc_input = "cin";
defparam \m1|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N3
maxii_lcell \m1|Timer[19] (
// Equation(s):
// \m1|Timer [19] = DFFEAS(GND, GLOBAL(\CLK~combout ), VCC, , , \m1|Add0~15_combout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|Add0~15_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|Timer [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[19] .lut_mask = "0000";
defparam \m1|Timer[19] .operation_mode = "normal";
defparam \m1|Timer[19] .output_mode = "reg_only";
defparam \m1|Timer[19] .register_cascade_mode = "off";
defparam \m1|Timer[19] .sum_lutc_input = "datac";
defparam \m1|Timer[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxii_lcell \m1|Timer[18] (
// Equation(s):
// \m1|Equal0~0  = (\m1|Timer [17] & (\m1|Timer [16] & (!B1_Timer[18] & !\m1|Timer [19])))
// \m1|Timer [18] = DFFEAS(\m1|Equal0~0 , GLOBAL(\CLK~combout ), VCC, , , \m1|Add0~10_combout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(\m1|Timer [17]),
	.datab(\m1|Timer [16]),
	.datac(\m1|Add0~10_combout ),
	.datad(\m1|Timer [19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Equal0~0 ),
	.regout(\m1|Timer [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[18] .lut_mask = "0008";
defparam \m1|Timer[18] .operation_mode = "normal";
defparam \m1|Timer[18] .output_mode = "reg_and_comb";
defparam \m1|Timer[18] .register_cascade_mode = "off";
defparam \m1|Timer[18] .sum_lutc_input = "qfbk";
defparam \m1|Timer[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxii_lcell \m1|Equal0~6 (
// Equation(s):
// \m1|Equal0~6_combout  = (\m1|Equal0~0  & (\m1|Equal0~4  & (\m1|Equal0~3  & \m1|Equal0~5 )))

	.clk(gnd),
	.dataa(\m1|Equal0~0 ),
	.datab(\m1|Equal0~4 ),
	.datac(\m1|Equal0~3 ),
	.datad(\m1|Equal0~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Equal0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Equal0~6 .lut_mask = "8000";
defparam \m1|Equal0~6 .operation_mode = "normal";
defparam \m1|Equal0~6 .output_mode = "comb_only";
defparam \m1|Equal0~6 .register_cascade_mode = "off";
defparam \m1|Equal0~6 .sum_lutc_input = "datac";
defparam \m1|Equal0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N2
maxii_lcell \m1|FullBeats (
// Equation(s):
// \m1|BeatsCounter[0]~0  = ((B1_FullBeats $ (\m1|BeatsCounter[0]~0 )))
// \m1|FullBeats~regout  = DFFEAS(\m1|BeatsCounter[0]~0 , GLOBAL(\CLK~combout ), VCC, , , \m1|Equal0~6_combout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|Equal0~6_combout ),
	.datad(\m1|BeatsCounter[0]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|BeatsCounter[0]~0 ),
	.regout(\m1|FullBeats~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|FullBeats .lut_mask = "0ff0";
defparam \m1|FullBeats .operation_mode = "normal";
defparam \m1|FullBeats .output_mode = "reg_and_comb";
defparam \m1|FullBeats .register_cascade_mode = "off";
defparam \m1|FullBeats .sum_lutc_input = "qfbk";
defparam \m1|FullBeats .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N1
maxii_lcell \m1|Add1~0 (
// Equation(s):
// \m1|Add1~0_combout  = ((\m1|BeatsCounter[0]~0  $ (\m1|BeatsCounter [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|BeatsCounter[0]~0 ),
	.datad(\m1|BeatsCounter [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Add1~0 .lut_mask = "0ff0";
defparam \m1|Add1~0 .operation_mode = "normal";
defparam \m1|Add1~0 .output_mode = "comb_only";
defparam \m1|Add1~0 .register_cascade_mode = "off";
defparam \m1|Add1~0 .sum_lutc_input = "datac";
defparam \m1|Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N0
maxii_lcell \m1|BeatsCounter[1] (
// Equation(s):
// \m1|BeatsCounter [1] = ((GLOBAL(\m1|FullBeats~regout ) & ((\m1|Add1~0_combout ))) # (!GLOBAL(\m1|FullBeats~regout ) & (\m1|BeatsCounter [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|BeatsCounter [1]),
	.datac(\m1|FullBeats~regout ),
	.datad(\m1|Add1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|BeatsCounter [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|BeatsCounter[1] .lut_mask = "fc0c";
defparam \m1|BeatsCounter[1] .operation_mode = "normal";
defparam \m1|BeatsCounter[1] .output_mode = "comb_only";
defparam \m1|BeatsCounter[1] .register_cascade_mode = "off";
defparam \m1|BeatsCounter[1] .sum_lutc_input = "datac";
defparam \m1|BeatsCounter[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxii_lcell \m1|Add1~2 (
// Equation(s):
// \m1|Add1~2_combout  = (\m1|BeatsCounter [2] $ (((\m1|BeatsCounter[0]~0  & \m1|BeatsCounter [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|BeatsCounter[0]~0 ),
	.datac(\m1|BeatsCounter [2]),
	.datad(\m1|BeatsCounter [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Add1~2 .lut_mask = "3cf0";
defparam \m1|Add1~2 .operation_mode = "normal";
defparam \m1|Add1~2 .output_mode = "comb_only";
defparam \m1|Add1~2 .register_cascade_mode = "off";
defparam \m1|Add1~2 .sum_lutc_input = "datac";
defparam \m1|Add1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N6
maxii_lcell \m1|BeatsCounter[2] (
// Equation(s):
// \m1|BeatsCounter [2] = ((GLOBAL(\m1|FullBeats~regout ) & ((\m1|Add1~2_combout ))) # (!GLOBAL(\m1|FullBeats~regout ) & (\m1|BeatsCounter [2])))

	.clk(gnd),
	.dataa(\m1|BeatsCounter [2]),
	.datab(vcc),
	.datac(\m1|FullBeats~regout ),
	.datad(\m1|Add1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|BeatsCounter [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|BeatsCounter[2] .lut_mask = "fa0a";
defparam \m1|BeatsCounter[2] .operation_mode = "normal";
defparam \m1|BeatsCounter[2] .output_mode = "comb_only";
defparam \m1|BeatsCounter[2] .register_cascade_mode = "off";
defparam \m1|BeatsCounter[2] .sum_lutc_input = "datac";
defparam \m1|BeatsCounter[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N1
maxii_lcell \m1|Add1~1 (
// Equation(s):
// \m1|Add1~1_combout  = \m1|BeatsCounter [3] $ (((\m1|BeatsCounter [2] & (\m1|BeatsCounter [1] & \m1|BeatsCounter[0]~0 ))))

	.clk(gnd),
	.dataa(\m1|BeatsCounter [2]),
	.datab(\m1|BeatsCounter [3]),
	.datac(\m1|BeatsCounter [1]),
	.datad(\m1|BeatsCounter[0]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Add1~1 .lut_mask = "6ccc";
defparam \m1|Add1~1 .operation_mode = "normal";
defparam \m1|Add1~1 .output_mode = "comb_only";
defparam \m1|Add1~1 .register_cascade_mode = "off";
defparam \m1|Add1~1 .sum_lutc_input = "datac";
defparam \m1|Add1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N9
maxii_lcell \m1|BeatsCounter[3] (
// Equation(s):
// \m1|BeatsCounter [3] = ((GLOBAL(\m1|FullBeats~regout ) & ((\m1|Add1~1_combout ))) # (!GLOBAL(\m1|FullBeats~regout ) & (\m1|BeatsCounter [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|BeatsCounter [3]),
	.datac(\m1|FullBeats~regout ),
	.datad(\m1|Add1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|BeatsCounter [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|BeatsCounter[3] .lut_mask = "fc0c";
defparam \m1|BeatsCounter[3] .operation_mode = "normal";
defparam \m1|BeatsCounter[3] .output_mode = "comb_only";
defparam \m1|BeatsCounter[3] .register_cascade_mode = "off";
defparam \m1|BeatsCounter[3] .sum_lutc_input = "datac";
defparam \m1|BeatsCounter[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N2
maxii_lcell \m1|KeyState[2]~5 (
// Equation(s):
// \m1|KeyState[2]~5_combout  = (\m1|Equal2~0_combout  & (((\m1|BeatsCounter [1] & !\m1|BeatsCounter [3])))) # (!\m1|Equal2~0_combout  & (\Key~combout [2]))

	.clk(gnd),
	.dataa(\m1|Equal2~0_combout ),
	.datab(\Key~combout [2]),
	.datac(\m1|BeatsCounter [1]),
	.datad(\m1|BeatsCounter [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|KeyState[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|KeyState[2]~5 .lut_mask = "44e4";
defparam \m1|KeyState[2]~5 .operation_mode = "normal";
defparam \m1|KeyState[2]~5 .output_mode = "comb_only";
defparam \m1|KeyState[2]~5 .register_cascade_mode = "off";
defparam \m1|KeyState[2]~5 .sum_lutc_input = "datac";
defparam \m1|KeyState[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Key[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\Key~combout [3]),
	.padio(Key[3]));
// synopsys translate_off
defparam \Key[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y7_N8
maxii_lcell \m1|KeyState[4]~0 (
// Equation(s):
// \m1|KeyState[4]~0_combout  = (((!\m1|BeatsCounter [2] & \m1|BeatsCounter [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|BeatsCounter [2]),
	.datad(\m1|BeatsCounter [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|KeyState[4]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|KeyState[4]~0 .lut_mask = "0f00";
defparam \m1|KeyState[4]~0 .operation_mode = "normal";
defparam \m1|KeyState[4]~0 .output_mode = "comb_only";
defparam \m1|KeyState[4]~0 .register_cascade_mode = "off";
defparam \m1|KeyState[4]~0 .sum_lutc_input = "datac";
defparam \m1|KeyState[4]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N7
maxii_lcell \m1|KeyState[3]~7 (
// Equation(s):
// \m1|KeyState[3]~7_combout  = (\m1|Equal2~0_combout  & (((!\m1|BeatsCounter [1] & \m1|KeyState[4]~0_combout )))) # (!\m1|Equal2~0_combout  & (\Key~combout [3]))

	.clk(gnd),
	.dataa(\m1|Equal2~0_combout ),
	.datab(\Key~combout [3]),
	.datac(\m1|BeatsCounter [1]),
	.datad(\m1|KeyState[4]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|KeyState[3]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|KeyState[3]~7 .lut_mask = "4e44";
defparam \m1|KeyState[3]~7 .operation_mode = "normal";
defparam \m1|KeyState[3]~7 .output_mode = "comb_only";
defparam \m1|KeyState[3]~7 .register_cascade_mode = "off";
defparam \m1|KeyState[3]~7 .sum_lutc_input = "datac";
defparam \m1|KeyState[3]~7 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Key[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\Key~combout [1]),
	.padio(Key[1]));
// synopsys translate_off
defparam \Key[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y7_N4
maxii_lcell \m1|KeyState[5]~2 (
// Equation(s):
// \m1|KeyState[5]~2_combout  = (((!\m1|BeatsCounter [1] & \m1|BeatsCounter [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|BeatsCounter [1]),
	.datad(\m1|BeatsCounter [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|KeyState[5]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|KeyState[5]~2 .lut_mask = "0f00";
defparam \m1|KeyState[5]~2 .operation_mode = "normal";
defparam \m1|KeyState[5]~2 .output_mode = "comb_only";
defparam \m1|KeyState[5]~2 .register_cascade_mode = "off";
defparam \m1|KeyState[5]~2 .sum_lutc_input = "datac";
defparam \m1|KeyState[5]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N5
maxii_lcell \m1|KeyState[1]~4 (
// Equation(s):
// \m1|KeyState[1]~4_combout  = (\m1|Equal2~0_combout  & (((!\m1|BeatsCounter [3] & \m1|KeyState[5]~2_combout )))) # (!\m1|Equal2~0_combout  & (\Key~combout [1]))

	.clk(gnd),
	.dataa(\Key~combout [1]),
	.datab(\m1|Equal2~0_combout ),
	.datac(\m1|BeatsCounter [3]),
	.datad(\m1|KeyState[5]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|KeyState[1]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|KeyState[1]~4 .lut_mask = "2e22";
defparam \m1|KeyState[1]~4 .operation_mode = "normal";
defparam \m1|KeyState[1]~4 .output_mode = "comb_only";
defparam \m1|KeyState[1]~4 .register_cascade_mode = "off";
defparam \m1|KeyState[1]~4 .sum_lutc_input = "datac";
defparam \m1|KeyState[1]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N3
maxii_lcell \m3|Equal2~0 (
// Equation(s):
// \m3|Equal2~0_combout  = (!\m1|KeyState[0]~6_combout  & (!\m1|KeyState[2]~5_combout  & (!\m1|KeyState[3]~7_combout  & !\m1|KeyState[1]~4_combout )))

	.clk(gnd),
	.dataa(\m1|KeyState[0]~6_combout ),
	.datab(\m1|KeyState[2]~5_combout ),
	.datac(\m1|KeyState[3]~7_combout ),
	.datad(\m1|KeyState[1]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Equal2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Equal2~0 .lut_mask = "0001";
defparam \m3|Equal2~0 .operation_mode = "normal";
defparam \m3|Equal2~0 .output_mode = "comb_only";
defparam \m3|Equal2~0 .register_cascade_mode = "off";
defparam \m3|Equal2~0 .sum_lutc_input = "datac";
defparam \m3|Equal2~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Key[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\Key~combout [4]),
	.padio(Key[4]));
// synopsys translate_off
defparam \Key[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y7_N5
maxii_lcell \m1|KeyState[4]~1 (
// Equation(s):
// \m1|KeyState[4]~1_combout  = (\m1|Equal2~0_combout  & (((\m1|BeatsCounter [1] & \m1|KeyState[4]~0_combout )))) # (!\m1|Equal2~0_combout  & (\Key~combout [4]))

	.clk(gnd),
	.dataa(\m1|Equal2~0_combout ),
	.datab(\Key~combout [4]),
	.datac(\m1|BeatsCounter [1]),
	.datad(\m1|KeyState[4]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|KeyState[4]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|KeyState[4]~1 .lut_mask = "e444";
defparam \m1|KeyState[4]~1 .operation_mode = "normal";
defparam \m1|KeyState[4]~1 .output_mode = "comb_only";
defparam \m1|KeyState[4]~1 .register_cascade_mode = "off";
defparam \m1|KeyState[4]~1 .sum_lutc_input = "datac";
defparam \m1|KeyState[4]~1 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_123,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Key[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\Key~combout [5]),
	.padio(Key[5]));
// synopsys translate_off
defparam \Key[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y7_N2
maxii_lcell \m1|KeyState[5]~3 (
// Equation(s):
// \m1|KeyState[5]~3_combout  = (\m1|Equal2~0_combout  & (((\m1|BeatsCounter [3] & \m1|KeyState[5]~2_combout )))) # (!\m1|Equal2~0_combout  & (\Key~combout [5]))

	.clk(gnd),
	.dataa(\Key~combout [5]),
	.datab(\m1|Equal2~0_combout ),
	.datac(\m1|BeatsCounter [3]),
	.datad(\m1|KeyState[5]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|KeyState[5]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|KeyState[5]~3 .lut_mask = "e222";
defparam \m1|KeyState[5]~3 .operation_mode = "normal";
defparam \m1|KeyState[5]~3 .output_mode = "comb_only";
defparam \m1|KeyState[5]~3 .register_cascade_mode = "off";
defparam \m1|KeyState[5]~3 .sum_lutc_input = "datac";
defparam \m1|KeyState[5]~3 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_124,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Key[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\Key~combout [6]),
	.padio(Key[6]));
// synopsys translate_off
defparam \Key[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y7_N8
maxii_lcell \m1|KeyState[6]~8 (
// Equation(s):
// \m1|KeyState[6]~8_combout  = ((\m1|BeatsCounter [2] & (\m1|BeatsCounter [3] & \m1|BeatsCounter [1])) # (!\m1|BeatsCounter [2] & (!\m1|BeatsCounter [3] & !\m1|BeatsCounter [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|BeatsCounter [2]),
	.datac(\m1|BeatsCounter [3]),
	.datad(\m1|BeatsCounter [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|KeyState[6]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|KeyState[6]~8 .lut_mask = "c003";
defparam \m1|KeyState[6]~8 .operation_mode = "normal";
defparam \m1|KeyState[6]~8 .output_mode = "comb_only";
defparam \m1|KeyState[6]~8 .register_cascade_mode = "off";
defparam \m1|KeyState[6]~8 .sum_lutc_input = "datac";
defparam \m1|KeyState[6]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxii_lcell \m1|KeyState[6]~9 (
// Equation(s):
// \m1|KeyState[6]~9_combout  = (\m1|Equal2~0_combout  & (((\m1|KeyState[6]~8_combout )))) # (!\m1|Equal2~0_combout  & (\Key~combout [6]))

	.clk(gnd),
	.dataa(\m1|Equal2~0_combout ),
	.datab(\Key~combout [6]),
	.datac(vcc),
	.datad(\m1|KeyState[6]~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|KeyState[6]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|KeyState[6]~9 .lut_mask = "ee44";
defparam \m1|KeyState[6]~9 .operation_mode = "normal";
defparam \m1|KeyState[6]~9 .output_mode = "comb_only";
defparam \m1|KeyState[6]~9 .register_cascade_mode = "off";
defparam \m1|KeyState[6]~9 .sum_lutc_input = "datac";
defparam \m1|KeyState[6]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N8
maxii_lcell \m3|Equal0~0 (
// Equation(s):
// \m3|Equal0~0_combout  = ((\m1|KeyState[4]~1_combout ) # ((\m1|KeyState[5]~3_combout ) # (!\m1|KeyState[6]~9_combout ))) # (!\m3|Equal2~0_combout )

	.clk(gnd),
	.dataa(\m3|Equal2~0_combout ),
	.datab(\m1|KeyState[4]~1_combout ),
	.datac(\m1|KeyState[5]~3_combout ),
	.datad(\m1|KeyState[6]~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Equal0~0 .lut_mask = "fdff";
defparam \m3|Equal0~0 .operation_mode = "normal";
defparam \m3|Equal0~0 .output_mode = "comb_only";
defparam \m3|Equal0~0 .register_cascade_mode = "off";
defparam \m3|Equal0~0 .sum_lutc_input = "datac";
defparam \m3|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N3
maxii_lcell \m3|COL_RED[0]~1 (
// Equation(s):
// \m3|COL_RED[0]~1_combout  = ((\m3|Mux21~0_combout  & (!\m3|COL_RED[6]~0_combout  & \m3|Equal0~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m3|Mux21~0_combout ),
	.datac(\m3|COL_RED[6]~0_combout ),
	.datad(\m3|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_RED[0]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_RED[0]~1 .lut_mask = "0c00";
defparam \m3|COL_RED[0]~1 .operation_mode = "normal";
defparam \m3|COL_RED[0]~1 .output_mode = "comb_only";
defparam \m3|COL_RED[0]~1 .register_cascade_mode = "off";
defparam \m3|COL_RED[0]~1 .sum_lutc_input = "datac";
defparam \m3|COL_RED[0]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxii_lcell \m4|WideOr8~4 (
// Equation(s):
// \m4|WideOr8~4_combout  = (!\m1|KeyState[4]~1_combout  & ((\m1|Equal2~0_combout  & (!\m1|KeyState[6]~8_combout )) # (!\m1|Equal2~0_combout  & ((!\Key~combout [6])))))

	.clk(gnd),
	.dataa(\m1|KeyState[6]~8_combout ),
	.datab(\Key~combout [6]),
	.datac(\m1|Equal2~0_combout ),
	.datad(\m1|KeyState[4]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr8~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr8~4 .lut_mask = "0053";
defparam \m4|WideOr8~4 .operation_mode = "normal";
defparam \m4|WideOr8~4 .output_mode = "comb_only";
defparam \m4|WideOr8~4 .register_cascade_mode = "off";
defparam \m4|WideOr8~4 .sum_lutc_input = "datac";
defparam \m4|WideOr8~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N2
maxii_lcell \m3|Equal1~0 (
// Equation(s):
// \m3|Equal1~0_combout  = (((!\m1|KeyState[5]~3_combout ) # (!\m3|Equal2~0_combout )) # (!\m4|WideOr8~4_combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m4|WideOr8~4_combout ),
	.datac(\m3|Equal2~0_combout ),
	.datad(\m1|KeyState[5]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Equal1~0 .lut_mask = "3fff";
defparam \m3|Equal1~0 .operation_mode = "normal";
defparam \m3|Equal1~0 .output_mode = "comb_only";
defparam \m3|Equal1~0 .register_cascade_mode = "off";
defparam \m3|Equal1~0 .sum_lutc_input = "datac";
defparam \m3|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N1
maxii_lcell \m3|COL_RED[1]~2 (
// Equation(s):
// \m3|COL_RED[1]~2_combout  = (!\m2|Counter [1] & (!\m2|Counter [2] & (\m3|Equal1~0_combout  & !\m3|COL_RED[6]~0_combout )))

	.clk(gnd),
	.dataa(\m2|Counter [1]),
	.datab(\m2|Counter [2]),
	.datac(\m3|Equal1~0_combout ),
	.datad(\m3|COL_RED[6]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_RED[1]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_RED[1]~2 .lut_mask = "0010";
defparam \m3|COL_RED[1]~2 .operation_mode = "normal";
defparam \m3|COL_RED[1]~2 .output_mode = "comb_only";
defparam \m3|COL_RED[1]~2 .register_cascade_mode = "off";
defparam \m3|COL_RED[1]~2 .sum_lutc_input = "datac";
defparam \m3|COL_RED[1]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N5
maxii_lcell \m3|Equal2~1 (
// Equation(s):
// \m3|Equal2~1_combout  = (!\m1|KeyState[6]~9_combout  & (\m1|KeyState[4]~1_combout  & (!\m1|KeyState[5]~3_combout  & \m3|Equal2~0_combout )))

	.clk(gnd),
	.dataa(\m1|KeyState[6]~9_combout ),
	.datab(\m1|KeyState[4]~1_combout ),
	.datac(\m1|KeyState[5]~3_combout ),
	.datad(\m3|Equal2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Equal2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Equal2~1 .lut_mask = "0400";
defparam \m3|Equal2~1 .operation_mode = "normal";
defparam \m3|Equal2~1 .output_mode = "comb_only";
defparam \m3|Equal2~1 .register_cascade_mode = "off";
defparam \m3|Equal2~1 .sum_lutc_input = "datac";
defparam \m3|Equal2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N5
maxii_lcell \m3|Mux21~8 (
// Equation(s):
// \m3|Mux21~8_combout  = (((\m2|Counter [1] & \m2|Counter [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m2|Counter [1]),
	.datad(\m2|Counter [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Mux21~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Mux21~8 .lut_mask = "f000";
defparam \m3|Mux21~8 .operation_mode = "normal";
defparam \m3|Mux21~8 .output_mode = "comb_only";
defparam \m3|Mux21~8 .register_cascade_mode = "off";
defparam \m3|Mux21~8 .sum_lutc_input = "datac";
defparam \m3|Mux21~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N2
maxii_lcell \m3|COL_RED[2]~3 (
// Equation(s):
// \m3|COL_RED[2]~3_combout  = (!\m3|Equal2~1_combout  & (!\m2|Counter [2] & (!\m3|Mux21~8_combout  & !\m3|COL_RED[6]~0_combout )))

	.clk(gnd),
	.dataa(\m3|Equal2~1_combout ),
	.datab(\m2|Counter [2]),
	.datac(\m3|Mux21~8_combout ),
	.datad(\m3|COL_RED[6]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_RED[2]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_RED[2]~3 .lut_mask = "0001";
defparam \m3|COL_RED[2]~3 .operation_mode = "normal";
defparam \m3|COL_RED[2]~3 .output_mode = "comb_only";
defparam \m3|COL_RED[2]~3 .register_cascade_mode = "off";
defparam \m3|COL_RED[2]~3 .sum_lutc_input = "datac";
defparam \m3|COL_RED[2]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N6
maxii_lcell \m3|Equal4~0 (
// Equation(s):
// \m3|Equal4~0_combout  = (!\m1|KeyState[5]~3_combout  & (((!\m1|KeyState[4]~1_combout  & !\m1|KeyState[6]~9_combout ))))

	.clk(gnd),
	.dataa(\m1|KeyState[5]~3_combout ),
	.datab(vcc),
	.datac(\m1|KeyState[4]~1_combout ),
	.datad(\m1|KeyState[6]~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Equal4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Equal4~0 .lut_mask = "0005";
defparam \m3|Equal4~0 .operation_mode = "normal";
defparam \m3|Equal4~0 .output_mode = "comb_only";
defparam \m3|Equal4~0 .register_cascade_mode = "off";
defparam \m3|Equal4~0 .sum_lutc_input = "datac";
defparam \m3|Equal4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N5
maxii_lcell \m5|WideOr1~0 (
// Equation(s):
// \m5|WideOr1~0_combout  = (((!\m1|KeyState[1]~4_combout  & !\m1|KeyState[2]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|KeyState[1]~4_combout ),
	.datad(\m1|KeyState[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr1~0 .lut_mask = "000f";
defparam \m5|WideOr1~0 .operation_mode = "normal";
defparam \m5|WideOr1~0 .output_mode = "comb_only";
defparam \m5|WideOr1~0 .register_cascade_mode = "off";
defparam \m5|WideOr1~0 .sum_lutc_input = "datac";
defparam \m5|WideOr1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N5
maxii_lcell \m3|Equal3~0 (
// Equation(s):
// \m3|Equal3~0_combout  = (((\m1|KeyState[0]~6_combout ) # (!\m1|KeyState[3]~7_combout )) # (!\m5|WideOr1~0_combout )) # (!\m3|Equal4~0_combout )

	.clk(gnd),
	.dataa(\m3|Equal4~0_combout ),
	.datab(\m5|WideOr1~0_combout ),
	.datac(\m1|KeyState[3]~7_combout ),
	.datad(\m1|KeyState[0]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Equal3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Equal3~0 .lut_mask = "ff7f";
defparam \m3|Equal3~0 .operation_mode = "normal";
defparam \m3|Equal3~0 .output_mode = "comb_only";
defparam \m3|Equal3~0 .register_cascade_mode = "off";
defparam \m3|Equal3~0 .sum_lutc_input = "datac";
defparam \m3|Equal3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N7
maxii_lcell \m3|COL_RED[3]~4 (
// Equation(s):
// \m3|COL_RED[3]~4_combout  = (\m3|Equal3~0_combout  & (((!\m2|Counter [2] & !\m3|COL_RED[6]~0_combout ))))

	.clk(gnd),
	.dataa(\m3|Equal3~0_combout ),
	.datab(vcc),
	.datac(\m2|Counter [2]),
	.datad(\m3|COL_RED[6]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_RED[3]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_RED[3]~4 .lut_mask = "000a";
defparam \m3|COL_RED[3]~4 .operation_mode = "normal";
defparam \m3|COL_RED[3]~4 .output_mode = "comb_only";
defparam \m3|COL_RED[3]~4 .register_cascade_mode = "off";
defparam \m3|COL_RED[3]~4 .sum_lutc_input = "datac";
defparam \m3|COL_RED[3]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N1
maxii_lcell \m3|Equal4~1 (
// Equation(s):
// \m3|Equal4~1_combout  = (!\m1|KeyState[3]~7_combout  & (((\m1|Equal2~0_combout )) # (!\Key~combout [0])))

	.clk(gnd),
	.dataa(\Key~combout [0]),
	.datab(\m1|KeyState[3]~7_combout ),
	.datac(vcc),
	.datad(\m1|Equal2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Equal4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Equal4~1 .lut_mask = "3311";
defparam \m3|Equal4~1 .operation_mode = "normal";
defparam \m3|Equal4~1 .output_mode = "comb_only";
defparam \m3|Equal4~1 .register_cascade_mode = "off";
defparam \m3|Equal4~1 .sum_lutc_input = "datac";
defparam \m3|Equal4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N7
maxii_lcell \m3|Equal4~2 (
// Equation(s):
// \m3|Equal4~2_combout  = (!\m1|KeyState[1]~4_combout  & (\m1|KeyState[2]~5_combout  & (\m3|Equal4~0_combout  & \m3|Equal4~1_combout )))

	.clk(gnd),
	.dataa(\m1|KeyState[1]~4_combout ),
	.datab(\m1|KeyState[2]~5_combout ),
	.datac(\m3|Equal4~0_combout ),
	.datad(\m3|Equal4~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Equal4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Equal4~2 .lut_mask = "4000";
defparam \m3|Equal4~2 .operation_mode = "normal";
defparam \m3|Equal4~2 .output_mode = "comb_only";
defparam \m3|Equal4~2 .register_cascade_mode = "off";
defparam \m3|Equal4~2 .sum_lutc_input = "datac";
defparam \m3|Equal4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N4
maxii_lcell \m3|Mux21~9 (
// Equation(s):
// \m3|Mux21~9_combout  = (((!\m2|Counter [1] & !\m2|Counter [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m2|Counter [1]),
	.datad(\m2|Counter [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Mux21~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Mux21~9 .lut_mask = "000f";
defparam \m3|Mux21~9 .operation_mode = "normal";
defparam \m3|Mux21~9 .output_mode = "comb_only";
defparam \m3|Mux21~9 .register_cascade_mode = "off";
defparam \m3|Mux21~9 .sum_lutc_input = "datac";
defparam \m3|Mux21~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N2
maxii_lcell \m3|COL_RED[4]~5 (
// Equation(s):
// \m3|COL_RED[4]~5_combout  = (!\m3|Equal4~2_combout  & (!\m3|COL_RED[6]~0_combout  & ((\m3|Mux21~9_combout ) # (!\m2|Counter [2]))))

	.clk(gnd),
	.dataa(\m3|Equal4~2_combout ),
	.datab(\m2|Counter [2]),
	.datac(\m3|Mux21~9_combout ),
	.datad(\m3|COL_RED[6]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_RED[4]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_RED[4]~5 .lut_mask = "0051";
defparam \m3|COL_RED[4]~5 .operation_mode = "normal";
defparam \m3|COL_RED[4]~5 .output_mode = "comb_only";
defparam \m3|COL_RED[4]~5 .register_cascade_mode = "off";
defparam \m3|COL_RED[4]~5 .sum_lutc_input = "datac";
defparam \m3|COL_RED[4]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N0
maxii_lcell \m3|Equal5~0 (
// Equation(s):
// \m3|Equal5~0_combout  = (\m1|KeyState[2]~5_combout ) # (((!\m1|KeyState[1]~4_combout ) # (!\m3|Equal4~0_combout )) # (!\m3|Equal4~1_combout ))

	.clk(gnd),
	.dataa(\m1|KeyState[2]~5_combout ),
	.datab(\m3|Equal4~1_combout ),
	.datac(\m3|Equal4~0_combout ),
	.datad(\m1|KeyState[1]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Equal5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Equal5~0 .lut_mask = "bfff";
defparam \m3|Equal5~0 .operation_mode = "normal";
defparam \m3|Equal5~0 .output_mode = "comb_only";
defparam \m3|Equal5~0 .register_cascade_mode = "off";
defparam \m3|Equal5~0 .sum_lutc_input = "datac";
defparam \m3|Equal5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N8
maxii_lcell \m3|COL_RED[5]~6 (
// Equation(s):
// \m3|COL_RED[5]~6_combout  = (\m3|Equal5~0_combout  & (!\m3|COL_RED[6]~0_combout  & ((!\m2|Counter [2]) # (!\m2|Counter [1]))))

	.clk(gnd),
	.dataa(\m3|Equal5~0_combout ),
	.datab(\m2|Counter [1]),
	.datac(\m2|Counter [2]),
	.datad(\m3|COL_RED[6]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_RED[5]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_RED[5]~6 .lut_mask = "002a";
defparam \m3|COL_RED[5]~6 .operation_mode = "normal";
defparam \m3|COL_RED[5]~6 .output_mode = "comb_only";
defparam \m3|COL_RED[5]~6 .register_cascade_mode = "off";
defparam \m3|COL_RED[5]~6 .sum_lutc_input = "datac";
defparam \m3|COL_RED[5]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N9
maxii_lcell \m3|Equal6~0 (
// Equation(s):
// \m3|Equal6~0_combout  = (((\m1|KeyState[3]~7_combout ) # (!\m1|KeyState[0]~6_combout )) # (!\m5|WideOr1~0_combout )) # (!\m3|Equal4~0_combout )

	.clk(gnd),
	.dataa(\m3|Equal4~0_combout ),
	.datab(\m5|WideOr1~0_combout ),
	.datac(\m1|KeyState[3]~7_combout ),
	.datad(\m1|KeyState[0]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Equal6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Equal6~0 .lut_mask = "f7ff";
defparam \m3|Equal6~0 .operation_mode = "normal";
defparam \m3|Equal6~0 .output_mode = "comb_only";
defparam \m3|Equal6~0 .register_cascade_mode = "off";
defparam \m3|Equal6~0 .sum_lutc_input = "datac";
defparam \m3|Equal6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N3
maxii_lcell \m3|COL_RED[6]~7 (
// Equation(s):
// \m3|COL_RED[6]~7_combout  = (!\m3|Mux21~7_combout  & (\m3|Equal6~0_combout  & ((!\m3|COL_RED[6]~0_combout ))))

	.clk(gnd),
	.dataa(\m3|Mux21~7_combout ),
	.datab(\m3|Equal6~0_combout ),
	.datac(vcc),
	.datad(\m3|COL_RED[6]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_RED[6]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_RED[6]~7 .lut_mask = "0044";
defparam \m3|COL_RED[6]~7 .operation_mode = "normal";
defparam \m3|COL_RED[6]~7 .output_mode = "comb_only";
defparam \m3|COL_RED[6]~7 .register_cascade_mode = "off";
defparam \m3|COL_RED[6]~7 .sum_lutc_input = "datac";
defparam \m3|COL_RED[6]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N7
maxii_lcell \m4|f[10]~2 (
// Equation(s):
// \m4|f[10]~2_combout  = (\Switch~combout [1]) # ((\Switch~combout [0] & ((\Switch~combout [2]) # (\Switch~combout [3]))) # (!\Switch~combout [0] & (\Switch~combout [2] $ (!\Switch~combout [3]))))

	.clk(gnd),
	.dataa(\Switch~combout [0]),
	.datab(\Switch~combout [1]),
	.datac(\Switch~combout [2]),
	.datad(\Switch~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[10]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[10]~2 .lut_mask = "feed";
defparam \m4|f[10]~2 .operation_mode = "normal";
defparam \m4|f[10]~2 .output_mode = "comb_only";
defparam \m4|f[10]~2 .register_cascade_mode = "off";
defparam \m4|f[10]~2 .sum_lutc_input = "datac";
defparam \m4|f[10]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N6
maxii_lcell \m3|COL_GREEN[0]~0 (
// Equation(s):
// \m3|COL_GREEN[0]~0_combout  = (!\m4|f[10]~2_combout  & (\m3|Mux21~0_combout  & ((\m3|Equal0~0_combout ))))

	.clk(gnd),
	.dataa(\m4|f[10]~2_combout ),
	.datab(\m3|Mux21~0_combout ),
	.datac(vcc),
	.datad(\m3|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_GREEN[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_GREEN[0]~0 .lut_mask = "4400";
defparam \m3|COL_GREEN[0]~0 .operation_mode = "normal";
defparam \m3|COL_GREEN[0]~0 .output_mode = "comb_only";
defparam \m3|COL_GREEN[0]~0 .register_cascade_mode = "off";
defparam \m3|COL_GREEN[0]~0 .sum_lutc_input = "datac";
defparam \m3|COL_GREEN[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N1
maxii_lcell \m3|COL_GREEN[1]~1 (
// Equation(s):
// \m3|COL_GREEN[1]~1_combout  = (\m3|Equal1~0_combout  & (!\m2|Counter [1] & (!\m2|Counter [2] & !\m4|f[10]~2_combout )))

	.clk(gnd),
	.dataa(\m3|Equal1~0_combout ),
	.datab(\m2|Counter [1]),
	.datac(\m2|Counter [2]),
	.datad(\m4|f[10]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_GREEN[1]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_GREEN[1]~1 .lut_mask = "0002";
defparam \m3|COL_GREEN[1]~1 .operation_mode = "normal";
defparam \m3|COL_GREEN[1]~1 .output_mode = "comb_only";
defparam \m3|COL_GREEN[1]~1 .register_cascade_mode = "off";
defparam \m3|COL_GREEN[1]~1 .sum_lutc_input = "datac";
defparam \m3|COL_GREEN[1]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N4
maxii_lcell \m3|COL_GREEN[2]~2 (
// Equation(s):
// \m3|COL_GREEN[2]~2_combout  = (!\m4|f[10]~2_combout  & (!\m2|Counter [2] & (!\m3|Mux21~8_combout  & !\m3|Equal2~1_combout )))

	.clk(gnd),
	.dataa(\m4|f[10]~2_combout ),
	.datab(\m2|Counter [2]),
	.datac(\m3|Mux21~8_combout ),
	.datad(\m3|Equal2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_GREEN[2]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_GREEN[2]~2 .lut_mask = "0001";
defparam \m3|COL_GREEN[2]~2 .operation_mode = "normal";
defparam \m3|COL_GREEN[2]~2 .output_mode = "comb_only";
defparam \m3|COL_GREEN[2]~2 .register_cascade_mode = "off";
defparam \m3|COL_GREEN[2]~2 .sum_lutc_input = "datac";
defparam \m3|COL_GREEN[2]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N0
maxii_lcell \m3|COL_GREEN[3]~3 (
// Equation(s):
// \m3|COL_GREEN[3]~3_combout  = (\m3|Equal3~0_combout  & (((!\m2|Counter [2] & !\m4|f[10]~2_combout ))))

	.clk(gnd),
	.dataa(\m3|Equal3~0_combout ),
	.datab(vcc),
	.datac(\m2|Counter [2]),
	.datad(\m4|f[10]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_GREEN[3]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_GREEN[3]~3 .lut_mask = "000a";
defparam \m3|COL_GREEN[3]~3 .operation_mode = "normal";
defparam \m3|COL_GREEN[3]~3 .output_mode = "comb_only";
defparam \m3|COL_GREEN[3]~3 .register_cascade_mode = "off";
defparam \m3|COL_GREEN[3]~3 .sum_lutc_input = "datac";
defparam \m3|COL_GREEN[3]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N0
maxii_lcell \m3|COL_GREEN[4]~4 (
// Equation(s):
// \m3|COL_GREEN[4]~4_combout  = (!\m3|Equal4~2_combout  & (!\m4|f[10]~2_combout  & ((\m3|Mux21~9_combout ) # (!\m2|Counter [2]))))

	.clk(gnd),
	.dataa(\m3|Equal4~2_combout ),
	.datab(\m2|Counter [2]),
	.datac(\m3|Mux21~9_combout ),
	.datad(\m4|f[10]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_GREEN[4]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_GREEN[4]~4 .lut_mask = "0051";
defparam \m3|COL_GREEN[4]~4 .operation_mode = "normal";
defparam \m3|COL_GREEN[4]~4 .output_mode = "comb_only";
defparam \m3|COL_GREEN[4]~4 .register_cascade_mode = "off";
defparam \m3|COL_GREEN[4]~4 .sum_lutc_input = "datac";
defparam \m3|COL_GREEN[4]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N7
maxii_lcell \m3|COL_GREEN[5]~5 (
// Equation(s):
// \m3|COL_GREEN[5]~5_combout  = (\m3|Equal5~0_combout  & (!\m4|f[10]~2_combout  & ((!\m2|Counter [2]) # (!\m2|Counter [1]))))

	.clk(gnd),
	.dataa(\m3|Equal5~0_combout ),
	.datab(\m2|Counter [1]),
	.datac(\m2|Counter [2]),
	.datad(\m4|f[10]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_GREEN[5]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_GREEN[5]~5 .lut_mask = "002a";
defparam \m3|COL_GREEN[5]~5 .operation_mode = "normal";
defparam \m3|COL_GREEN[5]~5 .output_mode = "comb_only";
defparam \m3|COL_GREEN[5]~5 .register_cascade_mode = "off";
defparam \m3|COL_GREEN[5]~5 .sum_lutc_input = "datac";
defparam \m3|COL_GREEN[5]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N8
maxii_lcell \m3|COL_GREEN[6]~6 (
// Equation(s):
// \m3|COL_GREEN[6]~6_combout  = (!\m3|Mux21~7_combout  & (\m3|Equal6~0_combout  & ((!\m4|f[10]~2_combout ))))

	.clk(gnd),
	.dataa(\m3|Mux21~7_combout ),
	.datab(\m3|Equal6~0_combout ),
	.datac(vcc),
	.datad(\m4|f[10]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_GREEN[6]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_GREEN[6]~6 .lut_mask = "0044";
defparam \m3|COL_GREEN[6]~6 .operation_mode = "normal";
defparam \m3|COL_GREEN[6]~6 .output_mode = "comb_only";
defparam \m3|COL_GREEN[6]~6 .register_cascade_mode = "off";
defparam \m3|COL_GREEN[6]~6 .sum_lutc_input = "datac";
defparam \m3|COL_GREEN[6]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N2
maxii_lcell \m4|f[7]~11 (
// Equation(s):
// \m4|f[7]~11_combout  = (!\Switch~combout [1] & (!\Switch~combout [2] & (\Switch~combout [0] $ (\Switch~combout [3]))))

	.clk(gnd),
	.dataa(\Switch~combout [0]),
	.datab(\Switch~combout [1]),
	.datac(\Switch~combout [2]),
	.datad(\Switch~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[7]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[7]~11 .lut_mask = "0102";
defparam \m4|f[7]~11 .operation_mode = "normal";
defparam \m4|f[7]~11 .output_mode = "comb_only";
defparam \m4|f[7]~11 .register_cascade_mode = "off";
defparam \m4|f[7]~11 .sum_lutc_input = "datac";
defparam \m4|f[7]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N4
maxii_lcell \m4|WideOr8~2 (
// Equation(s):
// \m4|WideOr8~2_combout  = (\m1|KeyState[3]~7_combout  & (!\m1|KeyState[0]~6_combout  & (!\m1|KeyState[2]~5_combout  & !\m1|KeyState[5]~3_combout ))) # (!\m1|KeyState[3]~7_combout  & ((\m1|KeyState[0]~6_combout  & (!\m1|KeyState[2]~5_combout  & 
// !\m1|KeyState[5]~3_combout )) # (!\m1|KeyState[0]~6_combout  & (\m1|KeyState[2]~5_combout  $ (\m1|KeyState[5]~3_combout )))))

	.clk(gnd),
	.dataa(\m1|KeyState[3]~7_combout ),
	.datab(\m1|KeyState[0]~6_combout ),
	.datac(\m1|KeyState[2]~5_combout ),
	.datad(\m1|KeyState[5]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr8~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr8~2 .lut_mask = "0116";
defparam \m4|WideOr8~2 .operation_mode = "normal";
defparam \m4|WideOr8~2 .output_mode = "comb_only";
defparam \m4|WideOr8~2 .register_cascade_mode = "off";
defparam \m4|WideOr8~2 .sum_lutc_input = "datac";
defparam \m4|WideOr8~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N9
maxii_lcell \m4|WideOr8~3 (
// Equation(s):
// \m4|WideOr8~3_combout  = (\m3|Equal2~1_combout ) # ((\m4|WideOr8~2_combout  & (!\m1|KeyState[1]~4_combout  & \m4|WideOr8~4_combout )))

	.clk(gnd),
	.dataa(\m4|WideOr8~2_combout ),
	.datab(\m1|KeyState[1]~4_combout ),
	.datac(\m4|WideOr8~4_combout ),
	.datad(\m3|Equal2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr8~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr8~3 .lut_mask = "ff20";
defparam \m4|WideOr8~3 .operation_mode = "normal";
defparam \m4|WideOr8~3 .output_mode = "comb_only";
defparam \m4|WideOr8~3 .register_cascade_mode = "off";
defparam \m4|WideOr8~3 .sum_lutc_input = "datac";
defparam \m4|WideOr8~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N2
maxii_lcell \m4|WideOr9~0 (
// Equation(s):
// \m4|WideOr9~0_combout  = (\m1|KeyState[0]~6_combout  & (!\m1|KeyState[2]~5_combout  & (!\m1|KeyState[1]~4_combout  & !\m1|KeyState[6]~9_combout ))) # (!\m1|KeyState[0]~6_combout  & ((\m1|KeyState[2]~5_combout  & (!\m1|KeyState[1]~4_combout  & 
// !\m1|KeyState[6]~9_combout )) # (!\m1|KeyState[2]~5_combout  & (\m1|KeyState[1]~4_combout  $ (\m1|KeyState[6]~9_combout )))))

	.clk(gnd),
	.dataa(\m1|KeyState[0]~6_combout ),
	.datab(\m1|KeyState[2]~5_combout ),
	.datac(\m1|KeyState[1]~4_combout ),
	.datad(\m1|KeyState[6]~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr9~0 .lut_mask = "0116";
defparam \m4|WideOr9~0 .operation_mode = "normal";
defparam \m4|WideOr9~0 .output_mode = "comb_only";
defparam \m4|WideOr9~0 .register_cascade_mode = "off";
defparam \m4|WideOr9~0 .sum_lutc_input = "datac";
defparam \m4|WideOr9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N3
maxii_lcell \m4|WideOr9~1 (
// Equation(s):
// \m4|WideOr9~1_combout  = (!\m1|KeyState[3]~7_combout  & (((!\m1|KeyState[5]~3_combout  & \m4|WideOr9~0_combout ))))

	.clk(gnd),
	.dataa(\m1|KeyState[3]~7_combout ),
	.datab(vcc),
	.datac(\m1|KeyState[5]~3_combout ),
	.datad(\m4|WideOr9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr9~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr9~1 .lut_mask = "0500";
defparam \m4|WideOr9~1 .operation_mode = "normal";
defparam \m4|WideOr9~1 .output_mode = "comb_only";
defparam \m4|WideOr9~1 .register_cascade_mode = "off";
defparam \m4|WideOr9~1 .sum_lutc_input = "datac";
defparam \m4|WideOr9~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N7
maxii_lcell \m4|WideOr9~2 (
// Equation(s):
// \m4|WideOr9~2_combout  = ((\m3|Equal2~1_combout ) # ((!\m1|KeyState[4]~1_combout  & \m4|WideOr9~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|KeyState[4]~1_combout ),
	.datac(\m4|WideOr9~1_combout ),
	.datad(\m3|Equal2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr9~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr9~2 .lut_mask = "ff30";
defparam \m4|WideOr9~2 .operation_mode = "normal";
defparam \m4|WideOr9~2 .output_mode = "comb_only";
defparam \m4|WideOr9~2 .register_cascade_mode = "off";
defparam \m4|WideOr9~2 .sum_lutc_input = "datac";
defparam \m4|WideOr9~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N4
maxii_lcell \m3|Equal9~0 (
// Equation(s):
// \m3|Equal9~0_combout  = (\Switch~combout [0] & (!\Switch~combout [1] & (!\Switch~combout [2] & !\Switch~combout [3])))

	.clk(gnd),
	.dataa(\Switch~combout [0]),
	.datab(\Switch~combout [1]),
	.datac(\Switch~combout [2]),
	.datad(\Switch~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Equal9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Equal9~0 .lut_mask = "0002";
defparam \m3|Equal9~0 .operation_mode = "normal";
defparam \m3|Equal9~0 .output_mode = "comb_only";
defparam \m3|Equal9~0 .register_cascade_mode = "off";
defparam \m3|Equal9~0 .sum_lutc_input = "datac";
defparam \m3|Equal9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N1
maxii_lcell \m4|WideOr5~3 (
// Equation(s):
// \m4|WideOr5~3_combout  = (\m1|KeyState[4]~1_combout  $ (((\m1|KeyState[5]~3_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|KeyState[4]~1_combout ),
	.datac(vcc),
	.datad(\m1|KeyState[5]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr5~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr5~3 .lut_mask = "33cc";
defparam \m4|WideOr5~3 .operation_mode = "normal";
defparam \m4|WideOr5~3 .output_mode = "comb_only";
defparam \m4|WideOr5~3 .register_cascade_mode = "off";
defparam \m4|WideOr5~3 .sum_lutc_input = "datac";
defparam \m4|WideOr5~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N5
maxii_lcell \m4|WideOr10~0 (
// Equation(s):
// \m4|WideOr10~0_combout  = (\m4|WideOr5~3_combout  & (!\m1|KeyState[6]~9_combout  & (\m3|Equal2~0_combout ))) # (!\m4|WideOr5~3_combout  & (((\m4|WideOr9~1_combout ))))

	.clk(gnd),
	.dataa(\m4|WideOr5~3_combout ),
	.datab(\m1|KeyState[6]~9_combout ),
	.datac(\m3|Equal2~0_combout ),
	.datad(\m4|WideOr9~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr10~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr10~0 .lut_mask = "7520";
defparam \m4|WideOr10~0 .operation_mode = "normal";
defparam \m4|WideOr10~0 .output_mode = "comb_only";
defparam \m4|WideOr10~0 .register_cascade_mode = "off";
defparam \m4|WideOr10~0 .sum_lutc_input = "datac";
defparam \m4|WideOr10~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N1
maxii_lcell \m4|f[8]~4 (
// Equation(s):
// \m4|f[8]~4_combout  = (!\Switch~combout [0] & (!\Switch~combout [1] & (\Switch~combout [2] & !\Switch~combout [3])))

	.clk(gnd),
	.dataa(\Switch~combout [0]),
	.datab(\Switch~combout [1]),
	.datac(\Switch~combout [2]),
	.datad(\Switch~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[8]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[8]~4 .lut_mask = "0010";
defparam \m4|f[8]~4 .operation_mode = "normal";
defparam \m4|f[8]~4 .output_mode = "comb_only";
defparam \m4|f[8]~4 .register_cascade_mode = "off";
defparam \m4|f[8]~4 .sum_lutc_input = "datac";
defparam \m4|f[8]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N0
maxii_lcell \m4|WideOr5~2 (
// Equation(s):
// \m4|WideOr5~2_combout  = (\m1|KeyState[2]~5_combout  & (!\m1|KeyState[1]~4_combout  & (!\m1|KeyState[3]~7_combout  & !\m1|KeyState[6]~9_combout ))) # (!\m1|KeyState[2]~5_combout  & ((\m1|KeyState[1]~4_combout  & (!\m1|KeyState[3]~7_combout  & 
// !\m1|KeyState[6]~9_combout )) # (!\m1|KeyState[1]~4_combout  & (\m1|KeyState[3]~7_combout  $ (\m1|KeyState[6]~9_combout )))))

	.clk(gnd),
	.dataa(\m1|KeyState[2]~5_combout ),
	.datab(\m1|KeyState[1]~4_combout ),
	.datac(\m1|KeyState[3]~7_combout ),
	.datad(\m1|KeyState[6]~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr5~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr5~2 .lut_mask = "0116";
defparam \m4|WideOr5~2 .operation_mode = "normal";
defparam \m4|WideOr5~2 .output_mode = "comb_only";
defparam \m4|WideOr5~2 .register_cascade_mode = "off";
defparam \m4|WideOr5~2 .sum_lutc_input = "datac";
defparam \m4|WideOr5~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N1
maxii_lcell \m4|WideOr5~5 (
// Equation(s):
// \m4|WideOr5~5_combout  = (!\m1|KeyState[5]~3_combout  & (\m4|WideOr5~2_combout  & ((\m1|Equal2~0_combout ) # (!\Key~combout [0]))))

	.clk(gnd),
	.dataa(\m1|Equal2~0_combout ),
	.datab(\Key~combout [0]),
	.datac(\m1|KeyState[5]~3_combout ),
	.datad(\m4|WideOr5~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr5~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr5~5 .lut_mask = "0b00";
defparam \m4|WideOr5~5 .operation_mode = "normal";
defparam \m4|WideOr5~5 .output_mode = "comb_only";
defparam \m4|WideOr5~5 .register_cascade_mode = "off";
defparam \m4|WideOr5~5 .sum_lutc_input = "datac";
defparam \m4|WideOr5~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N2
maxii_lcell \m4|WideOr5~4 (
// Equation(s):
// \m4|WideOr5~4_combout  = (\m4|WideOr5~3_combout  & (!\m1|KeyState[6]~9_combout  & (\m3|Equal2~0_combout ))) # (!\m4|WideOr5~3_combout  & (((\m4|WideOr5~5_combout ))))

	.clk(gnd),
	.dataa(\m4|WideOr5~3_combout ),
	.datab(\m1|KeyState[6]~9_combout ),
	.datac(\m3|Equal2~0_combout ),
	.datad(\m4|WideOr5~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr5~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr5~4 .lut_mask = "7520";
defparam \m4|WideOr5~4 .operation_mode = "normal";
defparam \m4|WideOr5~4 .output_mode = "comb_only";
defparam \m4|WideOr5~4 .register_cascade_mode = "off";
defparam \m4|WideOr5~4 .sum_lutc_input = "datac";
defparam \m4|WideOr5~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N8
maxii_lcell \m4|Equal0~5 (
// Equation(s):
// \m4|Equal0~5_combout  = (\m3|Equal9~0_combout  & (!\m4|WideOr10~0_combout  & ((!\m4|WideOr5~4_combout ) # (!\m4|f[8]~4_combout )))) # (!\m3|Equal9~0_combout  & (((!\m4|WideOr5~4_combout ) # (!\m4|f[8]~4_combout ))))

	.clk(gnd),
	.dataa(\m3|Equal9~0_combout ),
	.datab(\m4|WideOr10~0_combout ),
	.datac(\m4|f[8]~4_combout ),
	.datad(\m4|WideOr5~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal0~5 .lut_mask = "0777";
defparam \m4|Equal0~5 .operation_mode = "normal";
defparam \m4|Equal0~5 .output_mode = "comb_only";
defparam \m4|Equal0~5 .register_cascade_mode = "off";
defparam \m4|Equal0~5 .sum_lutc_input = "datac";
defparam \m4|Equal0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N6
maxii_lcell \m4|Equal0~6 (
// Equation(s):
// \m4|Equal0~6_combout  = (\m4|Equal0~5_combout  & (((!\m4|WideOr8~3_combout  & !\m4|WideOr9~2_combout )) # (!\m4|f[7]~11_combout )))

	.clk(gnd),
	.dataa(\m4|f[7]~11_combout ),
	.datab(\m4|WideOr8~3_combout ),
	.datac(\m4|WideOr9~2_combout ),
	.datad(\m4|Equal0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal0~6 .lut_mask = "5700";
defparam \m4|Equal0~6 .operation_mode = "normal";
defparam \m4|Equal0~6 .output_mode = "comb_only";
defparam \m4|Equal0~6 .register_cascade_mode = "off";
defparam \m4|Equal0~6 .sum_lutc_input = "datac";
defparam \m4|Equal0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N9
maxii_lcell \m3|Equal8~0 (
// Equation(s):
// \m3|Equal8~0_combout  = (!\Switch~combout [0] & (\Switch~combout [1] & (!\Switch~combout [2] & !\Switch~combout [3])))

	.clk(gnd),
	.dataa(\Switch~combout [0]),
	.datab(\Switch~combout [1]),
	.datac(\Switch~combout [2]),
	.datad(\Switch~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Equal8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Equal8~0 .lut_mask = "0004";
defparam \m3|Equal8~0 .operation_mode = "normal";
defparam \m3|Equal8~0 .output_mode = "comb_only";
defparam \m3|Equal8~0 .register_cascade_mode = "off";
defparam \m3|Equal8~0 .sum_lutc_input = "datac";
defparam \m3|Equal8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N0
maxii_lcell \m5|WideOr1~1 (
// Equation(s):
// \m5|WideOr1~1_combout  = (\m1|KeyState[3]~7_combout  & (!\m1|KeyState[0]~6_combout  & (!\m1|KeyState[5]~3_combout  & !\m1|KeyState[6]~9_combout ))) # (!\m1|KeyState[3]~7_combout  & ((\m1|KeyState[0]~6_combout  & (!\m1|KeyState[5]~3_combout  & 
// !\m1|KeyState[6]~9_combout )) # (!\m1|KeyState[0]~6_combout  & (\m1|KeyState[5]~3_combout  $ (\m1|KeyState[6]~9_combout )))))

	.clk(gnd),
	.dataa(\m1|KeyState[3]~7_combout ),
	.datab(\m1|KeyState[0]~6_combout ),
	.datac(\m1|KeyState[5]~3_combout ),
	.datad(\m1|KeyState[6]~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr1~1 .lut_mask = "0116";
defparam \m5|WideOr1~1 .operation_mode = "normal";
defparam \m5|WideOr1~1 .output_mode = "comb_only";
defparam \m5|WideOr1~1 .register_cascade_mode = "off";
defparam \m5|WideOr1~1 .sum_lutc_input = "datac";
defparam \m5|WideOr1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N9
maxii_lcell \m5|WideOr1~2 (
// Equation(s):
// \m5|WideOr1~2_combout  = (\m3|Equal2~1_combout ) # ((\m5|WideOr1~1_combout  & (!\m1|KeyState[4]~1_combout  & \m5|WideOr1~0_combout )))

	.clk(gnd),
	.dataa(\m5|WideOr1~1_combout ),
	.datab(\m1|KeyState[4]~1_combout ),
	.datac(\m3|Equal2~1_combout ),
	.datad(\m5|WideOr1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr1~2 .lut_mask = "f2f0";
defparam \m5|WideOr1~2 .operation_mode = "normal";
defparam \m5|WideOr1~2 .output_mode = "comb_only";
defparam \m5|WideOr1~2 .register_cascade_mode = "off";
defparam \m5|WideOr1~2 .sum_lutc_input = "datac";
defparam \m5|WideOr1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N8
maxii_lcell \m4|Equal0~3 (
// Equation(s):
// \m4|Equal0~3_combout  = (((!\m3|Equal9~0_combout  & !\m1|Equal2~0_combout )) # (!\m4|WideOr5~4_combout ))

	.clk(gnd),
	.dataa(\m3|Equal9~0_combout ),
	.datab(vcc),
	.datac(\m1|Equal2~0_combout ),
	.datad(\m4|WideOr5~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal0~3 .lut_mask = "05ff";
defparam \m4|Equal0~3 .operation_mode = "normal";
defparam \m4|Equal0~3 .output_mode = "comb_only";
defparam \m4|Equal0~3 .register_cascade_mode = "off";
defparam \m4|Equal0~3 .sum_lutc_input = "datac";
defparam \m4|Equal0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N7
maxii_lcell \m4|Equal0~4 (
// Equation(s):
// \m4|Equal0~4_combout  = (\m4|Equal0~3_combout  & (((!\m5|WideOr1~2_combout  & !\m4|WideOr10~0_combout )) # (!\m3|Equal8~0_combout )))

	.clk(gnd),
	.dataa(\m3|Equal8~0_combout ),
	.datab(\m5|WideOr1~2_combout ),
	.datac(\m4|WideOr10~0_combout ),
	.datad(\m4|Equal0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal0~4 .lut_mask = "5700";
defparam \m4|Equal0~4 .operation_mode = "normal";
defparam \m4|Equal0~4 .output_mode = "comb_only";
defparam \m4|Equal0~4 .register_cascade_mode = "off";
defparam \m4|Equal0~4 .sum_lutc_input = "datac";
defparam \m4|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N8
maxii_lcell \m4|Counter[0] (
// Equation(s):
// \m4|Counter [0] = DFFEAS(((!\m4|Counter [0] & ((!\m4|Equal0~14_combout )))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\m4|Counter [0]),
	.datac(vcc),
	.datad(\m4|Equal0~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m4|Counter [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Counter[0] .lut_mask = "0033";
defparam \m4|Counter[0] .operation_mode = "normal";
defparam \m4|Counter[0] .output_mode = "reg_only";
defparam \m4|Counter[0] .register_cascade_mode = "off";
defparam \m4|Counter[0] .sum_lutc_input = "datac";
defparam \m4|Counter[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxii_lcell \m4|WideOr4~0 (
// Equation(s):
// \m4|WideOr4~0_combout  = (!\m1|KeyState[1]~4_combout  & ((\m1|KeyState[0]~6_combout  & (!\m1|KeyState[2]~5_combout  & !\m1|KeyState[4]~1_combout )) # (!\m1|KeyState[0]~6_combout  & (\m1|KeyState[2]~5_combout  $ (\m1|KeyState[4]~1_combout )))))

	.clk(gnd),
	.dataa(\m1|KeyState[1]~4_combout ),
	.datab(\m1|KeyState[0]~6_combout ),
	.datac(\m1|KeyState[2]~5_combout ),
	.datad(\m1|KeyState[4]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr4~0 .lut_mask = "0114";
defparam \m4|WideOr4~0 .operation_mode = "normal";
defparam \m4|WideOr4~0 .output_mode = "comb_only";
defparam \m4|WideOr4~0 .register_cascade_mode = "off";
defparam \m4|WideOr4~0 .sum_lutc_input = "datac";
defparam \m4|WideOr4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N4
maxii_lcell \m4|f[6]~24 (
// Equation(s):
// \m4|f[6]~24_combout  = (!\m1|KeyState[5]~3_combout  & ((\m1|Equal2~0_combout  & ((!\m1|KeyState[6]~8_combout ))) # (!\m1|Equal2~0_combout  & (!\Key~combout [6]))))

	.clk(gnd),
	.dataa(\m1|Equal2~0_combout ),
	.datab(\Key~combout [6]),
	.datac(\m1|KeyState[6]~8_combout ),
	.datad(\m1|KeyState[5]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[6]~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[6]~24 .lut_mask = "001b";
defparam \m4|f[6]~24 .operation_mode = "normal";
defparam \m4|f[6]~24 .output_mode = "comb_only";
defparam \m4|f[6]~24 .register_cascade_mode = "off";
defparam \m4|f[6]~24 .sum_lutc_input = "datac";
defparam \m4|f[6]~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N1
maxii_lcell \m4|f[0]~18 (
// Equation(s):
// \m4|f[0]~18_combout  = (\m4|f[8]~4_combout  & (!\m1|KeyState[3]~7_combout  & (\m4|WideOr4~0_combout  & \m4|f[6]~24_combout )))

	.clk(gnd),
	.dataa(\m4|f[8]~4_combout ),
	.datab(\m1|KeyState[3]~7_combout ),
	.datac(\m4|WideOr4~0_combout ),
	.datad(\m4|f[6]~24_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[0]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[0]~18 .lut_mask = "2000";
defparam \m4|f[0]~18 .operation_mode = "normal";
defparam \m4|f[0]~18 .output_mode = "comb_only";
defparam \m4|f[0]~18 .register_cascade_mode = "off";
defparam \m4|f[0]~18 .sum_lutc_input = "datac";
defparam \m4|f[0]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N0
maxii_lcell \m4|WideOr6~0 (
// Equation(s):
// \m4|WideOr6~0_combout  = ((!\m1|KeyState[3]~7_combout  & ((!\m1|KeyState[4]~1_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|KeyState[3]~7_combout ),
	.datac(vcc),
	.datad(\m1|KeyState[4]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr6~0 .lut_mask = "0033";
defparam \m4|WideOr6~0 .operation_mode = "normal";
defparam \m4|WideOr6~0 .output_mode = "comb_only";
defparam \m4|WideOr6~0 .register_cascade_mode = "off";
defparam \m4|WideOr6~0 .sum_lutc_input = "datac";
defparam \m4|WideOr6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N3
maxii_lcell \m4|WideOr6~1 (
// Equation(s):
// \m4|WideOr6~1_combout  = (!\m1|KeyState[1]~4_combout  & ((\m1|KeyState[0]~6_combout  & (!\m1|KeyState[5]~3_combout  & !\m1|KeyState[6]~9_combout )) # (!\m1|KeyState[0]~6_combout  & (\m1|KeyState[5]~3_combout  $ (\m1|KeyState[6]~9_combout )))))

	.clk(gnd),
	.dataa(\m1|KeyState[0]~6_combout ),
	.datab(\m1|KeyState[5]~3_combout ),
	.datac(\m1|KeyState[1]~4_combout ),
	.datad(\m1|KeyState[6]~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr6~1 .lut_mask = "0106";
defparam \m4|WideOr6~1 .operation_mode = "normal";
defparam \m4|WideOr6~1 .output_mode = "comb_only";
defparam \m4|WideOr6~1 .register_cascade_mode = "off";
defparam \m4|WideOr6~1 .sum_lutc_input = "datac";
defparam \m4|WideOr6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N7
maxii_lcell \m4|f[9]~21 (
// Equation(s):
// \m4|f[9]~21_combout  = (\m4|WideOr6~0_combout  & (!\m1|KeyState[2]~5_combout  & (\m3|Equal9~0_combout  & \m4|WideOr6~1_combout )))

	.clk(gnd),
	.dataa(\m4|WideOr6~0_combout ),
	.datab(\m1|KeyState[2]~5_combout ),
	.datac(\m3|Equal9~0_combout ),
	.datad(\m4|WideOr6~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[9]~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[9]~21 .lut_mask = "2000";
defparam \m4|f[9]~21 .operation_mode = "normal";
defparam \m4|f[9]~21 .output_mode = "comb_only";
defparam \m4|f[9]~21 .register_cascade_mode = "off";
defparam \m4|f[9]~21 .sum_lutc_input = "datac";
defparam \m4|f[9]~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N8
maxii_lcell \m4|f[0]~19 (
// Equation(s):
// \m4|f[0]~19_combout  = (\Switch~combout [1]) # ((\Switch~combout [2]) # (\Switch~combout [0] $ (!\Switch~combout [3])))

	.clk(gnd),
	.dataa(\Switch~combout [0]),
	.datab(\Switch~combout [1]),
	.datac(\Switch~combout [2]),
	.datad(\Switch~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[0]~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[0]~19 .lut_mask = "fefd";
defparam \m4|f[0]~19 .operation_mode = "normal";
defparam \m4|f[0]~19 .output_mode = "comb_only";
defparam \m4|f[0]~19 .register_cascade_mode = "off";
defparam \m4|f[0]~19 .sum_lutc_input = "datac";
defparam \m4|f[0]~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N6
maxii_lcell \m4|WideOr14~0 (
// Equation(s):
// \m4|WideOr14~0_combout  = (!\m1|KeyState[0]~6_combout  & ((\m1|KeyState[6]~9_combout  & (!\m1|KeyState[5]~3_combout  & !\m1|KeyState[4]~1_combout )) # (!\m1|KeyState[6]~9_combout  & (\m1|KeyState[5]~3_combout  $ (\m1|KeyState[4]~1_combout )))))

	.clk(gnd),
	.dataa(\m1|KeyState[0]~6_combout ),
	.datab(\m1|KeyState[6]~9_combout ),
	.datac(\m1|KeyState[5]~3_combout ),
	.datad(\m1|KeyState[4]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr14~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr14~0 .lut_mask = "0114";
defparam \m4|WideOr14~0 .operation_mode = "normal";
defparam \m4|WideOr14~0 .output_mode = "comb_only";
defparam \m4|WideOr14~0 .register_cascade_mode = "off";
defparam \m4|WideOr14~0 .sum_lutc_input = "datac";
defparam \m4|WideOr14~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N9
maxii_lcell \m4|f[0]~20 (
// Equation(s):
// \m4|f[0]~20_combout  = (!\m4|f[0]~19_combout  & (!\m1|KeyState[3]~7_combout  & (\m4|WideOr14~0_combout  & \m5|WideOr1~0_combout )))

	.clk(gnd),
	.dataa(\m4|f[0]~19_combout ),
	.datab(\m1|KeyState[3]~7_combout ),
	.datac(\m4|WideOr14~0_combout ),
	.datad(\m5|WideOr1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[0]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[0]~20 .lut_mask = "1000";
defparam \m4|f[0]~20 .operation_mode = "normal";
defparam \m4|f[0]~20 .output_mode = "comb_only";
defparam \m4|f[0]~20 .register_cascade_mode = "off";
defparam \m4|f[0]~20 .sum_lutc_input = "datac";
defparam \m4|f[0]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N3
maxii_lcell \m4|Equal0~9 (
// Equation(s):
// \m4|Equal0~9_combout  = (!\m4|f[9]~21_combout  & (\m4|Counter [0] $ (((!\m4|f[0]~18_combout  & !\m4|f[0]~20_combout )))))

	.clk(gnd),
	.dataa(\m4|Counter [0]),
	.datab(\m4|f[0]~18_combout ),
	.datac(\m4|f[9]~21_combout ),
	.datad(\m4|f[0]~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal0~9 .lut_mask = "0a09";
defparam \m4|Equal0~9 .operation_mode = "normal";
defparam \m4|Equal0~9 .output_mode = "comb_only";
defparam \m4|Equal0~9 .register_cascade_mode = "off";
defparam \m4|Equal0~9 .sum_lutc_input = "datac";
defparam \m4|Equal0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N6
maxii_lcell \m5|WideOr2~0 (
// Equation(s):
// \m5|WideOr2~0_combout  = (\m1|KeyState[3]~7_combout  & (!\m1|KeyState[0]~6_combout  & (!\m1|KeyState[2]~5_combout  & !\m1|KeyState[1]~4_combout ))) # (!\m1|KeyState[3]~7_combout  & ((\m1|KeyState[0]~6_combout  & (!\m1|KeyState[2]~5_combout  & 
// !\m1|KeyState[1]~4_combout )) # (!\m1|KeyState[0]~6_combout  & (\m1|KeyState[2]~5_combout  $ (\m1|KeyState[1]~4_combout )))))

	.clk(gnd),
	.dataa(\m1|KeyState[3]~7_combout ),
	.datab(\m1|KeyState[0]~6_combout ),
	.datac(\m1|KeyState[2]~5_combout ),
	.datad(\m1|KeyState[1]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr2~0 .lut_mask = "0116";
defparam \m5|WideOr2~0 .operation_mode = "normal";
defparam \m5|WideOr2~0 .output_mode = "comb_only";
defparam \m5|WideOr2~0 .register_cascade_mode = "off";
defparam \m5|WideOr2~0 .sum_lutc_input = "datac";
defparam \m5|WideOr2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N9
maxii_lcell \m4|WideOr11~0 (
// Equation(s):
// \m4|WideOr11~0_combout  = ((\m4|f[6]~24_combout  & (!\m1|KeyState[4]~1_combout  & \m5|WideOr2~0_combout ))) # (!\m3|Equal0~0_combout )

	.clk(gnd),
	.dataa(\m4|f[6]~24_combout ),
	.datab(\m1|KeyState[4]~1_combout ),
	.datac(\m5|WideOr2~0_combout ),
	.datad(\m3|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr11~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr11~0 .lut_mask = "20ff";
defparam \m4|WideOr11~0 .operation_mode = "normal";
defparam \m4|WideOr11~0 .output_mode = "comb_only";
defparam \m4|WideOr11~0 .register_cascade_mode = "off";
defparam \m4|WideOr11~0 .sum_lutc_input = "datac";
defparam \m4|WideOr11~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N0
maxii_lcell \m4|Equal0~7 (
// Equation(s):
// \m4|Equal0~7_combout  = (\m4|f[8]~4_combout  & (!\m4|WideOr9~2_combout  & ((!\m4|WideOr11~0_combout ) # (!\m4|f[7]~11_combout )))) # (!\m4|f[8]~4_combout  & (((!\m4|WideOr11~0_combout )) # (!\m4|f[7]~11_combout )))

	.clk(gnd),
	.dataa(\m4|f[8]~4_combout ),
	.datab(\m4|f[7]~11_combout ),
	.datac(\m4|WideOr9~2_combout ),
	.datad(\m4|WideOr11~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal0~7 .lut_mask = "135f";
defparam \m4|Equal0~7 .operation_mode = "normal";
defparam \m4|Equal0~7 .output_mode = "comb_only";
defparam \m4|Equal0~7 .register_cascade_mode = "off";
defparam \m4|Equal0~7 .sum_lutc_input = "datac";
defparam \m4|Equal0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N8
maxii_lcell \m4|WideOr7~0 (
// Equation(s):
// \m4|WideOr7~0_combout  = (\m1|KeyState[3]~7_combout  & (!\m1|KeyState[0]~6_combout  & (!\m1|KeyState[6]~9_combout  & !\m1|KeyState[4]~1_combout ))) # (!\m1|KeyState[3]~7_combout  & ((\m1|KeyState[0]~6_combout  & (!\m1|KeyState[6]~9_combout  & 
// !\m1|KeyState[4]~1_combout )) # (!\m1|KeyState[0]~6_combout  & (\m1|KeyState[6]~9_combout  $ (\m1|KeyState[4]~1_combout )))))

	.clk(gnd),
	.dataa(\m1|KeyState[3]~7_combout ),
	.datab(\m1|KeyState[0]~6_combout ),
	.datac(\m1|KeyState[6]~9_combout ),
	.datad(\m1|KeyState[4]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr7~0 .lut_mask = "0116";
defparam \m4|WideOr7~0 .operation_mode = "normal";
defparam \m4|WideOr7~0 .output_mode = "comb_only";
defparam \m4|WideOr7~0 .register_cascade_mode = "off";
defparam \m4|WideOr7~0 .sum_lutc_input = "datac";
defparam \m4|WideOr7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N4
maxii_lcell \m4|f[8]~22 (
// Equation(s):
// \m4|f[8]~22_combout  = (!\m1|KeyState[1]~4_combout  & (!\m1|KeyState[2]~5_combout  & (!\m1|KeyState[5]~3_combout  & \m4|WideOr7~0_combout )))

	.clk(gnd),
	.dataa(\m1|KeyState[1]~4_combout ),
	.datab(\m1|KeyState[2]~5_combout ),
	.datac(\m1|KeyState[5]~3_combout ),
	.datad(\m4|WideOr7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[8]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[8]~22 .lut_mask = "0100";
defparam \m4|f[8]~22 .operation_mode = "normal";
defparam \m4|f[8]~22 .output_mode = "comb_only";
defparam \m4|f[8]~22 .register_cascade_mode = "off";
defparam \m4|f[8]~22 .sum_lutc_input = "datac";
defparam \m4|f[8]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N0
maxii_lcell \m4|WideOr1~0 (
// Equation(s):
// \m4|WideOr1~0_combout  = (\m1|KeyState[3]~7_combout  & (!\m1|KeyState[0]~6_combout  & (!\m1|KeyState[2]~5_combout  & !\m1|KeyState[4]~1_combout ))) # (!\m1|KeyState[3]~7_combout  & ((\m1|KeyState[0]~6_combout  & (!\m1|KeyState[2]~5_combout  & 
// !\m1|KeyState[4]~1_combout )) # (!\m1|KeyState[0]~6_combout  & (\m1|KeyState[2]~5_combout  $ (\m1|KeyState[4]~1_combout )))))

	.clk(gnd),
	.dataa(\m1|KeyState[3]~7_combout ),
	.datab(\m1|KeyState[0]~6_combout ),
	.datac(\m1|KeyState[2]~5_combout ),
	.datad(\m1|KeyState[4]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr1~0 .lut_mask = "0116";
defparam \m4|WideOr1~0 .operation_mode = "normal";
defparam \m4|WideOr1~0 .output_mode = "comb_only";
defparam \m4|WideOr1~0 .register_cascade_mode = "off";
defparam \m4|WideOr1~0 .sum_lutc_input = "datac";
defparam \m4|WideOr1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N5
maxii_lcell \m4|f[6]~23 (
// Equation(s):
// \m4|f[6]~23_combout  = ((\m3|Equal8~0_combout  & (!\m1|KeyState[6]~9_combout  & !\m1|KeyState[5]~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m3|Equal8~0_combout ),
	.datac(\m1|KeyState[6]~9_combout ),
	.datad(\m1|KeyState[5]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[6]~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[6]~23 .lut_mask = "000c";
defparam \m4|f[6]~23 .operation_mode = "normal";
defparam \m4|f[6]~23 .output_mode = "comb_only";
defparam \m4|f[6]~23 .register_cascade_mode = "off";
defparam \m4|f[6]~23 .sum_lutc_input = "datac";
defparam \m4|f[6]~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N0
maxii_lcell \m4|WideOr6~2 (
// Equation(s):
// \m4|WideOr6~2_combout  = (!\m1|KeyState[4]~1_combout  & (!\m1|KeyState[2]~5_combout  & (!\m1|KeyState[3]~7_combout  & \m4|WideOr6~1_combout )))

	.clk(gnd),
	.dataa(\m1|KeyState[4]~1_combout ),
	.datab(\m1|KeyState[2]~5_combout ),
	.datac(\m1|KeyState[3]~7_combout ),
	.datad(\m4|WideOr6~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr6~2 .lut_mask = "0100";
defparam \m4|WideOr6~2 .operation_mode = "normal";
defparam \m4|WideOr6~2 .output_mode = "comb_only";
defparam \m4|WideOr6~2 .register_cascade_mode = "off";
defparam \m4|WideOr6~2 .sum_lutc_input = "datac";
defparam \m4|WideOr6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N1
maxii_lcell \m4|Equal0~10 (
// Equation(s):
// \m4|Equal0~10_combout  = (\m4|WideOr6~2_combout  & ((\m1|Equal2~0_combout ) # ((\m4|f[8]~4_combout ) # (\m3|Equal8~0_combout ))))

	.clk(gnd),
	.dataa(\m1|Equal2~0_combout ),
	.datab(\m4|f[8]~4_combout ),
	.datac(\m3|Equal8~0_combout ),
	.datad(\m4|WideOr6~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal0~10 .lut_mask = "fe00";
defparam \m4|Equal0~10 .operation_mode = "normal";
defparam \m4|Equal0~10 .output_mode = "comb_only";
defparam \m4|Equal0~10 .register_cascade_mode = "off";
defparam \m4|Equal0~10 .sum_lutc_input = "datac";
defparam \m4|Equal0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N2
maxii_lcell \m4|Equal0~11 (
// Equation(s):
// \m4|Equal0~11_combout  = (\m4|Equal0~10_combout ) # ((\m4|WideOr1~0_combout  & (!\m1|KeyState[1]~4_combout  & \m4|f[6]~23_combout )))

	.clk(gnd),
	.dataa(\m4|WideOr1~0_combout ),
	.datab(\m1|KeyState[1]~4_combout ),
	.datac(\m4|f[6]~23_combout ),
	.datad(\m4|Equal0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal0~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal0~11 .lut_mask = "ff20";
defparam \m4|Equal0~11 .operation_mode = "normal";
defparam \m4|Equal0~11 .output_mode = "comb_only";
defparam \m4|Equal0~11 .register_cascade_mode = "off";
defparam \m4|Equal0~11 .sum_lutc_input = "datac";
defparam \m4|Equal0~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N3
maxii_lcell \m4|Equal0~12 (
// Equation(s):
// \m4|Equal0~12_combout  = (!\m4|Equal0~11_combout  & (((!\m4|f[7]~11_combout  & !\m4|f[8]~4_combout )) # (!\m4|f[8]~22_combout )))

	.clk(gnd),
	.dataa(\m4|f[7]~11_combout ),
	.datab(\m4|f[8]~4_combout ),
	.datac(\m4|f[8]~22_combout ),
	.datad(\m4|Equal0~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal0~12 .lut_mask = "001f";
defparam \m4|Equal0~12 .operation_mode = "normal";
defparam \m4|Equal0~12 .output_mode = "comb_only";
defparam \m4|Equal0~12 .register_cascade_mode = "off";
defparam \m4|Equal0~12 .sum_lutc_input = "datac";
defparam \m4|Equal0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N6
maxii_lcell \m4|f[5]~17 (
// Equation(s):
// \m4|f[5]~17_combout  = (!\m3|Equal9~0_combout  & (\m3|COL_RED[6]~0_combout  & (\m1|Equal2~0_combout  & \m4|WideOr10~0_combout )))

	.clk(gnd),
	.dataa(\m3|Equal9~0_combout ),
	.datab(\m3|COL_RED[6]~0_combout ),
	.datac(\m1|Equal2~0_combout ),
	.datad(\m4|WideOr10~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[5]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[5]~17 .lut_mask = "4000";
defparam \m4|f[5]~17 .operation_mode = "normal";
defparam \m4|f[5]~17 .output_mode = "comb_only";
defparam \m4|f[5]~17 .register_cascade_mode = "off";
defparam \m4|f[5]~17 .sum_lutc_input = "datac";
defparam \m4|f[5]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N7
maxii_lcell \m4|Equal0~8 (
// Equation(s):
// \m4|Equal0~8_combout  = (!\m4|f[5]~17_combout  & ((\m3|Equal9~0_combout ) # ((!\m4|WideOr8~3_combout ) # (!\m4|f[8]~4_combout ))))

	.clk(gnd),
	.dataa(\m3|Equal9~0_combout ),
	.datab(\m4|f[8]~4_combout ),
	.datac(\m4|f[5]~17_combout ),
	.datad(\m4|WideOr8~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal0~8 .lut_mask = "0b0f";
defparam \m4|Equal0~8 .operation_mode = "normal";
defparam \m4|Equal0~8 .output_mode = "comb_only";
defparam \m4|Equal0~8 .register_cascade_mode = "off";
defparam \m4|Equal0~8 .sum_lutc_input = "datac";
defparam \m4|Equal0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N5
maxii_lcell \m4|Equal0~13 (
// Equation(s):
// \m4|Equal0~13_combout  = (\m4|Equal0~9_combout  & (\m4|Equal0~7_combout  & (\m4|Equal0~12_combout  & \m4|Equal0~8_combout )))

	.clk(gnd),
	.dataa(\m4|Equal0~9_combout ),
	.datab(\m4|Equal0~7_combout ),
	.datac(\m4|Equal0~12_combout ),
	.datad(\m4|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal0~13 .lut_mask = "8000";
defparam \m4|Equal0~13 .operation_mode = "normal";
defparam \m4|Equal0~13 .output_mode = "comb_only";
defparam \m4|Equal0~13 .register_cascade_mode = "off";
defparam \m4|Equal0~13 .sum_lutc_input = "datac";
defparam \m4|Equal0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N4
maxii_lcell \m4|Counter[1] (
// Equation(s):
// \m4|Counter [1] = DFFEAS(((!\m4|Equal0~14_combout  & (\m4|Counter [0] $ (\m4|Counter [1])))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\m4|Counter [0]),
	.datac(\m4|Counter [1]),
	.datad(\m4|Equal0~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m4|Counter [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Counter[1] .lut_mask = "003c";
defparam \m4|Counter[1] .operation_mode = "normal";
defparam \m4|Counter[1] .output_mode = "reg_only";
defparam \m4|Counter[1] .register_cascade_mode = "off";
defparam \m4|Counter[1] .sum_lutc_input = "datac";
defparam \m4|Counter[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N6
maxii_lcell \m4|Counter[2] (
// Equation(s):
// \m4|Counter [2] = DFFEAS((!\m4|Equal0~14_combout  & (\m4|Counter [2] $ (((\m4|Counter [0] & \m4|Counter [1]))))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(\m4|Counter [2]),
	.datab(\m4|Counter [0]),
	.datac(\m4|Counter [1]),
	.datad(\m4|Equal0~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m4|Counter [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Counter[2] .lut_mask = "006a";
defparam \m4|Counter[2] .operation_mode = "normal";
defparam \m4|Counter[2] .output_mode = "reg_only";
defparam \m4|Counter[2] .register_cascade_mode = "off";
defparam \m4|Counter[2] .sum_lutc_input = "datac";
defparam \m4|Counter[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N4
maxii_lcell \m4|Add0~0 (
// Equation(s):
// \m4|Add0~0_combout  = (((\m4|Counter [0] & \m4|Counter [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m4|Counter [0]),
	.datad(\m4|Counter [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Add0~0 .lut_mask = "f000";
defparam \m4|Add0~0 .operation_mode = "normal";
defparam \m4|Add0~0 .output_mode = "comb_only";
defparam \m4|Add0~0 .register_cascade_mode = "off";
defparam \m4|Add0~0 .sum_lutc_input = "datac";
defparam \m4|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N2
maxii_lcell \m4|Counter[3] (
// Equation(s):
// \m4|Counter [3] = DFFEAS((!\m4|Equal0~14_combout  & (\m4|Counter [3] $ (((\m4|Counter [2] & \m4|Add0~0_combout ))))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(\m4|Counter [2]),
	.datab(\m4|Counter [3]),
	.datac(\m4|Add0~0_combout ),
	.datad(\m4|Equal0~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m4|Counter [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Counter[3] .lut_mask = "006c";
defparam \m4|Counter[3] .operation_mode = "normal";
defparam \m4|Counter[3] .output_mode = "reg_only";
defparam \m4|Counter[3] .register_cascade_mode = "off";
defparam \m4|Counter[3] .sum_lutc_input = "datac";
defparam \m4|Counter[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N4
maxii_lcell \m4|f[3]~15 (
// Equation(s):
// \m4|f[3]~15_combout  = (\m1|KeyState[5]~3_combout  & (((\m3|Equal2~0_combout  & !\m1|KeyState[6]~9_combout )))) # (!\m1|KeyState[5]~3_combout  & ((\m1|KeyState[6]~9_combout  & ((\m3|Equal2~0_combout ))) # (!\m1|KeyState[6]~9_combout  & 
// (\m5|WideOr2~0_combout ))))

	.clk(gnd),
	.dataa(\m1|KeyState[5]~3_combout ),
	.datab(\m5|WideOr2~0_combout ),
	.datac(\m3|Equal2~0_combout ),
	.datad(\m1|KeyState[6]~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[3]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[3]~15 .lut_mask = "50e4";
defparam \m4|f[3]~15 .operation_mode = "normal";
defparam \m4|f[3]~15 .output_mode = "comb_only";
defparam \m4|f[3]~15 .register_cascade_mode = "off";
defparam \m4|f[3]~15 .sum_lutc_input = "datac";
defparam \m4|f[3]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N7
maxii_lcell \m4|WideOr12~0 (
// Equation(s):
// \m4|WideOr12~0_combout  = (!\m1|KeyState[0]~6_combout  & ((\m1|KeyState[3]~7_combout  & (!\m1|KeyState[2]~5_combout  & !\m1|KeyState[4]~1_combout )) # (!\m1|KeyState[3]~7_combout  & (\m1|KeyState[2]~5_combout  $ (\m1|KeyState[4]~1_combout )))))

	.clk(gnd),
	.dataa(\m1|KeyState[3]~7_combout ),
	.datab(\m1|KeyState[0]~6_combout ),
	.datac(\m1|KeyState[2]~5_combout ),
	.datad(\m1|KeyState[4]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr12~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr12~0 .lut_mask = "0112";
defparam \m4|WideOr12~0 .operation_mode = "normal";
defparam \m4|WideOr12~0 .output_mode = "comb_only";
defparam \m4|WideOr12~0 .register_cascade_mode = "off";
defparam \m4|WideOr12~0 .sum_lutc_input = "datac";
defparam \m4|WideOr12~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N1
maxii_lcell \m4|f[3]~14 (
// Equation(s):
// \m4|f[3]~14_combout  = (!\m1|KeyState[1]~4_combout  & (\m4|f[7]~11_combout  & (\m4|WideOr12~0_combout  & \m4|f[6]~24_combout )))

	.clk(gnd),
	.dataa(\m1|KeyState[1]~4_combout ),
	.datab(\m4|f[7]~11_combout ),
	.datac(\m4|WideOr12~0_combout ),
	.datad(\m4|f[6]~24_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[3]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[3]~14 .lut_mask = "4000";
defparam \m4|f[3]~14 .operation_mode = "normal";
defparam \m4|f[3]~14 .output_mode = "comb_only";
defparam \m4|f[3]~14 .register_cascade_mode = "off";
defparam \m4|f[3]~14 .sum_lutc_input = "datac";
defparam \m4|f[3]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N8
maxii_lcell \m4|f[3]~16 (
// Equation(s):
// \m4|f[3]~16_combout  = (\m4|f[3]~14_combout ) # ((\m3|Equal8~0_combout  & (!\m1|KeyState[4]~1_combout  & \m4|f[3]~15_combout )))

	.clk(gnd),
	.dataa(\m3|Equal8~0_combout ),
	.datab(\m1|KeyState[4]~1_combout ),
	.datac(\m4|f[3]~15_combout ),
	.datad(\m4|f[3]~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[3]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[3]~16 .lut_mask = "ff20";
defparam \m4|f[3]~16 .operation_mode = "normal";
defparam \m4|f[3]~16 .output_mode = "comb_only";
defparam \m4|f[3]~16 .register_cascade_mode = "off";
defparam \m4|f[3]~16 .sum_lutc_input = "datac";
defparam \m4|f[3]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N9
maxii_lcell \m4|Equal0~1 (
// Equation(s):
// \m4|Equal0~1_combout  = \m4|Counter [3] $ (((\m4|f[3]~16_combout ) # ((\m4|f[8]~4_combout  & \m4|WideOr10~0_combout ))))

	.clk(gnd),
	.dataa(\m4|f[8]~4_combout ),
	.datab(\m4|Counter [3]),
	.datac(\m4|WideOr10~0_combout ),
	.datad(\m4|f[3]~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal0~1 .lut_mask = "336c";
defparam \m4|Equal0~1 .operation_mode = "normal";
defparam \m4|Equal0~1 .output_mode = "comb_only";
defparam \m4|Equal0~1 .register_cascade_mode = "off";
defparam \m4|Equal0~1 .sum_lutc_input = "datac";
defparam \m4|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N1
maxii_lcell \m4|WideOr13~0 (
// Equation(s):
// \m4|WideOr13~0_combout  = (\m1|KeyState[5]~3_combout  & (!\m1|KeyState[6]~9_combout  & (!\m1|KeyState[2]~5_combout  & !\m1|KeyState[0]~6_combout ))) # (!\m1|KeyState[5]~3_combout  & ((\m1|KeyState[6]~9_combout  & (!\m1|KeyState[2]~5_combout  & 
// !\m1|KeyState[0]~6_combout )) # (!\m1|KeyState[6]~9_combout  & (\m1|KeyState[2]~5_combout  $ (\m1|KeyState[0]~6_combout )))))

	.clk(gnd),
	.dataa(\m1|KeyState[5]~3_combout ),
	.datab(\m1|KeyState[6]~9_combout ),
	.datac(\m1|KeyState[2]~5_combout ),
	.datad(\m1|KeyState[0]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr13~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr13~0 .lut_mask = "0116";
defparam \m4|WideOr13~0 .operation_mode = "normal";
defparam \m4|WideOr13~0 .output_mode = "comb_only";
defparam \m4|WideOr13~0 .register_cascade_mode = "off";
defparam \m4|WideOr13~0 .sum_lutc_input = "datac";
defparam \m4|WideOr13~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N5
maxii_lcell \m4|f[2]~12 (
// Equation(s):
// \m4|f[2]~12_combout  = (!\m1|KeyState[1]~4_combout  & (\m4|f[7]~11_combout  & (\m4|WideOr6~0_combout  & \m4|WideOr13~0_combout )))

	.clk(gnd),
	.dataa(\m1|KeyState[1]~4_combout ),
	.datab(\m4|f[7]~11_combout ),
	.datac(\m4|WideOr6~0_combout ),
	.datad(\m4|WideOr13~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[2]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[2]~12 .lut_mask = "4000";
defparam \m4|f[2]~12 .operation_mode = "normal";
defparam \m4|f[2]~12 .output_mode = "comb_only";
defparam \m4|f[2]~12 .register_cascade_mode = "off";
defparam \m4|f[2]~12 .sum_lutc_input = "datac";
defparam \m4|f[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N3
maxii_lcell \m4|WideOr3~2 (
// Equation(s):
// \m4|WideOr3~2_combout  = (\m1|KeyState[2]~5_combout  & (!\m1|KeyState[5]~3_combout  & (!\m1|KeyState[3]~7_combout  & !\m1|KeyState[6]~9_combout ))) # (!\m1|KeyState[2]~5_combout  & ((\m1|KeyState[5]~3_combout  & (!\m1|KeyState[3]~7_combout  & 
// !\m1|KeyState[6]~9_combout )) # (!\m1|KeyState[5]~3_combout  & (\m1|KeyState[3]~7_combout  $ (\m1|KeyState[6]~9_combout )))))

	.clk(gnd),
	.dataa(\m1|KeyState[2]~5_combout ),
	.datab(\m1|KeyState[5]~3_combout ),
	.datac(\m1|KeyState[3]~7_combout ),
	.datad(\m1|KeyState[6]~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr3~2 .lut_mask = "0116";
defparam \m4|WideOr3~2 .operation_mode = "normal";
defparam \m4|WideOr3~2 .output_mode = "comb_only";
defparam \m4|WideOr3~2 .register_cascade_mode = "off";
defparam \m4|WideOr3~2 .sum_lutc_input = "datac";
defparam \m4|WideOr3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N4
maxii_lcell \m4|WideOr3~4 (
// Equation(s):
// \m4|WideOr3~4_combout  = ((\m4|WideOr3~2_combout  & ((\m1|Equal2~0_combout ) # (!\Key~combout [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Key~combout [0]),
	.datac(\m1|Equal2~0_combout ),
	.datad(\m4|WideOr3~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr3~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr3~4 .lut_mask = "f300";
defparam \m4|WideOr3~4 .operation_mode = "normal";
defparam \m4|WideOr3~4 .output_mode = "comb_only";
defparam \m4|WideOr3~4 .register_cascade_mode = "off";
defparam \m4|WideOr3~4 .sum_lutc_input = "datac";
defparam \m4|WideOr3~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N6
maxii_lcell \m4|WideOr3~3 (
// Equation(s):
// \m4|WideOr3~3_combout  = (\m3|Equal2~1_combout ) # ((!\m1|KeyState[4]~1_combout  & (!\m1|KeyState[1]~4_combout  & \m4|WideOr3~4_combout )))

	.clk(gnd),
	.dataa(\m1|KeyState[4]~1_combout ),
	.datab(\m1|KeyState[1]~4_combout ),
	.datac(\m4|WideOr3~4_combout ),
	.datad(\m3|Equal2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr3~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr3~3 .lut_mask = "ff10";
defparam \m4|WideOr3~3 .operation_mode = "normal";
defparam \m4|WideOr3~3 .output_mode = "comb_only";
defparam \m4|WideOr3~3 .register_cascade_mode = "off";
defparam \m4|WideOr3~3 .sum_lutc_input = "datac";
defparam \m4|WideOr3~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N8
maxii_lcell \m4|f[2]~10 (
// Equation(s):
// \m4|f[2]~10_combout  = (\m3|Equal8~0_combout  & (((\m4|WideOr3~3_combout )))) # (!\m3|Equal8~0_combout  & (\m4|f[8]~4_combout  & (\m4|WideOr11~0_combout )))

	.clk(gnd),
	.dataa(\m3|Equal8~0_combout ),
	.datab(\m4|f[8]~4_combout ),
	.datac(\m4|WideOr11~0_combout ),
	.datad(\m4|WideOr3~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[2]~10 .lut_mask = "ea40";
defparam \m4|f[2]~10 .operation_mode = "normal";
defparam \m4|f[2]~10 .output_mode = "comb_only";
defparam \m4|f[2]~10 .register_cascade_mode = "off";
defparam \m4|f[2]~10 .sum_lutc_input = "datac";
defparam \m4|f[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N9
maxii_lcell \m4|f[2]~13 (
// Equation(s):
// \m4|f[2]~13_combout  = (\m4|f[2]~12_combout ) # ((\m4|f[2]~10_combout ) # ((\m4|f[7]~11_combout  & \m3|Equal2~1_combout )))

	.clk(gnd),
	.dataa(\m4|f[7]~11_combout ),
	.datab(\m3|Equal2~1_combout ),
	.datac(\m4|f[2]~12_combout ),
	.datad(\m4|f[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[2]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[2]~13 .lut_mask = "fff8";
defparam \m4|f[2]~13 .operation_mode = "normal";
defparam \m4|f[2]~13 .output_mode = "comb_only";
defparam \m4|f[2]~13 .register_cascade_mode = "off";
defparam \m4|f[2]~13 .sum_lutc_input = "datac";
defparam \m4|f[2]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N3
maxii_lcell \m4|f[1]~5 (
// Equation(s):
// \m4|f[1]~5_combout  = (\Switch~combout [2] & (((\Switch~combout [1])))) # (!\Switch~combout [2] & ((\Switch~combout [0] & ((\Switch~combout [1]) # (!\Switch~combout [3]))) # (!\Switch~combout [0] & ((\Switch~combout [3])))))

	.clk(gnd),
	.dataa(\Switch~combout [0]),
	.datab(\Switch~combout [1]),
	.datac(\Switch~combout [2]),
	.datad(\Switch~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[1]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[1]~5 .lut_mask = "cdca";
defparam \m4|f[1]~5 .operation_mode = "normal";
defparam \m4|f[1]~5 .output_mode = "comb_only";
defparam \m4|f[1]~5 .register_cascade_mode = "off";
defparam \m4|f[1]~5 .sum_lutc_input = "datac";
defparam \m4|f[1]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxii_lcell \m4|f[1]~7 (
// Equation(s):
// \m4|f[1]~7_combout  = (\m1|KeyState[0]~6_combout  & (((!\m1|KeyState[2]~5_combout  & !\m1|KeyState[4]~1_combout )) # (!\Switch~combout [1]))) # (!\m1|KeyState[0]~6_combout  & ((\m1|KeyState[2]~5_combout  & ((!\m1|KeyState[4]~1_combout ) # 
// (!\Switch~combout [1]))) # (!\m1|KeyState[2]~5_combout  & ((\m1|KeyState[4]~1_combout )))))

	.clk(gnd),
	.dataa(\m1|KeyState[0]~6_combout ),
	.datab(\m1|KeyState[2]~5_combout ),
	.datac(\Switch~combout [1]),
	.datad(\m1|KeyState[4]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[1]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[1]~7 .lut_mask = "1f6e";
defparam \m4|f[1]~7 .operation_mode = "normal";
defparam \m4|f[1]~7 .output_mode = "comb_only";
defparam \m4|f[1]~7 .register_cascade_mode = "off";
defparam \m4|f[1]~7 .sum_lutc_input = "datac";
defparam \m4|f[1]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N2
maxii_lcell \m4|f[1]~6 (
// Equation(s):
// \m4|f[1]~6_combout  = (\m1|KeyState[1]~4_combout  & (\Switch~combout [1])) # (!\m1|KeyState[1]~4_combout  & ((\m1|KeyState[5]~3_combout  & ((\Switch~combout [1]) # (!\m1|KeyState[6]~9_combout ))) # (!\m1|KeyState[5]~3_combout  & 
// ((\m1|KeyState[6]~9_combout )))))

	.clk(gnd),
	.dataa(\m1|KeyState[1]~4_combout ),
	.datab(\Switch~combout [1]),
	.datac(\m1|KeyState[5]~3_combout ),
	.datad(\m1|KeyState[6]~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[1]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[1]~6 .lut_mask = "cdd8";
defparam \m4|f[1]~6 .operation_mode = "normal";
defparam \m4|f[1]~6 .output_mode = "comb_only";
defparam \m4|f[1]~6 .register_cascade_mode = "off";
defparam \m4|f[1]~6 .sum_lutc_input = "datac";
defparam \m4|f[1]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N0
maxii_lcell \m4|f[1]~8 (
// Equation(s):
// \m4|f[1]~8_combout  = (\Switch~combout [1] & (!\m4|f[1]~5_combout  & (\m4|f[1]~7_combout  & !\m4|f[1]~6_combout ))) # (!\Switch~combout [1] & (\m4|f[1]~5_combout  & (!\m4|f[1]~7_combout  & \m4|f[1]~6_combout )))

	.clk(gnd),
	.dataa(\Switch~combout [1]),
	.datab(\m4|f[1]~5_combout ),
	.datac(\m4|f[1]~7_combout ),
	.datad(\m4|f[1]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[1]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[1]~8 .lut_mask = "0420";
defparam \m4|f[1]~8 .operation_mode = "normal";
defparam \m4|f[1]~8 .output_mode = "comb_only";
defparam \m4|f[1]~8 .register_cascade_mode = "off";
defparam \m4|f[1]~8 .sum_lutc_input = "datac";
defparam \m4|f[1]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N9
maxii_lcell \m4|f[1]~9 (
// Equation(s):
// \m4|f[1]~9_combout  = (\m4|f[8]~4_combout  & ((\m4|WideOr3~3_combout ) # ((!\m1|KeyState[3]~7_combout  & \m4|f[1]~8_combout )))) # (!\m4|f[8]~4_combout  & (!\m1|KeyState[3]~7_combout  & (\m4|f[1]~8_combout )))

	.clk(gnd),
	.dataa(\m4|f[8]~4_combout ),
	.datab(\m1|KeyState[3]~7_combout ),
	.datac(\m4|f[1]~8_combout ),
	.datad(\m4|WideOr3~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[1]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[1]~9 .lut_mask = "ba30";
defparam \m4|f[1]~9 .operation_mode = "normal";
defparam \m4|f[1]~9 .output_mode = "comb_only";
defparam \m4|f[1]~9 .register_cascade_mode = "off";
defparam \m4|f[1]~9 .sum_lutc_input = "datac";
defparam \m4|f[1]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N3
maxii_lcell \m4|Equal0~0 (
// Equation(s):
// \m4|Equal0~0_combout  = (\m4|WideOr5~4_combout  & (!\m3|Equal8~0_combout  & (\m4|Counter [1] $ (!\m4|f[1]~9_combout )))) # (!\m4|WideOr5~4_combout  & (\m4|Counter [1] $ (((!\m4|f[1]~9_combout )))))

	.clk(gnd),
	.dataa(\m4|Counter [1]),
	.datab(\m4|WideOr5~4_combout ),
	.datac(\m3|Equal8~0_combout ),
	.datad(\m4|f[1]~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal0~0 .lut_mask = "2a15";
defparam \m4|Equal0~0 .operation_mode = "normal";
defparam \m4|Equal0~0 .output_mode = "comb_only";
defparam \m4|Equal0~0 .register_cascade_mode = "off";
defparam \m4|Equal0~0 .sum_lutc_input = "datac";
defparam \m4|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N0
maxii_lcell \m4|Equal0~2 (
// Equation(s):
// \m4|Equal0~2_combout  = (!\m4|Equal0~1_combout  & (\m4|Equal0~0_combout  & (\m4|Counter [2] $ (!\m4|f[2]~13_combout ))))

	.clk(gnd),
	.dataa(\m4|Counter [2]),
	.datab(\m4|Equal0~1_combout ),
	.datac(\m4|f[2]~13_combout ),
	.datad(\m4|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal0~2 .lut_mask = "2100";
defparam \m4|Equal0~2 .operation_mode = "normal";
defparam \m4|Equal0~2 .output_mode = "comb_only";
defparam \m4|Equal0~2 .register_cascade_mode = "off";
defparam \m4|Equal0~2 .sum_lutc_input = "datac";
defparam \m4|Equal0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N1
maxii_lcell \m4|Equal0~14 (
// Equation(s):
// \m4|Equal0~14_combout  = (\m4|Equal0~6_combout  & (\m4|Equal0~4_combout  & (\m4|Equal0~13_combout  & \m4|Equal0~2_combout )))

	.clk(gnd),
	.dataa(\m4|Equal0~6_combout ),
	.datab(\m4|Equal0~4_combout ),
	.datac(\m4|Equal0~13_combout ),
	.datad(\m4|Equal0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal0~14 .lut_mask = "8000";
defparam \m4|Equal0~14 .operation_mode = "normal";
defparam \m4|Equal0~14 .output_mode = "comb_only";
defparam \m4|Equal0~14 .register_cascade_mode = "off";
defparam \m4|Equal0~14 .sum_lutc_input = "datac";
defparam \m4|Equal0~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N7
maxii_lcell \m4|Beep (
// Equation(s):
// \m4|Beep~regout  = DFFEAS(((\m4|Beep~regout  $ (\m4|Equal0~14_combout ))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m4|Beep~regout ),
	.datad(\m4|Equal0~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m4|Beep~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Beep .lut_mask = "0ff0";
defparam \m4|Beep .operation_mode = "normal";
defparam \m4|Beep .output_mode = "reg_only";
defparam \m4|Beep .register_cascade_mode = "off";
defparam \m4|Beep .sum_lutc_input = "datac";
defparam \m4|Beep .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N3
maxii_lcell \m4|f[8]~3 (
// Equation(s):
// \m4|f[8]~3_combout  = (!\m1|KeyState[5]~3_combout  & (((!\m1|KeyState[2]~5_combout  & !\m1|KeyState[1]~4_combout ))))

	.clk(gnd),
	.dataa(\m1|KeyState[5]~3_combout ),
	.datab(vcc),
	.datac(\m1|KeyState[2]~5_combout ),
	.datad(\m1|KeyState[1]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[8]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[8]~3 .lut_mask = "0005";
defparam \m4|f[8]~3 .operation_mode = "normal";
defparam \m4|f[8]~3 .output_mode = "comb_only";
defparam \m4|f[8]~3 .register_cascade_mode = "off";
defparam \m4|f[8]~3 .sum_lutc_input = "datac";
defparam \m4|f[8]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxii_lcell \m5|WideOr5~2 (
// Equation(s):
// \m5|WideOr5~2_combout  = (\m1|KeyState[1]~4_combout  & (!\m1|KeyState[5]~3_combout  & (!\m1|KeyState[2]~5_combout  & !\m1|KeyState[3]~7_combout ))) # (!\m1|KeyState[1]~4_combout  & ((\m1|KeyState[5]~3_combout  & (!\m1|KeyState[2]~5_combout  & 
// !\m1|KeyState[3]~7_combout )) # (!\m1|KeyState[5]~3_combout  & (\m1|KeyState[2]~5_combout  $ (\m1|KeyState[3]~7_combout )))))

	.clk(gnd),
	.dataa(\m1|KeyState[1]~4_combout ),
	.datab(\m1|KeyState[5]~3_combout ),
	.datac(\m1|KeyState[2]~5_combout ),
	.datad(\m1|KeyState[3]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr5~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr5~2 .lut_mask = "0116";
defparam \m5|WideOr5~2 .operation_mode = "normal";
defparam \m5|WideOr5~2 .output_mode = "comb_only";
defparam \m5|WideOr5~2 .register_cascade_mode = "off";
defparam \m5|WideOr5~2 .sum_lutc_input = "datac";
defparam \m5|WideOr5~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxii_lcell \m5|WideOr5~3 (
// Equation(s):
// \m5|WideOr5~3_combout  = (\m1|KeyState[4]~1_combout  & (\m4|f[8]~3_combout  & ((!\m1|KeyState[3]~7_combout )))) # (!\m1|KeyState[4]~1_combout  & (((\m5|WideOr5~2_combout ))))

	.clk(gnd),
	.dataa(\m4|f[8]~3_combout ),
	.datab(\m5|WideOr5~2_combout ),
	.datac(\m1|KeyState[3]~7_combout ),
	.datad(\m1|KeyState[4]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr5~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr5~3 .lut_mask = "0acc";
defparam \m5|WideOr5~3 .operation_mode = "normal";
defparam \m5|WideOr5~3 .output_mode = "comb_only";
defparam \m5|WideOr5~3 .register_cascade_mode = "off";
defparam \m5|WideOr5~3 .sum_lutc_input = "datac";
defparam \m5|WideOr5~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxii_lcell \m5|WideOr5~4 (
// Equation(s):
// \m5|WideOr5~4_combout  = (\m5|WideOr5~3_combout  & (!\m1|KeyState[6]~9_combout  & ((\m1|Equal2~0_combout ) # (!\Key~combout [0]))))

	.clk(gnd),
	.dataa(\m1|Equal2~0_combout ),
	.datab(\m5|WideOr5~3_combout ),
	.datac(\Key~combout [0]),
	.datad(\m1|KeyState[6]~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr5~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr5~4 .lut_mask = "008c";
defparam \m5|WideOr5~4 .operation_mode = "normal";
defparam \m5|WideOr5~4 .output_mode = "comb_only";
defparam \m5|WideOr5~4 .register_cascade_mode = "off";
defparam \m5|WideOr5~4 .sum_lutc_input = "datac";
defparam \m5|WideOr5~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxii_lcell \m5|WideOr4~2 (
// Equation(s):
// \m5|WideOr4~2_combout  = (!\m1|KeyState[0]~6_combout  & ((\m1|KeyState[1]~4_combout  & (!\m1|KeyState[2]~5_combout  & !\m1|KeyState[3]~7_combout )) # (!\m1|KeyState[1]~4_combout  & (\m1|KeyState[2]~5_combout  $ (\m1|KeyState[3]~7_combout )))))

	.clk(gnd),
	.dataa(\m1|KeyState[1]~4_combout ),
	.datab(\m1|KeyState[0]~6_combout ),
	.datac(\m1|KeyState[2]~5_combout ),
	.datad(\m1|KeyState[3]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr4~2 .lut_mask = "0112";
defparam \m5|WideOr4~2 .operation_mode = "normal";
defparam \m5|WideOr4~2 .output_mode = "comb_only";
defparam \m5|WideOr4~2 .register_cascade_mode = "off";
defparam \m5|WideOr4~2 .sum_lutc_input = "datac";
defparam \m5|WideOr4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxii_lcell \m5|WideOr4~3 (
// Equation(s):
// \m5|WideOr4~3_combout  = (\m5|WideOr4~2_combout  & (!\m1|KeyState[6]~9_combout  & (!\m1|KeyState[5]~3_combout  & !\m1|KeyState[4]~1_combout )))

	.clk(gnd),
	.dataa(\m5|WideOr4~2_combout ),
	.datab(\m1|KeyState[6]~9_combout ),
	.datac(\m1|KeyState[5]~3_combout ),
	.datad(\m1|KeyState[4]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr4~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr4~3 .lut_mask = "0002";
defparam \m5|WideOr4~3 .operation_mode = "normal";
defparam \m5|WideOr4~3 .output_mode = "comb_only";
defparam \m5|WideOr4~3 .register_cascade_mode = "off";
defparam \m5|WideOr4~3 .sum_lutc_input = "datac";
defparam \m5|WideOr4~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N2
maxii_lcell \m5|SEG[2]~2 (
// Equation(s):
// \m5|SEG[2]~2_combout  = (!\m1|KeyState[0]~6_combout  & (!\m1|KeyState[2]~5_combout  & (\m1|KeyState[1]~4_combout  $ (\m1|KeyState[5]~3_combout ))))

	.clk(gnd),
	.dataa(\m1|KeyState[0]~6_combout ),
	.datab(\m1|KeyState[1]~4_combout ),
	.datac(\m1|KeyState[2]~5_combout ),
	.datad(\m1|KeyState[5]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|SEG[2]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|SEG[2]~2 .lut_mask = "0104";
defparam \m5|SEG[2]~2 .operation_mode = "normal";
defparam \m5|SEG[2]~2 .output_mode = "comb_only";
defparam \m5|SEG[2]~2 .register_cascade_mode = "off";
defparam \m5|SEG[2]~2 .sum_lutc_input = "datac";
defparam \m5|SEG[2]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxii_lcell \m5|SEG[2]~3 (
// Equation(s):
// \m5|SEG[2]~3_combout  = (\m5|SEG[2]~2_combout  & (!\m1|KeyState[4]~1_combout  & (!\m1|KeyState[3]~7_combout  & !\m1|KeyState[6]~9_combout )))

	.clk(gnd),
	.dataa(\m5|SEG[2]~2_combout ),
	.datab(\m1|KeyState[4]~1_combout ),
	.datac(\m1|KeyState[3]~7_combout ),
	.datad(\m1|KeyState[6]~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|SEG[2]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|SEG[2]~3 .lut_mask = "0002";
defparam \m5|SEG[2]~3 .operation_mode = "normal";
defparam \m5|SEG[2]~3 .output_mode = "comb_only";
defparam \m5|SEG[2]~3 .register_cascade_mode = "off";
defparam \m5|SEG[2]~3 .sum_lutc_input = "datac";
defparam \m5|SEG[2]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N7
maxii_lcell \m5|WideOr3~0 (
// Equation(s):
// \m5|WideOr3~0_combout  = (\m1|KeyState[4]~1_combout  & (!\m1|KeyState[5]~3_combout  & (!\m1|KeyState[1]~4_combout  & !\m1|KeyState[2]~5_combout ))) # (!\m1|KeyState[4]~1_combout  & ((\m1|KeyState[5]~3_combout  & (!\m1|KeyState[1]~4_combout  & 
// !\m1|KeyState[2]~5_combout )) # (!\m1|KeyState[5]~3_combout  & (\m1|KeyState[1]~4_combout  $ (\m1|KeyState[2]~5_combout )))))

	.clk(gnd),
	.dataa(\m1|KeyState[4]~1_combout ),
	.datab(\m1|KeyState[5]~3_combout ),
	.datac(\m1|KeyState[1]~4_combout ),
	.datad(\m1|KeyState[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr3~0 .lut_mask = "0116";
defparam \m5|WideOr3~0 .operation_mode = "normal";
defparam \m5|WideOr3~0 .output_mode = "comb_only";
defparam \m5|WideOr3~0 .register_cascade_mode = "off";
defparam \m5|WideOr3~0 .sum_lutc_input = "datac";
defparam \m5|WideOr3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N9
maxii_lcell \m5|WideOr3~1 (
// Equation(s):
// \m5|WideOr3~1_combout  = ((!\m1|KeyState[6]~9_combout  & (\m5|WideOr3~0_combout  & \m3|Equal4~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|KeyState[6]~9_combout ),
	.datac(\m5|WideOr3~0_combout ),
	.datad(\m3|Equal4~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr3~1 .lut_mask = "3000";
defparam \m5|WideOr3~1 .operation_mode = "normal";
defparam \m5|WideOr3~1 .output_mode = "comb_only";
defparam \m5|WideOr3~1 .register_cascade_mode = "off";
defparam \m5|WideOr3~1 .sum_lutc_input = "datac";
defparam \m5|WideOr3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N3
maxii_lcell \m5|WideOr2~1 (
// Equation(s):
// \m5|WideOr2~1_combout  = (\m1|KeyState[4]~1_combout  & (!\m1|KeyState[6]~9_combout  & (\m3|Equal2~0_combout ))) # (!\m1|KeyState[4]~1_combout  & ((\m1|KeyState[6]~9_combout  & (\m3|Equal2~0_combout )) # (!\m1|KeyState[6]~9_combout  & 
// ((\m5|WideOr2~0_combout )))))

	.clk(gnd),
	.dataa(\m1|KeyState[4]~1_combout ),
	.datab(\m1|KeyState[6]~9_combout ),
	.datac(\m3|Equal2~0_combout ),
	.datad(\m5|WideOr2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr2~1 .lut_mask = "7160";
defparam \m5|WideOr2~1 .operation_mode = "normal";
defparam \m5|WideOr2~1 .output_mode = "comb_only";
defparam \m5|WideOr2~1 .register_cascade_mode = "off";
defparam \m5|WideOr2~1 .sum_lutc_input = "datac";
defparam \m5|WideOr2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N4
maxii_lcell \m5|WideOr2~2 (
// Equation(s):
// \m5|WideOr2~2_combout  = (((!\m1|KeyState[5]~3_combout  & \m5|WideOr2~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|KeyState[5]~3_combout ),
	.datad(\m5|WideOr2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr2~2 .lut_mask = "0f00";
defparam \m5|WideOr2~2 .operation_mode = "normal";
defparam \m5|WideOr2~2 .output_mode = "comb_only";
defparam \m5|WideOr2~2 .register_cascade_mode = "off";
defparam \m5|WideOr2~2 .sum_lutc_input = "datac";
defparam \m5|WideOr2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxii_lcell \m5|WideOr0~0 (
// Equation(s):
// \m5|WideOr0~0_combout  = (\m1|KeyState[5]~3_combout  & (!\m1|KeyState[0]~6_combout  & (!\m1|KeyState[2]~5_combout  & !\m1|KeyState[1]~4_combout ))) # (!\m1|KeyState[5]~3_combout  & ((\m1|KeyState[0]~6_combout  & (!\m1|KeyState[2]~5_combout  & 
// !\m1|KeyState[1]~4_combout )) # (!\m1|KeyState[0]~6_combout  & (\m1|KeyState[2]~5_combout  $ (\m1|KeyState[1]~4_combout )))))

	.clk(gnd),
	.dataa(\m1|KeyState[5]~3_combout ),
	.datab(\m1|KeyState[0]~6_combout ),
	.datac(\m1|KeyState[2]~5_combout ),
	.datad(\m1|KeyState[1]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr0~0 .lut_mask = "0116";
defparam \m5|WideOr0~0 .operation_mode = "normal";
defparam \m5|WideOr0~0 .output_mode = "comb_only";
defparam \m5|WideOr0~0 .register_cascade_mode = "off";
defparam \m5|WideOr0~0 .sum_lutc_input = "datac";
defparam \m5|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxii_lcell \m5|WideOr0~1 (
// Equation(s):
// \m5|WideOr0~1_combout  = (\m1|KeyState[4]~1_combout  & (\m4|f[8]~3_combout  & ((!\m1|KeyState[0]~6_combout )))) # (!\m1|KeyState[4]~1_combout  & (((\m5|WideOr0~0_combout ))))

	.clk(gnd),
	.dataa(\m4|f[8]~3_combout ),
	.datab(\m5|WideOr0~0_combout ),
	.datac(\m1|KeyState[0]~6_combout ),
	.datad(\m1|KeyState[4]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr0~1 .lut_mask = "0acc";
defparam \m5|WideOr0~1 .operation_mode = "normal";
defparam \m5|WideOr0~1 .output_mode = "comb_only";
defparam \m5|WideOr0~1 .register_cascade_mode = "off";
defparam \m5|WideOr0~1 .sum_lutc_input = "datac";
defparam \m5|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxii_lcell \m5|WideOr0~2 (
// Equation(s):
// \m5|WideOr0~2_combout  = ((!\m1|KeyState[3]~7_combout  & (!\m1|KeyState[6]~9_combout  & \m5|WideOr0~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|KeyState[3]~7_combout ),
	.datac(\m1|KeyState[6]~9_combout ),
	.datad(\m5|WideOr0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr0~2 .lut_mask = "0300";
defparam \m5|WideOr0~2 .operation_mode = "normal";
defparam \m5|WideOr0~2 .output_mode = "comb_only";
defparam \m5|WideOr0~2 .register_cascade_mode = "off";
defparam \m5|WideOr0~2 .sum_lutc_input = "datac";
defparam \m5|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ROW[0]~I (
	.datain(!\m3|Mux21~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(ROW[0]));
// synopsys translate_off
defparam \ROW[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ROW[1]~I (
	.datain(!\m3|Mux21~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(ROW[1]));
// synopsys translate_off
defparam \ROW[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ROW[2]~I (
	.datain(!\m3|Mux21~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(ROW[2]));
// synopsys translate_off
defparam \ROW[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ROW[3]~I (
	.datain(!\m3|Mux21~3_combout ),
	.oe(vcc),
	.combout(),
	.padio(ROW[3]));
// synopsys translate_off
defparam \ROW[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ROW[4]~I (
	.datain(!\m3|Mux21~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(ROW[4]));
// synopsys translate_off
defparam \ROW[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ROW[5]~I (
	.datain(!\m3|Mux21~5_combout ),
	.oe(vcc),
	.combout(),
	.padio(ROW[5]));
// synopsys translate_off
defparam \ROW[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ROW[6]~I (
	.datain(!\m3|Mux21~6_combout ),
	.oe(vcc),
	.combout(),
	.padio(ROW[6]));
// synopsys translate_off
defparam \ROW[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ROW[7]~I (
	.datain(!\m3|Mux21~7_combout ),
	.oe(vcc),
	.combout(),
	.padio(ROW[7]));
// synopsys translate_off
defparam \ROW[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_RED[0]~I (
	.datain(\m3|COL_RED[0]~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(COL_RED[0]));
// synopsys translate_off
defparam \COL_RED[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_RED[1]~I (
	.datain(\m3|COL_RED[1]~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(COL_RED[1]));
// synopsys translate_off
defparam \COL_RED[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_RED[2]~I (
	.datain(\m3|COL_RED[2]~3_combout ),
	.oe(vcc),
	.combout(),
	.padio(COL_RED[2]));
// synopsys translate_off
defparam \COL_RED[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_RED[3]~I (
	.datain(\m3|COL_RED[3]~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(COL_RED[3]));
// synopsys translate_off
defparam \COL_RED[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_RED[4]~I (
	.datain(\m3|COL_RED[4]~5_combout ),
	.oe(vcc),
	.combout(),
	.padio(COL_RED[4]));
// synopsys translate_off
defparam \COL_RED[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_RED[5]~I (
	.datain(\m3|COL_RED[5]~6_combout ),
	.oe(vcc),
	.combout(),
	.padio(COL_RED[5]));
// synopsys translate_off
defparam \COL_RED[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_RED[6]~I (
	.datain(\m3|COL_RED[6]~7_combout ),
	.oe(vcc),
	.combout(),
	.padio(COL_RED[6]));
// synopsys translate_off
defparam \COL_RED[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_RED[7]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(COL_RED[7]));
// synopsys translate_off
defparam \COL_RED[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_GREEN[0]~I (
	.datain(\m3|COL_GREEN[0]~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(COL_GREEN[0]));
// synopsys translate_off
defparam \COL_GREEN[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_GREEN[1]~I (
	.datain(\m3|COL_GREEN[1]~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(COL_GREEN[1]));
// synopsys translate_off
defparam \COL_GREEN[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_GREEN[2]~I (
	.datain(\m3|COL_GREEN[2]~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(COL_GREEN[2]));
// synopsys translate_off
defparam \COL_GREEN[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_GREEN[3]~I (
	.datain(\m3|COL_GREEN[3]~3_combout ),
	.oe(vcc),
	.combout(),
	.padio(COL_GREEN[3]));
// synopsys translate_off
defparam \COL_GREEN[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_GREEN[4]~I (
	.datain(\m3|COL_GREEN[4]~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(COL_GREEN[4]));
// synopsys translate_off
defparam \COL_GREEN[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_GREEN[5]~I (
	.datain(\m3|COL_GREEN[5]~5_combout ),
	.oe(vcc),
	.combout(),
	.padio(COL_GREEN[5]));
// synopsys translate_off
defparam \COL_GREEN[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_GREEN[6]~I (
	.datain(\m3|COL_GREEN[6]~6_combout ),
	.oe(vcc),
	.combout(),
	.padio(COL_GREEN[6]));
// synopsys translate_off
defparam \COL_GREEN[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_GREEN[7]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(COL_GREEN[7]));
// synopsys translate_off
defparam \COL_GREEN[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Beep~I (
	.datain(\m4|Beep~regout ),
	.oe(vcc),
	.combout(),
	.padio(Beep));
// synopsys translate_off
defparam \Beep~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG[0]~I (
	.datain(\m5|WideOr5~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(SEG[0]));
// synopsys translate_off
defparam \SEG[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG[1]~I (
	.datain(\m5|WideOr4~3_combout ),
	.oe(vcc),
	.combout(),
	.padio(SEG[1]));
// synopsys translate_off
defparam \SEG[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG[2]~I (
	.datain(\m5|SEG[2]~3_combout ),
	.oe(vcc),
	.combout(),
	.padio(SEG[2]));
// synopsys translate_off
defparam \SEG[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG[3]~I (
	.datain(\m5|WideOr3~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(SEG[3]));
// synopsys translate_off
defparam \SEG[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG[4]~I (
	.datain(\m5|WideOr2~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(SEG[4]));
// synopsys translate_off
defparam \SEG[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG[5]~I (
	.datain(\m5|WideOr1~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(SEG[5]));
// synopsys translate_off
defparam \SEG[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG[6]~I (
	.datain(\m5|WideOr0~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(SEG[6]));
// synopsys translate_off
defparam \SEG[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG_Neg[0]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(SEG_Neg[0]));
// synopsys translate_off
defparam \SEG_Neg[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG_Neg[1]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(SEG_Neg[1]));
// synopsys translate_off
defparam \SEG_Neg[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG_Neg[2]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(SEG_Neg[2]));
// synopsys translate_off
defparam \SEG_Neg[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG_Neg[3]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(SEG_Neg[3]));
// synopsys translate_off
defparam \SEG_Neg[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG_Neg[4]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(SEG_Neg[4]));
// synopsys translate_off
defparam \SEG_Neg[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG_Neg[5]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(SEG_Neg[5]));
// synopsys translate_off
defparam \SEG_Neg[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG_Neg[6]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(SEG_Neg[6]));
// synopsys translate_off
defparam \SEG_Neg[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG_Neg[7]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(SEG_Neg[7]));
// synopsys translate_off
defparam \SEG_Neg[7]~I .operation_mode = "output";
// synopsys translate_on

endmodule
