{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716706033050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716706033050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 26 14:47:12 2024 " "Processing started: Sun May 26 14:47:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716706033050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716706033050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MPQ -c MPQ " "Command: quartus_map --read_settings_files=on --write_settings_files=off MPQ -c MPQ" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716706033050 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716706034785 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716706034785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/an/desktop/model/mpq.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/an/desktop/model/mpq.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPQ " "Found entity 1: MPQ" {  } { { "../MPQ.v" "" { Text "C:/Users/An/Desktop/model/MPQ.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716706051726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716706051726 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MPQ " "Elaborating entity \"MPQ\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716706051875 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 MPQ.v(43) " "Verilog HDL assignment warning at MPQ.v(43): truncated value with size 32 to match size of target (6)" {  } { { "../MPQ.v" "" { Text "C:/Users/An/Desktop/model/MPQ.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716706051876 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MPQ.v(60) " "Verilog HDL assignment warning at MPQ.v(60): truncated value with size 32 to match size of target (3)" {  } { { "../MPQ.v" "" { Text "C:/Users/An/Desktop/model/MPQ.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716706051877 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MPQ.v(76) " "Verilog HDL assignment warning at MPQ.v(76): truncated value with size 32 to match size of target (8)" {  } { { "../MPQ.v" "" { Text "C:/Users/An/Desktop/model/MPQ.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716706051877 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 MPQ.v(79) " "Verilog HDL assignment warning at MPQ.v(79): truncated value with size 8 to match size of target (6)" {  } { { "../MPQ.v" "" { Text "C:/Users/An/Desktop/model/MPQ.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716706051877 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 MPQ.v(85) " "Verilog HDL assignment warning at MPQ.v(85): truncated value with size 32 to match size of target (7)" {  } { { "../MPQ.v" "" { Text "C:/Users/An/Desktop/model/MPQ.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716706051878 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 MPQ.v(86) " "Verilog HDL assignment warning at MPQ.v(86): truncated value with size 32 to match size of target (7)" {  } { { "../MPQ.v" "" { Text "C:/Users/An/Desktop/model/MPQ.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716706051878 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 MPQ.v(89) " "Verilog HDL assignment warning at MPQ.v(89): truncated value with size 7 to match size of target (6)" {  } { { "../MPQ.v" "" { Text "C:/Users/An/Desktop/model/MPQ.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716706051878 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 MPQ.v(92) " "Verilog HDL assignment warning at MPQ.v(92): truncated value with size 7 to match size of target (6)" {  } { { "../MPQ.v" "" { Text "C:/Users/An/Desktop/model/MPQ.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716706051878 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 MPQ.v(109) " "Verilog HDL assignment warning at MPQ.v(109): truncated value with size 32 to match size of target (6)" {  } { { "../MPQ.v" "" { Text "C:/Users/An/Desktop/model/MPQ.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716706051879 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 MPQ.v(113) " "Verilog HDL assignment warning at MPQ.v(113): truncated value with size 32 to match size of target (7)" {  } { { "../MPQ.v" "" { Text "C:/Users/An/Desktop/model/MPQ.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716706051879 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 MPQ.v(114) " "Verilog HDL assignment warning at MPQ.v(114): truncated value with size 32 to match size of target (7)" {  } { { "../MPQ.v" "" { Text "C:/Users/An/Desktop/model/MPQ.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716706051879 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 MPQ.v(117) " "Verilog HDL assignment warning at MPQ.v(117): truncated value with size 7 to match size of target (6)" {  } { { "../MPQ.v" "" { Text "C:/Users/An/Desktop/model/MPQ.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716706051880 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 MPQ.v(120) " "Verilog HDL assignment warning at MPQ.v(120): truncated value with size 7 to match size of target (6)" {  } { { "../MPQ.v" "" { Text "C:/Users/An/Desktop/model/MPQ.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716706051880 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MPQ.v(140) " "Verilog HDL assignment warning at MPQ.v(140): truncated value with size 32 to match size of target (8)" {  } { { "../MPQ.v" "" { Text "C:/Users/An/Desktop/model/MPQ.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716706051881 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MPQ.v(141) " "Verilog HDL assignment warning at MPQ.v(141): truncated value with size 32 to match size of target (3)" {  } { { "../MPQ.v" "" { Text "C:/Users/An/Desktop/model/MPQ.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716706051882 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 MPQ.v(149) " "Verilog HDL assignment warning at MPQ.v(149): truncated value with size 8 to match size of target (6)" {  } { { "../MPQ.v" "" { Text "C:/Users/An/Desktop/model/MPQ.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716706051882 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MPQ.v(150) " "Verilog HDL assignment warning at MPQ.v(150): truncated value with size 32 to match size of target (3)" {  } { { "../MPQ.v" "" { Text "C:/Users/An/Desktop/model/MPQ.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716706051882 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MPQ.v(157) " "Verilog HDL assignment warning at MPQ.v(157): truncated value with size 32 to match size of target (8)" {  } { { "../MPQ.v" "" { Text "C:/Users/An/Desktop/model/MPQ.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716706051882 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 MPQ.v(159) " "Verilog HDL assignment warning at MPQ.v(159): truncated value with size 8 to match size of target (6)" {  } { { "../MPQ.v" "" { Text "C:/Users/An/Desktop/model/MPQ.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716706051883 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MPQ.v(160) " "Verilog HDL assignment warning at MPQ.v(160): truncated value with size 32 to match size of target (3)" {  } { { "../MPQ.v" "" { Text "C:/Users/An/Desktop/model/MPQ.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716706051883 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MPQ.v(168) " "Verilog HDL assignment warning at MPQ.v(168): truncated value with size 32 to match size of target (8)" {  } { { "../MPQ.v" "" { Text "C:/Users/An/Desktop/model/MPQ.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716706051884 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i MPQ.v(41) " "Verilog HDL Always Construct warning at MPQ.v(41): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../MPQ.v" "" { Text "C:/Users/An/Desktop/model/MPQ.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716706051885 "|MPQ"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../MPQ.v" "" { Text "C:/Users/An/Desktop/model/MPQ.v" 10 -1 0 } } { "../MPQ.v" "" { Text "C:/Users/An/Desktop/model/MPQ.v" 63 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1716706054049 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1716706054049 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716706055250 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716706058274 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716706058274 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cmd_valid " "No output dependent on input pin \"cmd_valid\"" {  } { { "../MPQ.v" "" { Text "C:/Users/An/Desktop/model/MPQ.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716706058828 "|MPQ|cmd_valid"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1716706058828 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1716 " "Implemented 1716 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Implemented 31 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716706058828 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716706058828 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1666 " "Implemented 1666 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716706058828 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716706058828 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716706058842 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 26 14:47:38 2024 " "Processing ended: Sun May 26 14:47:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716706058842 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716706058842 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716706058842 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716706058842 ""}
