// Seed: 2371512011
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_4;
endmodule
module module_1 #(
    parameter id_2 = 32'd91,
    parameter id_5 = 32'd80
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7
);
  inout logic [7:0] id_7;
  output wire id_6;
  inout wire _id_5;
  output wire id_4;
  input logic [7:0] id_3;
  inout wire _id_2;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_6
  );
  inout wire id_1;
  always @(*) begin : LABEL_0
    $unsigned(32);
    ;
  end
  integer [id_2 : 1] id_8;
  initial begin : LABEL_1
    $clog2(17);
    ;
  end
endmodule
