Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: muladdmem.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "muladdmem.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "muladdmem"
Output Format                      : NGC
Target Device                      : xc7z020-3-clg400

---- Source Options
Top Module Name                    : muladdmem
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Xilinx\NeuralHardware\NeuralHardware\muladdmem.v" into library work
Parsing module <muladdmem>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <muladdmem>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <muladdmem>.
    Related source file is "D:\Xilinx\NeuralHardware\NeuralHardware\muladdmem.v".
    Found 16-bit register for signal <out_pix>.
    Found 288-bit register for signal <n0043[287:0]>.
    Found 16-bit adder for signal <n0086> created at line 54.
    Found 16-bit adder for signal <n0089> created at line 54.
    Found 16-bit adder for signal <n0092> created at line 54.
    Found 16-bit adder for signal <n0095> created at line 54.
    Found 16-bit adder for signal <n0098> created at line 54.
    Found 16-bit adder for signal <n0101> created at line 54.
    Found 16-bit adder for signal <n0104> created at line 54.
    Found 16-bit adder for signal <t0[15]_t8[15]_add_37_OUT> created at line 54.
    Found 16x16-bit multiplier for signal <n0044> created at line 29.
    Found 16x16-bit multiplier for signal <n0045> created at line 30.
    Found 16x16-bit multiplier for signal <n0046> created at line 31.
    Found 16x16-bit multiplier for signal <n0047> created at line 32.
    Found 16x16-bit multiplier for signal <n0048> created at line 33.
    Found 16x16-bit multiplier for signal <n0049> created at line 34.
    Found 16x16-bit multiplier for signal <n0050> created at line 35.
    Found 16x16-bit multiplier for signal <n0051> created at line 36.
    Found 16x16-bit multiplier for signal <n0052> created at line 37.
    Summary:
	inferred   9 Multiplier(s).
	inferred   8 Adder/Subtractor(s).
	inferred 304 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
Unit <muladdmem> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 9
 16x16-bit multiplier                                  : 9
# Adders/Subtractors                                   : 8
 16-bit adder                                          : 8
# Registers                                            : 2
 16-bit register                                       : 1
 288-bit register                                      : 1
# Multiplexers                                         : 18
 16-bit 2-to-1 multiplexer                             : 18

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <muladdmem>.
	The following adders/subtractors are grouped into adder tree <Madd_t0[15]_t8[15]_add_37_OUT1> :
 	<Madd_n0086> in block <muladdmem>, 	<Madd_n0089> in block <muladdmem>, 	<Madd_n0092> in block <muladdmem>, 	<Madd_n0095> in block <muladdmem>, 	<Madd_n0098> in block <muladdmem>, 	<Madd_n0101> in block <muladdmem>, 	<Madd_n0104> in block <muladdmem>, 	<Madd_t0[15]_t8[15]_add_37_OUT> in block <muladdmem>.
	Multiplier <Mmult_n0052> in block <muladdmem> and adder/subtractor <ADDER_FOR_MULTADD_Madd7> in block <muladdmem> are combined into a MAC<Maddsub_n0052>.
	The following registers are also absorbed by the MAC: <out_pix> in block <muladdmem>.
	Multiplier <Mmult_n0051> in block <muladdmem> and adder/subtractor <ADDER_FOR_MULTADD_Madd6> in block <muladdmem> are combined into a MAC<Maddsub_n0051>.
	Multiplier <Mmult_n0050> in block <muladdmem> and adder/subtractor <ADDER_FOR_MULTADD_Madd5> in block <muladdmem> are combined into a MAC<Maddsub_n0050>.
	Multiplier <Mmult_n0049> in block <muladdmem> and adder/subtractor <ADDER_FOR_MULTADD_Madd4> in block <muladdmem> are combined into a MAC<Maddsub_n0049>.
	Multiplier <Mmult_n0048> in block <muladdmem> and adder/subtractor <ADDER_FOR_MULTADD_Madd3> in block <muladdmem> are combined into a MAC<Maddsub_n0048>.
	Multiplier <Mmult_n0047> in block <muladdmem> and adder/subtractor <ADDER_FOR_MULTADD_Madd2> in block <muladdmem> are combined into a MAC<Maddsub_n0047>.
	Multiplier <Mmult_n0046> in block <muladdmem> and adder/subtractor <ADDER_FOR_MULTADD_Madd1> in block <muladdmem> are combined into a MAC<Maddsub_n0046>.
	Multiplier <Mmult_n0044> in block <muladdmem> and adder/subtractor <ADDER_FOR_MULTADD_Madd> in block <muladdmem> are combined into a MAC<Maddsub_n0044>.
Unit <muladdmem> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 8
 16x16-to-16-bit MAC                                   : 8
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Registers                                            : 288
 Flip-Flops                                            : 288
# Multiplexers                                         : 288
 1-bit 2-to-1 multiplexer                              : 288

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <muladdmem> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block muladdmem, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 288
 Flip-Flops                                            : 288

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : muladdmem.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 308
#      GND                         : 1
#      LUT3                        : 288
#      LUT5                        : 18
#      VCC                         : 1
# FlipFlops/Latches                : 288
#      FDE                         : 288
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 39
#      IBUF                        : 23
#      OBUF                        : 16
# DSPs                             : 9
#      DSP48E1                     : 9

Device utilization summary:
---------------------------

Selected Device : 7z020clg400-3 


Slice Logic Utilization: 
 Number of Slice Registers:             288  out of  106400     0%  
 Number of Slice LUTs:                  306  out of  53200     0%  
    Number used as Logic:               306  out of  53200     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    306
   Number with an unused Flip Flop:      18  out of    306     5%  
   Number with an unused LUT:             0  out of    306     0%  
   Number of fully used LUT-FF pairs:   288  out of    306    94%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          40
 Number of bonded IOBs:                  40  out of    125    32%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         1  out of    104     0%  
 Number of DSP48E1s:                      9  out of    220     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 294   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 13.295ns (Maximum Frequency: 75.213MHz)
   Minimum input arrival time before clock: 1.811ns
   Maximum output required time after clock: 0.608ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 13.295ns (frequency: 75.213MHz)
  Total number of paths / destination ports: 920914799803152 / 528
-------------------------------------------------------------------------
Delay:               13.295ns (Levels of Logic = 8)
  Source:            mem_0_175 (FF)
  Destination:       Maddsub_n0052 (DSP)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: mem_0_175 to Maddsub_n0052
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.232   0.283  mem_0_175 (mem_0_175)
     DSP48E1:A15->PCOUT47    1   2.970   0.000  Mmult_n0045 (Mmult_n0045_PCOUT_to_Maddsub_n0044_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.255   0.000  Maddsub_n0044 (Maddsub_n0044_PCOUT_to_Maddsub_n0046_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.255   0.000  Maddsub_n0046 (Maddsub_n0046_PCOUT_to_Maddsub_n0047_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.255   0.000  Maddsub_n0047 (Maddsub_n0047_PCOUT_to_Maddsub_n0048_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.255   0.000  Maddsub_n0048 (Maddsub_n0048_PCOUT_to_Maddsub_n0049_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.255   0.000  Maddsub_n0049 (Maddsub_n0049_PCOUT_to_Maddsub_n0050_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.255   0.000  Maddsub_n0050 (Maddsub_n0050_PCOUT_to_Maddsub_n0051_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.255   0.000  Maddsub_n0051 (Maddsub_n0051_PCOUT_to_Maddsub_n0052_PCIN_47)
     DSP48E1:PCIN47            1.025          Maddsub_n0052
    ----------------------------------------
    Total                     13.295ns (13.012ns logic, 0.283ns route)
                                       (97.9% logic, 2.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3181 / 781
-------------------------------------------------------------------------
Offset:              1.811ns (Levels of Logic = 3)
  Source:            addr<0> (PAD)
  Destination:       Maddsub_n0047 (DSP)
  Destination Clock: clk rising

  Data Path: addr<0> to Maddsub_n0047
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   0.000   0.621  addr_0_IBUF (addr_0_IBUF)
     LUT5:I0->O           16   0.043   0.497  addr[4]_Decoder_10_OUT<3><4>1 (addr[4]_Decoder_10_OUT<3>)
     LUT3:I0->O            2   0.043   0.283  mux22411 (mem[3][15]_dataIn[15]_mux_25_OUT<0>)
     DSP48E1:B0                0.324          Maddsub_n0047
    ----------------------------------------
    Total                      1.811ns (0.410ns logic, 1.401ns route)
                                       (22.6% logic, 77.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              0.608ns (Levels of Logic = 1)
  Source:            Maddsub_n0052 (DSP)
  Destination:       out_pix<15> (PAD)
  Source Clock:      clk rising

  Data Path: Maddsub_n0052 to out_pix<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48E1:CLK->P15      1   0.329   0.279  Maddsub_n0052 (out_pix_15_OBUF)
     OBUF:I->O                 0.000          out_pix_15_OBUF (out_pix<15>)
    ----------------------------------------
    Total                      0.608ns (0.329ns logic, 0.279ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.295|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.75 secs
 
--> 

Total memory usage is 4717288 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

