// Seed: 473590312
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign module_2.id_4 = 0;
  logic id_3;
  logic id_4;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input supply0 id_2
    , id_11,
    input wor id_3,
    input supply0 id_4,
    output wand id_5,
    output wand id_6,
    output tri0 id_7,
    input tri id_8,
    input tri0 id_9
);
  logic id_12;
  ;
  module_0 modCall_1 (
      id_11,
      id_11
  );
endmodule
module module_0 (
    output tri1 id_0,
    output supply1 id_1,
    output supply1 id_2,
    input supply0 id_3,
    output tri id_4,
    input tri1 id_5,
    output tri0 id_6,
    inout tri1 id_7,
    output supply1 id_8,
    input tri0 id_9,
    input wire module_2
);
  logic id_12;
  ;
  wire id_13;
  ;
  module_0 modCall_1 (
      id_12,
      id_12
  );
endmodule
