<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p309" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_309{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_309{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_309{left:414px;bottom:1141px;letter-spacing:-0.13px;}
#t4_309{left:70px;bottom:1088px;letter-spacing:-0.13px;word-spacing:-0.93px;}
#t5_309{left:70px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t6_309{left:70px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t7_309{left:70px;bottom:1030px;letter-spacing:-0.16px;word-spacing:-0.65px;}
#t8_309{left:70px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_309{left:70px;bottom:954px;letter-spacing:0.14px;}
#ta_309{left:152px;bottom:954px;letter-spacing:0.15px;word-spacing:0.01px;}
#tb_309{left:70px;bottom:930px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#tc_309{left:70px;bottom:914px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#td_309{left:70px;bottom:897px;letter-spacing:-0.2px;word-spacing:-0.72px;}
#te_309{left:70px;bottom:880px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tf_309{left:70px;bottom:855px;letter-spacing:-0.14px;word-spacing:-1.29px;}
#tg_309{left:70px;bottom:839px;letter-spacing:-0.16px;word-spacing:-0.93px;}
#th_309{left:70px;bottom:822px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#ti_309{left:70px;bottom:805px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tj_309{left:70px;bottom:781px;letter-spacing:-0.15px;word-spacing:-0.89px;}
#tk_309{left:70px;bottom:764px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tl_309{left:70px;bottom:739px;letter-spacing:-0.17px;word-spacing:-1.32px;}
#tm_309{left:70px;bottom:723px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tn_309{left:70px;bottom:664px;letter-spacing:0.14px;}
#to_309{left:152px;bottom:664px;letter-spacing:0.16px;word-spacing:0.01px;}
#tp_309{left:70px;bottom:640px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tq_309{left:70px;bottom:623px;letter-spacing:-0.14px;word-spacing:-1.12px;}
#tr_309{left:70px;bottom:606px;letter-spacing:-0.24px;word-spacing:-0.37px;}
#ts_309{left:70px;bottom:590px;letter-spacing:-0.19px;word-spacing:-0.48px;}
#tt_309{left:70px;bottom:565px;letter-spacing:-0.18px;word-spacing:-0.68px;}
#tu_309{left:70px;bottom:541px;letter-spacing:-0.15px;word-spacing:-1.29px;}
#tv_309{left:70px;bottom:524px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tw_309{left:70px;bottom:507px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tx_309{left:70px;bottom:490px;letter-spacing:-0.14px;}
#ty_309{left:216px;bottom:446px;letter-spacing:0.13px;word-spacing:-0.08px;}
#tz_309{left:302px;bottom:446px;letter-spacing:0.12px;word-spacing:0.01px;}
#t10_309{left:329px;bottom:419px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t11_309{left:329px;bottom:397px;letter-spacing:-0.12px;}
#t12_309{left:506px;bottom:397px;letter-spacing:-0.14px;}
#t13_309{left:682px;bottom:397px;letter-spacing:-0.15px;}
#t14_309{left:92.6px;bottom:290.2px;letter-spacing:-0.12px;}
#t15_309{left:107.9px;bottom:290.2px;letter-spacing:-0.16px;}
#t16_309{left:140px;bottom:376px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t17_309{left:140px;bottom:359px;letter-spacing:-0.13px;}
#t18_309{left:329px;bottom:376px;letter-spacing:-0.16px;}
#t19_309{left:329px;bottom:359px;letter-spacing:-0.18px;}
#t1a_309{left:140px;bottom:338px;letter-spacing:-0.13px;}
#t1b_309{left:140px;bottom:321px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1c_309{left:329px;bottom:338px;letter-spacing:-0.16px;}
#t1d_309{left:329px;bottom:321px;letter-spacing:-0.18px;}
#t1e_309{left:506px;bottom:338px;letter-spacing:-0.17px;}
#t1f_309{left:506px;bottom:321px;letter-spacing:-0.17px;}
#t1g_309{left:140px;bottom:299px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1h_309{left:140px;bottom:283px;letter-spacing:-0.13px;}
#t1i_309{left:329px;bottom:299px;letter-spacing:-0.16px;}
#t1j_309{left:329px;bottom:283px;letter-spacing:-0.18px;}
#t1k_309{left:506px;bottom:299px;letter-spacing:-0.17px;}
#t1l_309{left:506px;bottom:283px;letter-spacing:-0.17px;}
#t1m_309{left:682px;bottom:299px;letter-spacing:-0.16px;}
#t1n_309{left:682px;bottom:283px;letter-spacing:-0.17px;}

.s1_309{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_309{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_309{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_309{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_309{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_309{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_309{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;-webkit-text-stroke:0.3px #000;text-stroke:0.3px #000;}
.s8_309{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.t.m0_309{transform:matrix(0,-1,1,0,0,0);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts309" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg309Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg309" style="-webkit-user-select: none;"><object width="935" height="1210" data="309/309.svg" type="image/svg+xml" id="pdf309" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_309" class="t s1_309">Vol. 1 </span><span id="t2_309" class="t s1_309">12-15 </span>
<span id="t3_309" class="t s2_309">PROGRAMMING WITH INTEL® SSE3, SSSE3, INTEL® SSE4, AND INTEL® AES-NI </span>
<span id="t4_309" class="t s3_309">rounding mode; or the instruction can be forced to use the current rounding mode. Another bit in the immediate is </span>
<span id="t5_309" class="t s3_309">used to suppress inexact precision exceptions. </span>
<span id="t6_309" class="t s3_309">Rounding instructions in Intel SSE4.1 generally permit single-instruction solutions to C99 functions ceil(), floor(), </span>
<span id="t7_309" class="t s3_309">trunc(), rint(), nearbyint(). These instructions simplify the implementations of half-way-away-from-zero rounding </span>
<span id="t8_309" class="t s3_309">modes as used by C99 round() and F90’s nint(). </span>
<span id="t9_309" class="t s4_309">12.10.7 </span><span id="ta_309" class="t s4_309">Insertion and Extractions from XMM Registers </span>
<span id="tb_309" class="t s3_309">Intel SSE4.1 adds 7 instructions (corresponding to 9 assembly instruction mnemonics) that simplify data insertion </span>
<span id="tc_309" class="t s3_309">and extraction between general-purpose register (GPR) and XMM registers: EXTRACTPS, INSERTPS, PINSRB, </span>
<span id="td_309" class="t s3_309">PINSRD, PINSRQ, PEXTRB, PEXTRW, PEXTRD, and PEXTRQ. When accessing memory, no alignment is required for </span>
<span id="te_309" class="t s3_309">any of these instructions (unless alignment checking is enabled). </span>
<span id="tf_309" class="t s3_309">EXTRACTPS extracts a single precision floating-point value from any dword offset in an XMM register and stores the </span>
<span id="tg_309" class="t s3_309">result to memory or a general-purpose register. INSERTPS inserts a single floating-point value from either a 32-bit </span>
<span id="th_309" class="t s3_309">memory location or from specified element in an XMM register to a selected element in the destination XMM </span>
<span id="ti_309" class="t s3_309">register. In addition, INSERTPS allows the insertion of +0.0f into any destination elements using a mask. </span>
<span id="tj_309" class="t s3_309">PINSRB, PINSRD, and PINSRQ insert byte, dword, or qword integer values from a register or memory into an XMM </span>
<span id="tk_309" class="t s3_309">register. Insertion of integer word values were already supported by Intel SSE2 (PINSRW). </span>
<span id="tl_309" class="t s3_309">PEXTRB, PEXTRW, PEXTRD, and PEXTRQ extract byte, word, dword, and qword from an XMM register and insert the </span>
<span id="tm_309" class="t s3_309">values into a general-purpose register or memory. </span>
<span id="tn_309" class="t s4_309">12.10.8 </span><span id="to_309" class="t s4_309">Packed Integer Format Conversions </span>
<span id="tp_309" class="t s3_309">A common type of operation on packed integers is the conversion by zero- or sign-extension of packed integers </span>
<span id="tq_309" class="t s3_309">into wider data types. Intel SSE4.1 adds 12 instructions that convert from a smaller packed integer type to a larger </span>
<span id="tr_309" class="t s3_309">integer type: PMOVSXBW, PMOVZXBW, PMOVSXBD, PMOVZXBD, PMOVSXWD, PMOVZXWD, PMOVSXBQ, </span>
<span id="ts_309" class="t s3_309">PMOVZXBQ, PMOVSXWQ, PMOVZXWQ, PMOVSXDQ, and PMOVZXDQ. </span>
<span id="tt_309" class="t s3_309">The source operand is from either an XMM register or memory; the destination is an XMM register. See Table 12-5. </span>
<span id="tu_309" class="t s3_309">When accessing memory, no alignment is required for any of the instructions unless alignment checking is enabled. </span>
<span id="tv_309" class="t s3_309">In which case, all conversions must be aligned to the width of the memory reference. The number of elements </span>
<span id="tw_309" class="t s3_309">converted (and width of memory reference) is illustrated in Table 12-6. The alignment requirement is shown in </span>
<span id="tx_309" class="t s3_309">parenthesis. </span>
<span id="ty_309" class="t s5_309">Table 12-5. </span><span id="tz_309" class="t s5_309">New SIMD Integer conversions supported by Intel® SSE4.1 </span>
<span id="t10_309" class="t s6_309">Source Type </span>
<span id="t11_309" class="t s7_309">Byte </span><span id="t12_309" class="t s7_309">Word </span><span id="t13_309" class="t s7_309">Dword </span>
<span id="t14_309" class="t m0_309 s6_309">Destination </span>
<span id="t15_309" class="t m0_309 s6_309">Type </span>
<span id="t16_309" class="t s8_309">Signed Word </span>
<span id="t17_309" class="t s8_309">Unsigned Word </span>
<span id="t18_309" class="t s8_309">PMOVSXBW </span>
<span id="t19_309" class="t s8_309">PMOVZXBW </span>
<span id="t1a_309" class="t s8_309">Signed Dword </span>
<span id="t1b_309" class="t s8_309">Unsigned Dword </span>
<span id="t1c_309" class="t s8_309">PMOVSXBD </span>
<span id="t1d_309" class="t s8_309">PMOVZXBD </span>
<span id="t1e_309" class="t s8_309">PMOVSXWD </span>
<span id="t1f_309" class="t s8_309">PMOVZXWD </span>
<span id="t1g_309" class="t s8_309">Signed Qword </span>
<span id="t1h_309" class="t s8_309">Unsigned Qword </span>
<span id="t1i_309" class="t s8_309">PMOVSXBQ </span>
<span id="t1j_309" class="t s8_309">PMOVZXBQ </span>
<span id="t1k_309" class="t s8_309">PMOVSXWQ </span>
<span id="t1l_309" class="t s8_309">PMOVZXWQ </span>
<span id="t1m_309" class="t s8_309">PMOVSXDQ </span>
<span id="t1n_309" class="t s8_309">PMOVZXDQ </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
