{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1506551656602 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1506551656608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 19:34:16 2017 " "Processing started: Wed Sep 27 19:34:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1506551656608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506551656608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off D_7SEG -c D_7SEG " "Command: quartus_map --read_settings_files=on --write_settings_files=off D_7SEG -c D_7SEG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506551656608 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1506551657028 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1506551657028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSeg_decoder-behavior " "Found design unit 1: sevenSeg_decoder-behavior" {  } { { "sevenSeg_decoder.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/sevenSeg_decoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506551669939 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg_decoder " "Found entity 1: sevenSeg_decoder" {  } { { "sevenSeg_decoder.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/sevenSeg_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506551669939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506551669939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-behavior " "Found design unit 1: display-behavior" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506551669949 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506551669949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506551669949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer_pi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer_pi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer_pi-behavior " "Found design unit 1: debouncer_pi-behavior" {  } { { "debouncer_pi.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/debouncer_pi.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506551669949 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer_pi " "Found entity 1: debouncer_pi" {  } { { "debouncer_pi.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/debouncer_pi.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506551669949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506551669949 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" D_7SEG.vhd(102) " "VHDL syntax error at D_7SEG.vhd(102) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 102 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506551669949 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" D_7SEG.vhd(106) " "VHDL syntax error at D_7SEG.vhd(106) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506551669949 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"BEGIN\";  expecting \":=\", or \"<=\" D_7SEG.vhd(110) " "VHDL syntax error at D_7SEG.vhd(110) near text \"BEGIN\";  expecting \":=\", or \"<=\"" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 110 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506551669949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_7seg.vhd 0 0 " "Found 0 design units, including 0 entities, in source file d_7seg.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506551669949 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "668 " "Peak virtual memory: 668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1506551670129 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 27 19:34:30 2017 " "Processing ended: Wed Sep 27 19:34:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1506551670129 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1506551670129 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1506551670129 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1506551670129 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1506551670749 ""}
