Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Thu Dec  7 15:11:41 2023
| Host         : Mikkel-laptop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file flightController_timing_summary_routed.rpt -pb flightController_timing_summary_routed.pb -rpx flightController_timing_summary_routed.rpx -warn_on_violation
| Design       : flightController
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3866)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7719)
5. checking no_input_delay (2)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3866)
---------------------------
 There are 3866 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7719)
---------------------------------------------------
 There are 7719 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 7724          inf        0.000                      0                 7724           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          7724 Endpoints
Min Delay          7724 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pidBlock/input1_reg[-13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/SHARED_FPU/output_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.836ns  (logic 13.347ns (24.792%)  route 40.489ns (75.208%))
  Logic Levels:           40  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=3 LUT3=4 LUT4=7 LUT5=6 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE                         0.000     0.000 r  pidBlock/input1_reg[-13]/C
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  pidBlock/input1_reg[-13]/Q
                         net (fo=29, routed)          3.810     4.266    pidBlock/SHARED_FPU/Q[10]
    SLICE_X8Y133         LUT4 (Prop_lut4_I0_O)        0.146     4.412 r  pidBlock/SHARED_FPU/i___219_i_5/O
                         net (fo=3, routed)           0.815     5.227    pidBlock/SHARED_FPU/i___219_i_5_n_0
    SLICE_X8Y134         LUT6 (Prop_lut6_I4_O)        0.328     5.555 f  pidBlock/SHARED_FPU/i___219_i_2/O
                         net (fo=14, routed)          1.019     6.574    pidBlock/SHARED_FPU/i___219_i_2_n_0
    SLICE_X10Y135        LUT2 (Prop_lut2_I1_O)        0.152     6.726 f  pidBlock/SHARED_FPU/i___106_i_3/O
                         net (fo=14, routed)          1.163     7.889    pidBlock/SHARED_FPU/i___106_i_3_n_0
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.376     8.265 r  pidBlock/SHARED_FPU/fract0_i_88/O
                         net (fo=27, routed)          0.605     8.870    pidBlock/SHARED_FPU/fract0_i_88_n_0
    SLICE_X9Y135         LUT3 (Prop_lut3_I1_O)        0.348     9.218 r  pidBlock/SHARED_FPU/fract0_i_103/O
                         net (fo=19, routed)          1.814    11.032    pidBlock/SHARED_FPU/fract0_i_103_n_0
    SLICE_X7Y138         LUT4 (Prop_lut4_I0_O)        0.124    11.156 r  pidBlock/SHARED_FPU/fract0_i_116/O
                         net (fo=2, routed)           0.918    12.074    pidBlock/SHARED_FPU/fract0_i_116_n_0
    SLICE_X8Y138         LUT4 (Prop_lut4_I3_O)        0.124    12.198 r  pidBlock/SHARED_FPU/fract0_i_119/O
                         net (fo=1, routed)           0.286    12.485    pidBlock/SHARED_FPU/fract0_i_119_n_0
    SLICE_X8Y138         LUT6 (Prop_lut6_I5_O)        0.124    12.609 r  pidBlock/SHARED_FPU/fract0_i_78/O
                         net (fo=2, routed)           0.803    13.412    pidBlock/SHARED_FPU/fract0_i_78_n_0
    SLICE_X8Y137         LUT3 (Prop_lut3_I2_O)        0.124    13.536 r  pidBlock/SHARED_FPU/fract0_i_30/O
                         net (fo=1, routed)           0.582    14.118    pidBlock/SHARED_FPU/fractr[11]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    18.154 r  pidBlock/SHARED_FPU/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.156    pidBlock/SHARED_FPU/fract0_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    19.674 f  pidBlock/SHARED_FPU/fract0__0/P[10]
                         net (fo=15, routed)          2.812    22.486    pidBlock/SHARED_FPU/l64_in
    SLICE_X20Y138        LUT4 (Prop_lut4_I3_O)        0.152    22.638 f  pidBlock/SHARED_FPU/i___71_i_10/O
                         net (fo=2, routed)           0.831    23.469    pidBlock/SHARED_FPU/i___71_i_10_n_0
    SLICE_X19Y138        LUT6 (Prop_lut6_I5_O)        0.326    23.795 f  pidBlock/SHARED_FPU/i___71_i_4/O
                         net (fo=14, routed)          1.243    25.039    pidBlock/SHARED_FPU/i___71_i_4_n_0
    SLICE_X20Y138        LUT6 (Prop_lut6_I0_O)        0.124    25.163 r  pidBlock/SHARED_FPU/i___56_i_5/O
                         net (fo=7, routed)           0.809    25.972    pidBlock/SHARED_FPU/i___56_i_5_n_0
    SLICE_X23Y137        LUT6 (Prop_lut6_I0_O)        0.124    26.096 r  pidBlock/SHARED_FPU/i___65_i_2/O
                         net (fo=3, routed)           0.977    27.073    pidBlock/SHARED_FPU/i___65_i_2_n_0
    SLICE_X22Y134        LUT3 (Prop_lut3_I0_O)        0.152    27.225 r  pidBlock/SHARED_FPU/i___136_i_11/O
                         net (fo=2, routed)           0.661    27.886    pidBlock/SHARED_FPU/i___136_i_11_n_0
    SLICE_X23Y136        LUT5 (Prop_lut5_I3_O)        0.332    28.218 r  pidBlock/SHARED_FPU/i___136_i_7/O
                         net (fo=2, routed)           1.299    29.517    pidBlock/SHARED_FPU/i___136_i_7_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124    29.641 r  pidBlock/SHARED_FPU/i___136_i_9/O
                         net (fo=1, routed)           0.000    29.641    pidBlock/SHARED_FPU/i___136_i_9_n_0
    SLICE_X22Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.191 r  pidBlock/SHARED_FPU/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.191    pidBlock/SHARED_FPU/i___136_i_2_n_0
    SLICE_X22Y137        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.413 f  pidBlock/SHARED_FPU/i___136_i_1/O[0]
                         net (fo=4, routed)           1.032    31.445    pidBlock/SHARED_FPU/i___136_i_1_n_7
    SLICE_X24Y136        LUT2 (Prop_lut2_I1_O)        0.327    31.772 r  pidBlock/SHARED_FPU/i___67_i_7/O
                         net (fo=1, routed)           0.441    32.213    pidBlock/SHARED_FPU/i___67_i_7_n_0
    SLICE_X24Y136        LUT6 (Prop_lut6_I5_O)        0.326    32.539 f  pidBlock/SHARED_FPU/i___67_i_3/O
                         net (fo=1, routed)           0.805    33.344    pidBlock/SHARED_FPU/i___67_i_3_n_0
    SLICE_X24Y137        LUT5 (Prop_lut5_I3_O)        0.124    33.468 r  pidBlock/SHARED_FPU/i___67_i_1/O
                         net (fo=55, routed)          0.873    34.341    pidBlock/SHARED_FPU/i___67_i_1_n_0
    SLICE_X24Y138        LUT4 (Prop_lut4_I2_O)        0.124    34.465 r  pidBlock/SHARED_FPU/i___53_i_2/O
                         net (fo=93, routed)          4.031    38.495    pidBlock/SHARED_FPU/i___62_i_5_n_0
    SLICE_X11Y140        LUT3 (Prop_lut3_I0_O)        0.124    38.619 r  pidBlock/SHARED_FPU/output[7]_i_86/O
                         net (fo=45, routed)          3.574    42.193    pidBlock/SHARED_FPU/output[7]_i_86_n_0
    SLICE_X35Y142        LUT2 (Prop_lut2_I1_O)        0.124    42.317 r  pidBlock/SHARED_FPU/output[7]_i_2002/O
                         net (fo=1, routed)           0.000    42.317    pidBlock/SHARED_FPU/output[7]_i_2002_n_0
    SLICE_X35Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.867 r  pidBlock/SHARED_FPU/output_reg[7]_i_1822/CO[3]
                         net (fo=1, routed)           0.000    42.867    pidBlock/SHARED_FPU/output_reg[7]_i_1822_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.981 r  pidBlock/SHARED_FPU/output_reg[7]_i_1454/CO[3]
                         net (fo=1, routed)           0.000    42.981    pidBlock/SHARED_FPU/output_reg[7]_i_1454_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.095 r  pidBlock/SHARED_FPU/output_reg[7]_i_982/CO[3]
                         net (fo=1, routed)           0.000    43.095    pidBlock/SHARED_FPU/output_reg[7]_i_982_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.209 f  pidBlock/SHARED_FPU/output_reg[7]_i_539/CO[3]
                         net (fo=1, routed)           1.156    44.365    pidBlock/SHARED_FPU/orx17_in
    SLICE_X28Y141        LUT4 (Prop_lut4_I0_O)        0.150    44.515 f  pidBlock/SHARED_FPU/output[7]_i_245/O
                         net (fo=1, routed)           0.800    45.315    pidBlock/SHARED_FPU/output[7]_i_245_n_0
    SLICE_X28Y142        LUT5 (Prop_lut5_I4_O)        0.326    45.641 f  pidBlock/SHARED_FPU/output[7]_i_135/O
                         net (fo=1, routed)           0.984    46.625    pidBlock/SHARED_FPU/output[7]_i_135_n_0
    SLICE_X23Y142        LUT6 (Prop_lut6_I5_O)        0.124    46.749 f  pidBlock/SHARED_FPU/output[7]_i_83/O
                         net (fo=1, routed)           0.799    47.548    pidBlock/SHARED_FPU/output[7]_i_83_n_0
    SLICE_X23Y143        LUT4 (Prop_lut4_I3_O)        0.124    47.672 f  pidBlock/SHARED_FPU/output[7]_i_54/O
                         net (fo=1, routed)           0.404    48.076    pidBlock/SHARED_FPU/output[7]_i_54_n_0
    SLICE_X23Y141        LUT5 (Prop_lut5_I1_O)        0.124    48.200 f  pidBlock/SHARED_FPU/output[7]_i_21/O
                         net (fo=1, routed)           0.725    48.925    pidBlock/SHARED_FPU/output[7]_i_21_n_0
    SLICE_X28Y140        LUT6 (Prop_lut6_I3_O)        0.124    49.049 r  pidBlock/SHARED_FPU/output[7]_i_6/O
                         net (fo=29, routed)          1.182    50.232    pidBlock/SHARED_FPU/output[7]_i_6_n_0
    SLICE_X33Y138        LUT6 (Prop_lut6_I1_O)        0.124    50.356 r  pidBlock/SHARED_FPU/output[2]_i_9/O
                         net (fo=25, routed)          1.689    52.044    pidBlock/SHARED_FPU/output[2]_i_9_n_0
    SLICE_X27Y135        LUT5 (Prop_lut5_I1_O)        0.124    52.168 r  pidBlock/SHARED_FPU/output[0]_i_2/O
                         net (fo=1, routed)           1.544    53.712    pidBlock/SHARED_FPU/output[0]_i_2_n_0
    SLICE_X28Y125        LUT6 (Prop_lut6_I0_O)        0.124    53.836 r  pidBlock/SHARED_FPU/output[0]_i_1/O
                         net (fo=1, routed)           0.000    53.836    pidBlock/SHARED_FPU/output[0]_i_1_n_0
    SLICE_X28Y125        FDRE                                         r  pidBlock/SHARED_FPU/output_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/input1_reg[-13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/SHARED_FPU/output_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.198ns  (logic 13.347ns (25.089%)  route 39.851ns (74.911%))
  Logic Levels:           40  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=3 LUT3=4 LUT4=7 LUT5=5 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE                         0.000     0.000 r  pidBlock/input1_reg[-13]/C
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  pidBlock/input1_reg[-13]/Q
                         net (fo=29, routed)          3.810     4.266    pidBlock/SHARED_FPU/Q[10]
    SLICE_X8Y133         LUT4 (Prop_lut4_I0_O)        0.146     4.412 r  pidBlock/SHARED_FPU/i___219_i_5/O
                         net (fo=3, routed)           0.815     5.227    pidBlock/SHARED_FPU/i___219_i_5_n_0
    SLICE_X8Y134         LUT6 (Prop_lut6_I4_O)        0.328     5.555 f  pidBlock/SHARED_FPU/i___219_i_2/O
                         net (fo=14, routed)          1.019     6.574    pidBlock/SHARED_FPU/i___219_i_2_n_0
    SLICE_X10Y135        LUT2 (Prop_lut2_I1_O)        0.152     6.726 f  pidBlock/SHARED_FPU/i___106_i_3/O
                         net (fo=14, routed)          1.163     7.889    pidBlock/SHARED_FPU/i___106_i_3_n_0
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.376     8.265 r  pidBlock/SHARED_FPU/fract0_i_88/O
                         net (fo=27, routed)          0.605     8.870    pidBlock/SHARED_FPU/fract0_i_88_n_0
    SLICE_X9Y135         LUT3 (Prop_lut3_I1_O)        0.348     9.218 r  pidBlock/SHARED_FPU/fract0_i_103/O
                         net (fo=19, routed)          1.814    11.032    pidBlock/SHARED_FPU/fract0_i_103_n_0
    SLICE_X7Y138         LUT4 (Prop_lut4_I0_O)        0.124    11.156 r  pidBlock/SHARED_FPU/fract0_i_116/O
                         net (fo=2, routed)           0.918    12.074    pidBlock/SHARED_FPU/fract0_i_116_n_0
    SLICE_X8Y138         LUT4 (Prop_lut4_I3_O)        0.124    12.198 r  pidBlock/SHARED_FPU/fract0_i_119/O
                         net (fo=1, routed)           0.286    12.485    pidBlock/SHARED_FPU/fract0_i_119_n_0
    SLICE_X8Y138         LUT6 (Prop_lut6_I5_O)        0.124    12.609 r  pidBlock/SHARED_FPU/fract0_i_78/O
                         net (fo=2, routed)           0.803    13.412    pidBlock/SHARED_FPU/fract0_i_78_n_0
    SLICE_X8Y137         LUT3 (Prop_lut3_I2_O)        0.124    13.536 r  pidBlock/SHARED_FPU/fract0_i_30/O
                         net (fo=1, routed)           0.582    14.118    pidBlock/SHARED_FPU/fractr[11]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    18.154 r  pidBlock/SHARED_FPU/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.156    pidBlock/SHARED_FPU/fract0_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    19.674 f  pidBlock/SHARED_FPU/fract0__0/P[10]
                         net (fo=15, routed)          2.812    22.486    pidBlock/SHARED_FPU/l64_in
    SLICE_X20Y138        LUT4 (Prop_lut4_I3_O)        0.152    22.638 f  pidBlock/SHARED_FPU/i___71_i_10/O
                         net (fo=2, routed)           0.831    23.469    pidBlock/SHARED_FPU/i___71_i_10_n_0
    SLICE_X19Y138        LUT6 (Prop_lut6_I5_O)        0.326    23.795 f  pidBlock/SHARED_FPU/i___71_i_4/O
                         net (fo=14, routed)          1.243    25.039    pidBlock/SHARED_FPU/i___71_i_4_n_0
    SLICE_X20Y138        LUT6 (Prop_lut6_I0_O)        0.124    25.163 r  pidBlock/SHARED_FPU/i___56_i_5/O
                         net (fo=7, routed)           0.809    25.972    pidBlock/SHARED_FPU/i___56_i_5_n_0
    SLICE_X23Y137        LUT6 (Prop_lut6_I0_O)        0.124    26.096 r  pidBlock/SHARED_FPU/i___65_i_2/O
                         net (fo=3, routed)           0.977    27.073    pidBlock/SHARED_FPU/i___65_i_2_n_0
    SLICE_X22Y134        LUT3 (Prop_lut3_I0_O)        0.152    27.225 r  pidBlock/SHARED_FPU/i___136_i_11/O
                         net (fo=2, routed)           0.661    27.886    pidBlock/SHARED_FPU/i___136_i_11_n_0
    SLICE_X23Y136        LUT5 (Prop_lut5_I3_O)        0.332    28.218 r  pidBlock/SHARED_FPU/i___136_i_7/O
                         net (fo=2, routed)           1.299    29.517    pidBlock/SHARED_FPU/i___136_i_7_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124    29.641 r  pidBlock/SHARED_FPU/i___136_i_9/O
                         net (fo=1, routed)           0.000    29.641    pidBlock/SHARED_FPU/i___136_i_9_n_0
    SLICE_X22Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.191 r  pidBlock/SHARED_FPU/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.191    pidBlock/SHARED_FPU/i___136_i_2_n_0
    SLICE_X22Y137        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.413 f  pidBlock/SHARED_FPU/i___136_i_1/O[0]
                         net (fo=4, routed)           1.032    31.445    pidBlock/SHARED_FPU/i___136_i_1_n_7
    SLICE_X24Y136        LUT2 (Prop_lut2_I1_O)        0.327    31.772 r  pidBlock/SHARED_FPU/i___67_i_7/O
                         net (fo=1, routed)           0.441    32.213    pidBlock/SHARED_FPU/i___67_i_7_n_0
    SLICE_X24Y136        LUT6 (Prop_lut6_I5_O)        0.326    32.539 f  pidBlock/SHARED_FPU/i___67_i_3/O
                         net (fo=1, routed)           0.805    33.344    pidBlock/SHARED_FPU/i___67_i_3_n_0
    SLICE_X24Y137        LUT5 (Prop_lut5_I3_O)        0.124    33.468 r  pidBlock/SHARED_FPU/i___67_i_1/O
                         net (fo=55, routed)          0.873    34.341    pidBlock/SHARED_FPU/i___67_i_1_n_0
    SLICE_X24Y138        LUT4 (Prop_lut4_I2_O)        0.124    34.465 r  pidBlock/SHARED_FPU/i___53_i_2/O
                         net (fo=93, routed)          4.031    38.495    pidBlock/SHARED_FPU/i___62_i_5_n_0
    SLICE_X11Y140        LUT3 (Prop_lut3_I0_O)        0.124    38.619 r  pidBlock/SHARED_FPU/output[7]_i_86/O
                         net (fo=45, routed)          3.574    42.193    pidBlock/SHARED_FPU/output[7]_i_86_n_0
    SLICE_X35Y142        LUT2 (Prop_lut2_I1_O)        0.124    42.317 r  pidBlock/SHARED_FPU/output[7]_i_2002/O
                         net (fo=1, routed)           0.000    42.317    pidBlock/SHARED_FPU/output[7]_i_2002_n_0
    SLICE_X35Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.867 r  pidBlock/SHARED_FPU/output_reg[7]_i_1822/CO[3]
                         net (fo=1, routed)           0.000    42.867    pidBlock/SHARED_FPU/output_reg[7]_i_1822_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.981 r  pidBlock/SHARED_FPU/output_reg[7]_i_1454/CO[3]
                         net (fo=1, routed)           0.000    42.981    pidBlock/SHARED_FPU/output_reg[7]_i_1454_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.095 r  pidBlock/SHARED_FPU/output_reg[7]_i_982/CO[3]
                         net (fo=1, routed)           0.000    43.095    pidBlock/SHARED_FPU/output_reg[7]_i_982_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.209 f  pidBlock/SHARED_FPU/output_reg[7]_i_539/CO[3]
                         net (fo=1, routed)           1.156    44.365    pidBlock/SHARED_FPU/orx17_in
    SLICE_X28Y141        LUT4 (Prop_lut4_I0_O)        0.150    44.515 f  pidBlock/SHARED_FPU/output[7]_i_245/O
                         net (fo=1, routed)           0.800    45.315    pidBlock/SHARED_FPU/output[7]_i_245_n_0
    SLICE_X28Y142        LUT5 (Prop_lut5_I4_O)        0.326    45.641 f  pidBlock/SHARED_FPU/output[7]_i_135/O
                         net (fo=1, routed)           0.984    46.625    pidBlock/SHARED_FPU/output[7]_i_135_n_0
    SLICE_X23Y142        LUT6 (Prop_lut6_I5_O)        0.124    46.749 f  pidBlock/SHARED_FPU/output[7]_i_83/O
                         net (fo=1, routed)           0.799    47.548    pidBlock/SHARED_FPU/output[7]_i_83_n_0
    SLICE_X23Y143        LUT4 (Prop_lut4_I3_O)        0.124    47.672 f  pidBlock/SHARED_FPU/output[7]_i_54/O
                         net (fo=1, routed)           0.404    48.076    pidBlock/SHARED_FPU/output[7]_i_54_n_0
    SLICE_X23Y141        LUT5 (Prop_lut5_I1_O)        0.124    48.200 f  pidBlock/SHARED_FPU/output[7]_i_21/O
                         net (fo=1, routed)           0.725    48.925    pidBlock/SHARED_FPU/output[7]_i_21_n_0
    SLICE_X28Y140        LUT6 (Prop_lut6_I3_O)        0.124    49.049 r  pidBlock/SHARED_FPU/output[7]_i_6/O
                         net (fo=29, routed)          1.182    50.232    pidBlock/SHARED_FPU/output[7]_i_6_n_0
    SLICE_X33Y138        LUT6 (Prop_lut6_I1_O)        0.124    50.356 r  pidBlock/SHARED_FPU/output[2]_i_9/O
                         net (fo=25, routed)          1.184    51.539    pidBlock/SHARED_FPU/output[2]_i_9_n_0
    SLICE_X27Y135        LUT6 (Prop_lut6_I5_O)        0.124    51.663 r  pidBlock/SHARED_FPU/output[2]_i_4/O
                         net (fo=1, routed)           1.411    53.074    pidBlock/SHARED_FPU/output[2]_i_4_n_0
    SLICE_X28Y125        LUT6 (Prop_lut6_I5_O)        0.124    53.198 r  pidBlock/SHARED_FPU/output[2]_i_1/O
                         net (fo=1, routed)           0.000    53.198    pidBlock/SHARED_FPU/output[2]_i_1_n_0
    SLICE_X28Y125        FDRE                                         r  pidBlock/SHARED_FPU/output_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/input1_reg[-13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/SHARED_FPU/output_reg[-21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.977ns  (logic 13.347ns (25.194%)  route 39.630ns (74.806%))
  Logic Levels:           40  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=3 LUT3=4 LUT4=7 LUT5=6 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE                         0.000     0.000 r  pidBlock/input1_reg[-13]/C
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  pidBlock/input1_reg[-13]/Q
                         net (fo=29, routed)          3.810     4.266    pidBlock/SHARED_FPU/Q[10]
    SLICE_X8Y133         LUT4 (Prop_lut4_I0_O)        0.146     4.412 r  pidBlock/SHARED_FPU/i___219_i_5/O
                         net (fo=3, routed)           0.815     5.227    pidBlock/SHARED_FPU/i___219_i_5_n_0
    SLICE_X8Y134         LUT6 (Prop_lut6_I4_O)        0.328     5.555 f  pidBlock/SHARED_FPU/i___219_i_2/O
                         net (fo=14, routed)          1.019     6.574    pidBlock/SHARED_FPU/i___219_i_2_n_0
    SLICE_X10Y135        LUT2 (Prop_lut2_I1_O)        0.152     6.726 f  pidBlock/SHARED_FPU/i___106_i_3/O
                         net (fo=14, routed)          1.163     7.889    pidBlock/SHARED_FPU/i___106_i_3_n_0
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.376     8.265 r  pidBlock/SHARED_FPU/fract0_i_88/O
                         net (fo=27, routed)          0.605     8.870    pidBlock/SHARED_FPU/fract0_i_88_n_0
    SLICE_X9Y135         LUT3 (Prop_lut3_I1_O)        0.348     9.218 r  pidBlock/SHARED_FPU/fract0_i_103/O
                         net (fo=19, routed)          1.814    11.032    pidBlock/SHARED_FPU/fract0_i_103_n_0
    SLICE_X7Y138         LUT4 (Prop_lut4_I0_O)        0.124    11.156 r  pidBlock/SHARED_FPU/fract0_i_116/O
                         net (fo=2, routed)           0.918    12.074    pidBlock/SHARED_FPU/fract0_i_116_n_0
    SLICE_X8Y138         LUT4 (Prop_lut4_I3_O)        0.124    12.198 r  pidBlock/SHARED_FPU/fract0_i_119/O
                         net (fo=1, routed)           0.286    12.485    pidBlock/SHARED_FPU/fract0_i_119_n_0
    SLICE_X8Y138         LUT6 (Prop_lut6_I5_O)        0.124    12.609 r  pidBlock/SHARED_FPU/fract0_i_78/O
                         net (fo=2, routed)           0.803    13.412    pidBlock/SHARED_FPU/fract0_i_78_n_0
    SLICE_X8Y137         LUT3 (Prop_lut3_I2_O)        0.124    13.536 r  pidBlock/SHARED_FPU/fract0_i_30/O
                         net (fo=1, routed)           0.582    14.118    pidBlock/SHARED_FPU/fractr[11]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    18.154 r  pidBlock/SHARED_FPU/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.156    pidBlock/SHARED_FPU/fract0_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    19.674 f  pidBlock/SHARED_FPU/fract0__0/P[10]
                         net (fo=15, routed)          2.812    22.486    pidBlock/SHARED_FPU/l64_in
    SLICE_X20Y138        LUT4 (Prop_lut4_I3_O)        0.152    22.638 f  pidBlock/SHARED_FPU/i___71_i_10/O
                         net (fo=2, routed)           0.831    23.469    pidBlock/SHARED_FPU/i___71_i_10_n_0
    SLICE_X19Y138        LUT6 (Prop_lut6_I5_O)        0.326    23.795 f  pidBlock/SHARED_FPU/i___71_i_4/O
                         net (fo=14, routed)          1.243    25.039    pidBlock/SHARED_FPU/i___71_i_4_n_0
    SLICE_X20Y138        LUT6 (Prop_lut6_I0_O)        0.124    25.163 r  pidBlock/SHARED_FPU/i___56_i_5/O
                         net (fo=7, routed)           0.809    25.972    pidBlock/SHARED_FPU/i___56_i_5_n_0
    SLICE_X23Y137        LUT6 (Prop_lut6_I0_O)        0.124    26.096 r  pidBlock/SHARED_FPU/i___65_i_2/O
                         net (fo=3, routed)           0.977    27.073    pidBlock/SHARED_FPU/i___65_i_2_n_0
    SLICE_X22Y134        LUT3 (Prop_lut3_I0_O)        0.152    27.225 r  pidBlock/SHARED_FPU/i___136_i_11/O
                         net (fo=2, routed)           0.661    27.886    pidBlock/SHARED_FPU/i___136_i_11_n_0
    SLICE_X23Y136        LUT5 (Prop_lut5_I3_O)        0.332    28.218 r  pidBlock/SHARED_FPU/i___136_i_7/O
                         net (fo=2, routed)           1.299    29.517    pidBlock/SHARED_FPU/i___136_i_7_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124    29.641 r  pidBlock/SHARED_FPU/i___136_i_9/O
                         net (fo=1, routed)           0.000    29.641    pidBlock/SHARED_FPU/i___136_i_9_n_0
    SLICE_X22Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.191 r  pidBlock/SHARED_FPU/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.191    pidBlock/SHARED_FPU/i___136_i_2_n_0
    SLICE_X22Y137        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.413 f  pidBlock/SHARED_FPU/i___136_i_1/O[0]
                         net (fo=4, routed)           1.032    31.445    pidBlock/SHARED_FPU/i___136_i_1_n_7
    SLICE_X24Y136        LUT2 (Prop_lut2_I1_O)        0.327    31.772 r  pidBlock/SHARED_FPU/i___67_i_7/O
                         net (fo=1, routed)           0.441    32.213    pidBlock/SHARED_FPU/i___67_i_7_n_0
    SLICE_X24Y136        LUT6 (Prop_lut6_I5_O)        0.326    32.539 f  pidBlock/SHARED_FPU/i___67_i_3/O
                         net (fo=1, routed)           0.805    33.344    pidBlock/SHARED_FPU/i___67_i_3_n_0
    SLICE_X24Y137        LUT5 (Prop_lut5_I3_O)        0.124    33.468 r  pidBlock/SHARED_FPU/i___67_i_1/O
                         net (fo=55, routed)          0.873    34.341    pidBlock/SHARED_FPU/i___67_i_1_n_0
    SLICE_X24Y138        LUT4 (Prop_lut4_I2_O)        0.124    34.465 r  pidBlock/SHARED_FPU/i___53_i_2/O
                         net (fo=93, routed)          4.031    38.495    pidBlock/SHARED_FPU/i___62_i_5_n_0
    SLICE_X11Y140        LUT3 (Prop_lut3_I0_O)        0.124    38.619 r  pidBlock/SHARED_FPU/output[7]_i_86/O
                         net (fo=45, routed)          3.574    42.193    pidBlock/SHARED_FPU/output[7]_i_86_n_0
    SLICE_X35Y142        LUT2 (Prop_lut2_I1_O)        0.124    42.317 r  pidBlock/SHARED_FPU/output[7]_i_2002/O
                         net (fo=1, routed)           0.000    42.317    pidBlock/SHARED_FPU/output[7]_i_2002_n_0
    SLICE_X35Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.867 r  pidBlock/SHARED_FPU/output_reg[7]_i_1822/CO[3]
                         net (fo=1, routed)           0.000    42.867    pidBlock/SHARED_FPU/output_reg[7]_i_1822_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.981 r  pidBlock/SHARED_FPU/output_reg[7]_i_1454/CO[3]
                         net (fo=1, routed)           0.000    42.981    pidBlock/SHARED_FPU/output_reg[7]_i_1454_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.095 r  pidBlock/SHARED_FPU/output_reg[7]_i_982/CO[3]
                         net (fo=1, routed)           0.000    43.095    pidBlock/SHARED_FPU/output_reg[7]_i_982_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.209 f  pidBlock/SHARED_FPU/output_reg[7]_i_539/CO[3]
                         net (fo=1, routed)           1.156    44.365    pidBlock/SHARED_FPU/orx17_in
    SLICE_X28Y141        LUT4 (Prop_lut4_I0_O)        0.150    44.515 f  pidBlock/SHARED_FPU/output[7]_i_245/O
                         net (fo=1, routed)           0.800    45.315    pidBlock/SHARED_FPU/output[7]_i_245_n_0
    SLICE_X28Y142        LUT5 (Prop_lut5_I4_O)        0.326    45.641 f  pidBlock/SHARED_FPU/output[7]_i_135/O
                         net (fo=1, routed)           0.984    46.625    pidBlock/SHARED_FPU/output[7]_i_135_n_0
    SLICE_X23Y142        LUT6 (Prop_lut6_I5_O)        0.124    46.749 f  pidBlock/SHARED_FPU/output[7]_i_83/O
                         net (fo=1, routed)           0.799    47.548    pidBlock/SHARED_FPU/output[7]_i_83_n_0
    SLICE_X23Y143        LUT4 (Prop_lut4_I3_O)        0.124    47.672 f  pidBlock/SHARED_FPU/output[7]_i_54/O
                         net (fo=1, routed)           0.404    48.076    pidBlock/SHARED_FPU/output[7]_i_54_n_0
    SLICE_X23Y141        LUT5 (Prop_lut5_I1_O)        0.124    48.200 f  pidBlock/SHARED_FPU/output[7]_i_21/O
                         net (fo=1, routed)           0.725    48.925    pidBlock/SHARED_FPU/output[7]_i_21_n_0
    SLICE_X28Y140        LUT6 (Prop_lut6_I3_O)        0.124    49.049 r  pidBlock/SHARED_FPU/output[7]_i_6/O
                         net (fo=29, routed)          1.182    50.232    pidBlock/SHARED_FPU/output[7]_i_6_n_0
    SLICE_X33Y138        LUT6 (Prop_lut6_I1_O)        0.124    50.356 r  pidBlock/SHARED_FPU/output[2]_i_9/O
                         net (fo=25, routed)          0.978    51.334    pidBlock/SHARED_FPU/output[2]_i_9_n_0
    SLICE_X31Y135        LUT6 (Prop_lut6_I2_O)        0.124    51.458 r  pidBlock/SHARED_FPU/output[-21]_i_2/O
                         net (fo=1, routed)           1.395    52.853    pidBlock/SHARED_FPU/output[-21]_i_2_n_0
    SLICE_X31Y123        LUT5 (Prop_lut5_I0_O)        0.124    52.977 r  pidBlock/SHARED_FPU/output[-21]_i_1/O
                         net (fo=1, routed)           0.000    52.977    pidBlock/SHARED_FPU/output[-21]_i_1_n_0
    SLICE_X31Y123        FDRE                                         r  pidBlock/SHARED_FPU/output_reg[-21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/input1_reg[-13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/SHARED_FPU/output_reg[-2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.946ns  (logic 13.347ns (25.209%)  route 39.598ns (74.791%))
  Logic Levels:           40  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=3 LUT3=4 LUT4=7 LUT5=5 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE                         0.000     0.000 r  pidBlock/input1_reg[-13]/C
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  pidBlock/input1_reg[-13]/Q
                         net (fo=29, routed)          3.810     4.266    pidBlock/SHARED_FPU/Q[10]
    SLICE_X8Y133         LUT4 (Prop_lut4_I0_O)        0.146     4.412 r  pidBlock/SHARED_FPU/i___219_i_5/O
                         net (fo=3, routed)           0.815     5.227    pidBlock/SHARED_FPU/i___219_i_5_n_0
    SLICE_X8Y134         LUT6 (Prop_lut6_I4_O)        0.328     5.555 f  pidBlock/SHARED_FPU/i___219_i_2/O
                         net (fo=14, routed)          1.019     6.574    pidBlock/SHARED_FPU/i___219_i_2_n_0
    SLICE_X10Y135        LUT2 (Prop_lut2_I1_O)        0.152     6.726 f  pidBlock/SHARED_FPU/i___106_i_3/O
                         net (fo=14, routed)          1.163     7.889    pidBlock/SHARED_FPU/i___106_i_3_n_0
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.376     8.265 r  pidBlock/SHARED_FPU/fract0_i_88/O
                         net (fo=27, routed)          0.605     8.870    pidBlock/SHARED_FPU/fract0_i_88_n_0
    SLICE_X9Y135         LUT3 (Prop_lut3_I1_O)        0.348     9.218 r  pidBlock/SHARED_FPU/fract0_i_103/O
                         net (fo=19, routed)          1.814    11.032    pidBlock/SHARED_FPU/fract0_i_103_n_0
    SLICE_X7Y138         LUT4 (Prop_lut4_I0_O)        0.124    11.156 r  pidBlock/SHARED_FPU/fract0_i_116/O
                         net (fo=2, routed)           0.918    12.074    pidBlock/SHARED_FPU/fract0_i_116_n_0
    SLICE_X8Y138         LUT4 (Prop_lut4_I3_O)        0.124    12.198 r  pidBlock/SHARED_FPU/fract0_i_119/O
                         net (fo=1, routed)           0.286    12.485    pidBlock/SHARED_FPU/fract0_i_119_n_0
    SLICE_X8Y138         LUT6 (Prop_lut6_I5_O)        0.124    12.609 r  pidBlock/SHARED_FPU/fract0_i_78/O
                         net (fo=2, routed)           0.803    13.412    pidBlock/SHARED_FPU/fract0_i_78_n_0
    SLICE_X8Y137         LUT3 (Prop_lut3_I2_O)        0.124    13.536 r  pidBlock/SHARED_FPU/fract0_i_30/O
                         net (fo=1, routed)           0.582    14.118    pidBlock/SHARED_FPU/fractr[11]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    18.154 r  pidBlock/SHARED_FPU/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.156    pidBlock/SHARED_FPU/fract0_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    19.674 f  pidBlock/SHARED_FPU/fract0__0/P[10]
                         net (fo=15, routed)          2.812    22.486    pidBlock/SHARED_FPU/l64_in
    SLICE_X20Y138        LUT4 (Prop_lut4_I3_O)        0.152    22.638 f  pidBlock/SHARED_FPU/i___71_i_10/O
                         net (fo=2, routed)           0.831    23.469    pidBlock/SHARED_FPU/i___71_i_10_n_0
    SLICE_X19Y138        LUT6 (Prop_lut6_I5_O)        0.326    23.795 f  pidBlock/SHARED_FPU/i___71_i_4/O
                         net (fo=14, routed)          1.243    25.039    pidBlock/SHARED_FPU/i___71_i_4_n_0
    SLICE_X20Y138        LUT6 (Prop_lut6_I0_O)        0.124    25.163 r  pidBlock/SHARED_FPU/i___56_i_5/O
                         net (fo=7, routed)           0.809    25.972    pidBlock/SHARED_FPU/i___56_i_5_n_0
    SLICE_X23Y137        LUT6 (Prop_lut6_I0_O)        0.124    26.096 r  pidBlock/SHARED_FPU/i___65_i_2/O
                         net (fo=3, routed)           0.977    27.073    pidBlock/SHARED_FPU/i___65_i_2_n_0
    SLICE_X22Y134        LUT3 (Prop_lut3_I0_O)        0.152    27.225 r  pidBlock/SHARED_FPU/i___136_i_11/O
                         net (fo=2, routed)           0.661    27.886    pidBlock/SHARED_FPU/i___136_i_11_n_0
    SLICE_X23Y136        LUT5 (Prop_lut5_I3_O)        0.332    28.218 r  pidBlock/SHARED_FPU/i___136_i_7/O
                         net (fo=2, routed)           1.299    29.517    pidBlock/SHARED_FPU/i___136_i_7_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124    29.641 r  pidBlock/SHARED_FPU/i___136_i_9/O
                         net (fo=1, routed)           0.000    29.641    pidBlock/SHARED_FPU/i___136_i_9_n_0
    SLICE_X22Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.191 r  pidBlock/SHARED_FPU/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.191    pidBlock/SHARED_FPU/i___136_i_2_n_0
    SLICE_X22Y137        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.413 f  pidBlock/SHARED_FPU/i___136_i_1/O[0]
                         net (fo=4, routed)           1.032    31.445    pidBlock/SHARED_FPU/i___136_i_1_n_7
    SLICE_X24Y136        LUT2 (Prop_lut2_I1_O)        0.327    31.772 r  pidBlock/SHARED_FPU/i___67_i_7/O
                         net (fo=1, routed)           0.441    32.213    pidBlock/SHARED_FPU/i___67_i_7_n_0
    SLICE_X24Y136        LUT6 (Prop_lut6_I5_O)        0.326    32.539 f  pidBlock/SHARED_FPU/i___67_i_3/O
                         net (fo=1, routed)           0.805    33.344    pidBlock/SHARED_FPU/i___67_i_3_n_0
    SLICE_X24Y137        LUT5 (Prop_lut5_I3_O)        0.124    33.468 r  pidBlock/SHARED_FPU/i___67_i_1/O
                         net (fo=55, routed)          0.873    34.341    pidBlock/SHARED_FPU/i___67_i_1_n_0
    SLICE_X24Y138        LUT4 (Prop_lut4_I2_O)        0.124    34.465 r  pidBlock/SHARED_FPU/i___53_i_2/O
                         net (fo=93, routed)          4.031    38.495    pidBlock/SHARED_FPU/i___62_i_5_n_0
    SLICE_X11Y140        LUT3 (Prop_lut3_I0_O)        0.124    38.619 r  pidBlock/SHARED_FPU/output[7]_i_86/O
                         net (fo=45, routed)          3.574    42.193    pidBlock/SHARED_FPU/output[7]_i_86_n_0
    SLICE_X35Y142        LUT2 (Prop_lut2_I1_O)        0.124    42.317 r  pidBlock/SHARED_FPU/output[7]_i_2002/O
                         net (fo=1, routed)           0.000    42.317    pidBlock/SHARED_FPU/output[7]_i_2002_n_0
    SLICE_X35Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.867 r  pidBlock/SHARED_FPU/output_reg[7]_i_1822/CO[3]
                         net (fo=1, routed)           0.000    42.867    pidBlock/SHARED_FPU/output_reg[7]_i_1822_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.981 r  pidBlock/SHARED_FPU/output_reg[7]_i_1454/CO[3]
                         net (fo=1, routed)           0.000    42.981    pidBlock/SHARED_FPU/output_reg[7]_i_1454_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.095 r  pidBlock/SHARED_FPU/output_reg[7]_i_982/CO[3]
                         net (fo=1, routed)           0.000    43.095    pidBlock/SHARED_FPU/output_reg[7]_i_982_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.209 f  pidBlock/SHARED_FPU/output_reg[7]_i_539/CO[3]
                         net (fo=1, routed)           1.156    44.365    pidBlock/SHARED_FPU/orx17_in
    SLICE_X28Y141        LUT4 (Prop_lut4_I0_O)        0.150    44.515 f  pidBlock/SHARED_FPU/output[7]_i_245/O
                         net (fo=1, routed)           0.800    45.315    pidBlock/SHARED_FPU/output[7]_i_245_n_0
    SLICE_X28Y142        LUT5 (Prop_lut5_I4_O)        0.326    45.641 f  pidBlock/SHARED_FPU/output[7]_i_135/O
                         net (fo=1, routed)           0.984    46.625    pidBlock/SHARED_FPU/output[7]_i_135_n_0
    SLICE_X23Y142        LUT6 (Prop_lut6_I5_O)        0.124    46.749 f  pidBlock/SHARED_FPU/output[7]_i_83/O
                         net (fo=1, routed)           0.799    47.548    pidBlock/SHARED_FPU/output[7]_i_83_n_0
    SLICE_X23Y143        LUT4 (Prop_lut4_I3_O)        0.124    47.672 f  pidBlock/SHARED_FPU/output[7]_i_54/O
                         net (fo=1, routed)           0.404    48.076    pidBlock/SHARED_FPU/output[7]_i_54_n_0
    SLICE_X23Y141        LUT5 (Prop_lut5_I1_O)        0.124    48.200 f  pidBlock/SHARED_FPU/output[7]_i_21/O
                         net (fo=1, routed)           0.725    48.925    pidBlock/SHARED_FPU/output[7]_i_21_n_0
    SLICE_X28Y140        LUT6 (Prop_lut6_I3_O)        0.124    49.049 r  pidBlock/SHARED_FPU/output[7]_i_6/O
                         net (fo=29, routed)          1.182    50.232    pidBlock/SHARED_FPU/output[7]_i_6_n_0
    SLICE_X33Y138        LUT6 (Prop_lut6_I1_O)        0.124    50.356 r  pidBlock/SHARED_FPU/output[2]_i_9/O
                         net (fo=25, routed)          0.992    51.347    pidBlock/SHARED_FPU/output[2]_i_9_n_0
    SLICE_X33Y140        LUT6 (Prop_lut6_I2_O)        0.124    51.471 r  pidBlock/SHARED_FPU/output[-2]_i_2/O
                         net (fo=1, routed)           1.350    52.822    pidBlock/SHARED_FPU/output[-2]_i_2_n_0
    SLICE_X33Y127        LUT6 (Prop_lut6_I0_O)        0.124    52.946 r  pidBlock/SHARED_FPU/output[-2]_i_1/O
                         net (fo=1, routed)           0.000    52.946    pidBlock/SHARED_FPU/output[-2]_i_1_n_0
    SLICE_X33Y127        FDRE                                         r  pidBlock/SHARED_FPU/output_reg[-2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/input1_reg[-13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/SHARED_FPU/output_reg[-19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.902ns  (logic 13.347ns (25.230%)  route 39.555ns (74.770%))
  Logic Levels:           40  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=3 LUT3=4 LUT4=7 LUT5=6 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE                         0.000     0.000 r  pidBlock/input1_reg[-13]/C
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  pidBlock/input1_reg[-13]/Q
                         net (fo=29, routed)          3.810     4.266    pidBlock/SHARED_FPU/Q[10]
    SLICE_X8Y133         LUT4 (Prop_lut4_I0_O)        0.146     4.412 r  pidBlock/SHARED_FPU/i___219_i_5/O
                         net (fo=3, routed)           0.815     5.227    pidBlock/SHARED_FPU/i___219_i_5_n_0
    SLICE_X8Y134         LUT6 (Prop_lut6_I4_O)        0.328     5.555 f  pidBlock/SHARED_FPU/i___219_i_2/O
                         net (fo=14, routed)          1.019     6.574    pidBlock/SHARED_FPU/i___219_i_2_n_0
    SLICE_X10Y135        LUT2 (Prop_lut2_I1_O)        0.152     6.726 f  pidBlock/SHARED_FPU/i___106_i_3/O
                         net (fo=14, routed)          1.163     7.889    pidBlock/SHARED_FPU/i___106_i_3_n_0
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.376     8.265 r  pidBlock/SHARED_FPU/fract0_i_88/O
                         net (fo=27, routed)          0.605     8.870    pidBlock/SHARED_FPU/fract0_i_88_n_0
    SLICE_X9Y135         LUT3 (Prop_lut3_I1_O)        0.348     9.218 r  pidBlock/SHARED_FPU/fract0_i_103/O
                         net (fo=19, routed)          1.814    11.032    pidBlock/SHARED_FPU/fract0_i_103_n_0
    SLICE_X7Y138         LUT4 (Prop_lut4_I0_O)        0.124    11.156 r  pidBlock/SHARED_FPU/fract0_i_116/O
                         net (fo=2, routed)           0.918    12.074    pidBlock/SHARED_FPU/fract0_i_116_n_0
    SLICE_X8Y138         LUT4 (Prop_lut4_I3_O)        0.124    12.198 r  pidBlock/SHARED_FPU/fract0_i_119/O
                         net (fo=1, routed)           0.286    12.485    pidBlock/SHARED_FPU/fract0_i_119_n_0
    SLICE_X8Y138         LUT6 (Prop_lut6_I5_O)        0.124    12.609 r  pidBlock/SHARED_FPU/fract0_i_78/O
                         net (fo=2, routed)           0.803    13.412    pidBlock/SHARED_FPU/fract0_i_78_n_0
    SLICE_X8Y137         LUT3 (Prop_lut3_I2_O)        0.124    13.536 r  pidBlock/SHARED_FPU/fract0_i_30/O
                         net (fo=1, routed)           0.582    14.118    pidBlock/SHARED_FPU/fractr[11]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    18.154 r  pidBlock/SHARED_FPU/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.156    pidBlock/SHARED_FPU/fract0_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    19.674 f  pidBlock/SHARED_FPU/fract0__0/P[10]
                         net (fo=15, routed)          2.812    22.486    pidBlock/SHARED_FPU/l64_in
    SLICE_X20Y138        LUT4 (Prop_lut4_I3_O)        0.152    22.638 f  pidBlock/SHARED_FPU/i___71_i_10/O
                         net (fo=2, routed)           0.831    23.469    pidBlock/SHARED_FPU/i___71_i_10_n_0
    SLICE_X19Y138        LUT6 (Prop_lut6_I5_O)        0.326    23.795 f  pidBlock/SHARED_FPU/i___71_i_4/O
                         net (fo=14, routed)          1.243    25.039    pidBlock/SHARED_FPU/i___71_i_4_n_0
    SLICE_X20Y138        LUT6 (Prop_lut6_I0_O)        0.124    25.163 r  pidBlock/SHARED_FPU/i___56_i_5/O
                         net (fo=7, routed)           0.809    25.972    pidBlock/SHARED_FPU/i___56_i_5_n_0
    SLICE_X23Y137        LUT6 (Prop_lut6_I0_O)        0.124    26.096 r  pidBlock/SHARED_FPU/i___65_i_2/O
                         net (fo=3, routed)           0.977    27.073    pidBlock/SHARED_FPU/i___65_i_2_n_0
    SLICE_X22Y134        LUT3 (Prop_lut3_I0_O)        0.152    27.225 r  pidBlock/SHARED_FPU/i___136_i_11/O
                         net (fo=2, routed)           0.661    27.886    pidBlock/SHARED_FPU/i___136_i_11_n_0
    SLICE_X23Y136        LUT5 (Prop_lut5_I3_O)        0.332    28.218 r  pidBlock/SHARED_FPU/i___136_i_7/O
                         net (fo=2, routed)           1.299    29.517    pidBlock/SHARED_FPU/i___136_i_7_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124    29.641 r  pidBlock/SHARED_FPU/i___136_i_9/O
                         net (fo=1, routed)           0.000    29.641    pidBlock/SHARED_FPU/i___136_i_9_n_0
    SLICE_X22Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.191 r  pidBlock/SHARED_FPU/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.191    pidBlock/SHARED_FPU/i___136_i_2_n_0
    SLICE_X22Y137        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.413 f  pidBlock/SHARED_FPU/i___136_i_1/O[0]
                         net (fo=4, routed)           1.032    31.445    pidBlock/SHARED_FPU/i___136_i_1_n_7
    SLICE_X24Y136        LUT2 (Prop_lut2_I1_O)        0.327    31.772 r  pidBlock/SHARED_FPU/i___67_i_7/O
                         net (fo=1, routed)           0.441    32.213    pidBlock/SHARED_FPU/i___67_i_7_n_0
    SLICE_X24Y136        LUT6 (Prop_lut6_I5_O)        0.326    32.539 f  pidBlock/SHARED_FPU/i___67_i_3/O
                         net (fo=1, routed)           0.805    33.344    pidBlock/SHARED_FPU/i___67_i_3_n_0
    SLICE_X24Y137        LUT5 (Prop_lut5_I3_O)        0.124    33.468 r  pidBlock/SHARED_FPU/i___67_i_1/O
                         net (fo=55, routed)          0.873    34.341    pidBlock/SHARED_FPU/i___67_i_1_n_0
    SLICE_X24Y138        LUT4 (Prop_lut4_I2_O)        0.124    34.465 r  pidBlock/SHARED_FPU/i___53_i_2/O
                         net (fo=93, routed)          4.031    38.495    pidBlock/SHARED_FPU/i___62_i_5_n_0
    SLICE_X11Y140        LUT3 (Prop_lut3_I0_O)        0.124    38.619 r  pidBlock/SHARED_FPU/output[7]_i_86/O
                         net (fo=45, routed)          3.574    42.193    pidBlock/SHARED_FPU/output[7]_i_86_n_0
    SLICE_X35Y142        LUT2 (Prop_lut2_I1_O)        0.124    42.317 r  pidBlock/SHARED_FPU/output[7]_i_2002/O
                         net (fo=1, routed)           0.000    42.317    pidBlock/SHARED_FPU/output[7]_i_2002_n_0
    SLICE_X35Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.867 r  pidBlock/SHARED_FPU/output_reg[7]_i_1822/CO[3]
                         net (fo=1, routed)           0.000    42.867    pidBlock/SHARED_FPU/output_reg[7]_i_1822_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.981 r  pidBlock/SHARED_FPU/output_reg[7]_i_1454/CO[3]
                         net (fo=1, routed)           0.000    42.981    pidBlock/SHARED_FPU/output_reg[7]_i_1454_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.095 r  pidBlock/SHARED_FPU/output_reg[7]_i_982/CO[3]
                         net (fo=1, routed)           0.000    43.095    pidBlock/SHARED_FPU/output_reg[7]_i_982_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.209 f  pidBlock/SHARED_FPU/output_reg[7]_i_539/CO[3]
                         net (fo=1, routed)           1.156    44.365    pidBlock/SHARED_FPU/orx17_in
    SLICE_X28Y141        LUT4 (Prop_lut4_I0_O)        0.150    44.515 f  pidBlock/SHARED_FPU/output[7]_i_245/O
                         net (fo=1, routed)           0.800    45.315    pidBlock/SHARED_FPU/output[7]_i_245_n_0
    SLICE_X28Y142        LUT5 (Prop_lut5_I4_O)        0.326    45.641 f  pidBlock/SHARED_FPU/output[7]_i_135/O
                         net (fo=1, routed)           0.984    46.625    pidBlock/SHARED_FPU/output[7]_i_135_n_0
    SLICE_X23Y142        LUT6 (Prop_lut6_I5_O)        0.124    46.749 f  pidBlock/SHARED_FPU/output[7]_i_83/O
                         net (fo=1, routed)           0.799    47.548    pidBlock/SHARED_FPU/output[7]_i_83_n_0
    SLICE_X23Y143        LUT4 (Prop_lut4_I3_O)        0.124    47.672 f  pidBlock/SHARED_FPU/output[7]_i_54/O
                         net (fo=1, routed)           0.404    48.076    pidBlock/SHARED_FPU/output[7]_i_54_n_0
    SLICE_X23Y141        LUT5 (Prop_lut5_I1_O)        0.124    48.200 f  pidBlock/SHARED_FPU/output[7]_i_21/O
                         net (fo=1, routed)           0.725    48.925    pidBlock/SHARED_FPU/output[7]_i_21_n_0
    SLICE_X28Y140        LUT6 (Prop_lut6_I3_O)        0.124    49.049 r  pidBlock/SHARED_FPU/output[7]_i_6/O
                         net (fo=29, routed)          1.182    50.232    pidBlock/SHARED_FPU/output[7]_i_6_n_0
    SLICE_X33Y138        LUT6 (Prop_lut6_I1_O)        0.124    50.356 r  pidBlock/SHARED_FPU/output[2]_i_9/O
                         net (fo=25, routed)          0.974    51.330    pidBlock/SHARED_FPU/output[2]_i_9_n_0
    SLICE_X31Y135        LUT6 (Prop_lut6_I2_O)        0.124    51.454 r  pidBlock/SHARED_FPU/output[-19]_i_2/O
                         net (fo=1, routed)           1.324    52.778    pidBlock/SHARED_FPU/output[-19]_i_2_n_0
    SLICE_X30Y124        LUT5 (Prop_lut5_I0_O)        0.124    52.902 r  pidBlock/SHARED_FPU/output[-19]_i_1/O
                         net (fo=1, routed)           0.000    52.902    pidBlock/SHARED_FPU/output[-19]_i_1_n_0
    SLICE_X30Y124        FDRE                                         r  pidBlock/SHARED_FPU/output_reg[-19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/input1_reg[-13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/SHARED_FPU/output_reg[-16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.867ns  (logic 13.347ns (25.246%)  route 39.520ns (74.754%))
  Logic Levels:           40  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=3 LUT3=4 LUT4=7 LUT5=6 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE                         0.000     0.000 r  pidBlock/input1_reg[-13]/C
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  pidBlock/input1_reg[-13]/Q
                         net (fo=29, routed)          3.810     4.266    pidBlock/SHARED_FPU/Q[10]
    SLICE_X8Y133         LUT4 (Prop_lut4_I0_O)        0.146     4.412 r  pidBlock/SHARED_FPU/i___219_i_5/O
                         net (fo=3, routed)           0.815     5.227    pidBlock/SHARED_FPU/i___219_i_5_n_0
    SLICE_X8Y134         LUT6 (Prop_lut6_I4_O)        0.328     5.555 f  pidBlock/SHARED_FPU/i___219_i_2/O
                         net (fo=14, routed)          1.019     6.574    pidBlock/SHARED_FPU/i___219_i_2_n_0
    SLICE_X10Y135        LUT2 (Prop_lut2_I1_O)        0.152     6.726 f  pidBlock/SHARED_FPU/i___106_i_3/O
                         net (fo=14, routed)          1.163     7.889    pidBlock/SHARED_FPU/i___106_i_3_n_0
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.376     8.265 r  pidBlock/SHARED_FPU/fract0_i_88/O
                         net (fo=27, routed)          0.605     8.870    pidBlock/SHARED_FPU/fract0_i_88_n_0
    SLICE_X9Y135         LUT3 (Prop_lut3_I1_O)        0.348     9.218 r  pidBlock/SHARED_FPU/fract0_i_103/O
                         net (fo=19, routed)          1.814    11.032    pidBlock/SHARED_FPU/fract0_i_103_n_0
    SLICE_X7Y138         LUT4 (Prop_lut4_I0_O)        0.124    11.156 r  pidBlock/SHARED_FPU/fract0_i_116/O
                         net (fo=2, routed)           0.918    12.074    pidBlock/SHARED_FPU/fract0_i_116_n_0
    SLICE_X8Y138         LUT4 (Prop_lut4_I3_O)        0.124    12.198 r  pidBlock/SHARED_FPU/fract0_i_119/O
                         net (fo=1, routed)           0.286    12.485    pidBlock/SHARED_FPU/fract0_i_119_n_0
    SLICE_X8Y138         LUT6 (Prop_lut6_I5_O)        0.124    12.609 r  pidBlock/SHARED_FPU/fract0_i_78/O
                         net (fo=2, routed)           0.803    13.412    pidBlock/SHARED_FPU/fract0_i_78_n_0
    SLICE_X8Y137         LUT3 (Prop_lut3_I2_O)        0.124    13.536 r  pidBlock/SHARED_FPU/fract0_i_30/O
                         net (fo=1, routed)           0.582    14.118    pidBlock/SHARED_FPU/fractr[11]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    18.154 r  pidBlock/SHARED_FPU/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.156    pidBlock/SHARED_FPU/fract0_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    19.674 f  pidBlock/SHARED_FPU/fract0__0/P[10]
                         net (fo=15, routed)          2.812    22.486    pidBlock/SHARED_FPU/l64_in
    SLICE_X20Y138        LUT4 (Prop_lut4_I3_O)        0.152    22.638 f  pidBlock/SHARED_FPU/i___71_i_10/O
                         net (fo=2, routed)           0.831    23.469    pidBlock/SHARED_FPU/i___71_i_10_n_0
    SLICE_X19Y138        LUT6 (Prop_lut6_I5_O)        0.326    23.795 f  pidBlock/SHARED_FPU/i___71_i_4/O
                         net (fo=14, routed)          1.243    25.039    pidBlock/SHARED_FPU/i___71_i_4_n_0
    SLICE_X20Y138        LUT6 (Prop_lut6_I0_O)        0.124    25.163 r  pidBlock/SHARED_FPU/i___56_i_5/O
                         net (fo=7, routed)           0.809    25.972    pidBlock/SHARED_FPU/i___56_i_5_n_0
    SLICE_X23Y137        LUT6 (Prop_lut6_I0_O)        0.124    26.096 r  pidBlock/SHARED_FPU/i___65_i_2/O
                         net (fo=3, routed)           0.977    27.073    pidBlock/SHARED_FPU/i___65_i_2_n_0
    SLICE_X22Y134        LUT3 (Prop_lut3_I0_O)        0.152    27.225 r  pidBlock/SHARED_FPU/i___136_i_11/O
                         net (fo=2, routed)           0.661    27.886    pidBlock/SHARED_FPU/i___136_i_11_n_0
    SLICE_X23Y136        LUT5 (Prop_lut5_I3_O)        0.332    28.218 r  pidBlock/SHARED_FPU/i___136_i_7/O
                         net (fo=2, routed)           1.299    29.517    pidBlock/SHARED_FPU/i___136_i_7_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124    29.641 r  pidBlock/SHARED_FPU/i___136_i_9/O
                         net (fo=1, routed)           0.000    29.641    pidBlock/SHARED_FPU/i___136_i_9_n_0
    SLICE_X22Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.191 r  pidBlock/SHARED_FPU/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.191    pidBlock/SHARED_FPU/i___136_i_2_n_0
    SLICE_X22Y137        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.413 f  pidBlock/SHARED_FPU/i___136_i_1/O[0]
                         net (fo=4, routed)           1.032    31.445    pidBlock/SHARED_FPU/i___136_i_1_n_7
    SLICE_X24Y136        LUT2 (Prop_lut2_I1_O)        0.327    31.772 r  pidBlock/SHARED_FPU/i___67_i_7/O
                         net (fo=1, routed)           0.441    32.213    pidBlock/SHARED_FPU/i___67_i_7_n_0
    SLICE_X24Y136        LUT6 (Prop_lut6_I5_O)        0.326    32.539 f  pidBlock/SHARED_FPU/i___67_i_3/O
                         net (fo=1, routed)           0.805    33.344    pidBlock/SHARED_FPU/i___67_i_3_n_0
    SLICE_X24Y137        LUT5 (Prop_lut5_I3_O)        0.124    33.468 r  pidBlock/SHARED_FPU/i___67_i_1/O
                         net (fo=55, routed)          0.873    34.341    pidBlock/SHARED_FPU/i___67_i_1_n_0
    SLICE_X24Y138        LUT4 (Prop_lut4_I2_O)        0.124    34.465 r  pidBlock/SHARED_FPU/i___53_i_2/O
                         net (fo=93, routed)          4.031    38.495    pidBlock/SHARED_FPU/i___62_i_5_n_0
    SLICE_X11Y140        LUT3 (Prop_lut3_I0_O)        0.124    38.619 r  pidBlock/SHARED_FPU/output[7]_i_86/O
                         net (fo=45, routed)          3.574    42.193    pidBlock/SHARED_FPU/output[7]_i_86_n_0
    SLICE_X35Y142        LUT2 (Prop_lut2_I1_O)        0.124    42.317 r  pidBlock/SHARED_FPU/output[7]_i_2002/O
                         net (fo=1, routed)           0.000    42.317    pidBlock/SHARED_FPU/output[7]_i_2002_n_0
    SLICE_X35Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.867 r  pidBlock/SHARED_FPU/output_reg[7]_i_1822/CO[3]
                         net (fo=1, routed)           0.000    42.867    pidBlock/SHARED_FPU/output_reg[7]_i_1822_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.981 r  pidBlock/SHARED_FPU/output_reg[7]_i_1454/CO[3]
                         net (fo=1, routed)           0.000    42.981    pidBlock/SHARED_FPU/output_reg[7]_i_1454_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.095 r  pidBlock/SHARED_FPU/output_reg[7]_i_982/CO[3]
                         net (fo=1, routed)           0.000    43.095    pidBlock/SHARED_FPU/output_reg[7]_i_982_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.209 f  pidBlock/SHARED_FPU/output_reg[7]_i_539/CO[3]
                         net (fo=1, routed)           1.156    44.365    pidBlock/SHARED_FPU/orx17_in
    SLICE_X28Y141        LUT4 (Prop_lut4_I0_O)        0.150    44.515 f  pidBlock/SHARED_FPU/output[7]_i_245/O
                         net (fo=1, routed)           0.800    45.315    pidBlock/SHARED_FPU/output[7]_i_245_n_0
    SLICE_X28Y142        LUT5 (Prop_lut5_I4_O)        0.326    45.641 f  pidBlock/SHARED_FPU/output[7]_i_135/O
                         net (fo=1, routed)           0.984    46.625    pidBlock/SHARED_FPU/output[7]_i_135_n_0
    SLICE_X23Y142        LUT6 (Prop_lut6_I5_O)        0.124    46.749 f  pidBlock/SHARED_FPU/output[7]_i_83/O
                         net (fo=1, routed)           0.799    47.548    pidBlock/SHARED_FPU/output[7]_i_83_n_0
    SLICE_X23Y143        LUT4 (Prop_lut4_I3_O)        0.124    47.672 f  pidBlock/SHARED_FPU/output[7]_i_54/O
                         net (fo=1, routed)           0.404    48.076    pidBlock/SHARED_FPU/output[7]_i_54_n_0
    SLICE_X23Y141        LUT5 (Prop_lut5_I1_O)        0.124    48.200 f  pidBlock/SHARED_FPU/output[7]_i_21/O
                         net (fo=1, routed)           0.725    48.925    pidBlock/SHARED_FPU/output[7]_i_21_n_0
    SLICE_X28Y140        LUT6 (Prop_lut6_I3_O)        0.124    49.049 r  pidBlock/SHARED_FPU/output[7]_i_6/O
                         net (fo=29, routed)          1.182    50.232    pidBlock/SHARED_FPU/output[7]_i_6_n_0
    SLICE_X33Y138        LUT6 (Prop_lut6_I1_O)        0.124    50.356 r  pidBlock/SHARED_FPU/output[2]_i_9/O
                         net (fo=25, routed)          0.976    51.332    pidBlock/SHARED_FPU/output[2]_i_9_n_0
    SLICE_X32Y135        LUT6 (Prop_lut6_I2_O)        0.124    51.456 r  pidBlock/SHARED_FPU/output[-16]_i_2/O
                         net (fo=1, routed)           1.287    52.743    pidBlock/SHARED_FPU/output[-16]_i_2_n_0
    SLICE_X32Y125        LUT5 (Prop_lut5_I0_O)        0.124    52.867 r  pidBlock/SHARED_FPU/output[-16]_i_1/O
                         net (fo=1, routed)           0.000    52.867    pidBlock/SHARED_FPU/output[-16]_i_1_n_0
    SLICE_X32Y125        FDRE                                         r  pidBlock/SHARED_FPU/output_reg[-16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/input1_reg[-13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/SHARED_FPU/output_reg[-3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.792ns  (logic 13.347ns (25.282%)  route 39.445ns (74.718%))
  Logic Levels:           40  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=3 LUT3=4 LUT4=7 LUT5=6 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE                         0.000     0.000 r  pidBlock/input1_reg[-13]/C
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  pidBlock/input1_reg[-13]/Q
                         net (fo=29, routed)          3.810     4.266    pidBlock/SHARED_FPU/Q[10]
    SLICE_X8Y133         LUT4 (Prop_lut4_I0_O)        0.146     4.412 r  pidBlock/SHARED_FPU/i___219_i_5/O
                         net (fo=3, routed)           0.815     5.227    pidBlock/SHARED_FPU/i___219_i_5_n_0
    SLICE_X8Y134         LUT6 (Prop_lut6_I4_O)        0.328     5.555 f  pidBlock/SHARED_FPU/i___219_i_2/O
                         net (fo=14, routed)          1.019     6.574    pidBlock/SHARED_FPU/i___219_i_2_n_0
    SLICE_X10Y135        LUT2 (Prop_lut2_I1_O)        0.152     6.726 f  pidBlock/SHARED_FPU/i___106_i_3/O
                         net (fo=14, routed)          1.163     7.889    pidBlock/SHARED_FPU/i___106_i_3_n_0
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.376     8.265 r  pidBlock/SHARED_FPU/fract0_i_88/O
                         net (fo=27, routed)          0.605     8.870    pidBlock/SHARED_FPU/fract0_i_88_n_0
    SLICE_X9Y135         LUT3 (Prop_lut3_I1_O)        0.348     9.218 r  pidBlock/SHARED_FPU/fract0_i_103/O
                         net (fo=19, routed)          1.814    11.032    pidBlock/SHARED_FPU/fract0_i_103_n_0
    SLICE_X7Y138         LUT4 (Prop_lut4_I0_O)        0.124    11.156 r  pidBlock/SHARED_FPU/fract0_i_116/O
                         net (fo=2, routed)           0.918    12.074    pidBlock/SHARED_FPU/fract0_i_116_n_0
    SLICE_X8Y138         LUT4 (Prop_lut4_I3_O)        0.124    12.198 r  pidBlock/SHARED_FPU/fract0_i_119/O
                         net (fo=1, routed)           0.286    12.485    pidBlock/SHARED_FPU/fract0_i_119_n_0
    SLICE_X8Y138         LUT6 (Prop_lut6_I5_O)        0.124    12.609 r  pidBlock/SHARED_FPU/fract0_i_78/O
                         net (fo=2, routed)           0.803    13.412    pidBlock/SHARED_FPU/fract0_i_78_n_0
    SLICE_X8Y137         LUT3 (Prop_lut3_I2_O)        0.124    13.536 r  pidBlock/SHARED_FPU/fract0_i_30/O
                         net (fo=1, routed)           0.582    14.118    pidBlock/SHARED_FPU/fractr[11]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    18.154 r  pidBlock/SHARED_FPU/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.156    pidBlock/SHARED_FPU/fract0_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    19.674 f  pidBlock/SHARED_FPU/fract0__0/P[10]
                         net (fo=15, routed)          2.812    22.486    pidBlock/SHARED_FPU/l64_in
    SLICE_X20Y138        LUT4 (Prop_lut4_I3_O)        0.152    22.638 f  pidBlock/SHARED_FPU/i___71_i_10/O
                         net (fo=2, routed)           0.831    23.469    pidBlock/SHARED_FPU/i___71_i_10_n_0
    SLICE_X19Y138        LUT6 (Prop_lut6_I5_O)        0.326    23.795 f  pidBlock/SHARED_FPU/i___71_i_4/O
                         net (fo=14, routed)          1.243    25.039    pidBlock/SHARED_FPU/i___71_i_4_n_0
    SLICE_X20Y138        LUT6 (Prop_lut6_I0_O)        0.124    25.163 r  pidBlock/SHARED_FPU/i___56_i_5/O
                         net (fo=7, routed)           0.809    25.972    pidBlock/SHARED_FPU/i___56_i_5_n_0
    SLICE_X23Y137        LUT6 (Prop_lut6_I0_O)        0.124    26.096 r  pidBlock/SHARED_FPU/i___65_i_2/O
                         net (fo=3, routed)           0.977    27.073    pidBlock/SHARED_FPU/i___65_i_2_n_0
    SLICE_X22Y134        LUT3 (Prop_lut3_I0_O)        0.152    27.225 r  pidBlock/SHARED_FPU/i___136_i_11/O
                         net (fo=2, routed)           0.661    27.886    pidBlock/SHARED_FPU/i___136_i_11_n_0
    SLICE_X23Y136        LUT5 (Prop_lut5_I3_O)        0.332    28.218 r  pidBlock/SHARED_FPU/i___136_i_7/O
                         net (fo=2, routed)           1.299    29.517    pidBlock/SHARED_FPU/i___136_i_7_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124    29.641 r  pidBlock/SHARED_FPU/i___136_i_9/O
                         net (fo=1, routed)           0.000    29.641    pidBlock/SHARED_FPU/i___136_i_9_n_0
    SLICE_X22Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.191 r  pidBlock/SHARED_FPU/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.191    pidBlock/SHARED_FPU/i___136_i_2_n_0
    SLICE_X22Y137        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.413 f  pidBlock/SHARED_FPU/i___136_i_1/O[0]
                         net (fo=4, routed)           1.032    31.445    pidBlock/SHARED_FPU/i___136_i_1_n_7
    SLICE_X24Y136        LUT2 (Prop_lut2_I1_O)        0.327    31.772 r  pidBlock/SHARED_FPU/i___67_i_7/O
                         net (fo=1, routed)           0.441    32.213    pidBlock/SHARED_FPU/i___67_i_7_n_0
    SLICE_X24Y136        LUT6 (Prop_lut6_I5_O)        0.326    32.539 f  pidBlock/SHARED_FPU/i___67_i_3/O
                         net (fo=1, routed)           0.805    33.344    pidBlock/SHARED_FPU/i___67_i_3_n_0
    SLICE_X24Y137        LUT5 (Prop_lut5_I3_O)        0.124    33.468 r  pidBlock/SHARED_FPU/i___67_i_1/O
                         net (fo=55, routed)          0.873    34.341    pidBlock/SHARED_FPU/i___67_i_1_n_0
    SLICE_X24Y138        LUT4 (Prop_lut4_I2_O)        0.124    34.465 r  pidBlock/SHARED_FPU/i___53_i_2/O
                         net (fo=93, routed)          4.031    38.495    pidBlock/SHARED_FPU/i___62_i_5_n_0
    SLICE_X11Y140        LUT3 (Prop_lut3_I0_O)        0.124    38.619 r  pidBlock/SHARED_FPU/output[7]_i_86/O
                         net (fo=45, routed)          3.574    42.193    pidBlock/SHARED_FPU/output[7]_i_86_n_0
    SLICE_X35Y142        LUT2 (Prop_lut2_I1_O)        0.124    42.317 r  pidBlock/SHARED_FPU/output[7]_i_2002/O
                         net (fo=1, routed)           0.000    42.317    pidBlock/SHARED_FPU/output[7]_i_2002_n_0
    SLICE_X35Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.867 r  pidBlock/SHARED_FPU/output_reg[7]_i_1822/CO[3]
                         net (fo=1, routed)           0.000    42.867    pidBlock/SHARED_FPU/output_reg[7]_i_1822_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.981 r  pidBlock/SHARED_FPU/output_reg[7]_i_1454/CO[3]
                         net (fo=1, routed)           0.000    42.981    pidBlock/SHARED_FPU/output_reg[7]_i_1454_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.095 r  pidBlock/SHARED_FPU/output_reg[7]_i_982/CO[3]
                         net (fo=1, routed)           0.000    43.095    pidBlock/SHARED_FPU/output_reg[7]_i_982_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.209 f  pidBlock/SHARED_FPU/output_reg[7]_i_539/CO[3]
                         net (fo=1, routed)           1.156    44.365    pidBlock/SHARED_FPU/orx17_in
    SLICE_X28Y141        LUT4 (Prop_lut4_I0_O)        0.150    44.515 f  pidBlock/SHARED_FPU/output[7]_i_245/O
                         net (fo=1, routed)           0.800    45.315    pidBlock/SHARED_FPU/output[7]_i_245_n_0
    SLICE_X28Y142        LUT5 (Prop_lut5_I4_O)        0.326    45.641 f  pidBlock/SHARED_FPU/output[7]_i_135/O
                         net (fo=1, routed)           0.984    46.625    pidBlock/SHARED_FPU/output[7]_i_135_n_0
    SLICE_X23Y142        LUT6 (Prop_lut6_I5_O)        0.124    46.749 f  pidBlock/SHARED_FPU/output[7]_i_83/O
                         net (fo=1, routed)           0.799    47.548    pidBlock/SHARED_FPU/output[7]_i_83_n_0
    SLICE_X23Y143        LUT4 (Prop_lut4_I3_O)        0.124    47.672 f  pidBlock/SHARED_FPU/output[7]_i_54/O
                         net (fo=1, routed)           0.404    48.076    pidBlock/SHARED_FPU/output[7]_i_54_n_0
    SLICE_X23Y141        LUT5 (Prop_lut5_I1_O)        0.124    48.200 f  pidBlock/SHARED_FPU/output[7]_i_21/O
                         net (fo=1, routed)           0.725    48.925    pidBlock/SHARED_FPU/output[7]_i_21_n_0
    SLICE_X28Y140        LUT6 (Prop_lut6_I3_O)        0.124    49.049 r  pidBlock/SHARED_FPU/output[7]_i_6/O
                         net (fo=29, routed)          1.182    50.232    pidBlock/SHARED_FPU/output[7]_i_6_n_0
    SLICE_X33Y138        LUT6 (Prop_lut6_I1_O)        0.124    50.356 r  pidBlock/SHARED_FPU/output[2]_i_9/O
                         net (fo=25, routed)          0.949    51.305    pidBlock/SHARED_FPU/output[2]_i_9_n_0
    SLICE_X34Y140        LUT6 (Prop_lut6_I2_O)        0.124    51.429 r  pidBlock/SHARED_FPU/output[-3]_i_2/O
                         net (fo=1, routed)           1.240    52.668    pidBlock/SHARED_FPU/output[-3]_i_2_n_0
    SLICE_X34Y127        LUT5 (Prop_lut5_I0_O)        0.124    52.792 r  pidBlock/SHARED_FPU/output[-3]_i_1/O
                         net (fo=1, routed)           0.000    52.792    pidBlock/SHARED_FPU/output[-3]_i_1_n_0
    SLICE_X34Y127        FDRE                                         r  pidBlock/SHARED_FPU/output_reg[-3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/input1_reg[-13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/SHARED_FPU/output_reg[-20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.732ns  (logic 13.347ns (25.311%)  route 39.385ns (74.689%))
  Logic Levels:           40  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=3 LUT3=4 LUT4=7 LUT5=6 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE                         0.000     0.000 r  pidBlock/input1_reg[-13]/C
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  pidBlock/input1_reg[-13]/Q
                         net (fo=29, routed)          3.810     4.266    pidBlock/SHARED_FPU/Q[10]
    SLICE_X8Y133         LUT4 (Prop_lut4_I0_O)        0.146     4.412 r  pidBlock/SHARED_FPU/i___219_i_5/O
                         net (fo=3, routed)           0.815     5.227    pidBlock/SHARED_FPU/i___219_i_5_n_0
    SLICE_X8Y134         LUT6 (Prop_lut6_I4_O)        0.328     5.555 f  pidBlock/SHARED_FPU/i___219_i_2/O
                         net (fo=14, routed)          1.019     6.574    pidBlock/SHARED_FPU/i___219_i_2_n_0
    SLICE_X10Y135        LUT2 (Prop_lut2_I1_O)        0.152     6.726 f  pidBlock/SHARED_FPU/i___106_i_3/O
                         net (fo=14, routed)          1.163     7.889    pidBlock/SHARED_FPU/i___106_i_3_n_0
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.376     8.265 r  pidBlock/SHARED_FPU/fract0_i_88/O
                         net (fo=27, routed)          0.605     8.870    pidBlock/SHARED_FPU/fract0_i_88_n_0
    SLICE_X9Y135         LUT3 (Prop_lut3_I1_O)        0.348     9.218 r  pidBlock/SHARED_FPU/fract0_i_103/O
                         net (fo=19, routed)          1.814    11.032    pidBlock/SHARED_FPU/fract0_i_103_n_0
    SLICE_X7Y138         LUT4 (Prop_lut4_I0_O)        0.124    11.156 r  pidBlock/SHARED_FPU/fract0_i_116/O
                         net (fo=2, routed)           0.918    12.074    pidBlock/SHARED_FPU/fract0_i_116_n_0
    SLICE_X8Y138         LUT4 (Prop_lut4_I3_O)        0.124    12.198 r  pidBlock/SHARED_FPU/fract0_i_119/O
                         net (fo=1, routed)           0.286    12.485    pidBlock/SHARED_FPU/fract0_i_119_n_0
    SLICE_X8Y138         LUT6 (Prop_lut6_I5_O)        0.124    12.609 r  pidBlock/SHARED_FPU/fract0_i_78/O
                         net (fo=2, routed)           0.803    13.412    pidBlock/SHARED_FPU/fract0_i_78_n_0
    SLICE_X8Y137         LUT3 (Prop_lut3_I2_O)        0.124    13.536 r  pidBlock/SHARED_FPU/fract0_i_30/O
                         net (fo=1, routed)           0.582    14.118    pidBlock/SHARED_FPU/fractr[11]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    18.154 r  pidBlock/SHARED_FPU/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.156    pidBlock/SHARED_FPU/fract0_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    19.674 f  pidBlock/SHARED_FPU/fract0__0/P[10]
                         net (fo=15, routed)          2.812    22.486    pidBlock/SHARED_FPU/l64_in
    SLICE_X20Y138        LUT4 (Prop_lut4_I3_O)        0.152    22.638 f  pidBlock/SHARED_FPU/i___71_i_10/O
                         net (fo=2, routed)           0.831    23.469    pidBlock/SHARED_FPU/i___71_i_10_n_0
    SLICE_X19Y138        LUT6 (Prop_lut6_I5_O)        0.326    23.795 f  pidBlock/SHARED_FPU/i___71_i_4/O
                         net (fo=14, routed)          1.243    25.039    pidBlock/SHARED_FPU/i___71_i_4_n_0
    SLICE_X20Y138        LUT6 (Prop_lut6_I0_O)        0.124    25.163 r  pidBlock/SHARED_FPU/i___56_i_5/O
                         net (fo=7, routed)           0.809    25.972    pidBlock/SHARED_FPU/i___56_i_5_n_0
    SLICE_X23Y137        LUT6 (Prop_lut6_I0_O)        0.124    26.096 r  pidBlock/SHARED_FPU/i___65_i_2/O
                         net (fo=3, routed)           0.977    27.073    pidBlock/SHARED_FPU/i___65_i_2_n_0
    SLICE_X22Y134        LUT3 (Prop_lut3_I0_O)        0.152    27.225 r  pidBlock/SHARED_FPU/i___136_i_11/O
                         net (fo=2, routed)           0.661    27.886    pidBlock/SHARED_FPU/i___136_i_11_n_0
    SLICE_X23Y136        LUT5 (Prop_lut5_I3_O)        0.332    28.218 r  pidBlock/SHARED_FPU/i___136_i_7/O
                         net (fo=2, routed)           1.299    29.517    pidBlock/SHARED_FPU/i___136_i_7_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124    29.641 r  pidBlock/SHARED_FPU/i___136_i_9/O
                         net (fo=1, routed)           0.000    29.641    pidBlock/SHARED_FPU/i___136_i_9_n_0
    SLICE_X22Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.191 r  pidBlock/SHARED_FPU/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.191    pidBlock/SHARED_FPU/i___136_i_2_n_0
    SLICE_X22Y137        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.413 f  pidBlock/SHARED_FPU/i___136_i_1/O[0]
                         net (fo=4, routed)           1.032    31.445    pidBlock/SHARED_FPU/i___136_i_1_n_7
    SLICE_X24Y136        LUT2 (Prop_lut2_I1_O)        0.327    31.772 r  pidBlock/SHARED_FPU/i___67_i_7/O
                         net (fo=1, routed)           0.441    32.213    pidBlock/SHARED_FPU/i___67_i_7_n_0
    SLICE_X24Y136        LUT6 (Prop_lut6_I5_O)        0.326    32.539 f  pidBlock/SHARED_FPU/i___67_i_3/O
                         net (fo=1, routed)           0.805    33.344    pidBlock/SHARED_FPU/i___67_i_3_n_0
    SLICE_X24Y137        LUT5 (Prop_lut5_I3_O)        0.124    33.468 r  pidBlock/SHARED_FPU/i___67_i_1/O
                         net (fo=55, routed)          0.873    34.341    pidBlock/SHARED_FPU/i___67_i_1_n_0
    SLICE_X24Y138        LUT4 (Prop_lut4_I2_O)        0.124    34.465 r  pidBlock/SHARED_FPU/i___53_i_2/O
                         net (fo=93, routed)          4.031    38.495    pidBlock/SHARED_FPU/i___62_i_5_n_0
    SLICE_X11Y140        LUT3 (Prop_lut3_I0_O)        0.124    38.619 r  pidBlock/SHARED_FPU/output[7]_i_86/O
                         net (fo=45, routed)          3.574    42.193    pidBlock/SHARED_FPU/output[7]_i_86_n_0
    SLICE_X35Y142        LUT2 (Prop_lut2_I1_O)        0.124    42.317 r  pidBlock/SHARED_FPU/output[7]_i_2002/O
                         net (fo=1, routed)           0.000    42.317    pidBlock/SHARED_FPU/output[7]_i_2002_n_0
    SLICE_X35Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.867 r  pidBlock/SHARED_FPU/output_reg[7]_i_1822/CO[3]
                         net (fo=1, routed)           0.000    42.867    pidBlock/SHARED_FPU/output_reg[7]_i_1822_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.981 r  pidBlock/SHARED_FPU/output_reg[7]_i_1454/CO[3]
                         net (fo=1, routed)           0.000    42.981    pidBlock/SHARED_FPU/output_reg[7]_i_1454_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.095 r  pidBlock/SHARED_FPU/output_reg[7]_i_982/CO[3]
                         net (fo=1, routed)           0.000    43.095    pidBlock/SHARED_FPU/output_reg[7]_i_982_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.209 f  pidBlock/SHARED_FPU/output_reg[7]_i_539/CO[3]
                         net (fo=1, routed)           1.156    44.365    pidBlock/SHARED_FPU/orx17_in
    SLICE_X28Y141        LUT4 (Prop_lut4_I0_O)        0.150    44.515 f  pidBlock/SHARED_FPU/output[7]_i_245/O
                         net (fo=1, routed)           0.800    45.315    pidBlock/SHARED_FPU/output[7]_i_245_n_0
    SLICE_X28Y142        LUT5 (Prop_lut5_I4_O)        0.326    45.641 f  pidBlock/SHARED_FPU/output[7]_i_135/O
                         net (fo=1, routed)           0.984    46.625    pidBlock/SHARED_FPU/output[7]_i_135_n_0
    SLICE_X23Y142        LUT6 (Prop_lut6_I5_O)        0.124    46.749 f  pidBlock/SHARED_FPU/output[7]_i_83/O
                         net (fo=1, routed)           0.799    47.548    pidBlock/SHARED_FPU/output[7]_i_83_n_0
    SLICE_X23Y143        LUT4 (Prop_lut4_I3_O)        0.124    47.672 f  pidBlock/SHARED_FPU/output[7]_i_54/O
                         net (fo=1, routed)           0.404    48.076    pidBlock/SHARED_FPU/output[7]_i_54_n_0
    SLICE_X23Y141        LUT5 (Prop_lut5_I1_O)        0.124    48.200 f  pidBlock/SHARED_FPU/output[7]_i_21/O
                         net (fo=1, routed)           0.725    48.925    pidBlock/SHARED_FPU/output[7]_i_21_n_0
    SLICE_X28Y140        LUT6 (Prop_lut6_I3_O)        0.124    49.049 r  pidBlock/SHARED_FPU/output[7]_i_6/O
                         net (fo=29, routed)          1.182    50.232    pidBlock/SHARED_FPU/output[7]_i_6_n_0
    SLICE_X33Y138        LUT6 (Prop_lut6_I1_O)        0.124    50.356 r  pidBlock/SHARED_FPU/output[2]_i_9/O
                         net (fo=25, routed)          1.218    51.574    pidBlock/SHARED_FPU/output[2]_i_9_n_0
    SLICE_X32Y136        LUT6 (Prop_lut6_I2_O)        0.124    51.698 r  pidBlock/SHARED_FPU/output[-20]_i_2/O
                         net (fo=1, routed)           0.910    52.608    pidBlock/SHARED_FPU/output[-20]_i_2_n_0
    SLICE_X32Y123        LUT5 (Prop_lut5_I0_O)        0.124    52.732 r  pidBlock/SHARED_FPU/output[-20]_i_1/O
                         net (fo=1, routed)           0.000    52.732    pidBlock/SHARED_FPU/output[-20]_i_1_n_0
    SLICE_X32Y123        FDRE                                         r  pidBlock/SHARED_FPU/output_reg[-20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/input1_reg[-13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/SHARED_FPU/output_reg[-12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.714ns  (logic 13.347ns (25.320%)  route 39.367ns (74.680%))
  Logic Levels:           40  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=3 LUT3=4 LUT4=7 LUT5=6 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE                         0.000     0.000 r  pidBlock/input1_reg[-13]/C
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  pidBlock/input1_reg[-13]/Q
                         net (fo=29, routed)          3.810     4.266    pidBlock/SHARED_FPU/Q[10]
    SLICE_X8Y133         LUT4 (Prop_lut4_I0_O)        0.146     4.412 r  pidBlock/SHARED_FPU/i___219_i_5/O
                         net (fo=3, routed)           0.815     5.227    pidBlock/SHARED_FPU/i___219_i_5_n_0
    SLICE_X8Y134         LUT6 (Prop_lut6_I4_O)        0.328     5.555 f  pidBlock/SHARED_FPU/i___219_i_2/O
                         net (fo=14, routed)          1.019     6.574    pidBlock/SHARED_FPU/i___219_i_2_n_0
    SLICE_X10Y135        LUT2 (Prop_lut2_I1_O)        0.152     6.726 f  pidBlock/SHARED_FPU/i___106_i_3/O
                         net (fo=14, routed)          1.163     7.889    pidBlock/SHARED_FPU/i___106_i_3_n_0
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.376     8.265 r  pidBlock/SHARED_FPU/fract0_i_88/O
                         net (fo=27, routed)          0.605     8.870    pidBlock/SHARED_FPU/fract0_i_88_n_0
    SLICE_X9Y135         LUT3 (Prop_lut3_I1_O)        0.348     9.218 r  pidBlock/SHARED_FPU/fract0_i_103/O
                         net (fo=19, routed)          1.814    11.032    pidBlock/SHARED_FPU/fract0_i_103_n_0
    SLICE_X7Y138         LUT4 (Prop_lut4_I0_O)        0.124    11.156 r  pidBlock/SHARED_FPU/fract0_i_116/O
                         net (fo=2, routed)           0.918    12.074    pidBlock/SHARED_FPU/fract0_i_116_n_0
    SLICE_X8Y138         LUT4 (Prop_lut4_I3_O)        0.124    12.198 r  pidBlock/SHARED_FPU/fract0_i_119/O
                         net (fo=1, routed)           0.286    12.485    pidBlock/SHARED_FPU/fract0_i_119_n_0
    SLICE_X8Y138         LUT6 (Prop_lut6_I5_O)        0.124    12.609 r  pidBlock/SHARED_FPU/fract0_i_78/O
                         net (fo=2, routed)           0.803    13.412    pidBlock/SHARED_FPU/fract0_i_78_n_0
    SLICE_X8Y137         LUT3 (Prop_lut3_I2_O)        0.124    13.536 r  pidBlock/SHARED_FPU/fract0_i_30/O
                         net (fo=1, routed)           0.582    14.118    pidBlock/SHARED_FPU/fractr[11]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    18.154 r  pidBlock/SHARED_FPU/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.156    pidBlock/SHARED_FPU/fract0_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    19.674 f  pidBlock/SHARED_FPU/fract0__0/P[10]
                         net (fo=15, routed)          2.812    22.486    pidBlock/SHARED_FPU/l64_in
    SLICE_X20Y138        LUT4 (Prop_lut4_I3_O)        0.152    22.638 f  pidBlock/SHARED_FPU/i___71_i_10/O
                         net (fo=2, routed)           0.831    23.469    pidBlock/SHARED_FPU/i___71_i_10_n_0
    SLICE_X19Y138        LUT6 (Prop_lut6_I5_O)        0.326    23.795 f  pidBlock/SHARED_FPU/i___71_i_4/O
                         net (fo=14, routed)          1.243    25.039    pidBlock/SHARED_FPU/i___71_i_4_n_0
    SLICE_X20Y138        LUT6 (Prop_lut6_I0_O)        0.124    25.163 r  pidBlock/SHARED_FPU/i___56_i_5/O
                         net (fo=7, routed)           0.809    25.972    pidBlock/SHARED_FPU/i___56_i_5_n_0
    SLICE_X23Y137        LUT6 (Prop_lut6_I0_O)        0.124    26.096 r  pidBlock/SHARED_FPU/i___65_i_2/O
                         net (fo=3, routed)           0.977    27.073    pidBlock/SHARED_FPU/i___65_i_2_n_0
    SLICE_X22Y134        LUT3 (Prop_lut3_I0_O)        0.152    27.225 r  pidBlock/SHARED_FPU/i___136_i_11/O
                         net (fo=2, routed)           0.661    27.886    pidBlock/SHARED_FPU/i___136_i_11_n_0
    SLICE_X23Y136        LUT5 (Prop_lut5_I3_O)        0.332    28.218 r  pidBlock/SHARED_FPU/i___136_i_7/O
                         net (fo=2, routed)           1.299    29.517    pidBlock/SHARED_FPU/i___136_i_7_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124    29.641 r  pidBlock/SHARED_FPU/i___136_i_9/O
                         net (fo=1, routed)           0.000    29.641    pidBlock/SHARED_FPU/i___136_i_9_n_0
    SLICE_X22Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.191 r  pidBlock/SHARED_FPU/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.191    pidBlock/SHARED_FPU/i___136_i_2_n_0
    SLICE_X22Y137        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.413 f  pidBlock/SHARED_FPU/i___136_i_1/O[0]
                         net (fo=4, routed)           1.032    31.445    pidBlock/SHARED_FPU/i___136_i_1_n_7
    SLICE_X24Y136        LUT2 (Prop_lut2_I1_O)        0.327    31.772 r  pidBlock/SHARED_FPU/i___67_i_7/O
                         net (fo=1, routed)           0.441    32.213    pidBlock/SHARED_FPU/i___67_i_7_n_0
    SLICE_X24Y136        LUT6 (Prop_lut6_I5_O)        0.326    32.539 f  pidBlock/SHARED_FPU/i___67_i_3/O
                         net (fo=1, routed)           0.805    33.344    pidBlock/SHARED_FPU/i___67_i_3_n_0
    SLICE_X24Y137        LUT5 (Prop_lut5_I3_O)        0.124    33.468 r  pidBlock/SHARED_FPU/i___67_i_1/O
                         net (fo=55, routed)          0.873    34.341    pidBlock/SHARED_FPU/i___67_i_1_n_0
    SLICE_X24Y138        LUT4 (Prop_lut4_I2_O)        0.124    34.465 r  pidBlock/SHARED_FPU/i___53_i_2/O
                         net (fo=93, routed)          4.031    38.495    pidBlock/SHARED_FPU/i___62_i_5_n_0
    SLICE_X11Y140        LUT3 (Prop_lut3_I0_O)        0.124    38.619 r  pidBlock/SHARED_FPU/output[7]_i_86/O
                         net (fo=45, routed)          3.574    42.193    pidBlock/SHARED_FPU/output[7]_i_86_n_0
    SLICE_X35Y142        LUT2 (Prop_lut2_I1_O)        0.124    42.317 r  pidBlock/SHARED_FPU/output[7]_i_2002/O
                         net (fo=1, routed)           0.000    42.317    pidBlock/SHARED_FPU/output[7]_i_2002_n_0
    SLICE_X35Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.867 r  pidBlock/SHARED_FPU/output_reg[7]_i_1822/CO[3]
                         net (fo=1, routed)           0.000    42.867    pidBlock/SHARED_FPU/output_reg[7]_i_1822_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.981 r  pidBlock/SHARED_FPU/output_reg[7]_i_1454/CO[3]
                         net (fo=1, routed)           0.000    42.981    pidBlock/SHARED_FPU/output_reg[7]_i_1454_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.095 r  pidBlock/SHARED_FPU/output_reg[7]_i_982/CO[3]
                         net (fo=1, routed)           0.000    43.095    pidBlock/SHARED_FPU/output_reg[7]_i_982_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.209 f  pidBlock/SHARED_FPU/output_reg[7]_i_539/CO[3]
                         net (fo=1, routed)           1.156    44.365    pidBlock/SHARED_FPU/orx17_in
    SLICE_X28Y141        LUT4 (Prop_lut4_I0_O)        0.150    44.515 f  pidBlock/SHARED_FPU/output[7]_i_245/O
                         net (fo=1, routed)           0.800    45.315    pidBlock/SHARED_FPU/output[7]_i_245_n_0
    SLICE_X28Y142        LUT5 (Prop_lut5_I4_O)        0.326    45.641 f  pidBlock/SHARED_FPU/output[7]_i_135/O
                         net (fo=1, routed)           0.984    46.625    pidBlock/SHARED_FPU/output[7]_i_135_n_0
    SLICE_X23Y142        LUT6 (Prop_lut6_I5_O)        0.124    46.749 f  pidBlock/SHARED_FPU/output[7]_i_83/O
                         net (fo=1, routed)           0.799    47.548    pidBlock/SHARED_FPU/output[7]_i_83_n_0
    SLICE_X23Y143        LUT4 (Prop_lut4_I3_O)        0.124    47.672 f  pidBlock/SHARED_FPU/output[7]_i_54/O
                         net (fo=1, routed)           0.404    48.076    pidBlock/SHARED_FPU/output[7]_i_54_n_0
    SLICE_X23Y141        LUT5 (Prop_lut5_I1_O)        0.124    48.200 f  pidBlock/SHARED_FPU/output[7]_i_21/O
                         net (fo=1, routed)           0.725    48.925    pidBlock/SHARED_FPU/output[7]_i_21_n_0
    SLICE_X28Y140        LUT6 (Prop_lut6_I3_O)        0.124    49.049 r  pidBlock/SHARED_FPU/output[7]_i_6/O
                         net (fo=29, routed)          1.182    50.232    pidBlock/SHARED_FPU/output[7]_i_6_n_0
    SLICE_X33Y138        LUT6 (Prop_lut6_I1_O)        0.124    50.356 r  pidBlock/SHARED_FPU/output[2]_i_9/O
                         net (fo=25, routed)          1.312    51.668    pidBlock/SHARED_FPU/output[2]_i_9_n_0
    SLICE_X30Y134        LUT6 (Prop_lut6_I2_O)        0.124    51.792 r  pidBlock/SHARED_FPU/output[-12]_i_2/O
                         net (fo=1, routed)           0.798    52.590    pidBlock/SHARED_FPU/output[-12]_i_2_n_0
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124    52.714 r  pidBlock/SHARED_FPU/output[-12]_i_1/O
                         net (fo=1, routed)           0.000    52.714    pidBlock/SHARED_FPU/output[-12]_i_1_n_0
    SLICE_X30Y126        FDRE                                         r  pidBlock/SHARED_FPU/output_reg[-12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/input1_reg[-13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/SHARED_FPU/output_reg[-18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.704ns  (logic 13.347ns (25.325%)  route 39.357ns (74.675%))
  Logic Levels:           40  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=3 LUT3=4 LUT4=7 LUT5=6 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE                         0.000     0.000 r  pidBlock/input1_reg[-13]/C
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  pidBlock/input1_reg[-13]/Q
                         net (fo=29, routed)          3.810     4.266    pidBlock/SHARED_FPU/Q[10]
    SLICE_X8Y133         LUT4 (Prop_lut4_I0_O)        0.146     4.412 r  pidBlock/SHARED_FPU/i___219_i_5/O
                         net (fo=3, routed)           0.815     5.227    pidBlock/SHARED_FPU/i___219_i_5_n_0
    SLICE_X8Y134         LUT6 (Prop_lut6_I4_O)        0.328     5.555 f  pidBlock/SHARED_FPU/i___219_i_2/O
                         net (fo=14, routed)          1.019     6.574    pidBlock/SHARED_FPU/i___219_i_2_n_0
    SLICE_X10Y135        LUT2 (Prop_lut2_I1_O)        0.152     6.726 f  pidBlock/SHARED_FPU/i___106_i_3/O
                         net (fo=14, routed)          1.163     7.889    pidBlock/SHARED_FPU/i___106_i_3_n_0
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.376     8.265 r  pidBlock/SHARED_FPU/fract0_i_88/O
                         net (fo=27, routed)          0.605     8.870    pidBlock/SHARED_FPU/fract0_i_88_n_0
    SLICE_X9Y135         LUT3 (Prop_lut3_I1_O)        0.348     9.218 r  pidBlock/SHARED_FPU/fract0_i_103/O
                         net (fo=19, routed)          1.814    11.032    pidBlock/SHARED_FPU/fract0_i_103_n_0
    SLICE_X7Y138         LUT4 (Prop_lut4_I0_O)        0.124    11.156 r  pidBlock/SHARED_FPU/fract0_i_116/O
                         net (fo=2, routed)           0.918    12.074    pidBlock/SHARED_FPU/fract0_i_116_n_0
    SLICE_X8Y138         LUT4 (Prop_lut4_I3_O)        0.124    12.198 r  pidBlock/SHARED_FPU/fract0_i_119/O
                         net (fo=1, routed)           0.286    12.485    pidBlock/SHARED_FPU/fract0_i_119_n_0
    SLICE_X8Y138         LUT6 (Prop_lut6_I5_O)        0.124    12.609 r  pidBlock/SHARED_FPU/fract0_i_78/O
                         net (fo=2, routed)           0.803    13.412    pidBlock/SHARED_FPU/fract0_i_78_n_0
    SLICE_X8Y137         LUT3 (Prop_lut3_I2_O)        0.124    13.536 r  pidBlock/SHARED_FPU/fract0_i_30/O
                         net (fo=1, routed)           0.582    14.118    pidBlock/SHARED_FPU/fractr[11]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    18.154 r  pidBlock/SHARED_FPU/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.156    pidBlock/SHARED_FPU/fract0_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    19.674 f  pidBlock/SHARED_FPU/fract0__0/P[10]
                         net (fo=15, routed)          2.812    22.486    pidBlock/SHARED_FPU/l64_in
    SLICE_X20Y138        LUT4 (Prop_lut4_I3_O)        0.152    22.638 f  pidBlock/SHARED_FPU/i___71_i_10/O
                         net (fo=2, routed)           0.831    23.469    pidBlock/SHARED_FPU/i___71_i_10_n_0
    SLICE_X19Y138        LUT6 (Prop_lut6_I5_O)        0.326    23.795 f  pidBlock/SHARED_FPU/i___71_i_4/O
                         net (fo=14, routed)          1.243    25.039    pidBlock/SHARED_FPU/i___71_i_4_n_0
    SLICE_X20Y138        LUT6 (Prop_lut6_I0_O)        0.124    25.163 r  pidBlock/SHARED_FPU/i___56_i_5/O
                         net (fo=7, routed)           0.809    25.972    pidBlock/SHARED_FPU/i___56_i_5_n_0
    SLICE_X23Y137        LUT6 (Prop_lut6_I0_O)        0.124    26.096 r  pidBlock/SHARED_FPU/i___65_i_2/O
                         net (fo=3, routed)           0.977    27.073    pidBlock/SHARED_FPU/i___65_i_2_n_0
    SLICE_X22Y134        LUT3 (Prop_lut3_I0_O)        0.152    27.225 r  pidBlock/SHARED_FPU/i___136_i_11/O
                         net (fo=2, routed)           0.661    27.886    pidBlock/SHARED_FPU/i___136_i_11_n_0
    SLICE_X23Y136        LUT5 (Prop_lut5_I3_O)        0.332    28.218 r  pidBlock/SHARED_FPU/i___136_i_7/O
                         net (fo=2, routed)           1.299    29.517    pidBlock/SHARED_FPU/i___136_i_7_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124    29.641 r  pidBlock/SHARED_FPU/i___136_i_9/O
                         net (fo=1, routed)           0.000    29.641    pidBlock/SHARED_FPU/i___136_i_9_n_0
    SLICE_X22Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.191 r  pidBlock/SHARED_FPU/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.191    pidBlock/SHARED_FPU/i___136_i_2_n_0
    SLICE_X22Y137        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.413 f  pidBlock/SHARED_FPU/i___136_i_1/O[0]
                         net (fo=4, routed)           1.032    31.445    pidBlock/SHARED_FPU/i___136_i_1_n_7
    SLICE_X24Y136        LUT2 (Prop_lut2_I1_O)        0.327    31.772 r  pidBlock/SHARED_FPU/i___67_i_7/O
                         net (fo=1, routed)           0.441    32.213    pidBlock/SHARED_FPU/i___67_i_7_n_0
    SLICE_X24Y136        LUT6 (Prop_lut6_I5_O)        0.326    32.539 f  pidBlock/SHARED_FPU/i___67_i_3/O
                         net (fo=1, routed)           0.805    33.344    pidBlock/SHARED_FPU/i___67_i_3_n_0
    SLICE_X24Y137        LUT5 (Prop_lut5_I3_O)        0.124    33.468 r  pidBlock/SHARED_FPU/i___67_i_1/O
                         net (fo=55, routed)          0.873    34.341    pidBlock/SHARED_FPU/i___67_i_1_n_0
    SLICE_X24Y138        LUT4 (Prop_lut4_I2_O)        0.124    34.465 r  pidBlock/SHARED_FPU/i___53_i_2/O
                         net (fo=93, routed)          4.031    38.495    pidBlock/SHARED_FPU/i___62_i_5_n_0
    SLICE_X11Y140        LUT3 (Prop_lut3_I0_O)        0.124    38.619 r  pidBlock/SHARED_FPU/output[7]_i_86/O
                         net (fo=45, routed)          3.574    42.193    pidBlock/SHARED_FPU/output[7]_i_86_n_0
    SLICE_X35Y142        LUT2 (Prop_lut2_I1_O)        0.124    42.317 r  pidBlock/SHARED_FPU/output[7]_i_2002/O
                         net (fo=1, routed)           0.000    42.317    pidBlock/SHARED_FPU/output[7]_i_2002_n_0
    SLICE_X35Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.867 r  pidBlock/SHARED_FPU/output_reg[7]_i_1822/CO[3]
                         net (fo=1, routed)           0.000    42.867    pidBlock/SHARED_FPU/output_reg[7]_i_1822_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.981 r  pidBlock/SHARED_FPU/output_reg[7]_i_1454/CO[3]
                         net (fo=1, routed)           0.000    42.981    pidBlock/SHARED_FPU/output_reg[7]_i_1454_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.095 r  pidBlock/SHARED_FPU/output_reg[7]_i_982/CO[3]
                         net (fo=1, routed)           0.000    43.095    pidBlock/SHARED_FPU/output_reg[7]_i_982_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.209 f  pidBlock/SHARED_FPU/output_reg[7]_i_539/CO[3]
                         net (fo=1, routed)           1.156    44.365    pidBlock/SHARED_FPU/orx17_in
    SLICE_X28Y141        LUT4 (Prop_lut4_I0_O)        0.150    44.515 f  pidBlock/SHARED_FPU/output[7]_i_245/O
                         net (fo=1, routed)           0.800    45.315    pidBlock/SHARED_FPU/output[7]_i_245_n_0
    SLICE_X28Y142        LUT5 (Prop_lut5_I4_O)        0.326    45.641 f  pidBlock/SHARED_FPU/output[7]_i_135/O
                         net (fo=1, routed)           0.984    46.625    pidBlock/SHARED_FPU/output[7]_i_135_n_0
    SLICE_X23Y142        LUT6 (Prop_lut6_I5_O)        0.124    46.749 f  pidBlock/SHARED_FPU/output[7]_i_83/O
                         net (fo=1, routed)           0.799    47.548    pidBlock/SHARED_FPU/output[7]_i_83_n_0
    SLICE_X23Y143        LUT4 (Prop_lut4_I3_O)        0.124    47.672 f  pidBlock/SHARED_FPU/output[7]_i_54/O
                         net (fo=1, routed)           0.404    48.076    pidBlock/SHARED_FPU/output[7]_i_54_n_0
    SLICE_X23Y141        LUT5 (Prop_lut5_I1_O)        0.124    48.200 f  pidBlock/SHARED_FPU/output[7]_i_21/O
                         net (fo=1, routed)           0.725    48.925    pidBlock/SHARED_FPU/output[7]_i_21_n_0
    SLICE_X28Y140        LUT6 (Prop_lut6_I3_O)        0.124    49.049 r  pidBlock/SHARED_FPU/output[7]_i_6/O
                         net (fo=29, routed)          1.182    50.232    pidBlock/SHARED_FPU/output[7]_i_6_n_0
    SLICE_X33Y138        LUT6 (Prop_lut6_I1_O)        0.124    50.356 r  pidBlock/SHARED_FPU/output[2]_i_9/O
                         net (fo=25, routed)          0.863    51.219    pidBlock/SHARED_FPU/output[2]_i_9_n_0
    SLICE_X32Y136        LUT6 (Prop_lut6_I2_O)        0.124    51.343 r  pidBlock/SHARED_FPU/output[-18]_i_2/O
                         net (fo=1, routed)           1.236    52.580    pidBlock/SHARED_FPU/output[-18]_i_2_n_0
    SLICE_X31Y123        LUT5 (Prop_lut5_I0_O)        0.124    52.704 r  pidBlock/SHARED_FPU/output[-18]_i_1/O
                         net (fo=1, routed)           0.000    52.704    pidBlock/SHARED_FPU/output[-18]_i_1_n_0
    SLICE_X31Y123        FDRE                                         r  pidBlock/SHARED_FPU/output_reg[-18]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2cExternal/I_I2CITF/rd_d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/I_I2CITF/RD_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y120        FDRE                         0.000     0.000 r  i2cExternal/I_I2CITF/rd_d_reg/C
    SLICE_X51Y120        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2cExternal/I_I2CITF/rd_d_reg/Q
                         net (fo=2, routed)           0.067     0.208    i2cExternal/I_I2CITF/rd_d_reg_n_0
    SLICE_X51Y120        FDRE                                         r  i2cExternal/I_I2CITF/RD_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/I_I2CITF/WR_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/WRq_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y120        FDRE                         0.000     0.000 r  i2cExternal/I_I2CITF/WR_reg/C
    SLICE_X52Y120        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  i2cExternal/I_I2CITF/WR_reg/Q
                         net (fo=2, routed)           0.067     0.231    i2cExternal/WR
    SLICE_X52Y120        FDRE                                         r  i2cExternal/WRq_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/PID_PITCH/fpuVal1_reg[-4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/input1_reg[-4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE                         0.000     0.000 r  pidBlock/PID_PITCH/fpuVal1_reg[-4]/C
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pidBlock/PID_PITCH/fpuVal1_reg[-4]/Q
                         net (fo=1, routed)           0.054     0.195    pidBlock/PID_PITCH/fpuVal1_reg[-_n_0_4]
    SLICE_X8Y115         LUT6 (Prop_lut6_I0_O)        0.045     0.240 r  pidBlock/PID_PITCH/input1[-4]_i_1/O
                         net (fo=1, routed)           0.000     0.240    pidBlock/input1[-4]
    SLICE_X8Y115         FDRE                                         r  pidBlock/input1_reg[-4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/PID_PITCH/fpuVal0_reg[-12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/input0_reg[-12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE                         0.000     0.000 r  pidBlock/PID_PITCH/fpuVal0_reg[-12]/C
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pidBlock/PID_PITCH/fpuVal0_reg[-12]/Q
                         net (fo=1, routed)           0.056     0.197    pidBlock/PID_PITCH/fpuVal0_reg[-_n_0_12]
    SLICE_X30Y119        LUT6 (Prop_lut6_I0_O)        0.045     0.242 r  pidBlock/PID_PITCH/input0[-12]_i_1/O
                         net (fo=1, routed)           0.000     0.242    pidBlock/input00_in[-12]
    SLICE_X30Y119        FDRE                                         r  pidBlock/input0_reg[-12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/PID_YAW/error_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/PID_YAW/prevError_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.822%)  route 0.114ns (47.178%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y117        FDRE                         0.000     0.000 r  pidBlock/PID_YAW/error_reg[7]/C
    SLICE_X26Y117        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  pidBlock/PID_YAW/error_reg[7]/Q
                         net (fo=3, routed)           0.114     0.242    pidBlock/PID_YAW/error[7]
    SLICE_X24Y117        FDRE                                         r  pidBlock/PID_YAW/prevError_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/I_I2CITF/RD_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/RDq_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y120        FDRE                         0.000     0.000 r  i2cExternal/I_I2CITF/RD_reg/C
    SLICE_X51Y120        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  i2cExternal/I_I2CITF/RD_reg/Q
                         net (fo=1, routed)           0.119     0.247    i2cExternal/RD
    SLICE_X51Y120        FDRE                                         r  i2cExternal/RDq_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/PID_YAW/error_reg[-12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/PID_YAW/prevError_reg[-12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y118        FDRE                         0.000     0.000 r  pidBlock/PID_YAW/error_reg[-12]/C
    SLICE_X53Y118        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pidBlock/PID_YAW/error_reg[-12]/Q
                         net (fo=3, routed)           0.109     0.250    pidBlock/PID_YAW/error[-12]
    SLICE_X50Y119        FDRE                                         r  pidBlock/PID_YAW/prevError_reg[-12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/PID_YAW/error_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/PID_YAW/prevError_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.128ns (50.934%)  route 0.123ns (49.066%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y117        FDRE                         0.000     0.000 r  pidBlock/PID_YAW/error_reg[5]/C
    SLICE_X26Y117        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  pidBlock/PID_YAW/error_reg[5]/Q
                         net (fo=3, routed)           0.123     0.251    pidBlock/PID_YAW/error[5]
    SLICE_X24Y117        FDRE                                         r  pidBlock/PID_YAW/prevError_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/c3_reg[-20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/data0_reg[-20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/c3_reg[-20]/C
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DIST_MATRIX/matrixReloaded/c3_reg[-20]/Q
                         net (fo=3, routed)           0.066     0.207    DIST_MATRIX/matrixReloaded/c3_reg[-_n_0_20]
    SLICE_X30Y67         LUT6 (Prop_lut6_I2_O)        0.045     0.252 r  DIST_MATRIX/matrixReloaded/data0[-20]_i_1/O
                         net (fo=1, routed)           0.000     0.252    DIST_MATRIX/matrixReloaded/data0[-20]_i_1_n_0
    SLICE_X30Y67         FDRE                                         r  DIST_MATRIX/matrixReloaded/data0_reg[-20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/PID_PITCH/error_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/PID_PITCH/prevError_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDRE                         0.000     0.000 r  pidBlock/PID_PITCH/error_reg[3]/C
    SLICE_X17Y104        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pidBlock/PID_PITCH/error_reg[3]/Q
                         net (fo=3, routed)           0.112     0.253    pidBlock/PID_PITCH/error[3]
    SLICE_X19Y105        FDRE                                         r  pidBlock/PID_PITCH/prevError_reg[3]/D
  -------------------------------------------------------------------    -------------------





