// Seed: 1746974375
module module_0 (
    input tri0 id_0,
    input wire id_1,
    input tri  id_2
);
  wire id_4;
  logic [7:0][1 : 1 'b0] id_5 (
      .id_0(1'b0 | 1),
      .id_1(id_0),
      .id_2(1)
  );
  wire id_6;
  wire id_7;
  wire id_8, id_9;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    input tri0 id_2,
    output wor id_3,
    input wor id_4,
    input uwire id_5,
    input wire id_6,
    input tri id_7
    , id_13,
    input wor id_8,
    output tri1 id_9,
    input supply1 id_10,
    output uwire id_11
);
  wire id_14;
  wor id_15, id_16;
  assign id_16 = 1;
  wire id_17;
  module_0(
      id_6, id_5, id_2
  );
endmodule
