<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_P_B_fe1433a7_A8</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_P_B_fe1433a7_A8'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_P_B_fe1433a7_A8')">rsnoc_z_H_R_U_P_B_fe1433a7_A8</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt"><a href="mod1743.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1743.html#Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1743.html#Toggle" > 82.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1743.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1743.html#inst_tag_243409"  onclick="showContent('inst_tag_243409')">config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s8 cl rt"> 81.03</td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243409_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243409_Cond" >100.00</a></td>
<td class="s2 cl rt"><a href="mod1743.html#inst_tag_243409_Toggle" > 24.14</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243409_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1743.html#inst_tag_243410"  onclick="showContent('inst_tag_243410')">config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s8 cl rt"> 81.03</td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243410_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243410_Cond" >100.00</a></td>
<td class="s2 cl rt"><a href="mod1743.html#inst_tag_243410_Toggle" > 24.14</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243410_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1743.html#inst_tag_243411"  onclick="showContent('inst_tag_243411')">config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s8 cl rt"> 81.03</td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243411_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243411_Cond" >100.00</a></td>
<td class="s2 cl rt"><a href="mod1743.html#inst_tag_243411_Toggle" > 24.14</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243411_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1743.html#inst_tag_243412"  onclick="showContent('inst_tag_243412')">config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s8 cl rt"> 81.03</td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243412_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243412_Cond" >100.00</a></td>
<td class="s2 cl rt"><a href="mod1743.html#inst_tag_243412_Toggle" > 24.14</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243412_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1743.html#inst_tag_243395"  onclick="showContent('inst_tag_243395')">config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243395_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243395_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1743.html#inst_tag_243395_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243395_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1743.html#inst_tag_243396"  onclick="showContent('inst_tag_243396')">config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243396_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243396_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1743.html#inst_tag_243396_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243396_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1743.html#inst_tag_243397"  onclick="showContent('inst_tag_243397')">config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243397_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243397_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1743.html#inst_tag_243397_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243397_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1743.html#inst_tag_243398"  onclick="showContent('inst_tag_243398')">config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243398_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243398_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1743.html#inst_tag_243398_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243398_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1743.html#inst_tag_243405"  onclick="showContent('inst_tag_243405')">config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Iba.ubfe1433a7</a></td>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243405_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243405_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1743.html#inst_tag_243405_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243405_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1743.html#inst_tag_243406"  onclick="showContent('inst_tag_243406')">config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243406_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243406_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1743.html#inst_tag_243406_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243406_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1743.html#inst_tag_243407"  onclick="showContent('inst_tag_243407')">config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243407_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243407_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1743.html#inst_tag_243407_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243407_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1743.html#inst_tag_243408"  onclick="showContent('inst_tag_243408')">config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.TransportToGeneric.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243408_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243408_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1743.html#inst_tag_243408_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243408_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1743.html#inst_tag_243413"  onclick="showContent('inst_tag_243413')">config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243413_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243413_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1743.html#inst_tag_243413_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243413_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1743.html#inst_tag_243414"  onclick="showContent('inst_tag_243414')">config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243414_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243414_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1743.html#inst_tag_243414_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243414_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1743.html#inst_tag_243415"  onclick="showContent('inst_tag_243415')">config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243415_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243415_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1743.html#inst_tag_243415_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243415_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1743.html#inst_tag_243399"  onclick="showContent('inst_tag_243399')">config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243399_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243399_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1743.html#inst_tag_243399_Toggle" > 82.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243399_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1743.html#inst_tag_243400"  onclick="showContent('inst_tag_243400')">config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243400_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243400_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1743.html#inst_tag_243400_Toggle" > 82.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243400_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1743.html#inst_tag_243401"  onclick="showContent('inst_tag_243401')">config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243401_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243401_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1743.html#inst_tag_243401_Toggle" > 82.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243401_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1743.html#inst_tag_243402"  onclick="showContent('inst_tag_243402')">config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243402_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243402_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1743.html#inst_tag_243402_Toggle" > 82.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243402_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1743.html#inst_tag_243403"  onclick="showContent('inst_tag_243403')">config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243403_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243403_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1743.html#inst_tag_243403_Toggle" > 82.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243403_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1743.html#inst_tag_243404"  onclick="showContent('inst_tag_243404')">config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243404_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243404_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1743.html#inst_tag_243404_Toggle" > 82.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243404_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_243409'>
<hr>
<a name="inst_tag_243409"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_243409" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.03</td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243409_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243409_Cond" >100.00</a></td>
<td class="s2 cl rt"><a href="mod1743.html#inst_tag_243409_Toggle" > 24.14</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243409_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.03</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s2 cl rt"> 24.14</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.30</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.89</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1503.html#inst_tag_181942" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243410'>
<hr>
<a name="inst_tag_243410"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_243410" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.03</td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243410_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243410_Cond" >100.00</a></td>
<td class="s2 cl rt"><a href="mod1743.html#inst_tag_243410_Toggle" > 24.14</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243410_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.03</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s2 cl rt"> 24.14</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.30</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.89</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1503.html#inst_tag_181943" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243411'>
<hr>
<a name="inst_tag_243411"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_243411" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.03</td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243411_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243411_Cond" >100.00</a></td>
<td class="s2 cl rt"><a href="mod1743.html#inst_tag_243411_Toggle" > 24.14</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243411_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.03</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s2 cl rt"> 24.14</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.30</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.89</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1503.html#inst_tag_181944" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243412'>
<hr>
<a name="inst_tag_243412"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_243412" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.03</td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243412_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243412_Cond" >100.00</a></td>
<td class="s2 cl rt"><a href="mod1743.html#inst_tag_243412_Toggle" > 24.14</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243412_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.03</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s2 cl rt"> 24.14</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.30</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.89</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1503.html#inst_tag_181945" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243395'>
<hr>
<a name="inst_tag_243395"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy12.html#tag_urg_inst_243395" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243395_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243395_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1743.html#inst_tag_243395_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243395_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 79.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 95.37</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1503.html#inst_tag_181928" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243396'>
<hr>
<a name="inst_tag_243396"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy12.html#tag_urg_inst_243396" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243396_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243396_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1743.html#inst_tag_243396_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243396_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 79.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 95.37</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1503.html#inst_tag_181929" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243397'>
<hr>
<a name="inst_tag_243397"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_243397" >config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243397_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243397_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1743.html#inst_tag_243397_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243397_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 79.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 95.37</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1503.html#inst_tag_181930" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243398'>
<hr>
<a name="inst_tag_243398"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_243398" >config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243398_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243398_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1743.html#inst_tag_243398_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243398_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 79.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 95.37</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1503.html#inst_tag_181931" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243405'>
<hr>
<a name="inst_tag_243405"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy11.html#tag_urg_inst_243405" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Iba.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243405_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243405_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1743.html#inst_tag_243405_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243405_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 79.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 95.37</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1503.html#inst_tag_181938" >Iba</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243406'>
<hr>
<a name="inst_tag_243406"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy11.html#tag_urg_inst_243406" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243406_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243406_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1743.html#inst_tag_243406_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243406_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 79.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 95.37</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1503.html#inst_tag_181939" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243407'>
<hr>
<a name="inst_tag_243407"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy11.html#tag_urg_inst_243407" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243407_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243407_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1743.html#inst_tag_243407_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243407_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 79.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 95.37</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1503.html#inst_tag_181940" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243408'>
<hr>
<a name="inst_tag_243408"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_243408" >config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.TransportToGeneric.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243408_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243408_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1743.html#inst_tag_243408_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243408_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 79.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 95.37</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1503.html#inst_tag_181941" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243413'>
<hr>
<a name="inst_tag_243413"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_243413" >config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243413_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243413_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1743.html#inst_tag_243413_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243413_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 79.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 95.37</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1503.html#inst_tag_181946" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243414'>
<hr>
<a name="inst_tag_243414"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_243414" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243414_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243414_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1743.html#inst_tag_243414_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243414_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 79.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 95.37</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1503.html#inst_tag_181947" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243415'>
<hr>
<a name="inst_tag_243415"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_243415" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243415_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243415_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1743.html#inst_tag_243415_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243415_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 79.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 95.37</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1503.html#inst_tag_181948" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243399'>
<hr>
<a name="inst_tag_243399"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy9.html#tag_urg_inst_243399" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243399_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243399_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1743.html#inst_tag_243399_Toggle" > 82.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243399_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 82.76</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 96.30</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1503.html#inst_tag_181932" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243400'>
<hr>
<a name="inst_tag_243400"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy9.html#tag_urg_inst_243400" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243400_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243400_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1743.html#inst_tag_243400_Toggle" > 82.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243400_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 82.76</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 96.30</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1503.html#inst_tag_181933" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243401'>
<hr>
<a name="inst_tag_243401"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy8.html#tag_urg_inst_243401" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243401_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243401_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1743.html#inst_tag_243401_Toggle" > 82.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243401_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 82.76</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 96.30</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1503.html#inst_tag_181934" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243402'>
<hr>
<a name="inst_tag_243402"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy8.html#tag_urg_inst_243402" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243402_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243402_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1743.html#inst_tag_243402_Toggle" > 82.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243402_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 82.76</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 96.30</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1503.html#inst_tag_181935" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243403'>
<hr>
<a name="inst_tag_243403"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_243403" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243403_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243403_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1743.html#inst_tag_243403_Toggle" > 82.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243403_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 82.76</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 96.30</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1503.html#inst_tag_181936" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243404'>
<hr>
<a name="inst_tag_243404"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_243404" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243404_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243404_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1743.html#inst_tag_243404_Toggle" > 82.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1743.html#inst_tag_243404_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 82.76</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 96.30</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1503.html#inst_tag_181937" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_P_B_fe1433a7_A8'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1743.html" >rsnoc_z_H_R_U_P_B_fe1433a7_A8</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1743.html" >rsnoc_z_H_R_U_P_B_fe1433a7_A8</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1743.html" >rsnoc_z_H_R_U_P_B_fe1433a7_A8</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">23</td>
<td class="rt">79.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">23</td>
<td class="rt">79.31 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1743.html" >rsnoc_z_H_R_U_P_B_fe1433a7_A8</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243409'>
<a name="inst_tag_243409_Line"></a>
<b>Line Coverage for Instance : <a href="mod1743.html#inst_tag_243409" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243409_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1743.html#inst_tag_243409" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243409_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1743.html#inst_tag_243409" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">14</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">14</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243409_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1743.html#inst_tag_243409" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243410'>
<a name="inst_tag_243410_Line"></a>
<b>Line Coverage for Instance : <a href="mod1743.html#inst_tag_243410" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243410_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1743.html#inst_tag_243410" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243410_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1743.html#inst_tag_243410" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">14</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">14</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243410_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1743.html#inst_tag_243410" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243411'>
<a name="inst_tag_243411_Line"></a>
<b>Line Coverage for Instance : <a href="mod1743.html#inst_tag_243411" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243411_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1743.html#inst_tag_243411" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243411_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1743.html#inst_tag_243411" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">14</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">14</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243411_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1743.html#inst_tag_243411" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243412'>
<a name="inst_tag_243412_Line"></a>
<b>Line Coverage for Instance : <a href="mod1743.html#inst_tag_243412" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243412_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1743.html#inst_tag_243412" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243412_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1743.html#inst_tag_243412" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">14</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">14</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243412_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1743.html#inst_tag_243412" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243395'>
<a name="inst_tag_243395_Line"></a>
<b>Line Coverage for Instance : <a href="mod1743.html#inst_tag_243395" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243395_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1743.html#inst_tag_243395" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243395_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1743.html#inst_tag_243395" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243395_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1743.html#inst_tag_243395" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243396'>
<a name="inst_tag_243396_Line"></a>
<b>Line Coverage for Instance : <a href="mod1743.html#inst_tag_243396" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243396_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1743.html#inst_tag_243396" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243396_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1743.html#inst_tag_243396" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243396_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1743.html#inst_tag_243396" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243397'>
<a name="inst_tag_243397_Line"></a>
<b>Line Coverage for Instance : <a href="mod1743.html#inst_tag_243397" >config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243397_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1743.html#inst_tag_243397" >config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243397_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1743.html#inst_tag_243397" >config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243397_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1743.html#inst_tag_243397" >config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243398'>
<a name="inst_tag_243398_Line"></a>
<b>Line Coverage for Instance : <a href="mod1743.html#inst_tag_243398" >config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243398_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1743.html#inst_tag_243398" >config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243398_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1743.html#inst_tag_243398" >config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243398_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1743.html#inst_tag_243398" >config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243405'>
<a name="inst_tag_243405_Line"></a>
<b>Line Coverage for Instance : <a href="mod1743.html#inst_tag_243405" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Iba.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243405_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1743.html#inst_tag_243405" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Iba.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243405_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1743.html#inst_tag_243405" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Iba.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243405_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1743.html#inst_tag_243405" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Iba.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243406'>
<a name="inst_tag_243406_Line"></a>
<b>Line Coverage for Instance : <a href="mod1743.html#inst_tag_243406" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243406_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1743.html#inst_tag_243406" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243406_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1743.html#inst_tag_243406" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243406_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1743.html#inst_tag_243406" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243407'>
<a name="inst_tag_243407_Line"></a>
<b>Line Coverage for Instance : <a href="mod1743.html#inst_tag_243407" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243407_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1743.html#inst_tag_243407" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243407_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1743.html#inst_tag_243407" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243407_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1743.html#inst_tag_243407" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243408'>
<a name="inst_tag_243408_Line"></a>
<b>Line Coverage for Instance : <a href="mod1743.html#inst_tag_243408" >config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243408_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1743.html#inst_tag_243408" >config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243408_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1743.html#inst_tag_243408" >config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243408_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1743.html#inst_tag_243408" >config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243413'>
<a name="inst_tag_243413_Line"></a>
<b>Line Coverage for Instance : <a href="mod1743.html#inst_tag_243413" >config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243413_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1743.html#inst_tag_243413" >config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243413_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1743.html#inst_tag_243413" >config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243413_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1743.html#inst_tag_243413" >config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243414'>
<a name="inst_tag_243414_Line"></a>
<b>Line Coverage for Instance : <a href="mod1743.html#inst_tag_243414" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243414_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1743.html#inst_tag_243414" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243414_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1743.html#inst_tag_243414" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243414_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1743.html#inst_tag_243414" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243415'>
<a name="inst_tag_243415_Line"></a>
<b>Line Coverage for Instance : <a href="mod1743.html#inst_tag_243415" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243415_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1743.html#inst_tag_243415" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243415_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1743.html#inst_tag_243415" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243415_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1743.html#inst_tag_243415" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243399'>
<a name="inst_tag_243399_Line"></a>
<b>Line Coverage for Instance : <a href="mod1743.html#inst_tag_243399" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243399_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1743.html#inst_tag_243399" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243399_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1743.html#inst_tag_243399" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">23</td>
<td class="rt">79.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">23</td>
<td class="rt">79.31 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243399_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1743.html#inst_tag_243399" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243400'>
<a name="inst_tag_243400_Line"></a>
<b>Line Coverage for Instance : <a href="mod1743.html#inst_tag_243400" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243400_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1743.html#inst_tag_243400" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243400_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1743.html#inst_tag_243400" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">23</td>
<td class="rt">79.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">23</td>
<td class="rt">79.31 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243400_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1743.html#inst_tag_243400" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243401'>
<a name="inst_tag_243401_Line"></a>
<b>Line Coverage for Instance : <a href="mod1743.html#inst_tag_243401" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243401_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1743.html#inst_tag_243401" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243401_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1743.html#inst_tag_243401" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">23</td>
<td class="rt">79.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">23</td>
<td class="rt">79.31 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243401_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1743.html#inst_tag_243401" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243402'>
<a name="inst_tag_243402_Line"></a>
<b>Line Coverage for Instance : <a href="mod1743.html#inst_tag_243402" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243402_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1743.html#inst_tag_243402" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243402_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1743.html#inst_tag_243402" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">23</td>
<td class="rt">79.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">23</td>
<td class="rt">79.31 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243402_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1743.html#inst_tag_243402" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243403'>
<a name="inst_tag_243403_Line"></a>
<b>Line Coverage for Instance : <a href="mod1743.html#inst_tag_243403" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243403_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1743.html#inst_tag_243403" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243403_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1743.html#inst_tag_243403" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">23</td>
<td class="rt">79.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">23</td>
<td class="rt">79.31 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243403_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1743.html#inst_tag_243403" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243404'>
<a name="inst_tag_243404_Line"></a>
<b>Line Coverage for Instance : <a href="mod1743.html#inst_tag_243404" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243404_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1743.html#inst_tag_243404" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243404_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1743.html#inst_tag_243404" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">23</td>
<td class="rt">79.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">23</td>
<td class="rt">79.31 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243404_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1743.html#inst_tag_243404" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_243395">
    <li>
      <a href="#inst_tag_243395_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243395_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243395_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243395_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243396">
    <li>
      <a href="#inst_tag_243396_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243396_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243396_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243396_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243397">
    <li>
      <a href="#inst_tag_243397_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243397_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243397_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243397_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243398">
    <li>
      <a href="#inst_tag_243398_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243398_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243398_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243398_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243399">
    <li>
      <a href="#inst_tag_243399_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243399_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243399_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243399_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243400">
    <li>
      <a href="#inst_tag_243400_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243400_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243400_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243400_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243401">
    <li>
      <a href="#inst_tag_243401_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243401_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243401_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243401_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243402">
    <li>
      <a href="#inst_tag_243402_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243402_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243402_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243402_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243403">
    <li>
      <a href="#inst_tag_243403_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243403_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243403_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243403_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243404">
    <li>
      <a href="#inst_tag_243404_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243404_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243404_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243404_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243405">
    <li>
      <a href="#inst_tag_243405_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243405_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243405_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243405_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243406">
    <li>
      <a href="#inst_tag_243406_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243406_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243406_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243406_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243407">
    <li>
      <a href="#inst_tag_243407_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243407_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243407_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243407_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243408">
    <li>
      <a href="#inst_tag_243408_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243408_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243408_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243408_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243409">
    <li>
      <a href="#inst_tag_243409_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243409_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243409_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243409_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243410">
    <li>
      <a href="#inst_tag_243410_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243410_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243410_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243410_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243411">
    <li>
      <a href="#inst_tag_243411_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243411_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243411_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243411_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243412">
    <li>
      <a href="#inst_tag_243412_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243412_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243412_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243412_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243413">
    <li>
      <a href="#inst_tag_243413_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243413_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243413_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243413_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243414">
    <li>
      <a href="#inst_tag_243414_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243414_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243414_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243414_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243415">
    <li>
      <a href="#inst_tag_243415_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243415_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243415_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243415_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_P_B_fe1433a7_A8">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
