// D Flip-Flop Design Module 
module DFF (
input logic clk,
input logic reset, 
input logic d, 
output logic q
);
always_ff @(posedge clk or posedge reset)
  if (reset)
    q <= 0;
  else 
    q<= d;
endmodule
