<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="week7_3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Clk_2000Hz.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Clk_2000Hz.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Drive_74595.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Drive_74595.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="FFF.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="FFF.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="FFF.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="FFF.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="FFF.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="FFF.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="FFF.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="FFF.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="FFF.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="FFF.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="FFF.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FFF.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="FFF.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="FFF.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="FFF.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="FFF.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="FFF.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="FFF.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="FFF.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="FFF.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="FFF.vf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="FFF.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="FFF.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FFF_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="FFF_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="FFF_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="FFF_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="FFF_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="FFF_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FFF_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FFF_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="FFF_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="FFF_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FFF_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FFF_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="FFF_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="FFF_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FFF_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Read_8SIPO.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Read_8SIPO.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="fff.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_BIN" xil_pn:name="fff.bin"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="fff.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="fff.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1526034735" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1526034735">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526034737" xil_pn:in_ck="93227031518" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="722173981668610407" xil_pn:start_ts="1526034735">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FFF.vf"/>
    </transform>
    <transform xil_pn:end_ts="1526034737" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5674845124794208841" xil_pn:start_ts="1526034737">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526034737" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1526034737">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526034737" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="625442808430602793" xil_pn:start_ts="1526034737">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526034737" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1526034737">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526034737" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7327396376853853375" xil_pn:start_ts="1526034737">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526034749" xil_pn:in_ck="-1161583528216165877" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-5791819372391558170" xil_pn:start_ts="1526034737">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FFF.jhd"/>
      <outfile xil_pn:name="FFF.lso"/>
      <outfile xil_pn:name="FFF.ngc"/>
      <outfile xil_pn:name="FFF.ngr"/>
      <outfile xil_pn:name="FFF.prj"/>
      <outfile xil_pn:name="FFF.stx"/>
      <outfile xil_pn:name="FFF.syr"/>
      <outfile xil_pn:name="FFF.xst"/>
      <outfile xil_pn:name="FFF_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1526034749" xil_pn:in_ck="106268606931" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3734212952560468" xil_pn:start_ts="1526034749">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526034757" xil_pn:in_ck="7140724278700006891" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5883431809853892296" xil_pn:start_ts="1526034749">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FFF.bld"/>
      <outfile xil_pn:name="FFF.ngd"/>
      <outfile xil_pn:name="FFF_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1526034771" xil_pn:in_ck="7140724321318449868" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1526034757">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FFF.pcf"/>
      <outfile xil_pn:name="FFF_map.map"/>
      <outfile xil_pn:name="FFF_map.mrp"/>
      <outfile xil_pn:name="FFF_map.ncd"/>
      <outfile xil_pn:name="FFF_map.ngm"/>
      <outfile xil_pn:name="FFF_map.xrpt"/>
      <outfile xil_pn:name="FFF_summary.xml"/>
      <outfile xil_pn:name="FFF_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1526034792" xil_pn:in_ck="-7866337972421705659" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1526034771">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FFF.ncd"/>
      <outfile xil_pn:name="FFF.pad"/>
      <outfile xil_pn:name="FFF.par"/>
      <outfile xil_pn:name="FFF.ptwx"/>
      <outfile xil_pn:name="FFF.unroutes"/>
      <outfile xil_pn:name="FFF.xpi"/>
      <outfile xil_pn:name="FFF_pad.csv"/>
      <outfile xil_pn:name="FFF_pad.txt"/>
      <outfile xil_pn:name="FFF_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1526034810" xil_pn:in_ck="93227026069" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="4970201210546912173" xil_pn:start_ts="1526034792">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FFF.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="fff.bgn"/>
      <outfile xil_pn:name="fff.bin"/>
      <outfile xil_pn:name="fff.bit"/>
      <outfile xil_pn:name="fff.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1526034792" xil_pn:in_ck="7140718695683976904" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1526034783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FFF.twr"/>
      <outfile xil_pn:name="FFF.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
