    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; I2C_I2C_Prim
I2C_I2C_Prim__ADR EQU CYREG_I2C_ADR
I2C_I2C_Prim__CFG EQU CYREG_I2C_CFG
I2C_I2C_Prim__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_I2C_Prim__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_I2C_Prim__CSR EQU CYREG_I2C_CSR
I2C_I2C_Prim__D EQU CYREG_I2C_D
I2C_I2C_Prim__MCSR EQU CYREG_I2C_MCSR
I2C_I2C_Prim__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_I2C_Prim__PM_ACT_MSK EQU 0x04
I2C_I2C_Prim__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_I2C_Prim__PM_STBY_MSK EQU 0x04
I2C_I2C_Prim__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_I2C_Prim__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_I2C_Prim__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_I2C_Prim__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_I2C_Prim__XCFG EQU CYREG_I2C_XCFG

; I2C_isr
I2C_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_isr__INTC_MASK EQU 0x8000
I2C_isr__INTC_NUMBER EQU 15
I2C_isr__INTC_PRIOR_NUM EQU 7
I2C_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; IDACH_viDAC8
IDACH_viDAC8__CR0 EQU CYREG_DAC2_CR0
IDACH_viDAC8__CR1 EQU CYREG_DAC2_CR1
IDACH_viDAC8__D EQU CYREG_DAC2_D
IDACH_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
IDACH_viDAC8__PM_ACT_MSK EQU 0x04
IDACH_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
IDACH_viDAC8__PM_STBY_MSK EQU 0x04
IDACH_viDAC8__STROBE EQU CYREG_DAC2_STROBE
IDACH_viDAC8__SW0 EQU CYREG_DAC2_SW0
IDACH_viDAC8__SW2 EQU CYREG_DAC2_SW2
IDACH_viDAC8__SW3 EQU CYREG_DAC2_SW3
IDACH_viDAC8__SW4 EQU CYREG_DAC2_SW4
IDACH_viDAC8__TR EQU CYREG_DAC2_TR
IDACH_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
IDACH_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
IDACH_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
IDACH_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
IDACH_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
IDACH_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
IDACH_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
IDACH_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
IDACH_viDAC8__TST EQU CYREG_DAC2_TST

; IDACL_viDAC8
IDACL_viDAC8__CR0 EQU CYREG_DAC0_CR0
IDACL_viDAC8__CR1 EQU CYREG_DAC0_CR1
IDACL_viDAC8__D EQU CYREG_DAC0_D
IDACL_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
IDACL_viDAC8__PM_ACT_MSK EQU 0x01
IDACL_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
IDACL_viDAC8__PM_STBY_MSK EQU 0x01
IDACL_viDAC8__STROBE EQU CYREG_DAC0_STROBE
IDACL_viDAC8__SW0 EQU CYREG_DAC0_SW0
IDACL_viDAC8__SW2 EQU CYREG_DAC0_SW2
IDACL_viDAC8__SW3 EQU CYREG_DAC0_SW3
IDACL_viDAC8__SW4 EQU CYREG_DAC0_SW4
IDACL_viDAC8__TR EQU CYREG_DAC0_TR
IDACL_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
IDACL_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
IDACL_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
IDACL_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
IDACL_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
IDACL_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
IDACL_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
IDACL_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
IDACL_viDAC8__TST EQU CYREG_DAC0_TST

; Pin_1
Pin_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
Pin_1__0__MASK EQU 0x01
Pin_1__0__PC EQU CYREG_PRT12_PC0
Pin_1__0__PORT EQU 12
Pin_1__0__SHIFT EQU 0
Pin_1__1__INTTYPE EQU CYREG_PICU12_INTTYPE1
Pin_1__1__MASK EQU 0x02
Pin_1__1__PC EQU CYREG_PRT12_PC1
Pin_1__1__PORT EQU 12
Pin_1__1__SHIFT EQU 1
Pin_1__AG EQU CYREG_PRT12_AG
Pin_1__BIE EQU CYREG_PRT12_BIE
Pin_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_1__BYP EQU CYREG_PRT12_BYP
Pin_1__DM0 EQU CYREG_PRT12_DM0
Pin_1__DM1 EQU CYREG_PRT12_DM1
Pin_1__DM2 EQU CYREG_PRT12_DM2
Pin_1__DR EQU CYREG_PRT12_DR
Pin_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_1__MASK EQU 0x03
Pin_1__PORT EQU 12
Pin_1__PRT EQU CYREG_PRT12_PRT
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_1__PS EQU CYREG_PRT12_PS
Pin_1__scl__INTTYPE EQU CYREG_PICU12_INTTYPE0
Pin_1__scl__MASK EQU 0x01
Pin_1__scl__PC EQU CYREG_PRT12_PC0
Pin_1__scl__PORT EQU 12
Pin_1__scl__SHIFT EQU 0
Pin_1__sda__INTTYPE EQU CYREG_PICU12_INTTYPE1
Pin_1__sda__MASK EQU 0x02
Pin_1__sda__PC EQU CYREG_PRT12_PC1
Pin_1__sda__PORT EQU 12
Pin_1__sda__SHIFT EQU 1
Pin_1__SHIFT EQU 0
Pin_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_1__SLW EQU CYREG_PRT12_SLW

; Pin_2
Pin_2__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Pin_2__0__MASK EQU 0x02
Pin_2__0__PC EQU CYREG_PRT2_PC1
Pin_2__0__PORT EQU 2
Pin_2__0__SHIFT EQU 1
Pin_2__AG EQU CYREG_PRT2_AG
Pin_2__AMUX EQU CYREG_PRT2_AMUX
Pin_2__BIE EQU CYREG_PRT2_BIE
Pin_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_2__BYP EQU CYREG_PRT2_BYP
Pin_2__CTL EQU CYREG_PRT2_CTL
Pin_2__DM0 EQU CYREG_PRT2_DM0
Pin_2__DM1 EQU CYREG_PRT2_DM1
Pin_2__DM2 EQU CYREG_PRT2_DM2
Pin_2__DR EQU CYREG_PRT2_DR
Pin_2__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_2__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_2__MASK EQU 0x02
Pin_2__PORT EQU 2
Pin_2__PRT EQU CYREG_PRT2_PRT
Pin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_2__PS EQU CYREG_PRT2_PS
Pin_2__SHIFT EQU 1
Pin_2__SLW EQU CYREG_PRT2_SLW

; Pin_3
Pin_3__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Pin_3__0__MASK EQU 0x04
Pin_3__0__PC EQU CYREG_PRT2_PC2
Pin_3__0__PORT EQU 2
Pin_3__0__SHIFT EQU 2
Pin_3__AG EQU CYREG_PRT2_AG
Pin_3__AMUX EQU CYREG_PRT2_AMUX
Pin_3__BIE EQU CYREG_PRT2_BIE
Pin_3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_3__BYP EQU CYREG_PRT2_BYP
Pin_3__CTL EQU CYREG_PRT2_CTL
Pin_3__DM0 EQU CYREG_PRT2_DM0
Pin_3__DM1 EQU CYREG_PRT2_DM1
Pin_3__DM2 EQU CYREG_PRT2_DM2
Pin_3__DR EQU CYREG_PRT2_DR
Pin_3__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_3__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_3__MASK EQU 0x04
Pin_3__PORT EQU 2
Pin_3__PRT EQU CYREG_PRT2_PRT
Pin_3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_3__PS EQU CYREG_PRT2_PS
Pin_3__SHIFT EQU 2
Pin_3__SLW EQU CYREG_PRT2_SLW

; TIA_1_SC
TIA_1_SC__BST EQU CYREG_SC0_BST
TIA_1_SC__CLK EQU CYREG_SC0_CLK
TIA_1_SC__CMPINV EQU CYREG_SC_CMPINV
TIA_1_SC__CMPINV_MASK EQU 0x01
TIA_1_SC__CPTR EQU CYREG_SC_CPTR
TIA_1_SC__CPTR_MASK EQU 0x01
TIA_1_SC__CR0 EQU CYREG_SC0_CR0
TIA_1_SC__CR1 EQU CYREG_SC0_CR1
TIA_1_SC__CR2 EQU CYREG_SC0_CR2
TIA_1_SC__MSK EQU CYREG_SC_MSK
TIA_1_SC__MSK_MASK EQU 0x01
TIA_1_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
TIA_1_SC__PM_ACT_MSK EQU 0x01
TIA_1_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
TIA_1_SC__PM_STBY_MSK EQU 0x01
TIA_1_SC__SR EQU CYREG_SC_SR
TIA_1_SC__SR_MASK EQU 0x01
TIA_1_SC__SW0 EQU CYREG_SC0_SW0
TIA_1_SC__SW10 EQU CYREG_SC0_SW10
TIA_1_SC__SW2 EQU CYREG_SC0_SW2
TIA_1_SC__SW3 EQU CYREG_SC0_SW3
TIA_1_SC__SW4 EQU CYREG_SC0_SW4
TIA_1_SC__SW6 EQU CYREG_SC0_SW6
TIA_1_SC__SW7 EQU CYREG_SC0_SW7
TIA_1_SC__SW8 EQU CYREG_SC0_SW8
TIA_1_SC__WRK1 EQU CYREG_SC_WRK1
TIA_1_SC__WRK1_MASK EQU 0x01

; TIA_2_SC
TIA_2_SC__BST EQU CYREG_SC2_BST
TIA_2_SC__CLK EQU CYREG_SC2_CLK
TIA_2_SC__CMPINV EQU CYREG_SC_CMPINV
TIA_2_SC__CMPINV_MASK EQU 0x04
TIA_2_SC__CPTR EQU CYREG_SC_CPTR
TIA_2_SC__CPTR_MASK EQU 0x04
TIA_2_SC__CR0 EQU CYREG_SC2_CR0
TIA_2_SC__CR1 EQU CYREG_SC2_CR1
TIA_2_SC__CR2 EQU CYREG_SC2_CR2
TIA_2_SC__MSK EQU CYREG_SC_MSK
TIA_2_SC__MSK_MASK EQU 0x04
TIA_2_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
TIA_2_SC__PM_ACT_MSK EQU 0x04
TIA_2_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
TIA_2_SC__PM_STBY_MSK EQU 0x04
TIA_2_SC__SR EQU CYREG_SC_SR
TIA_2_SC__SR_MASK EQU 0x04
TIA_2_SC__SW0 EQU CYREG_SC2_SW0
TIA_2_SC__SW10 EQU CYREG_SC2_SW10
TIA_2_SC__SW2 EQU CYREG_SC2_SW2
TIA_2_SC__SW3 EQU CYREG_SC2_SW3
TIA_2_SC__SW4 EQU CYREG_SC2_SW4
TIA_2_SC__SW6 EQU CYREG_SC2_SW6
TIA_2_SC__SW7 EQU CYREG_SC2_SW7
TIA_2_SC__SW8 EQU CYREG_SC2_SW8
TIA_2_SC__WRK1 EQU CYREG_SC_WRK1
TIA_2_SC__WRK1_MASK EQU 0x04

; VDACH_viDAC8
VDACH_viDAC8__CR0 EQU CYREG_DAC3_CR0
VDACH_viDAC8__CR1 EQU CYREG_DAC3_CR1
VDACH_viDAC8__D EQU CYREG_DAC3_D
VDACH_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDACH_viDAC8__PM_ACT_MSK EQU 0x08
VDACH_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDACH_viDAC8__PM_STBY_MSK EQU 0x08
VDACH_viDAC8__STROBE EQU CYREG_DAC3_STROBE
VDACH_viDAC8__SW0 EQU CYREG_DAC3_SW0
VDACH_viDAC8__SW2 EQU CYREG_DAC3_SW2
VDACH_viDAC8__SW3 EQU CYREG_DAC3_SW3
VDACH_viDAC8__SW4 EQU CYREG_DAC3_SW4
VDACH_viDAC8__TR EQU CYREG_DAC3_TR
VDACH_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
VDACH_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
VDACH_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
VDACH_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
VDACH_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
VDACH_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
VDACH_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
VDACH_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
VDACH_viDAC8__TST EQU CYREG_DAC3_TST

; VDACL_viDAC8
VDACL_viDAC8__CR0 EQU CYREG_DAC1_CR0
VDACL_viDAC8__CR1 EQU CYREG_DAC1_CR1
VDACL_viDAC8__D EQU CYREG_DAC1_D
VDACL_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDACL_viDAC8__PM_ACT_MSK EQU 0x02
VDACL_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDACL_viDAC8__PM_STBY_MSK EQU 0x02
VDACL_viDAC8__STROBE EQU CYREG_DAC1_STROBE
VDACL_viDAC8__SW0 EQU CYREG_DAC1_SW0
VDACL_viDAC8__SW2 EQU CYREG_DAC1_SW2
VDACL_viDAC8__SW3 EQU CYREG_DAC1_SW3
VDACL_viDAC8__SW4 EQU CYREG_DAC1_SW4
VDACL_viDAC8__TR EQU CYREG_DAC1_TR
VDACL_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M1
VDACL_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M2
VDACL_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M3
VDACL_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M4
VDACL_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M5
VDACL_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M6
VDACL_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M7
VDACL_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M8
VDACL_viDAC8__TST EQU CYREG_DAC1_TST

; Filter_DFB
Filter_DFB__ACU_SRAM_DATA EQU CYREG_DFB0_ACU_SRAM_DATA_MBASE
Filter_DFB__COHER EQU CYREG_DFB0_COHER
Filter_DFB__CR EQU CYREG_DFB0_CR
Filter_DFB__CSA_SRAM_DATA EQU CYREG_DFB0_CSA_SRAM_DATA_MBASE
Filter_DFB__CSB_SRAM_DATA EQU CYREG_DFB0_CSB_SRAM_DATA_MBASE
Filter_DFB__DALIGN EQU CYREG_DFB0_DALIGN
Filter_DFB__DMA_CTRL EQU CYREG_DFB0_DMA_CTRL
Filter_DFB__DPA_SRAM_DATA EQU CYREG_DFB0_DPA_SRAM_DATA_MBASE
Filter_DFB__DPB_SRAM_DATA EQU CYREG_DFB0_DPB_SRAM_DATA_MBASE
Filter_DFB__DSI_CTRL EQU CYREG_DFB0_DSI_CTRL
Filter_DFB__FSM_SRAM_DATA EQU CYREG_DFB0_FSM_SRAM_DATA_MBASE
Filter_DFB__HOLDA EQU CYREG_DFB0_HOLDA
Filter_DFB__HOLDAH EQU CYREG_DFB0_HOLDAH
Filter_DFB__HOLDAM EQU CYREG_DFB0_HOLDAM
Filter_DFB__HOLDAS EQU CYREG_DFB0_HOLDAS
Filter_DFB__HOLDB EQU CYREG_DFB0_HOLDB
Filter_DFB__HOLDBH EQU CYREG_DFB0_HOLDBH
Filter_DFB__HOLDBM EQU CYREG_DFB0_HOLDBM
Filter_DFB__HOLDBS EQU CYREG_DFB0_HOLDBS
Filter_DFB__INT_CTRL EQU CYREG_DFB0_INT_CTRL
Filter_DFB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG6
Filter_DFB__PM_ACT_MSK EQU 0x10
Filter_DFB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG6
Filter_DFB__PM_STBY_MSK EQU 0x10
Filter_DFB__RAM_DIR EQU CYREG_DFB0_RAM_DIR
Filter_DFB__RAM_EN EQU CYREG_DFB0_RAM_EN
Filter_DFB__SEMA EQU CYREG_DFB0_SEMA
Filter_DFB__SR EQU CYREG_DFB0_SR
Filter_DFB__STAGEA EQU CYREG_DFB0_STAGEA
Filter_DFB__STAGEAH EQU CYREG_DFB0_STAGEAH
Filter_DFB__STAGEAM EQU CYREG_DFB0_STAGEAM
Filter_DFB__STAGEB EQU CYREG_DFB0_STAGEB
Filter_DFB__STAGEBH EQU CYREG_DFB0_STAGEBH
Filter_DFB__STAGEBM EQU CYREG_DFB0_STAGEBM

; Pin_PD1
Pin_PD1__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Pin_PD1__0__MASK EQU 0x01
Pin_PD1__0__PC EQU CYREG_PRT3_PC0
Pin_PD1__0__PORT EQU 3
Pin_PD1__0__SHIFT EQU 0
Pin_PD1__AG EQU CYREG_PRT3_AG
Pin_PD1__AMUX EQU CYREG_PRT3_AMUX
Pin_PD1__BIE EQU CYREG_PRT3_BIE
Pin_PD1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_PD1__BYP EQU CYREG_PRT3_BYP
Pin_PD1__CTL EQU CYREG_PRT3_CTL
Pin_PD1__DM0 EQU CYREG_PRT3_DM0
Pin_PD1__DM1 EQU CYREG_PRT3_DM1
Pin_PD1__DM2 EQU CYREG_PRT3_DM2
Pin_PD1__DR EQU CYREG_PRT3_DR
Pin_PD1__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_PD1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_PD1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_PD1__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_PD1__MASK EQU 0x01
Pin_PD1__PORT EQU 3
Pin_PD1__PRT EQU CYREG_PRT3_PRT
Pin_PD1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_PD1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_PD1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_PD1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_PD1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_PD1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_PD1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_PD1__PS EQU CYREG_PRT3_PS
Pin_PD1__SHIFT EQU 0
Pin_PD1__SLW EQU CYREG_PRT3_SLW

; Pin_PD2
Pin_PD2__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Pin_PD2__0__MASK EQU 0x08
Pin_PD2__0__PC EQU CYREG_PRT0_PC3
Pin_PD2__0__PORT EQU 0
Pin_PD2__0__SHIFT EQU 3
Pin_PD2__AG EQU CYREG_PRT0_AG
Pin_PD2__AMUX EQU CYREG_PRT0_AMUX
Pin_PD2__BIE EQU CYREG_PRT0_BIE
Pin_PD2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_PD2__BYP EQU CYREG_PRT0_BYP
Pin_PD2__CTL EQU CYREG_PRT0_CTL
Pin_PD2__DM0 EQU CYREG_PRT0_DM0
Pin_PD2__DM1 EQU CYREG_PRT0_DM1
Pin_PD2__DM2 EQU CYREG_PRT0_DM2
Pin_PD2__DR EQU CYREG_PRT0_DR
Pin_PD2__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_PD2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_PD2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_PD2__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_PD2__MASK EQU 0x08
Pin_PD2__PORT EQU 0
Pin_PD2__PRT EQU CYREG_PRT0_PRT
Pin_PD2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_PD2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_PD2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_PD2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_PD2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_PD2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_PD2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_PD2__PS EQU CYREG_PRT0_PS
Pin_PD2__SHIFT EQU 3
Pin_PD2__SLW EQU CYREG_PRT0_SLW

; Pin_TIA1
Pin_TIA1__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Pin_TIA1__0__MASK EQU 0x80
Pin_TIA1__0__PC EQU CYREG_PRT3_PC7
Pin_TIA1__0__PORT EQU 3
Pin_TIA1__0__SHIFT EQU 7
Pin_TIA1__AG EQU CYREG_PRT3_AG
Pin_TIA1__AMUX EQU CYREG_PRT3_AMUX
Pin_TIA1__BIE EQU CYREG_PRT3_BIE
Pin_TIA1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_TIA1__BYP EQU CYREG_PRT3_BYP
Pin_TIA1__CTL EQU CYREG_PRT3_CTL
Pin_TIA1__DM0 EQU CYREG_PRT3_DM0
Pin_TIA1__DM1 EQU CYREG_PRT3_DM1
Pin_TIA1__DM2 EQU CYREG_PRT3_DM2
Pin_TIA1__DR EQU CYREG_PRT3_DR
Pin_TIA1__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_TIA1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_TIA1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_TIA1__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_TIA1__MASK EQU 0x80
Pin_TIA1__PORT EQU 3
Pin_TIA1__PRT EQU CYREG_PRT3_PRT
Pin_TIA1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_TIA1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_TIA1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_TIA1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_TIA1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_TIA1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_TIA1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_TIA1__PS EQU CYREG_PRT3_PS
Pin_TIA1__SHIFT EQU 7
Pin_TIA1__SLW EQU CYREG_PRT3_SLW

; Pin_TIA2
Pin_TIA2__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Pin_TIA2__0__MASK EQU 0x20
Pin_TIA2__0__PC EQU CYREG_PRT0_PC5
Pin_TIA2__0__PORT EQU 0
Pin_TIA2__0__SHIFT EQU 5
Pin_TIA2__AG EQU CYREG_PRT0_AG
Pin_TIA2__AMUX EQU CYREG_PRT0_AMUX
Pin_TIA2__BIE EQU CYREG_PRT0_BIE
Pin_TIA2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_TIA2__BYP EQU CYREG_PRT0_BYP
Pin_TIA2__CTL EQU CYREG_PRT0_CTL
Pin_TIA2__DM0 EQU CYREG_PRT0_DM0
Pin_TIA2__DM1 EQU CYREG_PRT0_DM1
Pin_TIA2__DM2 EQU CYREG_PRT0_DM2
Pin_TIA2__DR EQU CYREG_PRT0_DR
Pin_TIA2__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_TIA2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_TIA2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_TIA2__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_TIA2__MASK EQU 0x20
Pin_TIA2__PORT EQU 0
Pin_TIA2__PRT EQU CYREG_PRT0_PRT
Pin_TIA2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_TIA2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_TIA2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_TIA2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_TIA2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_TIA2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_TIA2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_TIA2__PS EQU CYREG_PRT0_PS
Pin_TIA2__SHIFT EQU 5
Pin_TIA2__SLW EQU CYREG_PRT0_SLW

; ADC_SAR_1_ADC_SAR
ADC_SAR_1_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_1_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_1_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_1_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_1_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_1_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_1_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_1_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_1_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_1_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_1_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_1_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_1_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_1_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_1_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_1_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_1_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_1_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

; ADC_SAR_1_Bypass
ADC_SAR_1_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
ADC_SAR_1_Bypass__0__MASK EQU 0x04
ADC_SAR_1_Bypass__0__PC EQU CYREG_PRT0_PC2
ADC_SAR_1_Bypass__0__PORT EQU 0
ADC_SAR_1_Bypass__0__SHIFT EQU 2
ADC_SAR_1_Bypass__AG EQU CYREG_PRT0_AG
ADC_SAR_1_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_1_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_SAR_1_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_1_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_SAR_1_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_SAR_1_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_1_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_1_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_1_Bypass__DR EQU CYREG_PRT0_DR
ADC_SAR_1_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_1_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_SAR_1_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_1_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_1_Bypass__MASK EQU 0x04
ADC_SAR_1_Bypass__PORT EQU 0
ADC_SAR_1_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_SAR_1_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_1_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_1_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_1_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_1_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_1_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_1_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_1_Bypass__PS EQU CYREG_PRT0_PS
ADC_SAR_1_Bypass__SHIFT EQU 2
ADC_SAR_1_Bypass__SLW EQU CYREG_PRT0_SLW

; ADC_SAR_1_IRQ
ADC_SAR_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_1_IRQ__INTC_MASK EQU 0x02
ADC_SAR_1_IRQ__INTC_NUMBER EQU 1
ADC_SAR_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_SAR_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_SAR_1_theACLK
ADC_SAR_1_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_SAR_1_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_SAR_1_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_1_theACLK__INDEX EQU 0x00
ADC_SAR_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_SAR_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_1_theACLK__PM_STBY_MSK EQU 0x01

; Pin_IDACH
Pin_IDACH__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Pin_IDACH__0__MASK EQU 0x80
Pin_IDACH__0__PC EQU CYREG_PRT0_PC7
Pin_IDACH__0__PORT EQU 0
Pin_IDACH__0__SHIFT EQU 7
Pin_IDACH__AG EQU CYREG_PRT0_AG
Pin_IDACH__AMUX EQU CYREG_PRT0_AMUX
Pin_IDACH__BIE EQU CYREG_PRT0_BIE
Pin_IDACH__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_IDACH__BYP EQU CYREG_PRT0_BYP
Pin_IDACH__CTL EQU CYREG_PRT0_CTL
Pin_IDACH__DM0 EQU CYREG_PRT0_DM0
Pin_IDACH__DM1 EQU CYREG_PRT0_DM1
Pin_IDACH__DM2 EQU CYREG_PRT0_DM2
Pin_IDACH__DR EQU CYREG_PRT0_DR
Pin_IDACH__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_IDACH__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_IDACH__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_IDACH__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_IDACH__MASK EQU 0x80
Pin_IDACH__PORT EQU 0
Pin_IDACH__PRT EQU CYREG_PRT0_PRT
Pin_IDACH__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_IDACH__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_IDACH__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_IDACH__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_IDACH__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_IDACH__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_IDACH__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_IDACH__PS EQU CYREG_PRT0_PS
Pin_IDACH__SHIFT EQU 7
Pin_IDACH__SLW EQU CYREG_PRT0_SLW

; Pin_IDACL
Pin_IDACL__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Pin_IDACL__0__MASK EQU 0x40
Pin_IDACL__0__PC EQU CYREG_PRT0_PC6
Pin_IDACL__0__PORT EQU 0
Pin_IDACL__0__SHIFT EQU 6
Pin_IDACL__AG EQU CYREG_PRT0_AG
Pin_IDACL__AMUX EQU CYREG_PRT0_AMUX
Pin_IDACL__BIE EQU CYREG_PRT0_BIE
Pin_IDACL__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_IDACL__BYP EQU CYREG_PRT0_BYP
Pin_IDACL__CTL EQU CYREG_PRT0_CTL
Pin_IDACL__DM0 EQU CYREG_PRT0_DM0
Pin_IDACL__DM1 EQU CYREG_PRT0_DM1
Pin_IDACL__DM2 EQU CYREG_PRT0_DM2
Pin_IDACL__DR EQU CYREG_PRT0_DR
Pin_IDACL__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_IDACL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_IDACL__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_IDACL__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_IDACL__MASK EQU 0x40
Pin_IDACL__PORT EQU 0
Pin_IDACL__PRT EQU CYREG_PRT0_PRT
Pin_IDACL__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_IDACL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_IDACL__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_IDACL__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_IDACL__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_IDACL__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_IDACL__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_IDACL__PS EQU CYREG_PRT0_PS
Pin_IDACL__SHIFT EQU 6
Pin_IDACL__SLW EQU CYREG_PRT0_SLW

; Pin_VDACH
Pin_VDACH__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Pin_VDACH__0__MASK EQU 0x10
Pin_VDACH__0__PC EQU CYREG_PRT1_PC4
Pin_VDACH__0__PORT EQU 1
Pin_VDACH__0__SHIFT EQU 4
Pin_VDACH__AG EQU CYREG_PRT1_AG
Pin_VDACH__AMUX EQU CYREG_PRT1_AMUX
Pin_VDACH__BIE EQU CYREG_PRT1_BIE
Pin_VDACH__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_VDACH__BYP EQU CYREG_PRT1_BYP
Pin_VDACH__CTL EQU CYREG_PRT1_CTL
Pin_VDACH__DM0 EQU CYREG_PRT1_DM0
Pin_VDACH__DM1 EQU CYREG_PRT1_DM1
Pin_VDACH__DM2 EQU CYREG_PRT1_DM2
Pin_VDACH__DR EQU CYREG_PRT1_DR
Pin_VDACH__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_VDACH__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_VDACH__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_VDACH__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_VDACH__MASK EQU 0x10
Pin_VDACH__PORT EQU 1
Pin_VDACH__PRT EQU CYREG_PRT1_PRT
Pin_VDACH__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_VDACH__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_VDACH__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_VDACH__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_VDACH__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_VDACH__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_VDACH__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_VDACH__PS EQU CYREG_PRT1_PS
Pin_VDACH__SHIFT EQU 4
Pin_VDACH__SLW EQU CYREG_PRT1_SLW

; Pin_VDACL
Pin_VDACL__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
Pin_VDACL__0__MASK EQU 0x20
Pin_VDACL__0__PC EQU CYREG_PRT1_PC5
Pin_VDACL__0__PORT EQU 1
Pin_VDACL__0__SHIFT EQU 5
Pin_VDACL__AG EQU CYREG_PRT1_AG
Pin_VDACL__AMUX EQU CYREG_PRT1_AMUX
Pin_VDACL__BIE EQU CYREG_PRT1_BIE
Pin_VDACL__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_VDACL__BYP EQU CYREG_PRT1_BYP
Pin_VDACL__CTL EQU CYREG_PRT1_CTL
Pin_VDACL__DM0 EQU CYREG_PRT1_DM0
Pin_VDACL__DM1 EQU CYREG_PRT1_DM1
Pin_VDACL__DM2 EQU CYREG_PRT1_DM2
Pin_VDACL__DR EQU CYREG_PRT1_DR
Pin_VDACL__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_VDACL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_VDACL__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_VDACL__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_VDACL__MASK EQU 0x20
Pin_VDACL__PORT EQU 1
Pin_VDACL__PRT EQU CYREG_PRT1_PRT
Pin_VDACL__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_VDACL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_VDACL__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_VDACL__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_VDACL__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_VDACL__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_VDACL__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_VDACL__PS EQU CYREG_PRT1_PS
Pin_VDACL__SHIFT EQU 5
Pin_VDACL__SLW EQU CYREG_PRT1_SLW

; DMA_ADC2RAM
DMA_ADC2RAM__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_ADC2RAM__DRQ_NUMBER EQU 1
DMA_ADC2RAM__NUMBEROF_TDS EQU 0
DMA_ADC2RAM__PRIORITY EQU 2
DMA_ADC2RAM__TERMIN_EN EQU 0
DMA_ADC2RAM__TERMIN_SEL EQU 0
DMA_ADC2RAM__TERMOUT0_EN EQU 1
DMA_ADC2RAM__TERMOUT0_SEL EQU 1
DMA_ADC2RAM__TERMOUT1_EN EQU 0
DMA_ADC2RAM__TERMOUT1_SEL EQU 0

; DMA_RAM2DAC
DMA_RAM2DAC__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_RAM2DAC__DRQ_NUMBER EQU 2
DMA_RAM2DAC__NUMBEROF_TDS EQU 0
DMA_RAM2DAC__PRIORITY EQU 2
DMA_RAM2DAC__TERMIN_EN EQU 0
DMA_RAM2DAC__TERMIN_SEL EQU 0
DMA_RAM2DAC__TERMOUT0_EN EQU 0
DMA_RAM2DAC__TERMOUT0_SEL EQU 0
DMA_RAM2DAC__TERMOUT1_EN EQU 0
DMA_RAM2DAC__TERMOUT1_SEL EQU 0

; DMA_ADC2FILT
DMA_ADC2FILT__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_ADC2FILT__DRQ_NUMBER EQU 0
DMA_ADC2FILT__NUMBEROF_TDS EQU 0
DMA_ADC2FILT__PRIORITY EQU 2
DMA_ADC2FILT__TERMIN_EN EQU 0
DMA_ADC2FILT__TERMIN_SEL EQU 0
DMA_ADC2FILT__TERMOUT0_EN EQU 0
DMA_ADC2FILT__TERMOUT0_SEL EQU 0
DMA_ADC2FILT__TERMOUT1_EN EQU 0
DMA_ADC2FILT__TERMOUT1_SEL EQU 0

; DMA_FILT2RAM
DMA_FILT2RAM__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL2
DMA_FILT2RAM__DRQ_NUMBER EQU 8
DMA_FILT2RAM__NUMBEROF_TDS EQU 0
DMA_FILT2RAM__PRIORITY EQU 2
DMA_FILT2RAM__TERMIN_EN EQU 0
DMA_FILT2RAM__TERMIN_SEL EQU 0
DMA_FILT2RAM__TERMOUT0_EN EQU 1
DMA_FILT2RAM__TERMOUT0_SEL EQU 8
DMA_FILT2RAM__TERMOUT1_EN EQU 0
DMA_FILT2RAM__TERMOUT1_SEL EQU 0

; DMA_RAM2FILT
DMA_RAM2FILT__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_RAM2FILT__DRQ_NUMBER EQU 3
DMA_RAM2FILT__NUMBEROF_TDS EQU 0
DMA_RAM2FILT__PRIORITY EQU 2
DMA_RAM2FILT__TERMIN_EN EQU 0
DMA_RAM2FILT__TERMIN_SEL EQU 0
DMA_RAM2FILT__TERMOUT0_EN EQU 1
DMA_RAM2FILT__TERMOUT0_SEL EQU 3
DMA_RAM2FILT__TERMOUT1_EN EQU 0
DMA_RAM2FILT__TERMOUT1_SEL EQU 0

; Pin_Status_1
Pin_Status_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Pin_Status_1__0__MASK EQU 0x01
Pin_Status_1__0__PC EQU CYREG_PRT2_PC0
Pin_Status_1__0__PORT EQU 2
Pin_Status_1__0__SHIFT EQU 0
Pin_Status_1__AG EQU CYREG_PRT2_AG
Pin_Status_1__AMUX EQU CYREG_PRT2_AMUX
Pin_Status_1__BIE EQU CYREG_PRT2_BIE
Pin_Status_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_Status_1__BYP EQU CYREG_PRT2_BYP
Pin_Status_1__CTL EQU CYREG_PRT2_CTL
Pin_Status_1__DM0 EQU CYREG_PRT2_DM0
Pin_Status_1__DM1 EQU CYREG_PRT2_DM1
Pin_Status_1__DM2 EQU CYREG_PRT2_DM2
Pin_Status_1__DR EQU CYREG_PRT2_DR
Pin_Status_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_Status_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_Status_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_Status_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_Status_1__MASK EQU 0x01
Pin_Status_1__PORT EQU 2
Pin_Status_1__PRT EQU CYREG_PRT2_PRT
Pin_Status_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_Status_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_Status_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_Status_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_Status_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_Status_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_Status_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_Status_1__PS EQU CYREG_PRT2_PS
Pin_Status_1__SHIFT EQU 0
Pin_Status_1__SLW EQU CYREG_PRT2_SLW

; ISR_DMA_FILT2RAM
ISR_DMA_FILT2RAM__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_DMA_FILT2RAM__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_DMA_FILT2RAM__INTC_MASK EQU 0x01
ISR_DMA_FILT2RAM__INTC_NUMBER EQU 0
ISR_DMA_FILT2RAM__INTC_PRIOR_NUM EQU 7
ISR_DMA_FILT2RAM__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ISR_DMA_FILT2RAM__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_DMA_FILT2RAM__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x0000010F
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
