<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>LPC1700CMSIS Standard Peripheral Firmware Library Manual: C:/nxpdrv/LPC1700CMSIS/Drivers/include/lpc17xx_ssp.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css">
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.9 -->
<script type="text/javascript">
<!--
function changeDisplayState (e){
  var num=this.id.replace(/[^[0-9]/g,'');
  var button=this.firstChild;
  var sectionDiv=document.getElementById('dynsection'+num);
  if (sectionDiv.style.display=='none'||sectionDiv.style.display==''){
    sectionDiv.style.display='block';
    button.src='open.gif';
  }else{
    sectionDiv.style.display='none';
    button.src='closed.gif';
  }
}
function initDynSections(){
  var divs=document.getElementsByTagName('div');
  var sectionCounter=1;
  for(var i=0;i<divs.length-1;i++){
    if(divs[i].className=='dynheader'&&divs[i+1].className=='dynsection'){
      var header=divs[i];
      var section=divs[i+1];
      var button=header.firstChild;
      if (button!='IMG'){
        divs[i].insertBefore(document.createTextNode(' '),divs[i].firstChild);
        button=document.createElement('img');
        divs[i].insertBefore(button,divs[i].firstChild);
      }
      header.style.cursor='pointer';
      header.onclick=changeDisplayState;
      header.id='dynheader'+sectionCounter;
      button.src='closed.gif';
      section.id='dynsection'+sectionCounter;
      section.style.display='none';
      section.style.marginLeft='14px';
      sectionCounter++;
    }
  }
}
window.onload = initDynSections;
-->
</script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>C:/nxpdrv/LPC1700CMSIS/Drivers/include/lpc17xx_ssp.h File Reference</h1>Contains all macro definitions and function prototypes support for SSP firmware library on LPC17xx.  
<a href="#_details">More...</a>
<p>
<code>#include &quot;<a class="el" href="_l_p_c17xx_8h_source.html">LPC17xx.h</a>&quot;</code><br>
<code>#include &quot;<a class="el" href="lpc__types_8h_source.html">lpc_types.h</a>&quot;</code><br>

<p>
<a href="lpc17xx__ssp_8h_source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_s_p___c_f_g___type.html">SSP_CFG_Type</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SSP configuration structure.  <a href="struct_s_s_p___c_f_g___type.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_s_p___d_a_t_a___s_e_t_u_p___type.html">SSP_DATA_SETUP_Type</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SPI Data configuration structure definitions.  <a href="struct_s_s_p___d_a_t_a___s_e_t_u_p___type.html#_details">More...</a><br></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g6333b5eaf9d5301431fc0399c0d417d5">SSP_CPHA_FIRST</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g04ad38295445819979f55503eed5c177">SSP_CPHA_SECOND</a>&nbsp;&nbsp;&nbsp;SSP_CR0_CPHA_SECOND</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gf64aec37a92ca6c14c23af6fc0052ccb">SSP_CPOL_HI</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g1e10eccdb2b293607764028aab1b98a9">SSP_CPOL_LO</a>&nbsp;&nbsp;&nbsp;SSP_CR0_CPOL_HI</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gc6bc4b92810caa934b2d7116390098c6">SSP_SLAVE_MODE</a>&nbsp;&nbsp;&nbsp;SSP_CR1_SLAVE_EN</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g3c9cbd4f4b8169253d26f4d40cdc414d">SSP_MASTER_MODE</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g238b6583278a25eba784cc4084ecd87f">SSP_DATABIT_4</a>&nbsp;&nbsp;&nbsp;SSP_CR0_DSS(4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gaab22a8bc9a3fdbf77451c0a71970f29">SSP_DATABIT_5</a>&nbsp;&nbsp;&nbsp;SSP_CR0_DSS(5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gab15bd61146f368a6eae98cb47586aa9">SSP_DATABIT_6</a>&nbsp;&nbsp;&nbsp;SSP_CR0_DSS(6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g22e347ea7a0a898ff97b6ca200aa5cd0">SSP_DATABIT_7</a>&nbsp;&nbsp;&nbsp;SSP_CR0_DSS(7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gd5351b3c8a625149e6ff44bf96c0c71b">SSP_DATABIT_8</a>&nbsp;&nbsp;&nbsp;SSP_CR0_DSS(8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g63076fc45604c634c7935aa8310d9a4d">SSP_DATABIT_9</a>&nbsp;&nbsp;&nbsp;SSP_CR0_DSS(9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g8e8220666e083d725cb5ca12863e3398">SSP_DATABIT_10</a>&nbsp;&nbsp;&nbsp;SSP_CR0_DSS(10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g4c54d482586fe521fc51fe2f660d92db">SSP_DATABIT_11</a>&nbsp;&nbsp;&nbsp;SSP_CR0_DSS(11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g60cef3d2aa9a028b4e648abca8a20ea6">SSP_DATABIT_12</a>&nbsp;&nbsp;&nbsp;SSP_CR0_DSS(12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g6e7696139bcc6ffbea4c7633db5691bc">SSP_DATABIT_13</a>&nbsp;&nbsp;&nbsp;SSP_CR0_DSS(13)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g23092c43aa47e79b5c540e1c8bcfb43f">SSP_DATABIT_14</a>&nbsp;&nbsp;&nbsp;SSP_CR0_DSS(14)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gfb96efb2ad42b6804003beb416bf513f">SSP_DATABIT_15</a>&nbsp;&nbsp;&nbsp;SSP_CR0_DSS(15)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g8a5285b118c9dc1a7f2ce6c4caa3b962">SSP_DATABIT_16</a>&nbsp;&nbsp;&nbsp;SSP_CR0_DSS(16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#ge60b1441f3ecdb03755304c320d89337">SSP_FRAME_SPI</a>&nbsp;&nbsp;&nbsp;SSP_CR0_FRF_SPI</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gcc8028fc65d645b5c0ac06863bc8cd9c">SSP_FRAME_TI</a>&nbsp;&nbsp;&nbsp;SSP_CR0_FRF_TI</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gb908ae3d749411618396107e2e0c635e">SSP_FRAME_MICROWIRE</a>&nbsp;&nbsp;&nbsp;SSP_CR0_FRF_MICROWIRE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gdb3e00bb8249856e4ace28ea931bb177">SSP_STAT_TXFIFO_EMPTY</a>&nbsp;&nbsp;&nbsp;SSP_SR_TFE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g9a88c97aaba7a01be0842d099cf7958c">SSP_STAT_TXFIFO_NOTFULL</a>&nbsp;&nbsp;&nbsp;SSP_SR_TNF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g3b0ac9bf74e9d93e0a60a225ada68504">SSP_STAT_RXFIFO_NOTEMPTY</a>&nbsp;&nbsp;&nbsp;SSP_SR_RNE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g12ae92a4672cd13f9e3c4b1330384d0e">SSP_STAT_RXFIFO_FULL</a>&nbsp;&nbsp;&nbsp;SSP_SR_RFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g618e52f34a11a7e9414d18a2e56be63c">SSP_STAT_BUSY</a>&nbsp;&nbsp;&nbsp;SSP_SR_BSY</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g7db87dea06af8ba8368be4dcccfd97d3">SSP_INTCFG_ROR</a>&nbsp;&nbsp;&nbsp;SSP_IMSC_ROR</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g4716c2b633cc0698f6e515ffb7abedbd">SSP_INTCFG_RT</a>&nbsp;&nbsp;&nbsp;SSP_IMSC_RT</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g20c9695e3dde083db7f54d6715c5573c">SSP_INTCFG_RX</a>&nbsp;&nbsp;&nbsp;SSP_IMSC_RX</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g12314c10c13b5663431e2f3d794d8e6d">SSP_INTCFG_TX</a>&nbsp;&nbsp;&nbsp;SSP_IMSC_TX</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g849060f3ae22fc69e37410b1607c6d49">SSP_INTSTAT_ROR</a>&nbsp;&nbsp;&nbsp;SSP_MIS_ROR</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gec7fec10a4c64bd3391c91c832e040c5">SSP_INTSTAT_RT</a>&nbsp;&nbsp;&nbsp;SSP_MIS_RT</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gcf36c76c863756c8bfda4057637cc034">SSP_INTSTAT_RX</a>&nbsp;&nbsp;&nbsp;SSP_MIS_RX</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g76c22817987e49834f2280f48c7b3c64">SSP_INTSTAT_TX</a>&nbsp;&nbsp;&nbsp;SSP_MIS_TX</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gfee0d65700b9a2ef6e508755bfacb32e">SSP_INTSTAT_RAW_ROR</a>&nbsp;&nbsp;&nbsp;SSP_RIS_ROR</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#ga7d981043c996b7721a7c729d0c065df">SSP_INTSTAT_RAW_RT</a>&nbsp;&nbsp;&nbsp;SSP_RIS_RT</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gf52e1a3479fa4d119a298302ca1a3e9e">SSP_INTSTAT_RAW_RX</a>&nbsp;&nbsp;&nbsp;SSP_RIS_RX</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g45e392f2778d7ad3ddc710006ce16c96">SSP_INTSTAT_RAW_TX</a>&nbsp;&nbsp;&nbsp;SSP_RIS_TX</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gb79665cc09989a9730abb6b5452df1d7">SSP_INTCLR_ROR</a>&nbsp;&nbsp;&nbsp;SSP_ICR_ROR</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g36b024118d27e68540e8e403b897ed75">SSP_INTCLR_RT</a>&nbsp;&nbsp;&nbsp;SSP_ICR_RT</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gc294ff35d73ad16084bd157fec3bcfc6">SSP_DMA_RX</a>&nbsp;&nbsp;&nbsp;SSP_DMA_RXDMA_EN</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g442c2b693b567292aaa17bdba6789094">SSP_DMA_TX</a>&nbsp;&nbsp;&nbsp;SSP_DMA_TXDMA_EN</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g50dbb53cd4d651137a9826f1cee0156b">SSP_STAT_DONE</a>&nbsp;&nbsp;&nbsp;(1UL&lt;&lt;8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g6fadaf52886e10c84c3461b43c216de4">SSP_STAT_ERROR</a>&nbsp;&nbsp;&nbsp;(1UL&lt;&lt;9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g691ba9dbc6a0722a81ed4734c7f7ac8f">SSP_CR0_DSS</a>(n)&nbsp;&nbsp;&nbsp;((uint32_t)((n-1)&amp;0xF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g4f0f58a8f4b87af0f18e84b981c31a74">SSP_CR0_FRF_SPI</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0&lt;&lt;4))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g54c718a1a75a1e5e06417b9f8267ee27">SSP_CR0_FRF_TI</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;4))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g7ca858fcf0f529a38e1e1bf0a69d4486">SSP_CR0_FRF_MICROWIRE</a>&nbsp;&nbsp;&nbsp;((uint32_t)(2&lt;&lt;4))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g36d7ad75edb14d318d710f964384f466">SSP_CR0_CPOL_HI</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;6))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#ge4150d0b2513ff70568be15c2170c9ea">SSP_CR0_CPHA_SECOND</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;7))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g10f56047b6024ff848675f9463f1b989">SSP_CR0_SCR</a>(n)&nbsp;&nbsp;&nbsp;((uint32_t)((n&amp;0xFF)&lt;&lt;8))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g90be93bebdbdfee011d90ea6e054260a">SSP_CR0_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0xFFFF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gc0e5bef37b94df5ad96bf270aa802dcd">SSP_CR1_LBM_EN</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gad500ed8cec6c1734a12a7f55ff6ec26">SSP_CR1_SSP_EN</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g483d570ffc25bc917c99b3e8ece75649">SSP_CR1_SLAVE_EN</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;2))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gf8cd75ca0bf07a236b992cca4769b4dc">SSP_CR1_SO_DISABLE</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;3))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gd90a9c1c97a5c4e19e048e9686a4d8fa">SSP_CR1_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x0F))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gca7cab2d530cc7dbaa9e9d3e9dc61b53">SSP_DR_BITMASK</a>(n)&nbsp;&nbsp;&nbsp;((n)&amp;0xFFFF)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#ga56cadbf2604cf3d9706f3583be99f63">SSP_SR_TFE</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gbde0199183f2a747cd039c66d40cf534">SSP_SR_TNF</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g67740be98d73a50bf341ca3e2c25da6e">SSP_SR_RNE</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;2))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gcb3442f8b9ec2dbb3be63f154cc58940">SSP_SR_RFF</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;3))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gc57c889d98458cfbde35f0ab63b499c2">SSP_SR_BSY</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;4))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g0fe66130dd87296b6e16cd9fbcf7daf1">SSP_SR_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x1F))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g12dda8829af64148222e9c139b0b4190">SSP_CPSR_CPDVSR</a>(n)&nbsp;&nbsp;&nbsp;((uint32_t)(n&amp;0xFF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gd90cbeb91495d457ae2dd8bda909a2a9">SSP_CPSR_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0xFF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#ga004d331d2d6bf2fc123de80d6e18a95">SSP_IMSC_ROR</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g0396910287899ff6ab730425a8a332c7">SSP_IMSC_RT</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g9f4d1fa05f49655cc6e5548b11dfe092">SSP_IMSC_RX</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;2))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g0e1c817c6d276a0fd17b0c4d21668818">SSP_IMSC_TX</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;3))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gaaf58d4122c6641ca6d1e6d18c5ef7be">SSP_IMSC_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x0F))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g0556e3aaa7aefef2c8ed76e1efbf277c">SSP_RIS_ROR</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gf3ca75688f2b02dc4df0c1812d246baf">SSP_RIS_RT</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gd5b9b44272a78e2dcfa4f11b560a1ac5">SSP_RIS_RX</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;2))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gf2019e37460395bc0ee5fe12cd6e2226">SSP_RIS_TX</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;3))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gaf0114701def5c9b0e291cdf29fab22d">SSP_RIS_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x0F))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g5ab078b780d3ab049afbc4bf1d548164">SSP_MIS_ROR</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gc656007811dd29f2448a6a534aee04a3">SSP_MIS_RT</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gae1efd94a8b66679f1793a3c5458a777">SSP_MIS_RX</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;2))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g1db3ebd72dfe222733297a3fb5ca37af">SSP_MIS_TX</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;3))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g9571d63a5315c056b7a54e2f4736c1d7">SSP_MIS_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x0F))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g12339c82c252077d3c53bad546a68c75">SSP_ICR_ROR</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g6917b6687bd6c914134afe3d86b10fb0">SSP_ICR_RT</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g5ce108586bfd5b77c849aa9969c8973c">SSP_ICR_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x03))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g0508ccc6f92325452fb24fa4d7a4c202">SSP_DMA_RXDMA_EN</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gafe065e1865ad37d436c5f000f9653ab">SSP_DMA_TXDMA_EN</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g7ba88e5e9bd61c60806ce262fcc8838a">SSP_DMA_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x03))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g432c9213e5328a9ebefa11f6bc161ca3">PARAM_SSPx</a>(n)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g7930ba703ed262731feec2cc68a2b595">PARAM_SSP_CPHA</a>(n)&nbsp;&nbsp;&nbsp;((n==SSP_CPHA_FIRST) || (n==SSP_CPHA_SECOND))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#ge8e93c95432b38bef8df82680eb91f11">PARAM_SSP_CPOL</a>(n)&nbsp;&nbsp;&nbsp;((n==SSP_CPOL_HI) || (n==SSP_CPOL_LO))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#ga48648b1c2e39b0b23336a278af973cf">PARAM_SSP_MODE</a>(n)&nbsp;&nbsp;&nbsp;((n==SSP_SLAVE_MODE) || (n==SSP_MASTER_MODE))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gc5e8b4305019ad0e61feb91045a98022">PARAM_SSP_DATABIT</a>(n)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g8699cff5eabd7c0ee2adeb9a664a87df">PARAM_SSP_FRAME</a>(n)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g4fd35df4ab7870902e22527cd3154a65">PARAM_SSP_STAT</a>(n)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g9bb68b8215a45161f425780001e07e7a">PARAM_SSP_INTCFG</a>(n)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gd0db59c15bcaf47f49b54f52098365c8">PARAM_SSP_INTSTAT</a>(n)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gefeae7a57d23eb3f1fa9f36804fbcb06">PARAM_SSP_INTSTAT_RAW</a>(n)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g2f7034b2420cb7163a93f6a101a5e660">PARAM_SSP_INTCLR</a>(n)&nbsp;&nbsp;&nbsp;((n==SSP_INTCLR_ROR) || (n==SSP_INTCLR_RT))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g871436ce24c4d561060ecc7a56a508a5">PARAM_SSP_DMA</a>(n)&nbsp;&nbsp;&nbsp;((n==SSP_DMA_TX) || (n==SSP_DMA_RX))</td></tr>

<tr><td colspan="2"><br><h2>Enumerations</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___types.html#g34f9cea91f43d14807778072c5f3c20f">SSP_TRANSFER_Type</a> { <a class="el" href="group___s_s_p___public___types.html#gg34f9cea91f43d14807778072c5f3c20fcbf9f348aff60d888fc8d156c57dd17e">SSP_TRANSFER_POLLING</a> =  0, 
<a class="el" href="group___s_s_p___public___types.html#gg34f9cea91f43d14807778072c5f3c20fd400016c53e56670b957e0b09638c7a2">SSP_TRANSFER_INTERRUPT</a>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SSP Transfer Type definitions.  <a href="group___s_s_p___public___types.html#g34f9cea91f43d14807778072c5f3c20f">More...</a><br></td></tr>
<tr><td colspan="2"><br><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___functions.html#g27795785a9e9370ea2c17d65d3e2fcd6">SSP_Init</a> (<a class="el" href="struct_l_p_c___s_s_p___type_def.html">LPC_SSP_TypeDef</a> *SSPx, <a class="el" href="struct_s_s_p___c_f_g___type.html">SSP_CFG_Type</a> *<a class="el" href="group___s_s_p___t_i.html#ga65f8f8d78a0db4212e11c8fa3c238ac">SSP_ConfigStruct</a>)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initializes the SSPx peripheral according to the specified parameters in the SSP_ConfigStruct.  <a href="group___s_s_p___public___functions.html#g27795785a9e9370ea2c17d65d3e2fcd6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___functions.html#g7075ef3eb4f2714ade40f59eec228fb2">SSP_DeInit</a> (<a class="el" href="struct_l_p_c___s_s_p___type_def.html">LPC_SSP_TypeDef</a> *SSPx)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">De-initializes the SSPx peripheral registers to their default reset values.  <a href="group___s_s_p___public___functions.html#g7075ef3eb4f2714ade40f59eec228fb2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___functions.html#g99c27d390c1b6e12864b1fd459ff7f69">SSP_ConfigStructInit</a> (<a class="el" href="struct_s_s_p___c_f_g___type.html">SSP_CFG_Type</a> *SSP_InitStruct)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fills each SSP_InitStruct member with its default value:<ul>
<li>CPHA = SSP_CPHA_FIRST</li><li>CPOL = SSP_CPOL_HI</li><li>ClockRate = 1000000</li><li>Databit = SSP_DATABIT_8</li><li>Mode = SSP_MASTER_MODE</li><li>FrameFormat = SSP_FRAME_SSP. </li></ul>
 <a href="group___s_s_p___public___functions.html#g99c27d390c1b6e12864b1fd459ff7f69"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___functions.html#g64abe237d8715fa5641936db6ebc1165">SSP_Cmd</a> (<a class="el" href="struct_l_p_c___s_s_p___type_def.html">LPC_SSP_TypeDef</a> *SSPx, <a class="el" href="group___l_p_c___types___public___types.html#gc9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable or disable SSP peripheral's operation.  <a href="group___s_s_p___public___functions.html#g64abe237d8715fa5641936db6ebc1165"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___functions.html#g9f13c0eaf5f3f561d094f76aafdd3eed">SSP_LoopBackCmd</a> (<a class="el" href="struct_l_p_c___s_s_p___type_def.html">LPC_SSP_TypeDef</a> *SSPx, <a class="el" href="group___l_p_c___types___public___types.html#gc9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable or disable Loop Back mode function in SSP peripheral.  <a href="group___s_s_p___public___functions.html#g9f13c0eaf5f3f561d094f76aafdd3eed"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___functions.html#ge371c17d5ddbd71d199224463445f767">SSP_SlaveOutputCmd</a> (<a class="el" href="struct_l_p_c___s_s_p___type_def.html">LPC_SSP_TypeDef</a> *SSPx, <a class="el" href="group___l_p_c___types___public___types.html#gc9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable or disable Slave Output function in SSP peripheral.  <a href="group___s_s_p___public___functions.html#ge371c17d5ddbd71d199224463445f767"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___functions.html#gc69f6e59bf67fdef7a38bdbaa8d3e8ae">SSP_DMACmd</a> (<a class="el" href="struct_l_p_c___s_s_p___type_def.html">LPC_SSP_TypeDef</a> *SSPx, uint32_t DMAMode, <a class="el" href="group___l_p_c___types___public___types.html#gc9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable/Disable DMA function for SSP peripheral.  <a href="group___s_s_p___public___functions.html#gc69f6e59bf67fdef7a38bdbaa8d3e8ae"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="group___l_p_c___types___public___types.html#g89136caac2e14c55151f527ac02daaff">FlagStatus</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___functions.html#gc2aa0464f444c6e57bf09104aa05a135">SSP_GetStatus</a> (<a class="el" href="struct_l_p_c___s_s_p___type_def.html">LPC_SSP_TypeDef</a> *SSPx, uint32_t FlagType)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Checks whether the specified SSP status flag is set or not.  <a href="group___s_s_p___public___functions.html#gc2aa0464f444c6e57bf09104aa05a135"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___functions.html#g4fc40b79a0bd2b6057803fe6ccd97ebb">SSP_GetDataSize</a> (<a class="el" href="struct_l_p_c___s_s_p___type_def.html">LPC_SSP_TypeDef</a> *SSPx)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get data size bit selected.  <a href="group___s_s_p___public___functions.html#g4fc40b79a0bd2b6057803fe6ccd97ebb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="group___l_p_c___types___public___types.html#gb7d263072f745b4f3913fb0afc434c4e">IntStatus</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___functions.html#gde02a6e43332586e8120f782b588dfdc">SSP_GetRawIntStatus</a> (<a class="el" href="struct_l_p_c___s_s_p___type_def.html">LPC_SSP_TypeDef</a> *SSPx, uint32_t RawIntType)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Check whether the specified Raw interrupt status flag is set or not.  <a href="group___s_s_p___public___functions.html#gde02a6e43332586e8120f782b588dfdc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___functions.html#g49e82b4a7010ad2de022399475e1f60b">SSP_GetRawIntStatusReg</a> (<a class="el" href="struct_l_p_c___s_s_p___type_def.html">LPC_SSP_TypeDef</a> *SSPx)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get Raw Interrupt Status register.  <a href="group___s_s_p___public___functions.html#g49e82b4a7010ad2de022399475e1f60b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="group___l_p_c___types___public___types.html#gb7d263072f745b4f3913fb0afc434c4e">IntStatus</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___functions.html#ge3f869e56a14351d6c4e2485131273e8">SSP_GetIntStatus</a> (<a class="el" href="struct_l_p_c___s_s_p___type_def.html">LPC_SSP_TypeDef</a> *SSPx, uint32_t IntType)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Check whether the specified interrupt status flag is set or not.  <a href="group___s_s_p___public___functions.html#ge3f869e56a14351d6c4e2485131273e8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___functions.html#g6a77261500e4fa65b0ecdfb70ccd8c00">SSP_SendData</a> (<a class="el" href="struct_l_p_c___s_s_p___type_def.html">LPC_SSP_TypeDef</a> *SSPx, uint16_t Data)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit a single data through SSPx peripheral.  <a href="group___s_s_p___public___functions.html#g6a77261500e4fa65b0ecdfb70ccd8c00"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___functions.html#g14e9bdfc76b1398e4fdb09775fd6c240">SSP_ReceiveData</a> (<a class="el" href="struct_l_p_c___s_s_p___type_def.html">LPC_SSP_TypeDef</a> *SSPx)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive a single data from SSPx peripheral.  <a href="group___s_s_p___public___functions.html#g14e9bdfc76b1398e4fdb09775fd6c240"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___functions.html#gd7af61596a83ee98af9935421480612e">SSP_ReadWrite</a> (<a class="el" href="struct_l_p_c___s_s_p___type_def.html">LPC_SSP_TypeDef</a> *SSPx, <a class="el" href="struct_s_s_p___d_a_t_a___s_e_t_u_p___type.html">SSP_DATA_SETUP_Type</a> *dataCfg, <a class="el" href="group___s_s_p___public___types.html#g34f9cea91f43d14807778072c5f3c20f">SSP_TRANSFER_Type</a> xfType)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SSP Read write data function.  <a href="group___s_s_p___public___functions.html#gd7af61596a83ee98af9935421480612e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___functions.html#g565b514ade8cdf734f008041df72a946">SSP_IntConfig</a> (<a class="el" href="struct_l_p_c___s_s_p___type_def.html">LPC_SSP_TypeDef</a> *SSPx, uint32_t IntType, <a class="el" href="group___l_p_c___types___public___types.html#gc9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable or disable specified interrupt type in SSP peripheral.  <a href="group___s_s_p___public___functions.html#g565b514ade8cdf734f008041df72a946"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___functions.html#g746ab6c5b143261a45082008b83e6dc8">SSP_ClearIntPending</a> (<a class="el" href="struct_l_p_c___s_s_p___type_def.html">LPC_SSP_TypeDef</a> *SSPx, uint32_t IntType)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clear specified interrupt pending in SSP peripheral.  <a href="group___s_s_p___public___functions.html#g746ab6c5b143261a45082008b83e6dc8"></a><br></td></tr>
</table>
<hr><h2>Detailed Description</h2>
Contains all macro definitions and function prototypes support for SSP firmware library on LPC17xx. 
<p>
<dl class="version" compact><dt><b>Version:</b></dt><dd>3.0 </dd></dl>
<dl class="date" compact><dt><b>Date:</b></dt><dd>18. June. 2010 </dd></dl>
<dl class="author" compact><dt><b>Author:</b></dt><dd>NXP MCU SW Application Team</dd></dl>
Copyright(C) 2010, NXP Semiconductor All rights reserved.<p>
Software that is described herein is for illustrative purposes only which provides customers with programming information regarding the products. This software is supplied "AS IS" without any warranties. NXP Semiconductors assumes no responsibility or liability for the use of the software, conveys no license or title under any patent, copyright, or mask work right to the product. NXP Semiconductors reserves the right to make changes in the software without notification. NXP Semiconductors also make no representation or warranty that such application will be suitable for the specified use without further testing or modification. 
<p>Definition in file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>
</div>
<hr size="1"><address style="text-align: right;"><small>Generated on Tue Jun 7 14:59:07 2011 for LPC1700CMSIS Standard Peripheral Firmware Library Manual by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.9 </small></address>
</body>
</html>
