$date
	Fri Apr 22 10:32:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module q7_tb $end
$var wire 3 ! q [2:0] $end
$var reg 1 " clk $end
$var reg 1 # en $end
$var reg 1 $ reset $end
$scope module inst0 $end
$var wire 1 % clk $end
$var wire 1 & en $end
$var wire 1 ' reset $end
$var reg 3 ( q [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
1'
0&
0%
1$
0#
0"
b0 !
$end
#5
1"
1%
#7
1#
1&
#10
0"
0%
#15
b1 (
b1 !
1"
1%
0$
0'
#20
0"
0%
#25
b11 (
b11 !
1"
1%
#30
0"
0%
#35
b101 (
b101 !
1"
1%
#40
0"
0%
#45
b111 (
b111 !
1"
1%
#50
0"
0%
#55
b10 (
b10 !
1"
1%
#60
0"
0%
#65
b0 (
b0 !
1"
1%
#70
0"
0%
#75
b1 (
b1 !
1"
1%
#80
0"
0%
#85
b11 (
b11 !
1"
1%
#90
0"
0%
#95
b101 (
b101 !
1"
1%
#100
0"
0%
#105
b111 (
b111 !
1"
1%
#110
0"
0%
#115
b10 (
b10 !
1"
1%
#120
0"
0%
#125
b0 (
b0 !
1"
1%
#130
0"
0%
#135
b1 (
b1 !
1"
1%
#140
0"
0%
#145
b11 (
b11 !
1"
1%
#148
b0 (
b0 !
1$
1'
#150
0"
0%
#155
b1 (
b1 !
1"
1%
0$
0'
#160
0"
0%
#165
b11 (
b11 !
1"
1%
#170
0"
0%
#175
b101 (
b101 !
1"
1%
#180
0"
0%
#183
b0 (
b0 !
0#
0&
#185
1"
1%
#190
0"
0%
#195
1"
1%
#200
0"
0%
