// Seed: 1699320256
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  module_2();
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1
);
  initial id_3 = 1'b0;
  id_4 :
  assert property (@(1 == 1'd0) 1)
  else;
  wire id_5;
  module_0(
      id_4, id_4, id_5
  );
  wire id_6;
  tri0 id_7 = 1;
  assign id_7 = id_3;
endmodule
module module_2;
  assign id_1 = 1;
  module_3();
endmodule
module module_3;
endmodule
