Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Feb 12 23:23:48 2024
| Host         : DESKTOP-PSI6TK2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.896        0.000                      0                 1508        0.031        0.000                      0                 1508        4.020        0.000                       0                   705  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.896        0.000                      0                 1508        0.031        0.000                      0                 1508        4.020        0.000                       0                   705  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.896ns  (required time - arrival time)
  Source:                 design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 2.963ns (45.533%)  route 3.544ns (54.467%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.681     2.989    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y43          FDRE                                         r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     3.507 f  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=3, routed)           0.866     4.373    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/Q[3]
    SLICE_X3Y42          LUT1 (Prop_lut1_I0_O)        0.124     4.497 r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/r_counter1_carry_i_2/O
                         net (fo=1, routed)           0.000     4.497    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/S[2]
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.895 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.895    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.009 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.009    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__0_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.123 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.123    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__1_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.237 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.237    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__2_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.351 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.351    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__3_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.664 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__4/O[3]
                         net (fo=1, routed)           0.918     6.582    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1[24]
    SLICE_X4Y46          LUT6 (Prop_lut6_I1_O)        0.306     6.888 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.888    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1_i_2_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     7.426 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1/CO[2]
                         net (fo=2, routed)           0.651     8.077    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1_n_1
    SLICE_X7Y44          LUT3 (Prop_lut3_I1_O)        0.310     8.387 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1/O
                         net (fo=30, routed)          1.110     9.496    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1_n_0
    SLICE_X5Y49          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.552    12.744    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X5Y49          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[28]/C
                         clock pessimism              0.230    12.975    
                         clock uncertainty           -0.154    12.821    
    SLICE_X5Y49          FDRE (Setup_fdre_C_R)       -0.429    12.392    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  2.896    

Slack (MET) :             2.896ns  (required time - arrival time)
  Source:                 design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 2.963ns (45.533%)  route 3.544ns (54.467%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.681     2.989    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y43          FDRE                                         r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     3.507 f  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=3, routed)           0.866     4.373    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/Q[3]
    SLICE_X3Y42          LUT1 (Prop_lut1_I0_O)        0.124     4.497 r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/r_counter1_carry_i_2/O
                         net (fo=1, routed)           0.000     4.497    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/S[2]
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.895 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.895    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.009 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.009    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__0_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.123 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.123    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__1_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.237 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.237    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__2_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.351 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.351    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__3_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.664 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__4/O[3]
                         net (fo=1, routed)           0.918     6.582    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1[24]
    SLICE_X4Y46          LUT6 (Prop_lut6_I1_O)        0.306     6.888 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.888    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1_i_2_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     7.426 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1/CO[2]
                         net (fo=2, routed)           0.651     8.077    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1_n_1
    SLICE_X7Y44          LUT3 (Prop_lut3_I1_O)        0.310     8.387 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1/O
                         net (fo=30, routed)          1.110     9.496    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1_n_0
    SLICE_X5Y49          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.552    12.744    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X5Y49          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[29]/C
                         clock pessimism              0.230    12.975    
                         clock uncertainty           -0.154    12.821    
    SLICE_X5Y49          FDRE (Setup_fdre_C_R)       -0.429    12.392    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  2.896    

Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.318ns  (logic 2.963ns (46.897%)  route 3.355ns (53.103%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.681     2.989    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y43          FDRE                                         r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     3.507 f  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=3, routed)           0.866     4.373    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/Q[3]
    SLICE_X3Y42          LUT1 (Prop_lut1_I0_O)        0.124     4.497 r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/r_counter1_carry_i_2/O
                         net (fo=1, routed)           0.000     4.497    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/S[2]
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.895 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.895    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.009 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.009    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__0_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.123 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.123    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__1_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.237 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.237    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__2_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.351 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.351    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__3_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.664 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__4/O[3]
                         net (fo=1, routed)           0.918     6.582    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1[24]
    SLICE_X4Y46          LUT6 (Prop_lut6_I1_O)        0.306     6.888 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.888    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1_i_2_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     7.426 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1/CO[2]
                         net (fo=2, routed)           0.651     8.077    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1_n_1
    SLICE_X7Y44          LUT3 (Prop_lut3_I1_O)        0.310     8.387 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.920     9.307    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1_n_0
    SLICE_X5Y48          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.552    12.744    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X5Y48          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[24]/C
                         clock pessimism              0.230    12.975    
                         clock uncertainty           -0.154    12.821    
    SLICE_X5Y48          FDRE (Setup_fdre_C_R)       -0.429    12.392    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                          -9.307    
  -------------------------------------------------------------------
                         slack                                  3.085    

Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.318ns  (logic 2.963ns (46.897%)  route 3.355ns (53.103%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.681     2.989    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y43          FDRE                                         r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     3.507 f  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=3, routed)           0.866     4.373    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/Q[3]
    SLICE_X3Y42          LUT1 (Prop_lut1_I0_O)        0.124     4.497 r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/r_counter1_carry_i_2/O
                         net (fo=1, routed)           0.000     4.497    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/S[2]
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.895 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.895    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.009 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.009    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__0_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.123 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.123    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__1_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.237 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.237    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__2_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.351 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.351    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__3_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.664 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__4/O[3]
                         net (fo=1, routed)           0.918     6.582    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1[24]
    SLICE_X4Y46          LUT6 (Prop_lut6_I1_O)        0.306     6.888 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.888    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1_i_2_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     7.426 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1/CO[2]
                         net (fo=2, routed)           0.651     8.077    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1_n_1
    SLICE_X7Y44          LUT3 (Prop_lut3_I1_O)        0.310     8.387 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.920     9.307    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1_n_0
    SLICE_X5Y48          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.552    12.744    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X5Y48          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[25]/C
                         clock pessimism              0.230    12.975    
                         clock uncertainty           -0.154    12.821    
    SLICE_X5Y48          FDRE (Setup_fdre_C_R)       -0.429    12.392    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                          -9.307    
  -------------------------------------------------------------------
                         slack                                  3.085    

Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.318ns  (logic 2.963ns (46.897%)  route 3.355ns (53.103%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.681     2.989    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y43          FDRE                                         r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     3.507 f  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=3, routed)           0.866     4.373    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/Q[3]
    SLICE_X3Y42          LUT1 (Prop_lut1_I0_O)        0.124     4.497 r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/r_counter1_carry_i_2/O
                         net (fo=1, routed)           0.000     4.497    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/S[2]
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.895 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.895    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.009 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.009    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__0_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.123 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.123    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__1_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.237 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.237    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__2_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.351 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.351    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__3_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.664 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__4/O[3]
                         net (fo=1, routed)           0.918     6.582    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1[24]
    SLICE_X4Y46          LUT6 (Prop_lut6_I1_O)        0.306     6.888 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.888    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1_i_2_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     7.426 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1/CO[2]
                         net (fo=2, routed)           0.651     8.077    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1_n_1
    SLICE_X7Y44          LUT3 (Prop_lut3_I1_O)        0.310     8.387 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.920     9.307    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1_n_0
    SLICE_X5Y48          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.552    12.744    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X5Y48          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[26]/C
                         clock pessimism              0.230    12.975    
                         clock uncertainty           -0.154    12.821    
    SLICE_X5Y48          FDRE (Setup_fdre_C_R)       -0.429    12.392    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                          -9.307    
  -------------------------------------------------------------------
                         slack                                  3.085    

Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.318ns  (logic 2.963ns (46.897%)  route 3.355ns (53.103%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.681     2.989    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y43          FDRE                                         r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     3.507 f  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=3, routed)           0.866     4.373    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/Q[3]
    SLICE_X3Y42          LUT1 (Prop_lut1_I0_O)        0.124     4.497 r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/r_counter1_carry_i_2/O
                         net (fo=1, routed)           0.000     4.497    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/S[2]
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.895 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.895    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.009 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.009    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__0_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.123 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.123    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__1_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.237 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.237    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__2_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.351 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.351    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__3_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.664 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__4/O[3]
                         net (fo=1, routed)           0.918     6.582    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1[24]
    SLICE_X4Y46          LUT6 (Prop_lut6_I1_O)        0.306     6.888 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.888    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1_i_2_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     7.426 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1/CO[2]
                         net (fo=2, routed)           0.651     8.077    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1_n_1
    SLICE_X7Y44          LUT3 (Prop_lut3_I1_O)        0.310     8.387 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.920     9.307    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1_n_0
    SLICE_X5Y48          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.552    12.744    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X5Y48          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[27]/C
                         clock pessimism              0.230    12.975    
                         clock uncertainty           -0.154    12.821    
    SLICE_X5Y48          FDRE (Setup_fdre_C_R)       -0.429    12.392    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                          -9.307    
  -------------------------------------------------------------------
                         slack                                  3.085    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.314ns  (logic 2.963ns (46.927%)  route 3.351ns (53.073%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.681     2.989    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y43          FDRE                                         r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     3.507 f  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=3, routed)           0.866     4.373    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/Q[3]
    SLICE_X3Y42          LUT1 (Prop_lut1_I0_O)        0.124     4.497 r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/r_counter1_carry_i_2/O
                         net (fo=1, routed)           0.000     4.497    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/S[2]
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.895 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.895    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.009 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.009    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__0_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.123 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.123    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__1_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.237 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.237    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__2_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.351 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.351    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__3_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.664 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__4/O[3]
                         net (fo=1, routed)           0.918     6.582    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1[24]
    SLICE_X4Y46          LUT6 (Prop_lut6_I1_O)        0.306     6.888 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.888    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1_i_2_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     7.426 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1/CO[2]
                         net (fo=2, routed)           0.651     8.077    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1_n_1
    SLICE_X7Y44          LUT3 (Prop_lut3_I1_O)        0.310     8.387 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.916     9.303    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1_n_0
    SLICE_X5Y47          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.552    12.744    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X5Y47          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[20]/C
                         clock pessimism              0.230    12.975    
                         clock uncertainty           -0.154    12.821    
    SLICE_X5Y47          FDRE (Setup_fdre_C_R)       -0.429    12.392    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.314ns  (logic 2.963ns (46.927%)  route 3.351ns (53.073%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.681     2.989    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y43          FDRE                                         r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     3.507 f  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=3, routed)           0.866     4.373    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/Q[3]
    SLICE_X3Y42          LUT1 (Prop_lut1_I0_O)        0.124     4.497 r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/r_counter1_carry_i_2/O
                         net (fo=1, routed)           0.000     4.497    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/S[2]
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.895 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.895    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.009 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.009    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__0_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.123 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.123    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__1_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.237 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.237    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__2_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.351 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.351    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__3_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.664 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__4/O[3]
                         net (fo=1, routed)           0.918     6.582    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1[24]
    SLICE_X4Y46          LUT6 (Prop_lut6_I1_O)        0.306     6.888 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.888    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1_i_2_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     7.426 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1/CO[2]
                         net (fo=2, routed)           0.651     8.077    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1_n_1
    SLICE_X7Y44          LUT3 (Prop_lut3_I1_O)        0.310     8.387 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.916     9.303    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1_n_0
    SLICE_X5Y47          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.552    12.744    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X5Y47          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[21]/C
                         clock pessimism              0.230    12.975    
                         clock uncertainty           -0.154    12.821    
    SLICE_X5Y47          FDRE (Setup_fdre_C_R)       -0.429    12.392    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.314ns  (logic 2.963ns (46.927%)  route 3.351ns (53.073%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.681     2.989    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y43          FDRE                                         r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     3.507 f  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=3, routed)           0.866     4.373    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/Q[3]
    SLICE_X3Y42          LUT1 (Prop_lut1_I0_O)        0.124     4.497 r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/r_counter1_carry_i_2/O
                         net (fo=1, routed)           0.000     4.497    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/S[2]
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.895 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.895    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.009 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.009    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__0_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.123 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.123    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__1_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.237 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.237    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__2_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.351 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.351    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__3_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.664 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__4/O[3]
                         net (fo=1, routed)           0.918     6.582    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1[24]
    SLICE_X4Y46          LUT6 (Prop_lut6_I1_O)        0.306     6.888 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.888    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1_i_2_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     7.426 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1/CO[2]
                         net (fo=2, routed)           0.651     8.077    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1_n_1
    SLICE_X7Y44          LUT3 (Prop_lut3_I1_O)        0.310     8.387 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.916     9.303    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1_n_0
    SLICE_X5Y47          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.552    12.744    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X5Y47          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[22]/C
                         clock pessimism              0.230    12.975    
                         clock uncertainty           -0.154    12.821    
    SLICE_X5Y47          FDRE (Setup_fdre_C_R)       -0.429    12.392    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.314ns  (logic 2.963ns (46.927%)  route 3.351ns (53.073%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.681     2.989    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y43          FDRE                                         r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     3.507 f  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=3, routed)           0.866     4.373    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/Q[3]
    SLICE_X3Y42          LUT1 (Prop_lut1_I0_O)        0.124     4.497 r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/r_counter1_carry_i_2/O
                         net (fo=1, routed)           0.000     4.497    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/S[2]
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.895 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.895    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.009 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.009    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__0_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.123 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.123    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__1_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.237 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.237    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__2_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.351 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.351    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__3_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.664 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__4/O[3]
                         net (fo=1, routed)           0.918     6.582    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1[24]
    SLICE_X4Y46          LUT6 (Prop_lut6_I1_O)        0.306     6.888 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.888    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1_i_2_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     7.426 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1/CO[2]
                         net (fo=2, routed)           0.651     8.077    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1_n_1
    SLICE_X7Y44          LUT3 (Prop_lut3_I1_O)        0.310     8.387 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.916     9.303    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1_n_0
    SLICE_X5Y47          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.552    12.744    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X5Y47          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[23]/C
                         clock pessimism              0.230    12.975    
                         clock uncertainty           -0.154    12.821    
    SLICE_X5Y47          FDRE (Setup_fdre_C_R)       -0.429    12.392    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                  3.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg3_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.246ns (58.248%)  route 0.176ns (41.752%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.582     0.923    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X0Y50          FDRE                                         r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg3_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.148     1.071 r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg3_reg[30]/Q
                         net (fo=1, routed)           0.176     1.247    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg3[30]
    SLICE_X0Y49          LUT5 (Prop_lut5_I0_O)        0.098     1.345 r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     1.345    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/reg_data_out[30]
    SLICE_X0Y49          FDRE                                         r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.852     1.222    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X0Y49          FDRE                                         r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.121     1.314    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.584     0.925    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y41          FDRE                                         r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/Q
                         net (fo=1, routed)           0.102     1.168    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X4Y41          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.852     1.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y41          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X4Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.658%)  route 0.215ns (60.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.215     1.280    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.474%)  route 0.216ns (60.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.216     1.282    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.436%)  route 0.217ns (60.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.217     1.282    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.580     0.921    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y37          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.110     1.172    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X0Y36          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.846     1.216    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y36          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.281     0.935    
    SLICE_X0Y36          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.118    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.765%)  route 0.239ns (56.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.565     0.906    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X9Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/Q
                         net (fo=7, routed)           0.239     1.286    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]
    SLICE_X9Y49          LUT6 (Prop_lut6_I1_O)        0.045     1.331 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.331    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/p_0_in[5]
    SLICE_X9Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.835     1.205    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X9Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.092     1.268    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg3_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.209ns (44.895%)  route 0.257ns (55.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.584     0.925    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y50          FDRE                                         r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg3_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg3_reg[27]/Q
                         net (fo=1, routed)           0.257     1.345    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg3[27]
    SLICE_X4Y49          LUT5 (Prop_lut5_I0_O)        0.045     1.390 r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     1.390    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X4Y49          FDRE                                         r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.854     1.224    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y49          FDRE                                         r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X4Y49          FDRE (Hold_fdre_C_D)         0.121     1.316    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.227ns (48.704%)  route 0.239ns (51.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.582     0.923    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg2_reg[31]/Q
                         net (fo=1, routed)           0.239     1.290    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg2[31]
    SLICE_X0Y49          LUT5 (Prop_lut5_I2_O)        0.099     1.389 r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata[31]_i_1/O
                         net (fo=1, routed)           0.000     1.389    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/reg_data_out[31]
    SLICE_X0Y49          FDRE                                         r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.852     1.222    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X0Y49          FDRE                                         r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.121     1.314    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.356%)  route 0.247ns (63.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.247     1.312    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y46    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y36    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y39    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y39    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y36    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y36    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y36    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y37    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y37    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.804ns  (logic 0.124ns (6.875%)  route 1.680ns (93.125%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.680     1.680    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124     1.804 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.804    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X12Y48         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.508     2.701    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X12Y48         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.045ns (6.376%)  route 0.661ns (93.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.661     0.661    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.045     0.706 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.706    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X12Y48         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.835     1.205    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X12Y48         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/watch_0/inst/u_watch_top/u_tick_gen_hour/r_cnt_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.355ns  (logic 3.985ns (54.178%)  route 3.370ns (45.822%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.681     2.989    design_1_i/watch_0/inst/u_watch_top/u_tick_gen_hour/s00_axi_aclk
    SLICE_X7Y44          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_tick_gen_hour/r_cnt_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.456     3.445 r  design_1_i/watch_0/inst/u_watch_top/u_tick_gen_hour/r_cnt_val_reg[0]/Q
                         net (fo=7, routed)           3.370     6.815    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.529    10.344 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.344    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/watch_0/inst/u_watch_top/u_tick_gen_min/r_cnt_val_d_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.107ns  (logic 4.090ns (57.554%)  route 3.016ns (42.446%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.680     2.988    design_1_i/watch_0/inst/u_watch_top/u_tick_gen_min/s00_axi_aclk
    SLICE_X10Y41         FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_tick_gen_min/r_cnt_val_d_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.518     3.506 r  design_1_i/watch_0/inst/u_watch_top/u_tick_gen_min/r_cnt_val_d_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.016     6.522    lopt_1
    P14                  OBUF (Prop_obuf_I_O)         3.572    10.095 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.095    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/watch_0/inst/u_watch_top/u_tick_gen_sec/gen_delay[1].r_cnt_val_d_reg[1][0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 4.085ns (58.596%)  route 2.887ns (41.404%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.680     2.988    design_1_i/watch_0/inst/u_watch_top/u_tick_gen_sec/s00_axi_aclk
    SLICE_X10Y41         FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_tick_gen_sec/gen_delay[1].r_cnt_val_d_reg[1][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.518     3.506 r  design_1_i/watch_0/inst/u_watch_top/u_tick_gen_sec/gen_delay[1].r_cnt_val_d_reg[1][0]_lopt_replica/Q
                         net (fo=1, routed)           2.887     6.393    lopt
    R14                  OBUF (Prop_obuf_I_O)         3.567     9.960 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.960    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/watch_0/inst/u_watch_top/u_tick_gen_sec/gen_delay[1].r_cnt_val_d_reg[1][0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.418ns  (logic 1.432ns (59.204%)  route 0.987ns (40.796%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.565     0.906    design_1_i/watch_0/inst/u_watch_top/u_tick_gen_sec/s00_axi_aclk
    SLICE_X10Y41         FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_tick_gen_sec/gen_delay[1].r_cnt_val_d_reg[1][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/watch_0/inst/u_watch_top/u_tick_gen_sec/gen_delay[1].r_cnt_val_d_reg[1][0]_lopt_replica/Q
                         net (fo=1, routed)           0.987     2.056    lopt
    R14                  OBUF (Prop_obuf_I_O)         1.268     3.324 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.324    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/watch_0/inst/u_watch_top/u_tick_gen_min/r_cnt_val_d_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.469ns  (logic 1.437ns (58.185%)  route 1.032ns (41.815%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.565     0.906    design_1_i/watch_0/inst/u_watch_top/u_tick_gen_min/s00_axi_aclk
    SLICE_X10Y41         FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_tick_gen_min/r_cnt_val_d_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/watch_0/inst/u_watch_top/u_tick_gen_min/r_cnt_val_d_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.032     2.102    lopt_1
    P14                  OBUF (Prop_obuf_I_O)         1.273     3.375 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.375    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/watch_0/inst/u_watch_top/u_tick_gen_hour/r_cnt_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.564ns  (logic 1.371ns (53.460%)  route 1.193ns (46.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.566     0.907    design_1_i/watch_0/inst/u_watch_top/u_tick_gen_hour/s00_axi_aclk
    SLICE_X7Y44          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_tick_gen_hour/r_cnt_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/watch_0/inst/u_watch_top/u_tick_gen_hour/r_cnt_val_reg[0]/Q
                         net (fo=7, routed)           1.193     2.241    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.230     3.471 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.471    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            80 Endpoints
Min Delay            80 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.712ns  (logic 1.660ns (21.527%)  route 6.052ns (78.473%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.536     1.536 r  sw_IBUF[0]_inst/O
                         net (fo=37, routed)          4.942     6.479    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/sw[0]
    SLICE_X7Y44          LUT3 (Prop_lut3_I2_O)        0.124     6.603 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1/O
                         net (fo=30, routed)          1.110     7.712    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1_n_0
    SLICE_X5Y49          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.552     2.744    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X5Y49          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[28]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.712ns  (logic 1.660ns (21.527%)  route 6.052ns (78.473%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.536     1.536 r  sw_IBUF[0]_inst/O
                         net (fo=37, routed)          4.942     6.479    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/sw[0]
    SLICE_X7Y44          LUT3 (Prop_lut3_I2_O)        0.124     6.603 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1/O
                         net (fo=30, routed)          1.110     7.712    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1_n_0
    SLICE_X5Y49          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.552     2.744    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X5Y49          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[29]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.523ns  (logic 1.660ns (22.068%)  route 5.863ns (77.932%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.536     1.536 r  sw_IBUF[0]_inst/O
                         net (fo=37, routed)          4.942     6.479    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/sw[0]
    SLICE_X7Y44          LUT3 (Prop_lut3_I2_O)        0.124     6.603 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.920     7.523    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1_n_0
    SLICE_X5Y48          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.552     2.744    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X5Y48          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[24]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.523ns  (logic 1.660ns (22.068%)  route 5.863ns (77.932%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.536     1.536 r  sw_IBUF[0]_inst/O
                         net (fo=37, routed)          4.942     6.479    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/sw[0]
    SLICE_X7Y44          LUT3 (Prop_lut3_I2_O)        0.124     6.603 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.920     7.523    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1_n_0
    SLICE_X5Y48          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.552     2.744    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X5Y48          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[25]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.523ns  (logic 1.660ns (22.068%)  route 5.863ns (77.932%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.536     1.536 r  sw_IBUF[0]_inst/O
                         net (fo=37, routed)          4.942     6.479    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/sw[0]
    SLICE_X7Y44          LUT3 (Prop_lut3_I2_O)        0.124     6.603 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.920     7.523    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1_n_0
    SLICE_X5Y48          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.552     2.744    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X5Y48          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[26]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.523ns  (logic 1.660ns (22.068%)  route 5.863ns (77.932%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.536     1.536 r  sw_IBUF[0]_inst/O
                         net (fo=37, routed)          4.942     6.479    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/sw[0]
    SLICE_X7Y44          LUT3 (Prop_lut3_I2_O)        0.124     6.603 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.920     7.523    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1_n_0
    SLICE_X5Y48          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.552     2.744    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X5Y48          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[27]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.519ns  (logic 1.660ns (22.080%)  route 5.859ns (77.920%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.536     1.536 r  sw_IBUF[0]_inst/O
                         net (fo=37, routed)          4.942     6.479    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/sw[0]
    SLICE_X7Y44          LUT3 (Prop_lut3_I2_O)        0.124     6.603 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.916     7.519    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1_n_0
    SLICE_X5Y47          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.552     2.744    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X5Y47          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[20]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.519ns  (logic 1.660ns (22.080%)  route 5.859ns (77.920%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.536     1.536 r  sw_IBUF[0]_inst/O
                         net (fo=37, routed)          4.942     6.479    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/sw[0]
    SLICE_X7Y44          LUT3 (Prop_lut3_I2_O)        0.124     6.603 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.916     7.519    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1_n_0
    SLICE_X5Y47          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.552     2.744    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X5Y47          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[21]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.519ns  (logic 1.660ns (22.080%)  route 5.859ns (77.920%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.536     1.536 r  sw_IBUF[0]_inst/O
                         net (fo=37, routed)          4.942     6.479    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/sw[0]
    SLICE_X7Y44          LUT3 (Prop_lut3_I2_O)        0.124     6.603 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.916     7.519    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1_n_0
    SLICE_X5Y47          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.552     2.744    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X5Y47          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[22]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.519ns  (logic 1.660ns (22.080%)  route 5.859ns (77.920%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.536     1.536 r  sw_IBUF[0]_inst/O
                         net (fo=37, routed)          4.942     6.479    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/sw[0]
    SLICE_X7Y44          LUT3 (Prop_lut3_I2_O)        0.124     6.603 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.916     7.519    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1_n_0
    SLICE_X5Y47          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.552     2.744    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X5Y47          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.983ns  (logic 0.303ns (15.302%)  route 1.680ns (84.698%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.303     0.303 r  sw_IBUF[0]_inst/O
                         net (fo=37, routed)          1.680     1.983    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/sw[0]
    SLICE_X5Y49          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.854     1.224    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X5Y49          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[28]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.983ns  (logic 0.303ns (15.302%)  route 1.680ns (84.698%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.303     0.303 r  sw_IBUF[0]_inst/O
                         net (fo=37, routed)          1.680     1.983    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/sw[0]
    SLICE_X5Y49          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.854     1.224    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X5Y49          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[29]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.048ns  (logic 0.303ns (14.818%)  route 1.744ns (85.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.303     0.303 r  sw_IBUF[0]_inst/O
                         net (fo=37, routed)          1.744     2.048    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/sw[0]
    SLICE_X5Y48          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.854     1.224    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X5Y48          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[24]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.048ns  (logic 0.303ns (14.818%)  route 1.744ns (85.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.303     0.303 r  sw_IBUF[0]_inst/O
                         net (fo=37, routed)          1.744     2.048    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/sw[0]
    SLICE_X5Y48          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.854     1.224    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X5Y48          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[25]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.048ns  (logic 0.303ns (14.818%)  route 1.744ns (85.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.303     0.303 r  sw_IBUF[0]_inst/O
                         net (fo=37, routed)          1.744     2.048    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/sw[0]
    SLICE_X5Y48          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.854     1.224    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X5Y48          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[26]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.048ns  (logic 0.303ns (14.818%)  route 1.744ns (85.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.303     0.303 r  sw_IBUF[0]_inst/O
                         net (fo=37, routed)          1.744     2.048    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/sw[0]
    SLICE_X5Y48          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.854     1.224    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X5Y48          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[27]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.111ns  (logic 0.303ns (14.378%)  route 1.807ns (85.622%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.303     0.303 r  sw_IBUF[0]_inst/O
                         net (fo=37, routed)          1.807     2.111    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/sw[0]
    SLICE_X5Y47          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.854     1.224    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X5Y47          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[20]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.111ns  (logic 0.303ns (14.378%)  route 1.807ns (85.622%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.303     0.303 r  sw_IBUF[0]_inst/O
                         net (fo=37, routed)          1.807     2.111    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/sw[0]
    SLICE_X5Y47          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.854     1.224    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X5Y47          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[21]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.111ns  (logic 0.303ns (14.378%)  route 1.807ns (85.622%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.303     0.303 r  sw_IBUF[0]_inst/O
                         net (fo=37, routed)          1.807     2.111    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/sw[0]
    SLICE_X5Y47          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.854     1.224    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X5Y47          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[22]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.111ns  (logic 0.303ns (14.378%)  route 1.807ns (85.622%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.303     0.303 r  sw_IBUF[0]_inst/O
                         net (fo=37, routed)          1.807     2.111    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/sw[0]
    SLICE_X5Y47          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.854     1.224    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X5Y47          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[23]/C





