#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55c41f0da620 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
v0x55c41f128aa0_0 .var/i "__vunit_check_count", 31 0;
v0x55c41f124850_0 .var/str "__vunit_current_test";
v0x55c41f105490_0 .var/i "__vunit_fail_count", 31 0;
v0x55c41f105880_0 .var/i "__vunit_test_done", 31 0;
S_0x55c41f0e2b30 .scope autotask, "__vunit_print_summary" "__vunit_print_summary" 3 48, 3 48 0, S_0x55c41f0da620;
 .timescale 0 0;
TD_$unit.__vunit_print_summary ;
    %vpi_call/w 3 49 "$display", "\000" {0 0 0};
    %vpi_call/w 3 50 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 51 "$display", "                     TEST SUMMARY" {0 0 0};
    %vpi_call/w 3 52 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 53 "$display", "  Total Checks : %0d", v0x55c41f128aa0_0 {0 0 0};
    %vpi_call/w 3 54 "$display", "  Failures     : %0d", v0x55c41f105490_0 {0 0 0};
    %vpi_call/w 3 55 "$display", "------------------------------------------------------------" {0 0 0};
    %load/vec4 v0x55c41f105490_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %vpi_call/w 3 57 "$display", "  RESULT: *** PASSED ***" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 59 "$display", "  RESULT: *** FAILED ***" {0 0 0};
T_0.1 ;
    %vpi_call/w 3 61 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 62 "$display", "\000" {0 0 0};
    %end;
S_0x55c41f0e2350 .scope autotask, "__vunit_write_result" "__vunit_write_result" 3 35, 3 35 0, S_0x55c41f0da620;
 .timescale 0 0;
v0x55c41f128460_0 .var/i "failed", 31 0;
v0x55c41f128790_0 .var/i "fd", 31 0;
TD_$unit.__vunit_write_result ;
    %vpi_func 3 37 "$fopen" 32, "vunit_exit_code.txt", "w" {0 0 0};
    %store/vec4 v0x55c41f128790_0, 0, 32;
    %load/vec4 v0x55c41f128790_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x55c41f128460_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.4, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %vpi_call/w 3 39 "$fdisplay", v0x55c41f128790_0, "%0d", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 40 "$fclose", v0x55c41f128790_0 {0 0 0};
T_1.2 ;
    %end;
S_0x55c41f06bb60 .scope module, "async_fifo_full_timing_tb" "async_fifo_full_timing_tb" 4 15;
 .timescale -12 -12;
P_0x55c41f0f9dc0 .param/l "ADDR_WIDTH" 1 4 19, +C4<00000000000000000000000000000100>;
P_0x55c41f0f9e00 .param/l "DATA_WIDTH" 1 4 18, +C4<00000000000000000000000000001000>;
P_0x55c41f0f9e40 .param/l "DEPTH" 1 4 20, +C4<00000000000000000000000000010000>;
v0x55c41f15e170_0 .net "empty", 0 0, L_0x55c41f15f090;  1 drivers
v0x55c41f15e240_0 .net "full", 0 0, L_0x55c41f170790;  1 drivers
v0x55c41f15e310_0 .var/i "full_deassert_cycles", 31 0;
v0x55c41f15e3e0_0 .net "has_data", 0 0, L_0x55c41f15f3a0;  1 drivers
v0x55c41f15e4b0_0 .var "rd_clk", 0 0;
v0x55c41f15e5f0_0 .net "rd_data", 7 0, v0x55c41f15c0c0_0;  1 drivers
v0x55c41f15e690_0 .var "rd_en", 0 0;
v0x55c41f15e730_0 .var "rst", 0 0;
v0x55c41f15e7d0_0 .var "wr_clk", 0 0;
v0x55c41f15e900_0 .var "wr_data", 7 0;
v0x55c41f15e9a0_0 .var "wr_en", 0 0;
v0x55c41f15ea70_0 .var/i "write_count", 31 0;
S_0x55c41f146ee0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 133, 4 133 0, S_0x55c41f06bb60;
 .timescale -12 -12;
v0x55c41f0f90e0_0 .var/2s "i", 31 0;
E_0x55c41f082aa0 .event posedge, v0x55c41f149350_0;
S_0x55c41f147180 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 183, 4 183 0, S_0x55c41f06bb60;
 .timescale -12 -12;
v0x55c41f147380_0 .var/2s "i", 31 0;
S_0x55c41f147460 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 4 299, 4 299 0, S_0x55c41f06bb60;
 .timescale -12 -12;
v0x55c41f147960_0 .var/2s "cycle", 31 0;
S_0x55c41f147640 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 4 316, 4 316 0, S_0x55c41f147460;
 .timescale -12 -12;
v0x55c41f147860_0 .var/2s "i", 31 0;
E_0x55c41f084570 .event posedge, v0x55c41f1489b0_0;
S_0x55c41f147a60 .scope begin, "$unm_blk_69" "$unm_blk_69" 4 244, 4 244 0, S_0x55c41f06bb60;
 .timescale -12 -12;
v0x55c41f147f40_0 .var/i "accepted_writes", 31 0;
S_0x55c41f147c40 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 259, 4 259 0, S_0x55c41f147a60;
 .timescale -12 -12;
v0x55c41f147e40_0 .var/2s "i", 31 0;
S_0x55c41f148040 .scope module, "DUT" "async_fifo" 4 46, 5 11 0, S_0x55c41f06bb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "wr_clk";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 8 "wr_data";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /INPUT 1 "rd_clk";
    .port_info 6 /INPUT 1 "rd_en";
    .port_info 7 /OUTPUT 8 "rd_data";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 1 "has_data";
P_0x55c41f0edc50 .param/l "ADDR_WIDTH" 0 5 13, +C4<00000000000000000000000000000100>;
P_0x55c41f0edc90 .param/l "DATA_WIDTH" 0 5 12, +C4<00000000000000000000000000001000>;
P_0x55c41f0edcd0 .param/l "DEPTH" 1 5 43, +C4<00000000000000000000000000010000>;
P_0x55c41f0edd10 .param/str "RAM_TYPE" 1 5 45, "DISTRIBUTED";
P_0x55c41f0edd50 .param/l "RESERVE" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x55c41f128940 .functor NOT 1, v0x55c41f15c920_0, C4<0>, C4<0>, C4<0>;
L_0x55c41f16faf0 .functor XOR 1, L_0x55c41f170030, L_0x55c41f170160, C4<0>, C4<0>;
L_0x55c41f1246b0 .functor AND 1, L_0x55c41f16fe60, L_0x55c41f16faf0, C4<1>, C4<1>;
L_0x55c41f1052f0 .functor OR 1, v0x55c41f14bcd0_0, v0x55c41f15d6d0_0, C4<0>, C4<0>;
L_0x55c41f105760 .functor NOT 1, L_0x55c41f170390, C4<0>, C4<0>, C4<0>;
L_0x55c41f0f8f40 .functor AND 1, v0x55c41f15e9a0_0, L_0x55c41f105760, C4<1>, C4<1>;
L_0x55c41f170c00 .functor AND 1, v0x55c41f15e690_0, L_0x55c41f170b60, C4<1>, C4<1>;
L_0x7f93063f5018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c41f14a270_0 .net/2u *"_ivl_10", 0 0, L_0x7f93063f5018;  1 drivers
v0x55c41f14a370_0 .net *"_ivl_14", 0 0, L_0x55c41f15f260;  1 drivers
L_0x7f93063f5060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c41f14a430_0 .net/2u *"_ivl_16", 0 0, L_0x7f93063f5060;  1 drivers
v0x55c41f14a520_0 .net *"_ivl_18", 0 0, L_0x55c41f128940;  1 drivers
L_0x7f93063f50a8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x55c41f14a600_0 .net/2u *"_ivl_24", 31 0, L_0x7f93063f50a8;  1 drivers
L_0x7f93063f50f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c41f14a730_0 .net/2u *"_ivl_26", 0 0, L_0x7f93063f50f0;  1 drivers
v0x55c41f14a810_0 .net *"_ivl_28", 5 0, L_0x55c41f16f6d0;  1 drivers
v0x55c41f14a8f0_0 .net *"_ivl_30", 31 0, L_0x55c41f16f870;  1 drivers
L_0x7f93063f5138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c41f14a9d0_0 .net *"_ivl_33", 25 0, L_0x7f93063f5138;  1 drivers
v0x55c41f14aab0_0 .net *"_ivl_34", 31 0, L_0x55c41f16f9b0;  1 drivers
v0x55c41f14ab90_0 .net *"_ivl_39", 3 0, L_0x55c41f16fc50;  1 drivers
v0x55c41f14ac70_0 .net *"_ivl_41", 3 0, L_0x55c41f16fd70;  1 drivers
v0x55c41f14ad50_0 .net *"_ivl_42", 0 0, L_0x55c41f16fe60;  1 drivers
v0x55c41f14ae10_0 .net *"_ivl_45", 0 0, L_0x55c41f170030;  1 drivers
v0x55c41f14aef0_0 .net *"_ivl_47", 0 0, L_0x55c41f170160;  1 drivers
v0x55c41f14afd0_0 .net *"_ivl_48", 0 0, L_0x55c41f16faf0;  1 drivers
v0x55c41f14b090_0 .net *"_ivl_51", 0 0, L_0x55c41f1246b0;  1 drivers
L_0x7f93063f5180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c41f14b150_0 .net/2u *"_ivl_52", 0 0, L_0x7f93063f5180;  1 drivers
L_0x7f93063f51c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c41f14b230_0 .net/2u *"_ivl_54", 0 0, L_0x7f93063f51c8;  1 drivers
v0x55c41f14b310_0 .net *"_ivl_58", 31 0, L_0x55c41f170520;  1 drivers
L_0x7f93063f5210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c41f14b3f0_0 .net *"_ivl_61", 25 0, L_0x7f93063f5210;  1 drivers
L_0x7f93063f5258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c41f14b4d0_0 .net/2u *"_ivl_62", 31 0, L_0x7f93063f5258;  1 drivers
v0x55c41f14b5b0_0 .net *"_ivl_64", 0 0, L_0x55c41f170200;  1 drivers
L_0x7f93063f52a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c41f14b670_0 .net/2u *"_ivl_66", 0 0, L_0x7f93063f52a0;  1 drivers
v0x55c41f14b750_0 .net *"_ivl_68", 0 0, L_0x55c41f1052f0;  1 drivers
v0x55c41f14b830_0 .net *"_ivl_72", 0 0, L_0x55c41f105760;  1 drivers
v0x55c41f14b910_0 .net *"_ivl_77", 0 0, L_0x55c41f170b60;  1 drivers
v0x55c41f14b9d0_0 .net *"_ivl_8", 0 0, L_0x55c41f15ef40;  1 drivers
v0x55c41f14ba90_0 .net "empty", 0 0, L_0x55c41f15f090;  alias, 1 drivers
v0x55c41f14bb50_0 .net "full", 0 0, L_0x55c41f170790;  alias, 1 drivers
v0x55c41f14bc10_0 .net "full_i", 0 0, L_0x55c41f170390;  1 drivers
v0x55c41f14bcd0_0 .var "full_reg", 0 0;
v0x55c41f14bd90_0 .net "has_data", 0 0, L_0x55c41f15f3a0;  alias, 1 drivers
v0x55c41f14be50_0 .net "occup", 4 0, L_0x55c41f15f5d0;  1 drivers
v0x55c41f14bf30 .array "ram", 0 15, 7 0;
v0x55c41f15c020_0 .net "rd_clk", 0 0, v0x55c41f15e4b0_0;  1 drivers
v0x55c41f15c0c0_0 .var "rd_data", 7 0;
v0x55c41f15c180_0 .net "rd_en", 0 0, v0x55c41f15e690_0;  1 drivers
v0x55c41f15c240_0 .net "rd_en_i", 0 0, L_0x55c41f170c00;  1 drivers
v0x55c41f15c300_0 .var "rd_ptr", 4 0;
v0x55c41f15c3e0_0 .net "rd_ptr_dec", 4 0, L_0x55c41f15ee10;  1 drivers
v0x55c41f15c4c0_0 .net "rd_ptr_gray", 4 0, L_0x55c41f15ec10;  1 drivers
v0x55c41f15c5a0_0 .var "rd_ptr_gray_r", 4 0;
v0x55c41f15c680_0 .var "rd_ptr_s1", 4 0;
v0x55c41f15c760_0 .var "rd_ptr_s2", 4 0;
v0x55c41f15c840_0 .var "rd_ptr_sync", 4 0;
v0x55c41f15c920_0 .var "rd_rst", 0 0;
v0x55c41f15c9e0_0 .var "rd_rst_cnt", 2 0;
v0x55c41f15cac0_0 .net "rst", 0 0, v0x55c41f15e730_0;  1 drivers
v0x55c41f15cb60_0 .net "rst_sr", 0 0, v0x55c41f148b70_0;  1 drivers
v0x55c41f15cc30_0 .net "rst_sw", 0 0, v0x55c41f149540_0;  1 drivers
v0x55c41f15cd00_0 .net "space", 5 0, L_0x55c41f16fb60;  1 drivers
v0x55c41f15cda0_0 .net "wr_clk", 0 0, v0x55c41f15e7d0_0;  1 drivers
v0x55c41f15ce70_0 .net "wr_data", 7 0, v0x55c41f15e900_0;  1 drivers
v0x55c41f15cf30_0 .net "wr_en", 0 0, v0x55c41f15e9a0_0;  1 drivers
v0x55c41f15cff0_0 .net "wr_en_i", 0 0, L_0x55c41f0f8f40;  1 drivers
v0x55c41f15d0b0_0 .var "wr_ptr", 4 0;
v0x55c41f15d190_0 .net "wr_ptr_dec", 4 0, L_0x55c41f15ed10;  1 drivers
v0x55c41f15d270_0 .net "wr_ptr_gray", 4 0, L_0x55c41f15eb10;  1 drivers
v0x55c41f15d350_0 .var "wr_ptr_gray_r", 4 0;
v0x55c41f15d430_0 .var "wr_ptr_s1", 4 0;
v0x55c41f15d510_0 .var "wr_ptr_s2", 4 0;
v0x55c41f15d5f0_0 .var "wr_ptr_sync", 4 0;
v0x55c41f15d6d0_0 .var "wr_rst", 0 0;
v0x55c41f15d790_0 .var "wr_rst_cnt", 2 0;
L_0x55c41f15eb10 .ufunc/vec4 TD_async_fifo_full_timing_tb.DUT.binary2gray, 5, v0x55c41f15d0b0_0 (v0x55c41f149cd0_0) S_0x55c41f149930;
L_0x55c41f15ec10 .ufunc/vec4 TD_async_fifo_full_timing_tb.DUT.binary2gray, 5, v0x55c41f15c300_0 (v0x55c41f149cd0_0) S_0x55c41f149930;
L_0x55c41f15ed10 .ufunc/vec4 TD_async_fifo_full_timing_tb.DUT.gray2binary, 5, v0x55c41f15d510_0 (v0x55c41f14a180_0) S_0x55c41f149dc0;
L_0x55c41f15ee10 .ufunc/vec4 TD_async_fifo_full_timing_tb.DUT.gray2binary, 5, v0x55c41f15c760_0 (v0x55c41f14a180_0) S_0x55c41f149dc0;
L_0x55c41f15ef40 .cmp/eq 5, v0x55c41f15c300_0, v0x55c41f15d5f0_0;
L_0x55c41f15f090 .functor MUXZ 1, v0x55c41f15c920_0, L_0x7f93063f5018, L_0x55c41f15ef40, C4<>;
L_0x55c41f15f260 .cmp/eq 5, v0x55c41f15c300_0, v0x55c41f15d5f0_0;
L_0x55c41f15f3a0 .functor MUXZ 1, L_0x55c41f128940, L_0x7f93063f5060, L_0x55c41f15f260, C4<>;
L_0x55c41f15f5d0 .arith/sub 5, v0x55c41f15d0b0_0, v0x55c41f15c840_0;
L_0x55c41f16f6d0 .concat [ 5 1 0 0], L_0x55c41f15f5d0, L_0x7f93063f50f0;
L_0x55c41f16f870 .concat [ 6 26 0 0], L_0x55c41f16f6d0, L_0x7f93063f5138;
L_0x55c41f16f9b0 .arith/sub 32, L_0x7f93063f50a8, L_0x55c41f16f870;
L_0x55c41f16fb60 .part L_0x55c41f16f9b0, 0, 6;
L_0x55c41f16fc50 .part v0x55c41f15d0b0_0, 0, 4;
L_0x55c41f16fd70 .part v0x55c41f15c840_0, 0, 4;
L_0x55c41f16fe60 .cmp/eq 4, L_0x55c41f16fc50, L_0x55c41f16fd70;
L_0x55c41f170030 .part v0x55c41f15d0b0_0, 4, 1;
L_0x55c41f170160 .part v0x55c41f15c840_0, 4, 1;
L_0x55c41f170390 .functor MUXZ 1, L_0x7f93063f51c8, L_0x7f93063f5180, L_0x55c41f1246b0, C4<>;
L_0x55c41f170520 .concat [ 6 26 0 0], L_0x55c41f16fb60, L_0x7f93063f5210;
L_0x55c41f170200 .cmp/ge 32, L_0x7f93063f5258, L_0x55c41f170520;
L_0x55c41f170790 .functor MUXZ 1, L_0x55c41f1052f0, L_0x7f93063f52a0, L_0x55c41f170200, C4<>;
L_0x55c41f170b60 .reduce/nor L_0x55c41f15f090;
S_0x55c41f1485b0 .scope module, "SYNC_RR" "sync_reg" 5 38, 6 7 0, S_0x55c41f148040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
P_0x55c41f124fd0 .param/l "RST_ST" 0 6 9, +C4<00000000000000000000000000000001>;
P_0x55c41f125010 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v0x55c41f1489b0_0 .net "clk", 0 0, v0x55c41f15e4b0_0;  alias, 1 drivers
v0x55c41f148a90_0 .net "din", 0 0, v0x55c41f15e730_0;  alias, 1 drivers
v0x55c41f148b70_0 .var "dout", 0 0;
v0x55c41f148c60_0 .net "rst", 0 0, v0x55c41f15e730_0;  alias, 1 drivers
v0x55c41f148d30_0 .var "sync_r1", 0 0;
v0x55c41f148e40_0 .var "sync_r2", 0 0;
E_0x55c41f083fe0 .event posedge, v0x55c41f148a90_0, v0x55c41f1489b0_0;
S_0x55c41f148fa0 .scope module, "SYNC_WR" "sync_reg" 5 32, 6 7 0, S_0x55c41f148040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
P_0x55c41f148800 .param/l "RST_ST" 0 6 9, +C4<00000000000000000000000000000001>;
P_0x55c41f148840 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v0x55c41f149350_0 .net "clk", 0 0, v0x55c41f15e7d0_0;  alias, 1 drivers
v0x55c41f149430_0 .net "din", 0 0, v0x55c41f15e730_0;  alias, 1 drivers
v0x55c41f149540_0 .var "dout", 0 0;
v0x55c41f149600_0 .net "rst", 0 0, v0x55c41f15e730_0;  alias, 1 drivers
v0x55c41f1496a0_0 .var "sync_r1", 0 0;
v0x55c41f1497d0_0 .var "sync_r2", 0 0;
E_0x55c41f084fd0 .event posedge, v0x55c41f148a90_0, v0x55c41f149350_0;
S_0x55c41f149930 .scope function.vec4.s5, "binary2gray" "binary2gray" 5 83, 5 83 0, S_0x55c41f148040;
 .timescale 0 0;
; Variable binary2gray is vec4 return value of scope S_0x55c41f149930
v0x55c41f149bf0_0 .var/i "i", 31 0;
v0x55c41f149cd0_0 .var "input_value", 4 0;
TD_async_fifo_full_timing_tb.DUT.binary2gray ;
    %load/vec4 v0x55c41f149cd0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to binary2gray (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c41f149bf0_0, 0, 32;
T_2.6 ;
    %load/vec4 v0x55c41f149bf0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.7, 5;
    %load/vec4 v0x55c41f149cd0_0;
    %load/vec4 v0x55c41f149bf0_0;
    %part/s 1;
    %load/vec4 v0x55c41f149cd0_0;
    %load/vec4 v0x55c41f149bf0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x55c41f149bf0_0;
    %ret/vec4 0, 4, 1; Assign to binary2gray (store_vec4_to_lval)
    %load/vec4 v0x55c41f149bf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c41f149bf0_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %end;
S_0x55c41f149dc0 .scope function.vec4.s5, "gray2binary" "gray2binary" 5 93, 5 93 0, S_0x55c41f148040;
 .timescale 0 0;
; Variable gray2binary is vec4 return value of scope S_0x55c41f149dc0
v0x55c41f14a0a0_0 .var/i "i", 31 0;
v0x55c41f14a180_0 .var "input_value", 4 0;
TD_async_fifo_full_timing_tb.DUT.gray2binary ;
    %load/vec4 v0x55c41f14a180_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to gray2binary (store_vec4_to_lval)
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55c41f14a0a0_0, 0, 32;
T_3.8 ;
    %load/vec4 v0x55c41f14a0a0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.9, 5;
    %load/vec4 v0x55c41f14a180_0;
    %load/vec4 v0x55c41f14a0a0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %retload/vec4 0; Load gray2binary (draw_signal_vec4)
    %load/vec4 v0x55c41f14a0a0_0;
    %part/s 1;
    %xor;
    %load/vec4 v0x55c41f14a0a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %ret/vec4 0, 4, 1; Assign to gray2binary (store_vec4_to_lval)
    %load/vec4 v0x55c41f14a0a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x55c41f14a0a0_0, 0, 32;
    %jmp T_3.8;
T_3.9 ;
    %end;
S_0x55c41f15da10 .scope begin, "__vunit_watchdog_block" "__vunit_watchdog_block" 4 346, 4 346 0, S_0x55c41f06bb60;
 .timescale -12 -12;
S_0x55c41f15dba0 .scope begin, "completion_thread" "completion_thread" 4 361, 4 361 0, S_0x55c41f15da10;
 .timescale -12 -12;
E_0x55c41f086ba0 .event anyedge, v0x55c41f105880_0;
S_0x55c41f15dd90 .scope begin, "timeout_thread" "timeout_thread" 4 348, 4 348 0, S_0x55c41f15da10;
 .timescale -12 -12;
S_0x55c41f15df90 .scope autotask, "wait_reset_complete" "wait_reset_complete" 4 66, 4 66 0, S_0x55c41f06bb60;
 .timescale -12 -12;
TD_async_fifo_full_timing_tb.wait_reset_complete ;
T_4.10 ;
    %load/vec4 v0x55c41f15d6d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.12, 8;
    %load/vec4 v0x55c41f15c920_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.12;
    %jmp/0xz T_4.11, 8;
    %wait E_0x55c41f082aa0;
    %jmp T_4.10;
T_4.11 ;
    %pushi/vec4 5, 0, 32;
T_4.13 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.14, 5;
    %jmp/1 T_4.14, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55c41f082aa0;
    %jmp T_4.13;
T_4.14 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55c41f0da620;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c41f128aa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c41f105490_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c41f105880_0, 0, 32;
    %pushi/str "";
    %store/str v0x55c41f124850_0;
    %end;
    .thread T_5, $init;
    .scope S_0x55c41f148fa0;
T_6 ;
    %wait E_0x55c41f084fd0;
    %load/vec4 v0x55c41f149600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c41f1496a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c41f1497d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c41f149540_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55c41f149430_0;
    %assign/vec4 v0x55c41f1496a0_0, 0;
    %load/vec4 v0x55c41f1496a0_0;
    %assign/vec4 v0x55c41f1497d0_0, 0;
    %load/vec4 v0x55c41f1497d0_0;
    %assign/vec4 v0x55c41f149540_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55c41f1485b0;
T_7 ;
    %wait E_0x55c41f083fe0;
    %load/vec4 v0x55c41f148c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c41f148d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c41f148e40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c41f148b70_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55c41f148a90_0;
    %assign/vec4 v0x55c41f148d30_0, 0;
    %load/vec4 v0x55c41f148d30_0;
    %assign/vec4 v0x55c41f148e40_0, 0;
    %load/vec4 v0x55c41f148e40_0;
    %assign/vec4 v0x55c41f148b70_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55c41f148040;
T_8 ;
    %wait E_0x55c41f084570;
    %load/vec4 v0x55c41f15c920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55c41f15d430_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55c41f15d510_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55c41f15d5f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55c41f15c5a0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55c41f15c4c0_0;
    %assign/vec4 v0x55c41f15c5a0_0, 0;
    %load/vec4 v0x55c41f15d350_0;
    %assign/vec4 v0x55c41f15d430_0, 0;
    %load/vec4 v0x55c41f15d430_0;
    %assign/vec4 v0x55c41f15d510_0, 0;
    %load/vec4 v0x55c41f15d190_0;
    %assign/vec4 v0x55c41f15d5f0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55c41f148040;
T_9 ;
    %wait E_0x55c41f082aa0;
    %load/vec4 v0x55c41f15d6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55c41f15c680_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55c41f15c760_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55c41f15c840_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55c41f15d350_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55c41f15d270_0;
    %assign/vec4 v0x55c41f15d350_0, 0;
    %load/vec4 v0x55c41f15c5a0_0;
    %assign/vec4 v0x55c41f15c680_0, 0;
    %load/vec4 v0x55c41f15c680_0;
    %assign/vec4 v0x55c41f15c760_0, 0;
    %load/vec4 v0x55c41f15c3e0_0;
    %assign/vec4 v0x55c41f15c840_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55c41f148040;
T_10 ;
    %wait E_0x55c41f082aa0;
    %load/vec4 v0x55c41f15d6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c41f14bcd0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c41f14bcd0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55c41f148040;
T_11 ;
    %wait E_0x55c41f082aa0;
    %load/vec4 v0x55c41f15cc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55c41f15d790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c41f15d6d0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55c41f15d790_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x55c41f15d790_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x55c41f15d790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c41f15d6d0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c41f15d6d0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55c41f148040;
T_12 ;
    %wait E_0x55c41f082aa0;
    %load/vec4 v0x55c41f15d6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55c41f15d0b0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55c41f15cf30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.4, 9;
    %load/vec4 v0x55c41f14bc10_0;
    %nor/r;
    %and;
T_12.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x55c41f15d0b0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55c41f15d0b0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55c41f148040;
T_13 ;
    %wait E_0x55c41f082aa0;
    %load/vec4 v0x55c41f15cff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x55c41f15ce70_0;
    %load/vec4 v0x55c41f15d0b0_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c41f14bf30, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55c41f148040;
T_14 ;
    %wait E_0x55c41f084570;
    %load/vec4 v0x55c41f15cb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55c41f15c9e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c41f15c920_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55c41f15c9e0_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x55c41f15c9e0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x55c41f15c9e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c41f15c920_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c41f15c920_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55c41f148040;
T_15 ;
    %wait E_0x55c41f084570;
    %load/vec4 v0x55c41f15c920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55c41f15c300_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55c41f15c180_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.4, 9;
    %load/vec4 v0x55c41f14ba90_0;
    %nor/r;
    %and;
T_15.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x55c41f15c300_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55c41f15c300_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55c41f148040;
T_16 ;
    %wait E_0x55c41f084570;
    %load/vec4 v0x55c41f15c240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x55c41f15c300_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55c41f14bf30, 4;
    %assign/vec4 v0x55c41f15c0c0_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55c41f06bb60;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c41f15e7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c41f15e4b0_0, 0, 1;
    %end;
    .thread T_17, $init;
    .scope S_0x55c41f06bb60;
T_18 ;
    %delay 10000, 0;
    %load/vec4 v0x55c41f15e7d0_0;
    %nor/r;
    %assign/vec4 v0x55c41f15e7d0_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55c41f06bb60;
T_19 ;
    %delay 10000, 0;
    %load/vec4 v0x55c41f15e4b0_0;
    %nor/r;
    %assign/vec4 v0x55c41f15e4b0_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55c41f06bb60;
T_20 ;
    %vpi_call/w 4 61 "$dumpfile", "test_case_1.vcd" {0 0 0};
    %vpi_call/w 4 62 "$dumpvars" {0 0 0};
    %end;
    .thread T_20;
    .scope S_0x55c41f06bb60;
T_21 ;
    %pushi/str "Full-Assert-At-Capacity";
    %store/str v0x55c41f124850_0;
    %vpi_call/w 4 78 "$display", "\000" {0 0 0};
    %vpi_call/w 4 79 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 80 "$display", "  TEST CASE: %s", "Full-Assert-At-Capacity" {0 0 0};
    %vpi_call/w 4 81 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 82 "$display", "\000" {0 0 0};
    %vpi_call/w 4 77 "$display", "Testing: Full flag assertion at capacity" {0 0 0};
    %vpi_call/w 4 78 "$display", "  FIFO depth: %0d entries", P_0x55c41f0f9e40 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c41f15e730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c41f15e9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c41f15e690_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c41f15e900_0, 0;
    %pushi/vec4 20, 0, 32;
T_21.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.1, 5;
    %jmp/1 T_21.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55c41f082aa0;
    %jmp T_21.0;
T_21.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c41f15e730_0, 0;
    %alloc S_0x55c41f15df90;
    %fork TD_async_fifo_full_timing_tb.wait_reset_complete, S_0x55c41f15df90;
    %join;
    %free S_0x55c41f15df90;
    %load/vec4 v0x55c41f128aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c41f128aa0_0, 0, 32;
    %load/vec4 v0x55c41f15e240_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_21.2, 6;
    %vpi_call/w 4 95 "$display", "\000" {0 0 0};
    %vpi_call/w 4 96 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 97 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/full_timing/async_fifo_full_timing_tb.sv", 32'sb00000000000000000000000001011011 {0 0 0};
    %vpi_call/w 4 98 "$display", "  Test: %s", v0x55c41f124850_0 {0 0 0};
    %vpi_call/w 4 99 "$display", "  Expected: %0d (0x%0h)", v0x55c41f15e240_0, v0x55c41f15e240_0 {0 0 0};
    %vpi_call/w 4 100 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 101 "$display", "\000" {0 0 0};
    %load/vec4 v0x55c41f105490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c41f105490_0, 0, 32;
T_21.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c41f15ea70_0, 0, 32;
T_21.4 ;
    %load/vec4 v0x55c41f15e240_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.6, 9;
    %load/vec4 v0x55c41f15ea70_0;
    %cmpi/s 21, 0, 32;
    %flag_get/vec4 5;
    %and;
T_21.6;
    %flag_set/vec4 8;
    %jmp/0xz T_21.5, 8;
    %wait E_0x55c41f082aa0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c41f15e9a0_0, 0;
    %load/vec4 v0x55c41f15ea70_0;
    %pad/s 8;
    %assign/vec4 v0x55c41f15e900_0, 0;
    %wait E_0x55c41f082aa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c41f15e9a0_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55c41f15ea70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55c41f15ea70_0, 0, 32;
    %load/vec4 v0x55c41f15e240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.7, 8;
    %vpi_call/w 4 104 "$display", "  Write %0d: full=%b, wr_ptr=%0d", v0x55c41f15ea70_0, v0x55c41f15e240_0, v0x55c41f15d0b0_0 {0 0 0};
T_21.7 ;
    %jmp T_21.4;
T_21.5 ;
    %vpi_call/w 4 109 "$display", "  Full asserted after %0d writes", v0x55c41f15ea70_0 {0 0 0};
    %load/vec4 v0x55c41f128aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c41f128aa0_0, 0, 32;
    %load/vec4 v0x55c41f15ea70_0;
    %cmpi/s 15, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_21.11, 5;
    %load/vec4 v0x55c41f15ea70_0;
    %cmpi/s 17, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_21.11;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.9, 8;
    %vpi_call/w 4 116 "$display", "\000" {0 0 0};
    %vpi_call/w 4 117 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 118 "$display", "  CHECK_TRUE at %s:%0d", "/workspace/src/cores/async_fifo/test/full_timing/async_fifo_full_timing_tb.sv", 32'sb00000000000000000000000001110000 {0 0 0};
    %vpi_call/w 4 119 "$display", "  Test: %s", v0x55c41f124850_0 {0 0 0};
    %vpi_call/w 4 120 "$display", "  Condition was FALSE" {0 0 0};
    %vpi_call/w 4 121 "$display", "\000" {0 0 0};
    %load/vec4 v0x55c41f105490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c41f105490_0, 0, 32;
T_21.9 ;
    %load/vec4 v0x55c41f128aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c41f128aa0_0, 0, 32;
    %load/vec4 v0x55c41f15e240_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_21.12, 6;
    %vpi_call/w 4 117 "$display", "\000" {0 0 0};
    %vpi_call/w 4 118 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 119 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/full_timing/async_fifo_full_timing_tb.sv", 32'sb00000000000000000000000001110001 {0 0 0};
    %vpi_call/w 4 120 "$display", "  Test: %s", v0x55c41f124850_0 {0 0 0};
    %vpi_call/w 4 121 "$display", "  Expected: %0d (0x%0h)", v0x55c41f15e240_0, v0x55c41f15e240_0 {0 0 0};
    %vpi_call/w 4 122 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 123 "$display", "\000" {0 0 0};
    %load/vec4 v0x55c41f105490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c41f105490_0, 0, 32;
T_21.12 ;
    %vpi_call/w 4 115 "$display", "  PASS: Full asserts at capacity" {0 0 0};
    %pushi/str "Full-Deassert-After-Read";
    %store/str v0x55c41f124850_0;
    %vpi_call/w 4 123 "$display", "\000" {0 0 0};
    %vpi_call/w 4 124 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 125 "$display", "  TEST CASE: %s", "Full-Deassert-After-Read" {0 0 0};
    %vpi_call/w 4 126 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 127 "$display", "\000" {0 0 0};
    %vpi_call/w 4 122 "$display", "Testing: Full flag deassertion after read" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c41f15e730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c41f15e9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c41f15e690_0, 0;
    %pushi/vec4 20, 0, 32;
T_21.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.15, 5;
    %jmp/1 T_21.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55c41f082aa0;
    %jmp T_21.14;
T_21.15 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c41f15e730_0, 0;
    %alloc S_0x55c41f15df90;
    %fork TD_async_fifo_full_timing_tb.wait_reset_complete, S_0x55c41f15df90;
    %join;
    %free S_0x55c41f15df90;
    %fork t_1, S_0x55c41f146ee0;
    %jmp t_0;
    .scope S_0x55c41f146ee0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c41f0f90e0_0, 0, 32;
T_21.16 ;
    %load/vec4 v0x55c41f0f90e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_21.17, 5;
    %wait E_0x55c41f082aa0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c41f15e9a0_0, 0;
    %load/vec4 v0x55c41f0f90e0_0;
    %pad/s 8;
    %assign/vec4 v0x55c41f15e900_0, 0;
    %wait E_0x55c41f082aa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c41f15e9a0_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55c41f0f90e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55c41f0f90e0_0, 0, 32;
    %jmp T_21.16;
T_21.17 ;
    %end;
    .scope S_0x55c41f06bb60;
t_0 %join;
    %pushi/vec4 5, 0, 32;
T_21.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.19, 5;
    %jmp/1 T_21.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55c41f082aa0;
    %jmp T_21.18;
T_21.19 ;
    %pop/vec4 1;
    %load/vec4 v0x55c41f128aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c41f128aa0_0, 0, 32;
    %load/vec4 v0x55c41f15e240_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_21.20, 6;
    %vpi_call/w 4 147 "$display", "\000" {0 0 0};
    %vpi_call/w 4 148 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 149 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/full_timing/async_fifo_full_timing_tb.sv", 32'sb00000000000000000000000010001111 {0 0 0};
    %vpi_call/w 4 150 "$display", "  Test: %s", v0x55c41f124850_0 {0 0 0};
    %vpi_call/w 4 151 "$display", "  Expected: %0d (0x%0h)", v0x55c41f15e240_0, v0x55c41f15e240_0 {0 0 0};
    %vpi_call/w 4 152 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 153 "$display", "\000" {0 0 0};
    %load/vec4 v0x55c41f105490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c41f105490_0, 0, 32;
T_21.20 ;
    %pushi/vec4 5, 0, 32;
T_21.22 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.23, 5;
    %jmp/1 T_21.23, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55c41f084570;
    %jmp T_21.22;
T_21.23 ;
    %pop/vec4 1;
    %wait E_0x55c41f084570;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c41f15e690_0, 0;
    %wait E_0x55c41f084570;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c41f15e690_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c41f15e310_0, 0, 32;
T_21.24 ;
    %load/vec4 v0x55c41f15e240_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.26, 9;
    %load/vec4 v0x55c41f15e310_0;
    %cmpi/s 20, 0, 32;
    %flag_get/vec4 5;
    %and;
T_21.26;
    %flag_set/vec4 8;
    %jmp/0xz T_21.25, 8;
    %wait E_0x55c41f082aa0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55c41f15e310_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55c41f15e310_0, 0, 32;
    %jmp T_21.24;
T_21.25 ;
    %vpi_call/w 4 159 "$display", "  Full deasserted after %0d wr_clk cycles", v0x55c41f15e310_0 {0 0 0};
    %load/vec4 v0x55c41f128aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c41f128aa0_0, 0, 32;
    %load/vec4 v0x55c41f15e310_0;
    %cmpi/s 2, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_21.29, 5;
    %load/vec4 v0x55c41f15e310_0;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_21.29;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.27, 8;
    %vpi_call/w 4 166 "$display", "\000" {0 0 0};
    %vpi_call/w 4 167 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 168 "$display", "  CHECK_TRUE at %s:%0d", "/workspace/src/cores/async_fifo/test/full_timing/async_fifo_full_timing_tb.sv", 32'sb00000000000000000000000010100010 {0 0 0};
    %vpi_call/w 4 169 "$display", "  Test: %s", v0x55c41f124850_0 {0 0 0};
    %vpi_call/w 4 170 "$display", "  Condition was FALSE" {0 0 0};
    %vpi_call/w 4 171 "$display", "\000" {0 0 0};
    %load/vec4 v0x55c41f105490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c41f105490_0, 0, 32;
T_21.27 ;
    %load/vec4 v0x55c41f128aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c41f128aa0_0, 0, 32;
    %load/vec4 v0x55c41f15e240_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_21.30, 6;
    %vpi_call/w 4 167 "$display", "\000" {0 0 0};
    %vpi_call/w 4 168 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 169 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/full_timing/async_fifo_full_timing_tb.sv", 32'sb00000000000000000000000010100011 {0 0 0};
    %vpi_call/w 4 170 "$display", "  Test: %s", v0x55c41f124850_0 {0 0 0};
    %vpi_call/w 4 171 "$display", "  Expected: %0d (0x%0h)", v0x55c41f15e240_0, v0x55c41f15e240_0 {0 0 0};
    %vpi_call/w 4 172 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 173 "$display", "\000" {0 0 0};
    %load/vec4 v0x55c41f105490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c41f105490_0, 0, 32;
T_21.30 ;
    %vpi_call/w 4 165 "$display", "  PASS: Full deasserts after read" {0 0 0};
    %pushi/str "Full-Exact-Boundary";
    %store/str v0x55c41f124850_0;
    %vpi_call/w 4 173 "$display", "\000" {0 0 0};
    %vpi_call/w 4 174 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 175 "$display", "  TEST CASE: %s", "Full-Exact-Boundary" {0 0 0};
    %vpi_call/w 4 176 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 177 "$display", "\000" {0 0 0};
    %vpi_call/w 4 172 "$display", "Testing: Full at exact capacity boundary" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c41f15e730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c41f15e9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c41f15e690_0, 0;
    %pushi/vec4 20, 0, 32;
T_21.32 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.33, 5;
    %jmp/1 T_21.33, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55c41f082aa0;
    %jmp T_21.32;
T_21.33 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c41f15e730_0, 0;
    %alloc S_0x55c41f15df90;
    %fork TD_async_fifo_full_timing_tb.wait_reset_complete, S_0x55c41f15df90;
    %join;
    %free S_0x55c41f15df90;
    %fork t_3, S_0x55c41f147180;
    %jmp t_2;
    .scope S_0x55c41f147180;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c41f147380_0, 0, 32;
T_21.34 ;
    %load/vec4 v0x55c41f147380_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_21.35, 5;
    %wait E_0x55c41f082aa0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c41f15e9a0_0, 0;
    %load/vec4 v0x55c41f147380_0;
    %pad/s 8;
    %assign/vec4 v0x55c41f15e900_0, 0;
    %wait E_0x55c41f082aa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c41f15e9a0_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55c41f147380_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55c41f147380_0, 0, 32;
    %jmp T_21.34;
T_21.35 ;
    %end;
    .scope S_0x55c41f06bb60;
t_2 %join;
    %pushi/vec4 5, 0, 32;
T_21.36 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.37, 5;
    %jmp/1 T_21.37, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55c41f082aa0;
    %jmp T_21.36;
T_21.37 ;
    %pop/vec4 1;
    %vpi_call/w 4 192 "$display", "  After %0d writes: full=%b", 32'sb00000000000000000000000000001111, v0x55c41f15e240_0 {0 0 0};
    %load/vec4 v0x55c41f128aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c41f128aa0_0, 0, 32;
    %load/vec4 v0x55c41f15e240_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_21.38, 6;
    %vpi_call/w 4 199 "$display", "\000" {0 0 0};
    %vpi_call/w 4 200 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 201 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/full_timing/async_fifo_full_timing_tb.sv", 32'sb00000000000000000000000011000011 {0 0 0};
    %vpi_call/w 4 202 "$display", "  Test: %s", v0x55c41f124850_0 {0 0 0};
    %vpi_call/w 4 203 "$display", "  Expected: %0d (0x%0h)", v0x55c41f15e240_0, v0x55c41f15e240_0 {0 0 0};
    %vpi_call/w 4 204 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 205 "$display", "\000" {0 0 0};
    %load/vec4 v0x55c41f105490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c41f105490_0, 0, 32;
T_21.38 ;
    %wait E_0x55c41f082aa0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c41f15e9a0_0, 0;
    %pushi/vec4 15, 0, 8;
    %assign/vec4 v0x55c41f15e900_0, 0;
    %wait E_0x55c41f082aa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c41f15e9a0_0, 0;
    %pushi/vec4 3, 0, 32;
T_21.40 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.41, 5;
    %jmp/1 T_21.41, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55c41f082aa0;
    %jmp T_21.40;
T_21.41 ;
    %pop/vec4 1;
    %vpi_call/w 4 206 "$display", "  After %0d writes: full=%b", P_0x55c41f0f9e40, v0x55c41f15e240_0 {0 0 0};
    %load/vec4 v0x55c41f128aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c41f128aa0_0, 0, 32;
    %load/vec4 v0x55c41f15e240_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_21.42, 6;
    %vpi_call/w 4 211 "$display", "\000" {0 0 0};
    %vpi_call/w 4 212 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 213 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/full_timing/async_fifo_full_timing_tb.sv", 32'sb00000000000000000000000011001111 {0 0 0};
    %vpi_call/w 4 214 "$display", "  Test: %s", v0x55c41f124850_0 {0 0 0};
    %vpi_call/w 4 215 "$display", "  Expected: %0d (0x%0h)", v0x55c41f15e240_0, v0x55c41f15e240_0 {0 0 0};
    %vpi_call/w 4 216 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 217 "$display", "\000" {0 0 0};
    %load/vec4 v0x55c41f105490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c41f105490_0, 0, 32;
T_21.42 ;
    %vpi_call/w 4 209 "$display", "  PASS: Full at exact boundary correct" {0 0 0};
    %pushi/str "Full-During-Reset";
    %store/str v0x55c41f124850_0;
    %vpi_call/w 4 217 "$display", "\000" {0 0 0};
    %vpi_call/w 4 218 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 219 "$display", "  TEST CASE: %s", "Full-During-Reset" {0 0 0};
    %vpi_call/w 4 220 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 221 "$display", "\000" {0 0 0};
    %vpi_call/w 4 216 "$display", "Testing: Full flag during reset" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c41f15e730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c41f15e9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c41f15e690_0, 0;
    %pushi/vec4 5, 0, 32;
T_21.44 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.45, 5;
    %jmp/1 T_21.45, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55c41f082aa0;
    %jmp T_21.44;
T_21.45 ;
    %pop/vec4 1;
    %load/vec4 v0x55c41f128aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c41f128aa0_0, 0, 32;
    %load/vec4 v0x55c41f15e240_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_21.46, 6;
    %vpi_call/w 4 228 "$display", "\000" {0 0 0};
    %vpi_call/w 4 229 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 230 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/full_timing/async_fifo_full_timing_tb.sv", 32'sb00000000000000000000000011100000 {0 0 0};
    %vpi_call/w 4 231 "$display", "  Test: %s", v0x55c41f124850_0 {0 0 0};
    %vpi_call/w 4 232 "$display", "  Expected: %0d (0x%0h)", v0x55c41f15e240_0, v0x55c41f15e240_0 {0 0 0};
    %vpi_call/w 4 233 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 234 "$display", "\000" {0 0 0};
    %load/vec4 v0x55c41f105490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c41f105490_0, 0, 32;
T_21.46 ;
    %pushi/vec4 15, 0, 32;
T_21.48 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.49, 5;
    %jmp/1 T_21.49, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55c41f082aa0;
    %jmp T_21.48;
T_21.49 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c41f15e730_0, 0;
T_21.50 ;
    %load/vec4 v0x55c41f15d6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz T_21.51, 8;
    %wait E_0x55c41f082aa0;
    %jmp T_21.50;
T_21.51 ;
    %pushi/vec4 3, 0, 32;
T_21.52 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.53, 5;
    %jmp/1 T_21.53, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55c41f082aa0;
    %jmp T_21.52;
T_21.53 ;
    %pop/vec4 1;
    %load/vec4 v0x55c41f128aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c41f128aa0_0, 0, 32;
    %load/vec4 v0x55c41f15e240_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_21.54, 6;
    %vpi_call/w 4 240 "$display", "\000" {0 0 0};
    %vpi_call/w 4 241 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 242 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/full_timing/async_fifo_full_timing_tb.sv", 32'sb00000000000000000000000011101100 {0 0 0};
    %vpi_call/w 4 243 "$display", "  Test: %s", v0x55c41f124850_0 {0 0 0};
    %vpi_call/w 4 244 "$display", "  Expected: %0d (0x%0h)", v0x55c41f15e240_0, v0x55c41f15e240_0 {0 0 0};
    %vpi_call/w 4 245 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 246 "$display", "\000" {0 0 0};
    %load/vec4 v0x55c41f105490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c41f105490_0, 0, 32;
T_21.54 ;
    %vpi_call/w 4 238 "$display", "  PASS: Full during reset correct" {0 0 0};
    %pushi/str "Conservative-Full";
    %store/str v0x55c41f124850_0;
    %vpi_call/w 4 246 "$display", "\000" {0 0 0};
    %vpi_call/w 4 247 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 248 "$display", "  TEST CASE: %s", "Conservative-Full" {0 0 0};
    %vpi_call/w 4 249 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 250 "$display", "\000" {0 0 0};
    %fork t_5, S_0x55c41f147a60;
    %jmp t_4;
    .scope S_0x55c41f147a60;
t_5 ;
    %vpi_call/w 4 247 "$display", "Testing: Conservative full assertion (never late)" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c41f15e730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c41f15e9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c41f15e690_0, 0;
    %pushi/vec4 20, 0, 32;
T_21.56 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.57, 5;
    %jmp/1 T_21.57, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55c41f082aa0;
    %jmp T_21.56;
T_21.57 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c41f15e730_0, 0;
    %alloc S_0x55c41f15df90;
    %fork TD_async_fifo_full_timing_tb.wait_reset_complete, S_0x55c41f15df90;
    %join;
    %free S_0x55c41f15df90;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c41f147f40_0, 0, 32;
    %fork t_7, S_0x55c41f147c40;
    %jmp t_6;
    .scope S_0x55c41f147c40;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c41f147e40_0, 0, 32;
T_21.58 ;
    %load/vec4 v0x55c41f147e40_0;
    %cmpi/s 21, 0, 32;
    %jmp/0xz T_21.59, 5;
    %wait E_0x55c41f082aa0;
    %load/vec4 v0x55c41f15e240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.60, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c41f15e9a0_0, 0;
    %load/vec4 v0x55c41f147e40_0;
    %pad/s 8;
    %assign/vec4 v0x55c41f15e900_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55c41f147f40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55c41f147f40_0, 0, 32;
    %jmp T_21.61;
T_21.60 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c41f15e9a0_0, 0;
T_21.61 ;
    %wait E_0x55c41f082aa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c41f15e9a0_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55c41f147e40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55c41f147e40_0, 0, 32;
    %jmp T_21.58;
T_21.59 ;
    %end;
    .scope S_0x55c41f147a60;
t_6 %join;
    %vpi_call/w 4 272 "$display", "  Attempted %0d writes, accepted %0d", 32'sb00000000000000000000000000010101, v0x55c41f147f40_0 {0 0 0};
    %load/vec4 v0x55c41f128aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c41f128aa0_0, 0, 32;
    %load/vec4 v0x55c41f147f40_0;
    %cmpi/s 16, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.62, 8;
    %vpi_call/w 4 279 "$display", "\000" {0 0 0};
    %vpi_call/w 4 280 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 281 "$display", "  CHECK_TRUE at %s:%0d", "/workspace/src/cores/async_fifo/test/full_timing/async_fifo_full_timing_tb.sv", 32'sb00000000000000000000000100010011 {0 0 0};
    %vpi_call/w 4 282 "$display", "  Test: %s", v0x55c41f124850_0 {0 0 0};
    %vpi_call/w 4 283 "$display", "  Condition was FALSE" {0 0 0};
    %vpi_call/w 4 284 "$display", "\000" {0 0 0};
    %load/vec4 v0x55c41f105490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c41f105490_0, 0, 32;
T_21.62 ;
    %load/vec4 v0x55c41f128aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c41f128aa0_0, 0, 32;
    %pushi/vec4 14, 0, 32;
    %load/vec4 v0x55c41f147f40_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.64, 8;
    %vpi_call/w 4 282 "$display", "\000" {0 0 0};
    %vpi_call/w 4 283 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 284 "$display", "  CHECK_TRUE at %s:%0d", "/workspace/src/cores/async_fifo/test/full_timing/async_fifo_full_timing_tb.sv", 32'sb00000000000000000000000100010110 {0 0 0};
    %vpi_call/w 4 285 "$display", "  Test: %s", v0x55c41f124850_0 {0 0 0};
    %vpi_call/w 4 286 "$display", "  Condition was FALSE" {0 0 0};
    %vpi_call/w 4 287 "$display", "\000" {0 0 0};
    %load/vec4 v0x55c41f105490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c41f105490_0, 0, 32;
T_21.64 ;
    %vpi_call/w 4 280 "$display", "  PASS: Full is conservative (accepted %0d/%0d)", v0x55c41f147f40_0, P_0x55c41f0f9e40 {0 0 0};
    %end;
    .scope S_0x55c41f06bb60;
t_4 %join;
    %pushi/str "Full-Transitions";
    %store/str v0x55c41f124850_0;
    %vpi_call/w 4 289 "$display", "\000" {0 0 0};
    %vpi_call/w 4 290 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 291 "$display", "  TEST CASE: %s", "Full-Transitions" {0 0 0};
    %vpi_call/w 4 292 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 293 "$display", "\000" {0 0 0};
    %vpi_call/w 4 288 "$display", "Testing: Full flag transitions" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c41f15e730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c41f15e9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c41f15e690_0, 0;
    %pushi/vec4 20, 0, 32;
T_21.66 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.67, 5;
    %jmp/1 T_21.67, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55c41f082aa0;
    %jmp T_21.66;
T_21.67 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c41f15e730_0, 0;
    %alloc S_0x55c41f15df90;
    %fork TD_async_fifo_full_timing_tb.wait_reset_complete, S_0x55c41f15df90;
    %join;
    %free S_0x55c41f15df90;
    %fork t_9, S_0x55c41f147460;
    %jmp t_8;
    .scope S_0x55c41f147460;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c41f147960_0, 0, 32;
T_21.68 ;
    %load/vec4 v0x55c41f147960_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_21.69, 5;
    %vpi_call/w 4 300 "$display", "  Cycle %0d", v0x55c41f147960_0 {0 0 0};
T_21.70 ;
    %load/vec4 v0x55c41f15e240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_21.71, 8;
    %wait E_0x55c41f082aa0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c41f15e9a0_0, 0;
    %load/vec4 v0x55c41f147960_0;
    %pad/s 8;
    %assign/vec4 v0x55c41f15e900_0, 0;
    %wait E_0x55c41f082aa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c41f15e9a0_0, 0;
    %jmp T_21.70;
T_21.71 ;
    %load/vec4 v0x55c41f128aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c41f128aa0_0, 0, 32;
    %load/vec4 v0x55c41f15e240_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_21.72, 6;
    %vpi_call/w 4 315 "$display", "\000" {0 0 0};
    %vpi_call/w 4 316 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 317 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/full_timing/async_fifo_full_timing_tb.sv", 32'sb00000000000000000000000100110111 {0 0 0};
    %vpi_call/w 4 318 "$display", "  Test: %s", v0x55c41f124850_0 {0 0 0};
    %vpi_call/w 4 319 "$display", "  Expected: %0d (0x%0h)", v0x55c41f15e240_0, v0x55c41f15e240_0 {0 0 0};
    %vpi_call/w 4 320 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 321 "$display", "\000" {0 0 0};
    %load/vec4 v0x55c41f105490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c41f105490_0, 0, 32;
T_21.72 ;
    %vpi_call/w 4 312 "$display", "    Filled to full" {0 0 0};
    %pushi/vec4 5, 0, 32;
T_21.74 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.75, 5;
    %jmp/1 T_21.75, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55c41f084570;
    %jmp T_21.74;
T_21.75 ;
    %pop/vec4 1;
    %fork t_11, S_0x55c41f147640;
    %jmp t_10;
    .scope S_0x55c41f147640;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c41f147860_0, 0, 32;
T_21.76 ;
    %load/vec4 v0x55c41f147860_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_21.77, 5;
    %wait E_0x55c41f084570;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c41f15e690_0, 0;
    %wait E_0x55c41f084570;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c41f15e690_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55c41f147860_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55c41f147860_0, 0, 32;
    %jmp T_21.76;
T_21.77 ;
    %end;
    .scope S_0x55c41f147460;
t_10 %join;
    %pushi/vec4 10, 0, 32;
T_21.78 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.79, 5;
    %jmp/1 T_21.79, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55c41f082aa0;
    %jmp T_21.78;
T_21.79 ;
    %pop/vec4 1;
    %load/vec4 v0x55c41f128aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c41f128aa0_0, 0, 32;
    %load/vec4 v0x55c41f15e240_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_21.80, 6;
    %vpi_call/w 4 329 "$display", "\000" {0 0 0};
    %vpi_call/w 4 330 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 331 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/full_timing/async_fifo_full_timing_tb.sv", 32'sb00000000000000000000000101000101 {0 0 0};
    %vpi_call/w 4 332 "$display", "  Test: %s", v0x55c41f124850_0 {0 0 0};
    %vpi_call/w 4 333 "$display", "  Expected: %0d (0x%0h)", v0x55c41f15e240_0, v0x55c41f15e240_0 {0 0 0};
    %vpi_call/w 4 334 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 335 "$display", "\000" {0 0 0};
    %load/vec4 v0x55c41f105490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c41f105490_0, 0, 32;
T_21.80 ;
    %vpi_call/w 4 326 "$display", "    Drained half, full=%b", v0x55c41f15e240_0 {0 0 0};
    %pushi/vec4 5, 0, 32;
T_21.82 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.83, 5;
    %jmp/1 T_21.83, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55c41f084570;
    %jmp T_21.82;
T_21.83 ;
    %pop/vec4 1;
T_21.84 ;
    %load/vec4 v0x55c41f15e170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_21.85, 8;
    %wait E_0x55c41f084570;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c41f15e690_0, 0;
    %wait E_0x55c41f084570;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c41f15e690_0, 0;
    %wait E_0x55c41f084570;
    %jmp T_21.84;
T_21.85 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55c41f147960_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55c41f147960_0, 0, 32;
    %jmp T_21.68;
T_21.69 ;
    %end;
    .scope S_0x55c41f06bb60;
t_8 %join;
    %vpi_call/w 4 339 "$display", "  PASS: Full transitions correct" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55c41f105880_0, 0, 32;
    %end;
    .thread T_21;
    .scope S_0x55c41f06bb60;
T_22 ;
    %fork t_13, S_0x55c41f15da10;
    %jmp t_12;
    .scope S_0x55c41f15da10;
t_13 ;
    %fork t_15, S_0x55c41f15da10;
    %fork t_16, S_0x55c41f15da10;
    %join;
    %join;
    %jmp t_14;
t_15 ;
    %fork t_18, S_0x55c41f15dd90;
    %jmp t_17;
    .scope S_0x55c41f15dd90;
t_18 ;
    %delay 1000000000, 0;
    %load/vec4 v0x55c41f105880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %vpi_call/w 4 351 "$display", "\000" {0 0 0};
    %vpi_call/w 4 352 "$display", "!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!" {0 0 0};
    %vpi_call/w 4 353 "$display", "  WATCHDOG TIMEOUT after %0t", $time {0 0 0};
    %vpi_call/w 4 354 "$display", "!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!" {0 0 0};
    %load/vec4 v0x55c41f105490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c41f105490_0, 0, 32;
    %alloc S_0x55c41f0e2b30;
    %fork TD_$unit.__vunit_print_summary, S_0x55c41f0e2b30;
    %join;
    %free S_0x55c41f0e2b30;
    %alloc S_0x55c41f0e2350;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55c41f128460_0, 0, 32;
    %fork TD_$unit.__vunit_write_result, S_0x55c41f0e2350;
    %join;
    %free S_0x55c41f0e2350;
    %vpi_call/w 4 358 "$finish" {0 0 0};
T_22.0 ;
    %end;
    .scope S_0x55c41f15da10;
t_17 %join;
    %end;
t_16 ;
    %fork t_20, S_0x55c41f15dba0;
    %jmp t_19;
    .scope S_0x55c41f15dba0;
t_20 ;
T_22.2 ;
    %load/vec4 v0x55c41f105880_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_22.3, 6;
    %wait E_0x55c41f086ba0;
    %jmp T_22.2;
T_22.3 ;
    %disable S_0x55c41f15dd90;
    %alloc S_0x55c41f0e2b30;
    %fork TD_$unit.__vunit_print_summary, S_0x55c41f0e2b30;
    %join;
    %free S_0x55c41f0e2b30;
    %alloc S_0x55c41f0e2350;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55c41f105490_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x55c41f128460_0, 0, 32;
    %fork TD_$unit.__vunit_write_result, S_0x55c41f0e2350;
    %join;
    %free S_0x55c41f0e2350;
    %vpi_call/w 4 366 "$finish" {0 0 0};
    %end;
    .scope S_0x55c41f15da10;
t_19 %join;
    %end;
    .scope S_0x55c41f15da10;
t_14 ;
    %end;
    .scope S_0x55c41f06bb60;
t_12 %join;
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "/workspace/_cmake/vunit/vunit_defines.svh";
    "/workspace/src/cores/async_fifo/test/full_timing/async_fifo_full_timing_tb.sv";
    "/workspace/src/cores/async_fifo/rtl/async_fifo.v";
    "/workspace/build/stubs/sync_reg.v";
