#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Jul 16 11:08:00 2024
# Process ID: 13616
# Current directory: C:/Users/training/Day11/MIPS-v5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12660 C:\Users\training\Day11\MIPS-v5\MIPS-v5.xpr
# Log file: C:/Users/training/Day11/MIPS-v5/vivado.log
# Journal file: C:/Users/training/Day11/MIPS-v5\vivado.jou
# Running On: amd-training-5, OS: Windows, CPU Frequency: 2096 MHz, CPU Physical cores: 12, Host memory: 33664 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/training/Day11/MIPS-v5/MIPS-v5.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/Denisa/Downloads/AMD-Project-main/MIPS/MIPS-v5' since last save.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2441.156 ; gain = 355.152
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim/instruction_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/Main_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/extend_sign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend_sign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/register_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v:20]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in' [C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v:21]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'out' [C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v:40]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'WA' [C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v:43]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'pc' is not permitted [C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v:21]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2495.289 ; gain = 6.164
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim/instruction_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/Main_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/extend_sign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend_sign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/register_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'out' [C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v:40]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'WA' [C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.adder_4
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.Main_Control
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.register_bank
Compiling module xil_defaultlib.extend_sign
Compiling module xil_defaultlib.mux2_1(size=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -view {C:/Users/training/Day11/MIPS-v5/test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/training/Day11/MIPS-v5/test_behav.wcfg
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/test.v" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2544.688 ; gain = 49.398
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim/instruction_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'out' [C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v:40]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'WA' [C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v:43]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/test.v" Line 14
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2552.887 ; gain = 0.727
save_wave_config {C:/Users/training/Day11/MIPS-v5/test_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim/instruction_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/Main_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/extend_sign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend_sign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/register_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'out' [C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v:40]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'WA' [C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.adder_4
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.Main_Control
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.register_bank
Compiling module xil_defaultlib.extend_sign
Compiling module xil_defaultlib.mux2_1(size=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -view {C:/Users/training/Day11/MIPS-v5/test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/training/Day11/MIPS-v5/test_behav.wcfg
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/test.v" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2553.371 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim/instruction_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/Main_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/extend_sign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend_sign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/register_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'out' [C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v:40]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'WA' [C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.adder_4
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.Main_Control
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.register_bank
Compiling module xil_defaultlib.extend_sign
Compiling module xil_defaultlib.mux2_1(size=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -view {C:/Users/training/Day11/MIPS-v5/test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/training/Day11/MIPS-v5/test_behav.wcfg
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/test.v" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2557.242 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim/instruction_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/Main_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/extend_sign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend_sign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/register_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'out' [C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v:40]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'WA' [C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.adder_4
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.Main_Control
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.register_bank
Compiling module xil_defaultlib.extend_sign
Compiling module xil_defaultlib.mux2_1(size=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -view {C:/Users/training/Day11/MIPS-v5/test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/training/Day11/MIPS-v5/test_behav.wcfg
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/test.v" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2560.566 ; gain = 1.684
save_wave_config {C:/Users/training/Day11/MIPS-v5/test_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim/instruction_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/Main_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/extend_sign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend_sign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/register_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'out' [C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v:30]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'WA' [C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.adder_4
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.Main_Control
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.register_bank
Compiling module xil_defaultlib.extend_sign
Compiling module xil_defaultlib.mux2_1(size=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -view {C:/Users/training/Day11/MIPS-v5/test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/training/Day11/MIPS-v5/test_behav.wcfg
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/test.v" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2564.047 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/Main_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/extend_sign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend_sign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/register_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'out' [C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v:30]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'WA' [C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.adder_4
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.Main_Control
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.register_bank
Compiling module xil_defaultlib.extend_sign
Compiling module xil_defaultlib.mux2_1(size=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/test.v" Line 14
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2565.629 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/Main_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/extend_sign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend_sign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/register_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'out' [C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v:30]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'WA' [C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.adder_4
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.Main_Control
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.register_bank
Compiling module xil_defaultlib.extend_sign
Compiling module xil_defaultlib.mux2_1(size=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/test.v" Line 14
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2568.277 ; gain = 0.000
save_wave_config {C:/Users/training/Day11/MIPS-v5/test_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim/instruction_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/Main_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/extend_sign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend_sign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/register_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'out' [C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v:30]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'WA' [C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.adder_4
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.Main_Control
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.register_bank
Compiling module xil_defaultlib.extend_sign
Compiling module xil_defaultlib.mux2_1(size=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -view {C:/Users/training/Day11/MIPS-v5/test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/training/Day11/MIPS-v5/test_behav.wcfg
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/test.v" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2570.230 ; gain = 1.051
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim/instruction_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'out' [C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v:30]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'WA' [C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v:33]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -view {C:/Users/training/Day11/MIPS-v5/test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/training/Day11/MIPS-v5/test_behav.wcfg
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/test.v" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2571.719 ; gain = 1.488
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/Main_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/extend_sign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend_sign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/register_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'out' [C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v:30]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'WA' [C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.adder_4
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.Main_Control
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.register_bank
Compiling module xil_defaultlib.extend_sign
Compiling module xil_defaultlib.mux2_1(size=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/test.v" Line 14
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2834.367 ; gain = 0.000
save_wave_config {C:/Users/training/Day11/MIPS-v5/test_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim/instruction_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/Main_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/extend_sign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend_sign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/register_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'out' [C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v:30]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'WA' [C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.adder_4
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.Main_Control
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.register_bank
Compiling module xil_defaultlib.extend_sign
Compiling module xil_defaultlib.mux2_1(size=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -view {C:/Users/training/Day11/MIPS-v5/test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/training/Day11/MIPS-v5/test_behav.wcfg
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/test.v" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2834.367 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim/instruction_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/Main_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/extend_sign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend_sign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/register_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.adder_4
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.Main_Control
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.register_bank
Compiling module xil_defaultlib.extend_sign
Compiling module xil_defaultlib.mux2_1(size=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -view {C:/Users/training/Day11/MIPS-v5/test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/training/Day11/MIPS-v5/test_behav.wcfg
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/test.v" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2834.367 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/test.v" Line 14
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2834.367 ; gain = 0.000
save_wave_config {C:/Users/training/Day11/MIPS-v5/test_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim/instruction_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/Main_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/extend_sign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend_sign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/register_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.adder_4
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.Main_Control
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.register_bank
Compiling module xil_defaultlib.extend_sign
Compiling module xil_defaultlib.mux2_1(size=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -view {C:/Users/training/Day11/MIPS-v5/test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/training/Day11/MIPS-v5/test_behav.wcfg
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/test.v" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3144.762 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/Main_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/extend_sign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend_sign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/register_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.adder_4
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.Main_Control
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.register_bank
Compiling module xil_defaultlib.extend_sign
Compiling module xil_defaultlib.mux2_1(size=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/test.v" Line 14
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3144.762 ; gain = 0.000
save_wave_config {C:/Users/training/Day11/MIPS-v5/test_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim/instruction_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -view {C:/Users/training/Day11/MIPS-v5/test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/training/Day11/MIPS-v5/test_behav.wcfg
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/test.v" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3144.762 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/test.v" Line 14
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3144.762 ; gain = 0.000
save_wave_config {C:/Users/training/Day11/MIPS-v5/test_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim/instruction_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -view {C:/Users/training/Day11/MIPS-v5/test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/training/Day11/MIPS-v5/test_behav.wcfg
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/test.v" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3144.762 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/test.v" Line 14
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3644.566 ; gain = 0.000
save_wave_config {C:/Users/training/Day11/MIPS-v5/test_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim/instruction_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -view {C:/Users/training/Day11/MIPS-v5/test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/training/Day11/MIPS-v5/test_behav.wcfg
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/test.v" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3644.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim/instruction_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/Main_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/extend_sign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend_sign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/register_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'jmp' [C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/top.v:20]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.adder_4
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.Main_Control
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.register_bank
Compiling module xil_defaultlib.extend_sign
Compiling module xil_defaultlib.mux2_1(size=32)
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/training/Day11/MIPS-v5/MIPS-v5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -view {C:/Users/training/Day11/MIPS-v5/test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/training/Day11/MIPS-v5/test_behav.wcfg
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/test.v" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3644.566 ; gain = 0.000
close [ open C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/shift_reg.v w ]
add_files C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/shift_reg.v
update_compile_order -fileset sources_1
close [ open C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/adder.v w ]
add_files C:/Users/training/Day11/MIPS-v5/MIPS-v5.srcs/sources_1/new/adder.v
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 16 13:08:19 2024...
