#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Feb 07 14:33:15 2020
# Process ID: 8512
# Current directory: C:/Users/oscar/Coding Projects/CSULB/CECS 201 FALL 2019/project_4_final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5512 C:\Users\oscar\Coding Projects\CSULB\CECS 201 FALL 2019\project_4_final\project_4_final.xpr
# Log file: C:/Users/oscar/Coding Projects/CSULB/CECS 201 FALL 2019/project_4_final/vivado.log
# Journal file: C:/Users/oscar/Coding Projects/CSULB/CECS 201 FALL 2019/project_4_final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/oscar/Coding Projects/CSULB/CECS 201 FALL 2019/project_4_final/project_4_final.xpr}
INFO: [Project 1-313] Project file moved from 'E:/Coding Projects/CECS 201 FALL 2019/project_4_final' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 709.129 ; gain = 107.422
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Fri Feb 07 14:36:25 2020] Launched impl_1...
Run output will be captured here: C:/Users/oscar/Coding Projects/CSULB/CECS 201 FALL 2019/project_4_final/project_4_final.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 719.914 ; gain = 8.582
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 720.688 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD3158A
set_property PROGRAM.FILE {C:/Users/oscar/Coding Projects/CSULB/CECS 201 FALL 2019/project_4_final/project_4_final.runs/impl_1/mux_4to1_case.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/oscar/Coding Projects/CSULB/CECS 201 FALL 2019/project_4_final/project_4_final.runs/impl_1/mux_4to1_case.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
close_project
open_project {C:/Users/oscar/Coding Projects/CSULB/CECS 301 SPRING 2020/Project 1/Project 1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
file mkdir C:/Users/oscar/Coding Projects/CSULB/CECS 301 SPRING 2020/Project 1/Project 1.srcs/constrs_1
file mkdir C:/Users/oscar/Coding Projects/CSULB/CECS 301 SPRING 2020/Project 1/Project 1.srcs/constrs_1
file mkdir C:/Users/oscar/Coding Projects/CSULB/CECS 301 SPRING 2020/Project 1/Project 1.srcs/constrs_1/new
file mkdir C:/Users/oscar/Coding Projects/CSULB/CECS 301 SPRING 2020/Project 1/Project 1.srcs/constrs_1/new
file mkdir C:/Users/oscar/Coding Projects/CSULB/CECS 301 SPRING 2020/Project 1/Project 1.srcs/constrs_1/new
file mkdir C:/Users/oscar/Coding Projects/CSULB/CECS 301 SPRING 2020/Project 1/Project 1.srcs/constrs_1/new
file mkdir C:/Users/oscar/Coding Projects/CSULB/CECS 301 SPRING 2020/Project 1/Project 1.srcs/constrs_1
file mkdir {C:/Users/oscar/Coding Projects/CSULB/CECS 301 SPRING 2020/Project 1/Project 1.srcs/constrs_1/new}
close [ open {C:/Users/oscar/Coding Projects/CSULB/CECS 301 SPRING 2020/Project 1/Project 1.srcs/constrs_1/new/FA8_Nexys_A7_100T.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/oscar/Coding Projects/CSULB/CECS 301 SPRING 2020/Project 1/Project 1.srcs/constrs_1/new/FA8_Nexys_A7_100T.xdc}}
launch_runs impl_1 -to_step write_bitstream
[Fri Feb 07 14:52:03 2020] Launched synth_1...
Run output will be captured here: C:/Users/oscar/Coding Projects/CSULB/CECS 301 SPRING 2020/Project 1/Project 1.runs/synth_1/runme.log
[Fri Feb 07 14:52:04 2020] Launched impl_1...
Run output will be captured here: C:/Users/oscar/Coding Projects/CSULB/CECS 301 SPRING 2020/Project 1/Project 1.runs/impl_1/runme.log
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210292AD3158A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210292AD3158A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD3158A
set_property PROGRAM.FILE {C:/Users/oscar/Coding Projects/CSULB/CECS 301 SPRING 2020/Project 1/Project 1.runs/impl_1/FA8.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/oscar/Coding Projects/CSULB/CECS 301 SPRING 2020/Project 1/Project 1.runs/impl_1/FA8.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AD3158A
close_hw
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: FA8
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:19 ; elapsed = 00:25:47 . Memory (MB): peak = 888.383 ; gain = 681.766
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FA8' [C:/Users/oscar/Coding Projects/CSULB/CECS 301 SPRING 2020/Project 1/Project 1.srcs/sources_1/new/FA8.v:15]
INFO: [Synth 8-638] synthesizing module 'FA4' [C:/Users/oscar/Coding Projects/CSULB/CECS 301 SPRING 2020/Project 1/Project 1.srcs/sources_1/new/FA4.v:15]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/oscar/Coding Projects/CSULB/CECS 301 SPRING 2020/Project 1/Project 1.srcs/sources_1/new/FA.v:15]
INFO: [Synth 8-256] done synthesizing module 'FA' (1#1) [C:/Users/oscar/Coding Projects/CSULB/CECS 301 SPRING 2020/Project 1/Project 1.srcs/sources_1/new/FA.v:15]
INFO: [Synth 8-256] done synthesizing module 'FA4' (2#1) [C:/Users/oscar/Coding Projects/CSULB/CECS 301 SPRING 2020/Project 1/Project 1.srcs/sources_1/new/FA4.v:15]
INFO: [Synth 8-256] done synthesizing module 'FA8' (3#1) [C:/Users/oscar/Coding Projects/CSULB/CECS 301 SPRING 2020/Project 1/Project 1.srcs/sources_1/new/FA8.v:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:20 ; elapsed = 00:25:48 . Memory (MB): peak = 914.434 ; gain = 707.816
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:20 ; elapsed = 00:25:48 . Memory (MB): peak = 914.434 ; gain = 707.816
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/oscar/Coding Projects/CSULB/CECS 301 SPRING 2020/Project 1/Project 1.srcs/constrs_1/new/FA8_Nexys_A7_100T.xdc]
Finished Parsing XDC File [C:/Users/oscar/Coding Projects/CSULB/CECS 301 SPRING 2020/Project 1/Project 1.srcs/constrs_1/new/FA8_Nexys_A7_100T.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:03:40 ; elapsed = 00:26:17 . Memory (MB): peak = 1209.203 ; gain = 1002.586
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 1210.996 ; gain = 353.207
close_design
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 07 15:02:26 2020...
