<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="verilog7.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="verilog77.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="verilog77.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="verilog77.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="verilog77.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="verilog77.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="verilog77.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="verilog77.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="verilog77.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="verilog77.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="verilog77.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="verilog77.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="verilog77.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="verilog77.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="verilog77.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="verilog77.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="verilog77.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="verilog77.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="verilog77.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="verilog77.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="verilog77.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="verilog77.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="verilog77.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="verilog77.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="verilog77_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="verilog77_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="verilog77_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="verilog77_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="verilog77_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="verilog77_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="verilog77_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="verilog77_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="verilog77_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="verilog77_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="verilog77_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="verilog77_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="verilog77_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="verilog77_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="verilog77_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="veritrst7_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="veritrst7_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1731412019" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1731412019">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1731414366" xil_pn:in_ck="8696290397878077672" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1731414366">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="verilog77.v"/>
      <outfile xil_pn:name="veritrst7.v"/>
    </transform>
    <transform xil_pn:end_ts="1731412019" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="348724620307664337" xil_pn:start_ts="1731412019">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1731412019" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8053799605768114057" xil_pn:start_ts="1731412019">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1731412019" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5205754914531457644" xil_pn:start_ts="1731412019">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1731414366" xil_pn:in_ck="8696290397878077672" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1731414366">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="verilog77.v"/>
      <outfile xil_pn:name="veritrst7.v"/>
    </transform>
    <transform xil_pn:end_ts="1731414368" xil_pn:in_ck="8696290397878077672" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7203912052424792990" xil_pn:start_ts="1731414366">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1731413501" xil_pn:in_ck="6171238424624506761" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4641895815820943297" xil_pn:start_ts="1731413501">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForced"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="veritrst7_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1731411502" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1731411502">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1731411502" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8762935493991580299" xil_pn:start_ts="1731411502">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1731411502" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5205754914531457644" xil_pn:start_ts="1731411502">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1731411502" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1731411502">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1731411502" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2982238952670364605" xil_pn:start_ts="1731411502">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1731411502" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-6388418249795389316" xil_pn:start_ts="1731411502">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1731411502" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3797006397420955998" xil_pn:start_ts="1731411502">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1731414440" xil_pn:in_ck="185578829651551498" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-3234097529470648" xil_pn:start_ts="1731414437">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="verilog77.lso"/>
      <outfile xil_pn:name="verilog77.ngc"/>
      <outfile xil_pn:name="verilog77.ngr"/>
      <outfile xil_pn:name="verilog77.prj"/>
      <outfile xil_pn:name="verilog77.syr"/>
      <outfile xil_pn:name="verilog77.xst"/>
      <outfile xil_pn:name="verilog77_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1731412413" xil_pn:in_ck="-818839320265484174" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119184605817682200" xil_pn:start_ts="1731412413">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1731412417" xil_pn:in_ck="994819227004295966" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5599464180935758578" xil_pn:start_ts="1731412413">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="verilog77.bld"/>
      <outfile xil_pn:name="verilog77.ngd"/>
      <outfile xil_pn:name="verilog77_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1731412420" xil_pn:in_ck="694940999324144831" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-235656141811914689" xil_pn:start_ts="1731412417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="verilog77.pcf"/>
      <outfile xil_pn:name="verilog77_map.map"/>
      <outfile xil_pn:name="verilog77_map.mrp"/>
      <outfile xil_pn:name="verilog77_map.ncd"/>
      <outfile xil_pn:name="verilog77_map.ngm"/>
      <outfile xil_pn:name="verilog77_map.xrpt"/>
      <outfile xil_pn:name="verilog77_summary.xml"/>
      <outfile xil_pn:name="verilog77_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1731412426" xil_pn:in_ck="8335703778657231736" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="8251173951899154272" xil_pn:start_ts="1731412420">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="verilog77.ncd"/>
      <outfile xil_pn:name="verilog77.pad"/>
      <outfile xil_pn:name="verilog77.par"/>
      <outfile xil_pn:name="verilog77.ptwx"/>
      <outfile xil_pn:name="verilog77.unroutes"/>
      <outfile xil_pn:name="verilog77.xpi"/>
      <outfile xil_pn:name="verilog77_pad.csv"/>
      <outfile xil_pn:name="verilog77_pad.txt"/>
      <outfile xil_pn:name="verilog77_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1731412430" xil_pn:in_ck="-818839320265491799" xil_pn:name="TRANEXT_bitFile_spartan3" xil_pn:prop_ck="4026351017656627060" xil_pn:start_ts="1731412426">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="verilog77.bgn"/>
      <outfile xil_pn:name="verilog77.bit"/>
      <outfile xil_pn:name="verilog77.drc"/>
      <outfile xil_pn:name="verilog77.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1731412430" xil_pn:in_ck="-818839320265504653" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="-6864680952955714571" xil_pn:start_ts="1731412430">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1731412426" xil_pn:in_ck="3385378905684991419" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1731412424">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="verilog77.twr"/>
      <outfile xil_pn:name="verilog77.twx"/>
    </transform>
  </transforms>

</generated_project>
