{
    "code": "module TopModule (\n    input logic clk,\n    input logic ar,\n    input logic d,\n    output logic q\n);\n    always @(posedge clk) begin\n        if (ar) begin\n            q <= 1'b0;\n        end else begin\n            q <= d;\n        end\n    end\nendmodule",
    "test_results": {
        "num_mismatch": 17,
        "passfail": "R"
    }
}