<!--------------------------------------------------------------------------------->
<!-- IMPORTANT: This file is auto-generated by Driver (https://driver.ai). -------->
<!-- Manual edits may be overwritten on future commits. --------------------------->
<!--------------------------------------------------------------------------------->

Modules for ED25519 signature verification, CPU modeling, and PCIe transaction testing with a Makefile for simulation.


## Files
- **[ed25519_sigverify_dsdp_mul.sv](ed25519_sigverify_dsdp_mul.sv.md)**: Implements a module for ED25519 signature verification using DSDP multiplication in SystemVerilog.
- **[Makefile](Makefile.md)**: Makefile for compiling and simulating Verilog sources with Questa and Cocotb in a specific directory.
- **[schl_cpu.sv](schl_cpu.sv.md)**: A SystemVerilog module for a CPU model with hash data input and output interfaces.
- **[test.py](test.py.md)**: A cocotb-based test for simulating and verifying PCIe transactions and ED25519 signature operations.

---
Made with ❤️ by [Driver](https://www.driver.ai/)