<div id="pf91" class="pf w0 h0" data-page-no="91"><div class="pc pc91 w0 h0"><img class="bi x18 y194 w2 h20" alt="" src="bg91.png"/><div class="t m0 x18 h7 y15a ff3 fs4 fc0 sc0 ls0 ws0">11.5.<span class="_ _22"> </span>PROTECTING<span class="_ _5"> </span>RISC-V<span class="_ _2"> </span>SYSTEMS</div><div class="t m0 xd h7 y38 ff3 fs4 fc0 sc0 ls0 ws0">The following code shows ho<span class="_ _8"></span>w<span class="_ _5"> </span>the system softw<span class="_ _8"></span>are may c<span class="_ _8"></span>hange<span class="_ _5"> </span>the privilege mo<span class="_ _4"></span>de</div><div class="t m0 x18 h7 yed ff3 fs4 fc0 sc0 ls0 ws0">to<span class="_ _d"> </span>User/Application<span class="_ _a"> </span>mo<span class="_ _4"></span>de<span class="_ _d"> </span>and<span class="_ _a"> </span>simultaneously<span class="_ _d"> </span>inv<span class="_ _8"></span>oke<span class="_ _d"> </span>a<span class="_ _d"> </span>user<span class="_ _a"> </span>program.<span class="_ _1b"> </span>First,<span class="_ _a"> </span>it<span class="_ _a"> </span>sets</div><div class="t m0 x18 h7 yee ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _3"> </span><span class="ff5">mstatus</span>.<span class="ff5">MPP<span class="_ _c"> </span></span>CSR<span class="_ _c"> </span>ﬁeld<span class="_ _3"> </span>with<span class="_ _c"> </span>“00”,<span class="_ _c"> </span>the<span class="_ _c"> </span>User/Application<span class="_ _c"> </span>mo<span class="_ _4"></span>de<span class="_ _3"> </span>co<span class="_ _4"></span>de.<span class="_ _0"> </span>Then,<span class="_ _c"> </span>it</div><div class="t m0 x18 h7 y116 ff3 fs4 fc0 sc0 ls0 ws0">loads<span class="_ _2"> </span>the<span class="_ _d"> </span>user<span class="_ _2"> </span>softw<span class="_ _8"></span>are<span class="_ _d"> </span>entry<span class="_ _2"> </span>point<span class="_ _2"> </span>into<span class="_ _2"> </span>the<span class="_ _2"> </span><span class="ff5">mepc<span class="_ _d"> </span></span>CSR.<span class="_ _2"> </span>Finally<span class="_ _7"></span>,<span class="_ _d"> </span>it<span class="_ _d"> </span>executes<span class="_ _2"> </span>the<span class="_ _d"> </span><span class="ff5">mret</span></div><div class="t m0 x18 h7 y29d ff3 fs4 fc0 sc0 ls0 ws0">instruction,<span class="_ _3"> </span>which<span class="_ _3"> </span>c<span class="_ _1"></span>hanges<span class="_ _3"> </span>the<span class="_ _3"> </span>mo<span class="_ _4"></span>de<span class="_ _a"> </span>using<span class="_ _3"> </span>the<span class="_ _3"> </span>co<span class="_ _4"></span>de<span class="_ _3"> </span>in<span class="_ _3"> </span>the<span class="_ _3"> </span><span class="ff5">mstatus</span>.<span class="ff5">MPP<span class="_ _3"> </span></span>CSR<span class="_ _3"> </span>ﬁeld</div><div class="t m0 x18 h7 y49d ff3 fs4 fc0 sc0 ls0 ws0">and<span class="_ _5"> </span>changes<span class="_ _5"> </span>the<span class="_ _5"> </span>program<span class="_ _2"> </span>coun<span class="_ _1"></span>ter<span class="_ _5"> </span>using<span class="_ _2"> </span>the<span class="_ _5"> </span>v<span class="_ _8"></span>alue<span class="_ _2"> </span>in<span class="_ _5"> </span>the<span class="_ _2"> </span><span class="ff5">mepc<span class="_ _5"> </span></span>CSR<span class="_ _2"> </span>at<span class="_ _5"> </span>the<span class="_ _5"> </span>same<span class="_ _2"> </span>time.</div><div class="t m0 x112 h8 y17ed ff24 fs12 fc0 sc0 ls0 ws0">1<span class="_ _36"> </span><span class="ff5 fs4">#<span class="_ _11"> </span>Changing<span class="_ _e"> </span>to<span class="_ _e"> </span>User/Application<span class="_ _e"> </span>mode</span></div><div class="t m0 x112 h8 y17ee ff24 fs12 fc0 sc0 ls0 ws0">2<span class="_ _36"> </span><span class="ff5 fs4">csrr<span class="_ _11"> </span>t1,<span class="_ _e"> </span>mstatus<span class="_ _88"> </span>#<span class="_ _e"> </span>Update<span class="_ _e"> </span>the<span class="_ _11"> </span>mstatus.MPP</span></div><div class="t m0 x112 h8 y17ef ff24 fs12 fc0 sc0 ls0 ws0">3<span class="_ _36"> </span><span class="ff5 fs4">li<span class="_ _11"> </span>t2,<span class="_ _e"> </span>~0x1800<span class="_ _c4"> </span>#<span class="_ _85"> </span>field<span class="_ _e"> </span>(bits<span class="_ _e"> </span>11<span class="_ _11"> </span>and<span class="_ _e"> </span>12)</span></div><div class="t m0 x112 h8 y17f0 ff24 fs12 fc0 sc0 ls0 ws0">4<span class="_ _36"> </span><span class="ff5 fs4">and<span class="_ _11"> </span>t1,<span class="_ _e"> </span>t1,<span class="_ _e"> </span>t2<span class="_ _c4"> </span>#<span class="_ _85"> </span>with<span class="_ _e"> </span>value<span class="_ _11"> </span>00<span class="_ _e"> </span>(U-mode)</span></div><div class="t m0 x112 h8 y17f1 ff24 fs12 fc0 sc0 ls0 ws0">5<span class="_ _36"> </span><span class="ff5 fs4">csrw<span class="_ _11"> </span>mstatus,<span class="_ _e"> </span>t1</span></div><div class="t m0 x112 h38 y17f2 ff24 fs12 fc0 sc0 ls0 ws0">6</div><div class="t m0 x112 h8 y17f3 ff24 fs12 fc0 sc0 ls0 ws0">7<span class="_ _36"> </span><span class="ff5 fs4">la<span class="_ _11"> </span>t0,<span class="_ _e"> </span>user_main<span class="_ _88"> </span>#<span class="_ _e"> </span>Loads<span class="_ _e"> </span>the<span class="_ _11"> </span>user<span class="_ _e"> </span>software</span></div><div class="t m0 x112 h8 y17f4 ff24 fs12 fc0 sc0 ls0 ws0">8<span class="_ _36"> </span><span class="ff5 fs4">csrw<span class="_ _11"> </span>mepc,<span class="_ _e"> </span>t0<span class="_ _87"> </span>#<span class="_ _e"> </span>entry<span class="_ _e"> </span>point<span class="_ _11"> </span>into<span class="_ _e"> </span>mepc</span></div><div class="t m0 x112 h38 y17f5 ff24 fs12 fc0 sc0 ls0 ws0">9</div><div class="t m0 x11e h8 y17f6 ff24 fs12 fc0 sc0 ls0 ws0">10<span class="_ _36"> </span><span class="ff5 fs4">mret<span class="_ _59"> </span>#<span class="_ _11"> </span>PC<span class="_ _e"> </span>&lt;=<span class="_ _e"> </span>MEPC;<span class="_ _e"> </span>mode<span class="_ _11"> </span>&lt;=<span class="_ _e"> </span>MPP;</span></div><div class="t m0 x18 ha y17f7 ff6 fs6 fc0 sc0 ls0 ws0">11.5.2<span class="_ _17"> </span>Conﬁguring<span class="_ _5"> </span>the<span class="_ _5"> </span>exception<span class="_ _5"> </span>and<span class="_ _2"> </span>soft<span class="_ _8"></span>ware<span class="_ _38"> </span>interrupt<span class="_ _38"> </span>mech-</div><div class="t m0 xb8 ha y17f8 ff6 fs6 fc0 sc0 ls0 ws0">anisms</div><div class="t m0 x18 h7 y17f9 ff3 fs4 fc0 sc0 ls0 ws0">RISC-V CPUs<span class="_ _13"> </span>use a<span class="_ _13"> </span>similar mec<span class="_ _8"></span>hanism to handle<span class="_ _13"> </span>in<span class="_ _1"></span>terrupts, exceptions, and soft<span class="_ _8"></span>ware</div><div class="t m0 x18 h7 y17fa ff3 fs4 fc0 sc0 ls0 ws0">in<span class="_ _1"></span>terrupts,<span class="_ _d"> </span><span class="ff8">i.e.</span>,<span class="_ _a"> </span>it<span class="_ _d"> </span>sav<span class="_ _8"></span>es<span class="_ _d"> </span>part<span class="_ _d"> </span>of<span class="_ _d"> </span>the<span class="_ _a"> </span>curren<span class="_ _1"></span>t<span class="_ _d"> </span>context<span class="_ _2"> </span>(<span class="ff8">e.g.</span>,<span class="_ _a"> </span>the<span class="_ _d"> </span>PC<span class="_ _d"> </span>conten<span class="_ _8"></span>ts),<span class="_ _d"> </span>sets<span class="_ _a"> </span>the</div><div class="t m0 x18 h7 y17fb ff5 fs4 fc0 sc0 ls0 ws0">mcause<span class="_ _f"> </span><span class="ff3">and<span class="_ _f"> </span>other<span class="_ _f"> </span>CSRs,<span class="_ _e"> </span>and<span class="_ _f"> </span>redirects<span class="_ _11"> </span>the<span class="_ _f"> </span>execution<span class="_ _f"> </span>ﬂow<span class="_ _c"> </span>to<span class="_ _11"> </span>an<span class="_ _f"> </span>interrupt<span class="_ _c"> </span>service</span></div><div class="t m0 x18 h7 y17fc ff3 fs4 fc0 sc0 ls0 ws0">routine.<span class="_ _24"> </span>Consequently<span class="_ _2c"></span>,<span class="_ _e"> </span>conﬁguring<span class="_ _f"> </span>the<span class="_ _f"> </span>exception<span class="_ _f"> </span>and<span class="_ _f"> </span>softw<span class="_ _8"></span>are<span class="_ _f"> </span>interrupt<span class="_ _c"> </span>handling</div><div class="t m0 x18 h7 y17fd ff3 fs4 fc0 sc0 ls0 ws0">mec<span class="_ _1"></span>hanisms is very similar to conﬁguring the<span class="_ _5"> </span>external interrupt handling mec<span class="_ _1"></span>hanism,</div><div class="t m0 x18 h7 y17fe ff3 fs4 fc0 sc0 ls0 ws0">as<span class="_ _2"> </span>discussed<span class="_ _2"> </span>in<span class="_ _2"> </span>Section<span class="_ _2"> </span>10.3.5.</div><div class="t m0 xd h7 y17ff ff3 fs4 fc0 sc0 ls0 ws0">The<span class="_ _2"> </span>system<span class="_ _2"> </span>soft<span class="_ _1"></span>w<span class="_ _1"></span>are<span class="_ _2"> </span>conﬁgures<span class="_ _2"> </span>the<span class="_ _2"> </span>exception<span class="_ _5"> </span>and<span class="_ _2"> </span>softw<span class="_ _8"></span>are<span class="_ _2"> </span>interrupt<span class="_ _5"> </span>mechanisms</div><div class="t m0 x18 h7 y1800 ff3 fs4 fc0 sc0 ls0 ws0">b<span class="_ _1"></span>y<span class="_ _12"> </span>registering the<span class="_ _12"> </span>routines<span class="_ _12"> </span>that will<span class="_ _12"> </span>handle<span class="_ _12"> </span>these<span class="_ _13"> </span>ev<span class="_ _1"></span>en<span class="_ _1"></span>ts.<span class="_ _a"> </span>This is<span class="_ _12"> </span>p<span class="_ _4"></span>erformed<span class="_ _12"> </span>in<span class="_ _12"> </span>the same</div><div class="t m0 x18 h7 y1801 ff3 fs4 fc0 sc0 ls0 ws0">w<span class="_ _1"></span>a<span class="_ _1"></span>y that<span class="_ _13"> </span>in<span class="_ _1"></span>terrupt service<span class="_ _13"> </span>routines are<span class="_ _13"> </span>registered to<span class="_ _13"> </span>handle external<span class="_ _13"> </span>in<span class="_ _8"></span>terrupts.<span class="_ _3"> </span>In the</div><div class="t m0 x18 h7 y1802 ff3 fs4 fc0 sc0 ls0 ws0">direct mode, a single routine<span class="_ _12"> </span>is registered and this<span class="_ _12"> </span>routine is responsible for inspecting</div><div class="t m0 x18 h7 y1803 ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _d"> </span><span class="ff5">mcause<span class="_ _a"> </span></span>CSR<span class="_ _d"> </span>to<span class="_ _a"> </span>identify<span class="_ _d"> </span>the<span class="_ _d"> </span>even<span class="_ _8"></span>t<span class="_ _a"> </span>source<span class="_ _d"> </span>and<span class="_ _a"> </span>inv<span class="_ _8"></span>oke<span class="_ _d"> </span>the<span class="_ _d"> </span>prop<span class="_ _4"></span>er<span class="_ _d"> </span>routine.<span class="_ _1b"> </span>In<span class="_ _d"> </span>the</div><div class="t m0 x18 h7 y1804 ff3 fs4 fc0 sc0 ls0 ws0">v<span class="_ _1"></span>ectored<span class="_ _c"> </span>mo<span class="_ _4"></span>de,<span class="_ _f"> </span>the<span class="_ _c"> </span>external<span class="_ _f"> </span>in<span class="_ _1"></span>terrupt,<span class="_ _f"> </span>exception,<span class="_ _11"> </span>and<span class="_ _c"> </span>softw<span class="_ _8"></span>are<span class="_ _c"> </span>interrupt<span class="_ _c"> </span>handling</div><div class="t m0 x18 h7 y1805 ff3 fs4 fc0 sc0 ls0 ws0">routines<span class="_ _f"> </span>must<span class="_ _f"> </span>b<span class="_ _4"></span>e<span class="_ _c"> </span>registered<span class="_ _11"> </span>on<span class="_ _11"> </span>the<span class="_ _27"> </span>interrupt<span class="_ _c"> </span>vector<span class="_ _f"> </span>table.<span class="_ _18"> </span>Section<span class="_ _f"> </span>10.3.5<span class="_ _11"> </span>shows</div><div class="t m0 x18 h7 y1806 ff3 fs4 fc0 sc0 ls0 ws0">fragmen<span class="_ _1"></span>ts<span class="_ _f"> </span>of<span class="_ _f"> </span>co<span class="_ _4"></span>de<span class="_ _c"> </span>that<span class="_ _11"> </span>conﬁgure<span class="_ _f"> </span>the<span class="_ _f"> </span>interrupt<span class="_ _c"> </span>handling<span class="_ _f"> </span>mechanism<span class="_ _c"> </span>in<span class="_ _f"> </span>direct<span class="_ _11"> </span>and</div><div class="t m0 x18 h7 y1807 ff3 fs4 fc0 sc0 ls0 ws0">v<span class="_ _1"></span>ectored<span class="_ _2"> </span>mo<span class="_ _4"></span>des.</div><div class="t m0 xd h7 y1808 ff3 fs4 fc0 sc0 ls0 ws0">On<span class="_ _f"> </span>RISC-V,<span class="_ _11"> </span>external<span class="_ _f"> </span>interrupts<span class="_ _c"> </span>must<span class="_ _f"> </span>b<span class="_ _4"></span>e<span class="_ _f"> </span>enabled<span class="_ _f"> </span>by<span class="_ _c"> </span>setting<span class="_ _11"> </span>the<span class="_ _f"> </span><span class="ff5">mstatus<span class="_ _11"> </span></span>and</div><div class="t m0 x18 h7 y1809 ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _a"> </span><span class="ff5">mie<span class="_ _d"> </span></span>Control<span class="_ _d"> </span>and<span class="_ _a"> </span>Status<span class="_ _a"> </span>Registers.<span class="_ _1b"> </span>On<span class="_ _a"> </span>the<span class="_ _a"> </span>other<span class="_ _a"> </span>hand,<span class="_ _a"> </span>exceptions<span class="_ _a"> </span>and<span class="_ _a"> </span>softw<span class="_ _8"></span>are</div><div class="t m0 x18 h7 y180a ff3 fs4 fc0 sc0 ls0 ws0">in<span class="_ _1"></span>terrupts<span class="_ _2"> </span>are<span class="_ _2"> </span>alw<span class="_ _1"></span>a<span class="_ _1"></span>ys<span class="_ _2"> </span>enabled<span class="_ _2"> </span>and<span class="_ _2"> </span>do<span class="_ _2"> </span>not<span class="_ _2"> </span>need<span class="_ _2"> </span>extra<span class="_ _2"> </span>conﬁguration.</div><div class="t m0 x18 ha y180b ff6 fs6 fc0 sc0 ls0 ws0">11.5.3<span class="_ _17"> </span>Handling<span class="_ _c"> </span>illegal<span class="_ _c"> </span>op<span class="_ _4"></span>erations</div><div class="t m0 x18 h7 y180c ff3 fs4 fc0 sc0 ls0 ws0">RISC-V CPUs<span class="_ _5"> </span>generate<span class="_ _5"> </span>exceptions<span class="_ _5"> </span>whenever an instruction<span class="_ _5"> </span>tries<span class="_ _5"> </span>to<span class="_ _5"> </span>execute<span class="_ _5"> </span>an<span class="_ _5"> </span>illegal</div><div class="t m0 x18 h7 y180d ff3 fs4 fc0 sc0 ls0 ws0">op<span class="_ _4"></span>eration,<span class="_ _5"> </span>such<span class="_ _5"> </span>as<span class="_ _2"> </span>executing<span class="_ _2"> </span>an<span class="_ _2"> </span>instruction<span class="_ _2"> </span>that<span class="_ _2"> </span>the<span class="_ _2"> </span>CPU<span class="_ _2"> </span>do<span class="_ _4"></span>es<span class="_ _5"> </span>not<span class="_ _2"> </span>recognize</div><div class="t m0 x6a h11 y180e ffc fs7 fc0 sc0 ls0 ws0">4</div><div class="t m0 x10c h7 y180d ff3 fs4 fc0 sc0 ls0 ws0">.</div><div class="t m0 xd h7 y180f ff3 fs4 fc0 sc0 ls0 ws0">RISC-V<span class="_ _2"> </span>systems<span class="_ _2"> </span>that<span class="_ _2"> </span>contain<span class="_ _2"> </span>the<span class="_ _2"> </span>Machine<span class="_ _5"> </span>and<span class="_ _d"> </span>the<span class="_ _2"> </span>User/Application<span class="_ _2"> </span>mo<span class="_ _4"></span>des<span class="_ _2"> </span>usu-</div><div class="t m0 x18 h7 y1810 ff3 fs4 fc0 sc0 ls0 ws0">ally<span class="_ _d"> </span>include<span class="_ _d"> </span>a<span class="_ _d"> </span>memory<span class="_ _a"> </span>protection<span class="_ _d"> </span>unit<span class="_ _d"> </span>[5]<span class="_ _a"> </span>that<span class="_ _d"> </span>can<span class="_ _d"> </span>b<span class="_ _4"></span>e<span class="_ _d"> </span>conﬁgured<span class="_ _d"> </span>to<span class="_ _d"> </span>generate<span class="_ _a"> </span>excep-</div><div class="t m0 x18 h7 y1811 ff3 fs4 fc0 sc0 ls0 ws0">tions whenever the CPU tries<span class="_ _5"> </span>to read<span class="_ _5"> </span>or write<span class="_ _5"> </span>data or<span class="_ _5"> </span>fetch instructions for execution</div><div class="t m0 x18 h7 y1812 ff3 fs4 fc0 sc0 ls0 ws0">from<span class="_ _c"> </span>sp<span class="_ _4"></span>eciﬁc<span class="_ _3"> </span>addresses.<span class="_ _23"> </span>The<span class="_ _c"> </span>op<span class="_ _4"></span>erating<span class="_ _3"> </span>system<span class="_ _c"> </span>may<span class="_ _c"> </span>protect<span class="_ _c"> </span>the<span class="_ _c"> </span>system<span class="_ _c"> </span>by<span class="_ _3"> </span>conﬁg-</div><div class="t m0 x18 h7 y1813 ff3 fs4 fc0 sc0 ls0 ws0">uring<span class="_ _d"> </span>this<span class="_ _d"> </span>unit<span class="_ _d"> </span>to<span class="_ _d"> </span>generate<span class="_ _d"> </span>exceptions<span class="_ _d"> </span>whenever<span class="_ _d"> </span>code<span class="_ _a"> </span>executing<span class="_ _d"> </span>in<span class="_ _d"> </span>User/Application</div><div class="t m0 x18 h7 y1814 ff3 fs4 fc0 sc0 ls0 ws0">mo<span class="_ _4"></span>de<span class="_ _a"> </span>tries<span class="_ _3"> </span>to<span class="_ _3"> </span>access<span class="_ _3"> </span>protected<span class="_ _c"> </span>addresses,<span class="_ _3"> </span>such<span class="_ _3"> </span>as<span class="_ _3"> </span>addresses<span class="_ _3"> </span>mapp<span class="_ _4"></span>ed<span class="_ _a"> </span>to<span class="_ _3"> </span>p<span class="_ _4"></span>eripherals</div><div class="t m0 x18 h7 y1815 ff3 fs4 fc0 sc0 ls0 ws0">and<span class="_ _5"> </span>memory<span class="_ _2"> </span>addresses<span class="_ _2"> </span>that<span class="_ _2"> </span>contain<span class="_ _5"> </span>the<span class="_ _2"> </span>operating<span class="_ _2"> </span>system<span class="_ _2"> </span>or<span class="_ _2"> </span>other<span class="_ _2"> </span>soft<span class="_ _1"></span>w<span class="_ _1"></span>are.<span class="_ _3"> </span>In<span class="_ _2"> </span>these</div><div class="t m0 x18 h7 y1816 ff3 fs4 fc0 sc0 ls0 ws0">cases,<span class="_ _2"> </span>if<span class="_ _d"> </span>the<span class="_ _d"> </span>CPU<span class="_ _2"> </span>tries<span class="_ _d"> </span>to<span class="_ _d"> </span>read/write<span class="_ _2"> </span>data<span class="_ _d"> </span>from/to<span class="_ _d"> </span>a<span class="_ _d"> </span>protected<span class="_ _2"> </span>address,<span class="_ _d"> </span>the<span class="_ _d"> </span>memory</div><div class="t m0 x18 h7 y1817 ff3 fs4 fc0 sc0 ls0 ws0">protection<span class="_ _5"> </span>unit<span class="_ _2"> </span>generates<span class="_ _5"> </span>a<span class="_ _2"> </span>“Load<span class="_ _5"> </span>access<span class="_ _5"> </span>fault”/“Store/AMO<span class="_ _2"> </span>access<span class="_ _5"> </span>fault”<span class="_ _2"> </span>exception</div><div class="t m0 x18 h7 y1818 ff3 fs4 fc0 sc0 ls0 ws0">(<span class="ff5">mstatus</span>.<span class="ff5">EXCCODE</span>=5/7).<span class="_ _3"> </span>Also,<span class="_ _2"> </span>if<span class="_ _2"> </span>the<span class="_ _5"> </span>CPU<span class="_ _2"> </span>tries<span class="_ _2"> </span>to<span class="_ _2"> </span>fetc<span class="_ _8"></span>h<span class="_ _2"> </span>an<span class="_ _2"> </span>instruction<span class="_ _2"> </span>for<span class="_ _5"> </span>execution</div><div class="t m0 x3e h1e y21b ff12 fse fc0 sc0 ls0 ws0">4</div><div class="t m0 xd h1f y21c ff13 fsf fc0 sc0 ls0 ws0">This<span class="_ _38"> </span>op<span class="_ _4"></span>eration<span class="_ _38"> </span>generates<span class="_ _5"> </span>an<span class="_ _5"> </span>“Illegal<span class="_ _5"> </span>instruction”<span class="_ _5"> </span>exception,<span class="_ _5"> </span>which<span class="_ _38"> </span>is<span class="_ _5"> </span>identiﬁed<span class="_ _13"> </span>by<span class="_ _38"> </span>value<span class="_ _13"> </span>two<span class="_ _13"> </span>on</div><div class="t m0 x18 h1f y61 ff13 fsf fc0 sc0 ls0 ws0">the<span class="_ _38"> </span><span class="ff28">mcause</span>.<span class="ff28">EXCCODE<span class="_ _38"> </span></span>CSR<span class="_ _38"> </span>ﬁeld.</div><div class="t m0 x32 h7 yc ff5 fs4 fc0 sc0 ls0 ws0">http://riscv-<span class="_ _4"></span>programming.org<span class="_ _2"> </span><span class="ff3">(V<span class="_ _7"></span>ersion:<span class="_ _3"> </span>August<span class="_ _2"> </span>26,<span class="_ _d"> </span>2021)<span class="_ _62"> </span>131</span></div><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",136.063,146.478,null]'><div class="d m1" style="border-style:none;position:absolute;left:395.037000px;bottom:758.128000px;width:65.172000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:167.384000px;bottom:733.664000px;width:22.057000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:307.710000px;bottom:721.985000px;width:22.056000px;height:11.125000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:415.677000px;bottom:710.307000px;width:22.056000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:359.017000px;bottom:698.075000px;width:22.056000px;height:11.125000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:126.802000px;bottom:486.142000px;width:23.440000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,449.092,null]'><div class="d m1" style="border-style:none;position:absolute;left:360.497000px;bottom:473.634000px;width:15.967000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:174.335000px;bottom:462.232000px;width:22.056000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",136.063,723.196,null]'><div class="d m1" style="border-style:none;position:absolute;left:385.177000px;bottom:462.232000px;width:75.032000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",136.063,723.196,null]'><div class="d m1" style="border-style:none;position:absolute;left:89.712000px;bottom:450.277000px;width:33.016000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf8a" data-dest-detail='[138,"XYZ",136.063,208.394,null]'><div class="d m1" style="border-style:none;position:absolute;left:191.774000px;bottom:428.304000px;width:27.453000px;height:8.911000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",136.063,723.196,null]'><div class="d m1" style="border-style:none;position:absolute;left:130.122000px;bottom:389.823000px;width:110.426000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:142.476000px;bottom:365.913000px;width:22.056000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",136.063,690.368,null]'><div class="d m1" style="border-style:none;position:absolute;left:257.111000px;bottom:342.003000px;width:99.053000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf8a" data-dest-detail='[138,"XYZ",136.063,208.394,null]'><div class="d m1" style="border-style:none;position:absolute;left:402.560000px;bottom:342.003000px;width:27.453000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",90.709,378.163,null]'><div class="d m1" style="border-style:none;position:absolute;left:126.969000px;bottom:293.504000px;width:129.900000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:127.145000px;bottom:230.415000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf91" data-dest-detail='[145,"XYZ",105.952,89.795,null]'><div class="d m1" style="border-style:none;position:absolute;left:424.181000px;bottom:218.459000px;width:6.462000px;height:12.040000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf93" data-dest-detail='[147,"XYZ",90.709,514.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:263.542000px;bottom:195.809000px;width:6.974000px;height:8.412000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:173.756000px;bottom:183.853000px;width:23.440000px;height:8.911000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:144.413000px;bottom:121.587000px;width:23.440000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:254.579000px;bottom:97.677000px;width:23.439000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:164.516000px;bottom:67.030000px;width:19.043000px;height:10.367000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="http://riscv-programming.org"><div class="d m1" style="border-style:none;position:absolute;left:139.954000px;bottom:36.395000px;width:148.940000px;height:13.948000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
