#define SCI_REG_forcetrig 0x00312007
#define SCI_REG_full 0x00312008
#define SCI_REG_trigger_code 0x00312009
#define SCI_REG_reset 0x0031200A
#define SCI_REG_received 0x0031200B
#define SCI_REG_timestamp 0x0031200C
#define SCI_REG_dummy 0x0031205B
#define SCI_REG_Spectrum_1_FIFOADDRESS 0x80000
#define SCI_REG_Spectrum_1_STATUS 0x90000
#define SCI_REG_Spectrum_1_CONFIG 0x90001
#define SCI_REG_Spectrum_1_CONFIG_LIMIT 0x90002
#define SCI_REG_Spectrum_1_CONFIG_REBIN 0x90003
#define SCI_REG_Spectrum_1_CONFIG_MIN 0x90004
#define SCI_REG_Spectrum_1_CONFIG_MAX 0x90005

#define SCI_REG_Spectrum_2_FIFOADDRESS 0xC0000
#define SCI_REG_Spectrum_2_STATUS 0xD0000
#define SCI_REG_Spectrum_2_CONFIG 0xD0001
#define SCI_REG_Spectrum_2_CONFIG_LIMIT 0xD0002
#define SCI_REG_Spectrum_2_CONFIG_REBIN 0xD0003
#define SCI_REG_Spectrum_2_CONFIG_MIN 0xD0004
#define SCI_REG_Spectrum_2_CONFIG_MAX 0xD0005

#define SCI_REG_Spectrum_3_FIFOADDRESS 0x100000
#define SCI_REG_Spectrum_3_STATUS 0x110000
#define SCI_REG_Spectrum_3_CONFIG 0x110001
#define SCI_REG_Spectrum_3_CONFIG_LIMIT 0x110002
#define SCI_REG_Spectrum_3_CONFIG_REBIN 0x110003
#define SCI_REG_Spectrum_3_CONFIG_MIN 0x110004
#define SCI_REG_Spectrum_3_CONFIG_MAX 0x110005

#define SCI_REG_Spectrum_4_FIFOADDRESS 0x140000
#define SCI_REG_Spectrum_4_STATUS 0x150000
#define SCI_REG_Spectrum_4_CONFIG 0x150001
#define SCI_REG_Spectrum_4_CONFIG_LIMIT 0x150002
#define SCI_REG_Spectrum_4_CONFIG_REBIN 0x150003
#define SCI_REG_Spectrum_4_CONFIG_MIN 0x150004
#define SCI_REG_Spectrum_4_CONFIG_MAX 0x150005

#define SCI_REG_Spectrum_5_FIFOADDRESS 0x180000
#define SCI_REG_Spectrum_5_STATUS 0x190000
#define SCI_REG_Spectrum_5_CONFIG 0x190001
#define SCI_REG_Spectrum_5_CONFIG_LIMIT 0x190002
#define SCI_REG_Spectrum_5_CONFIG_REBIN 0x190003
#define SCI_REG_Spectrum_5_CONFIG_MIN 0x190004
#define SCI_REG_Spectrum_5_CONFIG_MAX 0x190005

#define SCI_REG_Spectrum_6_FIFOADDRESS 0x1C0000
#define SCI_REG_Spectrum_6_STATUS 0x1D0000
#define SCI_REG_Spectrum_6_CONFIG 0x1D0001
#define SCI_REG_Spectrum_6_CONFIG_LIMIT 0x1D0002
#define SCI_REG_Spectrum_6_CONFIG_REBIN 0x1D0003
#define SCI_REG_Spectrum_6_CONFIG_MIN 0x1D0004
#define SCI_REG_Spectrum_6_CONFIG_MAX 0x1D0005

#define SCI_REG_Spectrum_7_FIFOADDRESS 0x200000
#define SCI_REG_Spectrum_7_STATUS 0x210000
#define SCI_REG_Spectrum_7_CONFIG 0x210001
#define SCI_REG_Spectrum_7_CONFIG_LIMIT 0x210002
#define SCI_REG_Spectrum_7_CONFIG_REBIN 0x210003
#define SCI_REG_Spectrum_7_CONFIG_MIN 0x210004
#define SCI_REG_Spectrum_7_CONFIG_MAX 0x210005

#define SCI_REG_Spectrum_8_FIFOADDRESS 0x240000
#define SCI_REG_Spectrum_8_STATUS 0x250000
#define SCI_REG_Spectrum_8_CONFIG 0x250001
#define SCI_REG_Spectrum_8_CONFIG_LIMIT 0x250002
#define SCI_REG_Spectrum_8_CONFIG_REBIN 0x250003
#define SCI_REG_Spectrum_8_CONFIG_MIN 0x250004
#define SCI_REG_Spectrum_8_CONFIG_MAX 0x250005

#define SCI_REG_Spectrum_9_FIFOADDRESS 0x280000
#define SCI_REG_Spectrum_9_STATUS 0x290000
#define SCI_REG_Spectrum_9_CONFIG 0x290001
#define SCI_REG_Spectrum_9_CONFIG_LIMIT 0x290002
#define SCI_REG_Spectrum_9_CONFIG_REBIN 0x290003
#define SCI_REG_Spectrum_9_CONFIG_MIN 0x290004
#define SCI_REG_Spectrum_9_CONFIG_MAX 0x290005

#define SCI_REG_Spectrum_11_FIFOADDRESS 0x300000
#define SCI_REG_Spectrum_11_STATUS 0x310000
#define SCI_REG_Spectrum_11_CONFIG 0x310001
#define SCI_REG_Spectrum_11_CONFIG_LIMIT 0x310002
#define SCI_REG_Spectrum_11_CONFIG_REBIN 0x310003
#define SCI_REG_Spectrum_11_CONFIG_MIN 0x310004
#define SCI_REG_Spectrum_11_CONFIG_MAX 0x310005

#define SCI_REG_Spectrum_12_FIFOADDRESS 0x60000
#define SCI_REG_Spectrum_12_STATUS 0x70000
#define SCI_REG_Spectrum_12_CONFIG 0x70001
#define SCI_REG_Spectrum_12_CONFIG_LIMIT 0x70002
#define SCI_REG_Spectrum_12_CONFIG_REBIN 0x70003
#define SCI_REG_Spectrum_12_CONFIG_MIN 0x70004
#define SCI_REG_Spectrum_12_CONFIG_MAX 0x70005

#define SCI_REG_Spectrum_13_FIFOADDRESS 0xA0000
#define SCI_REG_Spectrum_13_STATUS 0xB0000
#define SCI_REG_Spectrum_13_CONFIG 0xB0001
#define SCI_REG_Spectrum_13_CONFIG_LIMIT 0xB0002
#define SCI_REG_Spectrum_13_CONFIG_REBIN 0xB0003
#define SCI_REG_Spectrum_13_CONFIG_MIN 0xB0004
#define SCI_REG_Spectrum_13_CONFIG_MAX 0xB0005

#define SCI_REG_Spectrum_14_FIFOADDRESS 0xE0000
#define SCI_REG_Spectrum_14_STATUS 0xF0000
#define SCI_REG_Spectrum_14_CONFIG 0xF0001
#define SCI_REG_Spectrum_14_CONFIG_LIMIT 0xF0002
#define SCI_REG_Spectrum_14_CONFIG_REBIN 0xF0003
#define SCI_REG_Spectrum_14_CONFIG_MIN 0xF0004
#define SCI_REG_Spectrum_14_CONFIG_MAX 0xF0005

#define SCI_REG_Spectrum_15_FIFOADDRESS 0x120000
#define SCI_REG_Spectrum_15_STATUS 0x130000
#define SCI_REG_Spectrum_15_CONFIG 0x130001
#define SCI_REG_Spectrum_15_CONFIG_LIMIT 0x130002
#define SCI_REG_Spectrum_15_CONFIG_REBIN 0x130003
#define SCI_REG_Spectrum_15_CONFIG_MIN 0x130004
#define SCI_REG_Spectrum_15_CONFIG_MAX 0x130005

#define SCI_REG_Spectrum_16_FIFOADDRESS 0x160000
#define SCI_REG_Spectrum_16_STATUS 0x170000
#define SCI_REG_Spectrum_16_CONFIG 0x170001
#define SCI_REG_Spectrum_16_CONFIG_LIMIT 0x170002
#define SCI_REG_Spectrum_16_CONFIG_REBIN 0x170003
#define SCI_REG_Spectrum_16_CONFIG_MIN 0x170004
#define SCI_REG_Spectrum_16_CONFIG_MAX 0x170005

#define SCI_REG_Spectrum_17_FIFOADDRESS 0x1A0000
#define SCI_REG_Spectrum_17_STATUS 0x1B0000
#define SCI_REG_Spectrum_17_CONFIG 0x1B0001
#define SCI_REG_Spectrum_17_CONFIG_LIMIT 0x1B0002
#define SCI_REG_Spectrum_17_CONFIG_REBIN 0x1B0003
#define SCI_REG_Spectrum_17_CONFIG_MIN 0x1B0004
#define SCI_REG_Spectrum_17_CONFIG_MAX 0x1B0005

#define SCI_REG_Spectrum_18_FIFOADDRESS 0x1E0000
#define SCI_REG_Spectrum_18_STATUS 0x1F0000
#define SCI_REG_Spectrum_18_CONFIG 0x1F0001
#define SCI_REG_Spectrum_18_CONFIG_LIMIT 0x1F0002
#define SCI_REG_Spectrum_18_CONFIG_REBIN 0x1F0003
#define SCI_REG_Spectrum_18_CONFIG_MIN 0x1F0004
#define SCI_REG_Spectrum_18_CONFIG_MAX 0x1F0005

#define SCI_REG_Spectrum_19_FIFOADDRESS 0x220000
#define SCI_REG_Spectrum_19_STATUS 0x230000
#define SCI_REG_Spectrum_19_CONFIG 0x230001
#define SCI_REG_Spectrum_19_CONFIG_LIMIT 0x230002
#define SCI_REG_Spectrum_19_CONFIG_REBIN 0x230003
#define SCI_REG_Spectrum_19_CONFIG_MIN 0x230004
#define SCI_REG_Spectrum_19_CONFIG_MAX 0x230005

#define SCI_REG_Spectrum_20_FIFOADDRESS 0x260000
#define SCI_REG_Spectrum_20_STATUS 0x270000
#define SCI_REG_Spectrum_20_CONFIG 0x270001
#define SCI_REG_Spectrum_20_CONFIG_LIMIT 0x270002
#define SCI_REG_Spectrum_20_CONFIG_REBIN 0x270003
#define SCI_REG_Spectrum_20_CONFIG_MIN 0x270004
#define SCI_REG_Spectrum_20_CONFIG_MAX 0x270005

#define SCI_REG_Spectrum_21_FIFOADDRESS 0x2C0000
#define SCI_REG_Spectrum_21_STATUS 0x2D0000
#define SCI_REG_Spectrum_21_CONFIG 0x2D0001
#define SCI_REG_Spectrum_21_CONFIG_LIMIT 0x2D0002
#define SCI_REG_Spectrum_21_CONFIG_REBIN 0x2D0003
#define SCI_REG_Spectrum_21_CONFIG_MIN 0x2D0004
#define SCI_REG_Spectrum_21_CONFIG_MAX 0x2D0005

#define SCI_REG_Spectrum_22_FIFOADDRESS 0x2E0000
#define SCI_REG_Spectrum_22_STATUS 0x2F0000
#define SCI_REG_Spectrum_22_CONFIG 0x2F0001
#define SCI_REG_Spectrum_22_CONFIG_LIMIT 0x2F0002
#define SCI_REG_Spectrum_22_CONFIG_REBIN 0x2F0003
#define SCI_REG_Spectrum_22_CONFIG_MIN 0x2F0004
#define SCI_REG_Spectrum_22_CONFIG_MAX 0x2F0005

#define SCI_REG_Spectrum_0_FIFOADDRESS 0x40000
#define SCI_REG_Spectrum_0_STATUS 0x50000
#define SCI_REG_Spectrum_0_CONFIG 0x50001
#define SCI_REG_Spectrum_0_CONFIG_LIMIT 0x50002
#define SCI_REG_Spectrum_0_CONFIG_REBIN 0x50003
#define SCI_REG_Spectrum_0_CONFIG_MIN 0x50004
#define SCI_REG_Spectrum_0_CONFIG_MAX 0x50005

#define SCI_REG_Syncs_FIFOADDRESS 0x311000
#define SCI_REG_Syncs_READ_STATUS 0x312000
#define SCI_REG_Syncs_READ_POSITION 0x312001
#define SCI_REG_Syncs_CONFIG_TRIGGER_MODE 0x312002
#define SCI_REG_Syncs_CONFIG_PRETRIGGER 0x312003
#define SCI_REG_Syncs_CONFIG_TRIGGER_LEVEL 0x312004
#define SCI_REG_Syncs_CONFIG_ARM 0x312005
#define SCI_REG_Syncs_CONFIG_DECIMATOR 0x312006

#define SCI_REG_int_time 0x30002
#define SCI_REG_int_pre 0x30003
#define SCI_REG_int_base 0x30004

#define SCI_REG_trig_polarity 0x18009
#define SCI_REG_trig_inhib 0x1800A
#define SCI_REG_trig_gate_l 0x1800B
#define SCI_REG_trig_gate_u 0x1800C
#define SCI_REG_trig_delay 0x1800D
#define SCI_REG_trig_mode 0x1800E

#define SCI_REG_RateMeter_FIFOADDRESS 0x20000

#define SCI_REG_SyncIn_FIFOADDRESS 0x2A0000

#define SCI_REG_Analog_FIFOADDRESS 0x10000
#define SCI_REG_Analog_READ_STATUS 0x18000
#define SCI_REG_Analog_READ_POSITION 0x18001
#define SCI_REG_Analog_CONFIG_TRIGGER_MODE 0x18002
#define SCI_REG_Analog_CONFIG_PRETRIGGER 0x18003
#define SCI_REG_Analog_CONFIG_TRIGGER_LEVEL 0x18004
#define SCI_REG_Analog_CONFIG_ARM 0x18005
#define SCI_REG_Analog_CONFIG_DECIMATOR 0x18006

#define SCI_REG_Energies_FIFOADDRESS 0x0
#define SCI_REG_Energies_READ_STATUS 0x8000
#define SCI_REG_Energies_READ_POSITION 0x8001
#define SCI_REG_Energies_CONFIG_TRIGGER_MODE 0x8002
#define SCI_REG_Energies_CONFIG_PRETRIGGER 0x8003
#define SCI_REG_Energies_CONFIG_TRIGGER_LEVEL 0x8004
#define SCI_REG_Energies_CONFIG_ARM 0x8005
#define SCI_REG_Energies_CONFIG_DECIMATOR 0x8006

#define SCI_REG_disable_det_CH0 0x31200F
#define SCI_REG_disable_det_CH1 0x312010
#define SCI_REG_disable_det_CH2 0x312011
#define SCI_REG_disable_det_CH3 0x312012
#define SCI_REG_disable_det_CH4 0x312013
#define SCI_REG_disable_det_CH5 0x312014
#define SCI_REG_disable_det_CH6 0x312015
#define SCI_REG_disable_det_CH7 0x312016
#define SCI_REG_disable_det_CH8 0x312017
#define SCI_REG_disable_det_CH9 0x312018
#define SCI_REG_disable_det_CH10 0x312019
#define SCI_REG_disable_det_CH11 0x31201A
#define SCI_REG_disable_det_CH12 0x31201B
#define SCI_REG_disable_det_CH13 0x31201C
#define SCI_REG_disable_det_CH14 0x31201D
#define SCI_REG_disable_det_CH15 0x31201E
#define SCI_REG_disable_det_CH16 0x31201F
#define SCI_REG_disable_det_CH17 0x312020
#define SCI_REG_disable_det_CH18 0x312021
#define SCI_REG_disable_det_CH19 0x312022
#define SCI_REG_disable_det_CH20 0x312023
#define SCI_REG_disable_det_CH21 0x312024
#define SCI_REG_disable_det_CH22 0x312025
#define SCI_REG_disable_det_CH23 0x312026

#define SCI_REG_top_CH0 0x312029
#define SCI_REG_top_CH1 0x31202A
#define SCI_REG_top_CH2 0x31202B
#define SCI_REG_top_CH3 0x31202C
#define SCI_REG_top_CH4 0x31202D
#define SCI_REG_top_CH5 0x31202E
#define SCI_REG_top_CH6 0x31202F
#define SCI_REG_top_CH7 0x312030
#define SCI_REG_top_CH8 0x312031
#define SCI_REG_top_CH9 0x312032
#define SCI_REG_top_CH10 0x312033
#define SCI_REG_top_CH11 0x312034
#define SCI_REG_top_CH12 0x312035
#define SCI_REG_top_CH13 0x312036
#define SCI_REG_top_CH14 0x312037
#define SCI_REG_top_CH15 0x312038
#define SCI_REG_top_CH16 0x312039
#define SCI_REG_top_CH17 0x31203A
#define SCI_REG_top_CH18 0x31203B
#define SCI_REG_top_CH19 0x31203C
#define SCI_REG_top_CH20 0x31203D
#define SCI_REG_top_CH21 0x31203E
#define SCI_REG_top_CH22 0x31203F
#define SCI_REG_top_CH23 0x312040

#define SCI_REG_thrsh_CH0 0x312043
#define SCI_REG_thrsh_CH1 0x312044
#define SCI_REG_thrsh_CH2 0x312045
#define SCI_REG_thrsh_CH3 0x312046
#define SCI_REG_thrsh_CH4 0x312047
#define SCI_REG_thrsh_CH5 0x312048
#define SCI_REG_thrsh_CH6 0x312049
#define SCI_REG_thrsh_CH7 0x31204A
#define SCI_REG_thrsh_CH8 0x31204B
#define SCI_REG_thrsh_CH9 0x31204C
#define SCI_REG_thrsh_CH10 0x31204D
#define SCI_REG_thrsh_CH11 0x31204E
#define SCI_REG_thrsh_CH12 0x31204F
#define SCI_REG_thrsh_CH13 0x312050
#define SCI_REG_thrsh_CH14 0x312051
#define SCI_REG_thrsh_CH15 0x312052
#define SCI_REG_thrsh_CH16 0x312053
#define SCI_REG_thrsh_CH17 0x312054
#define SCI_REG_thrsh_CH18 0x312055
#define SCI_REG_thrsh_CH19 0x312056
#define SCI_REG_thrsh_CH20 0x312057
#define SCI_REG_thrsh_CH21 0x312058
#define SCI_REG_thrsh_CH22 0x312059
#define SCI_REG_thrsh_CH23 0x31205A

#define SCI_REG_base_CH0 0x31205E
#define SCI_REG_base_CH1 0x31205F
#define SCI_REG_base_CH2 0x312060
#define SCI_REG_base_CH3 0x312061
#define SCI_REG_base_CH4 0x312062
#define SCI_REG_base_CH5 0x312063
#define SCI_REG_base_CH6 0x312064
#define SCI_REG_base_CH7 0x312065
#define SCI_REG_base_CH8 0x312066
#define SCI_REG_base_CH9 0x312067
#define SCI_REG_base_CH10 0x312068
#define SCI_REG_base_CH11 0x312069
#define SCI_REG_base_CH12 0x31206A
#define SCI_REG_base_CH13 0x31206B
#define SCI_REG_base_CH14 0x31206C
#define SCI_REG_base_CH15 0x31206D
#define SCI_REG_base_CH16 0x31206E
#define SCI_REG_base_CH17 0x31206F
#define SCI_REG_base_CH18 0x312070
#define SCI_REG_base_CH19 0x312071
#define SCI_REG_base_CH20 0x312072
#define SCI_REG_base_CH21 0x312073
#define SCI_REG_base_CH22 0x312074
#define SCI_REG_base_CH23 0x312075

#define SCI_REG_Analog_In_Unflipped_FIFOADDRESS 0x318000
#define SCI_REG_Analog_In_Unflipped_READ_STATUS 0x320000
#define SCI_REG_Analog_In_Unflipped_READ_POSITION 0x320001
#define SCI_REG_Analog_In_Unflipped_CONFIG_TRIGGER_MODE 0x320002
#define SCI_REG_Analog_In_Unflipped_CONFIG_PRETRIGGER 0x320003
#define SCI_REG_Analog_In_Unflipped_CONFIG_TRIGGER_LEVEL 0x320004
#define SCI_REG_Analog_In_Unflipped_CONFIG_ARM 0x320005
#define SCI_REG_Analog_In_Unflipped_CONFIG_DECIMATOR 0x320006

#define SCI_REG_All_Energies_FIFOADDRESS 0x320008
#define SCI_REG_All_Energies_READ_STATUS 0x320009
#define SCI_REG_All_Energies_READ_VALID_WORDS 0x32000A
#define SCI_REG_All_Energies_CONFIG 0x32000B

#define SCI_REG_Spectrum_10_FIFOADDRESS 0x330000
#define SCI_REG_Spectrum_10_STATUS 0x340000
#define SCI_REG_Spectrum_10_CONFIG 0x340001
#define SCI_REG_Spectrum_10_CONFIG_LIMIT 0x340002
#define SCI_REG_Spectrum_10_CONFIG_REBIN 0x340003
#define SCI_REG_Spectrum_10_CONFIG_MIN 0x340004
#define SCI_REG_Spectrum_10_CONFIG_MAX 0x340005

#define SCI_REG_Spectrum_23_FIFOADDRESS 0x350000
#define SCI_REG_Spectrum_23_STATUS 0x360000
#define SCI_REG_Spectrum_23_CONFIG 0x360001
#define SCI_REG_Spectrum_23_CONFIG_LIMIT 0x360002
#define SCI_REG_Spectrum_23_CONFIG_REBIN 0x360003
#define SCI_REG_Spectrum_23_CONFIG_MIN 0x360004
#define SCI_REG_Spectrum_23_CONFIG_MAX 0x360005

#define SCI_REG_diag_FIFOADDRESS 0x361000
#define SCI_REG_diag_READ_STATUS 0x362000
#define SCI_REG_diag_READ_POSITION 0x362001
#define SCI_REG_diag_CONFIG_TRIGGER_MODE 0x362002
#define SCI_REG_diag_CONFIG_PRETRIGGER 0x362003
#define SCI_REG_diag_CONFIG_TRIGGER_LEVEL 0x362004
#define SCI_REG_diag_CONFIG_ARM 0x362005
#define SCI_REG_diag_CONFIG_DECIMATOR 0x362006

#define SCI_REG_io_to_encode 0x312078
#define SCI_REG_io_stamptype 0x312079
#define SCI_REG_io_lemo2out 0x31207A
#define SCI_REG_io_divide 0x31207B

