 
****************************************
Report : area
Design : approxmate_wallace
Version: O-2018.06-SP3
Date   : Wed Jan  3 08:15:19 2024
****************************************

Library(s) Used:

    saed32hvt_ss0p95v125c (File: /home/admin/synopsys/EDK/SAED_EDK32.28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db)
    saed32lvt_ss0p95v125c (File: /home/admin/synopsys/EDK/SAED_EDK32.28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.db)

Number of ports:                          336
Number of nets:                           733
Number of cells:                          478
Number of combinational cells:            239
Number of sequential cells:               111
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                      65

Combinational area:                763.702720
Buf/Inv area:                        0.000000
Noncombinational area:             564.199682
Macro/Black Box area:                0.000000
Net Interconnect area:             109.946270

Total cell area:                  1327.902402
Total area:                       1437.848672
1
