#include <stddef.h>
#include <stdint.h>
#include <stdbool.h>

#include "console.h"

/*
 * Apparently, Microwatt never updates RC bits, but just raise an
 * exception when they must be updated, leaving the task to the OS
 * (https://github.com/antonblanchard/microwatt/blob/master/mmu.vhdl#L402).
 * This is not the case with other POWER9 implementations, as the one
 * emulated by QEMU, so skip RC tests.
 */
#define SKIP_RC_TESTS

/*
 * Select between a POWER9 MMU, using a supported 4-level Radix Tree,
 * or the Microwatt MMU, using a simple 2-level Radix Tree.
 */
#define POWER9_MMU	1

/*
 * Flag that indicate if QEMU has the needed tlbie fix (i.e., it is able to
 * flush the TLB in the same Translation Block).
 * If not, a workaround is used in the needed tests.
 */
#define HAS_TLBIE_FIX	0

/* Helpers */
#define PPC_BIT(x)	(0x8000000000000000ul >> (x))

#define XSTR(x)		#x
#define STR(x)		XSTR(x)

#define __ALIGN_MASK(x,mask)	( ((x) + (mask)) & ~(mask) )
#define ALIGN(x,a)		__ALIGN_MASK(x, (a) - 1)

/* MSR definitions */
#define MSR_LE		0x1
#define MSR_DR		0x10
#define MSR_IR		0x20
#define MSR_HV		0x1000000000000000ul
#define MSR_SF		0x8000000000000000ul

static uint64_t msr_dflt;
#define MSR_DFLT	msr_dflt

/* Exceptions */
#define EXC_DSI		0x300
#define EXC_ISI		0x400
#define EXC_HDSI	0xe00
#define EXC_HISI	0xe20

/* H_REGISTER_PROC_TBL flags */
#define PROCTAB_NEW		0x18
#define PROCTAB_DEREG		0x10
#define PROCTAB_RADIX		0x04
#define PROCTAB_GTSE		0x01

/* SPRs */
#define DSISR		18
#define DSISR_BAD_CONFIG 0x80000

#define DAR		19
#define SRR0		26
#define SRR1		27
#define PIDR		48
#define HDSISR		306
#define HDAR		307
#define HSRR0		314
#define HSRR1		315

#define LPCR		318
#define LPCR_UPRT	PPC_BIT(41)
#define LPCR_HR		PPC_BIT(43)

#define PTCR		464

/* Partition defs */
#define PATE_HR		PPC_BIT(0)

/* Radix PTE */
#define RPTE_V		PPC_BIT(0)
#define RPTE_L		PPC_BIT(1)
#define RPTE_RPN_MASK	0x01fffffffffff000ul
#define RPTE_R		PPC_BIT(55)
#define RPTE_C		PPC_BIT(56)
#define RPTE_PRIV	PPC_BIT(60)
#define RPTE_RD		PPC_BIT(61)
#define RPTE_RW		PPC_BIT(62)
#define RPTE_EX		PPC_BIT(63)
#define RPTE_PERM_ALL	(RPTE_RD | RPTE_RW | RPTE_EX)

#define PERM_EX		RPTE_EX
#define PERM_WR		RPTE_RW
#define PERM_RD		RPTE_RD
#define PERM_PRIV	RPTE_PRIV
#define ATTR_NC		0x020
#define CHG		RPTE_C
#define REF		RPTE_R

#define DFLT_PERM	(PERM_WR | PERM_RD | REF | CHG)

/*
 * Minimum VA/PA addresses to use in tests, to avoid overwriting code
 * or data areas.
 */
#define MIN_VA		0x4000000
#define MIN_PA		0x4000000
#define VA(v)		(MIN_VA + (v))
#define PA(p)		(MIN_PA + (p))

#if POWER9_MMU

/*
 * P9 MMU config
 *
 * Radix tree levels for 4k pages:
 *      sizes: 64 KB | 4 KB | 4 KB | 4 KB
 *   #entries:  8192 |  512 |  512 |   512
 * Radix tree levels for 64k pages:
 *      sizes: 64 KB | 4 KB | 4 KB | 256 B
 *   #entries:  8192 |  512 |  512 |    32
 */

/* Config 4K/64K pages */
#define PAGE_SHIFT	16

#define L3_NLS		(9 - (PAGE_SHIFT - 12))
#define L4_INDEX_MASK	((1 << L3_NLS) -1)
#define L4_ENTRIES	(1ul << L3_NLS)

/* Number of valid bits in PID */
#define PIDR_BITS	20
/* Root Page Dir */
#define RPD_ENTRIES	8192
/* Root Page Dir Size */
#define RPDS		13	/* 2^13 = 8192 entries */
/* Radix Tree Size */
#define RTS1		2UL
#define RTS2		5UL	/* 0b10101 = 0x15 = 21 = 2^(21+31) = 2^52 */

/* Partition Table size */
#define PATS		4	/* 2^(12+4) = 64K */
#define PARTTAB_SIZE	0x10000

/*
 * Partition Page Dir (PPD)
 *
 * Use 1G large pages in the PPD.
 */
#define PPD_ADDR_BITS	52
#define PPD_L1_BITS	13
#define PPD_L2_BITS	9
#define PPD_PA_INC	(1ul << (PPD_ADDR_BITS - (PPD_L1_BITS + PPD_L2_BITS)))

/* Process Table size */
#define PROCTAB_SIZE_SHIFT 12	/* 2^(12 + 12) = 16M */

/* Table addresses */
#define PGDIR_ADDR	0x0010000	/* 64K - 8192-entries */
/* Process table ((1 << PIDR_BITS) * 16 = 16M = 0x1000000) */
#define PROCTAB_ADDR	0x1000000	/* 16M - 1048576 entries */
#define PARTTAB_ADDR	0x2000000	/* 64K */
#define PARTPGDIR_ADDR	0x2010000	/* 64K */
#define FREEPTR_ADDR	0x2020000

#else

/*
 * MicroWatt MMU config
 *
 * Use a Radix Tree with 2 levels, mapping 2GB (the minimum size possible),
 * with a 8kB PGD level pointing to 4kB PTE pages.
 */

/* 4K pages */
#define PAGE_SHIFT	12

/* Number of valid bits in PID */
#define PIDR_BITS	8
/* Root Page Dir */
#define RPD_ENTRIES	1024
/* Root Page Dir Size */
#define RPDS		10	/* 2^10 = 1024 entries */
/* Radix Tree Size */
#define RTS1		0UL
#define RTS2		0UL	/* 2^(0+31) = 2GB */

/* Partition Table size */
#define PATS		0	/* 2^(12+0) = 4K */
#define PARTTAB_SIZE	0x1000

/*
 * Partition Page Dir (PPD)
 *
 * Use 2M large pages in the PPD.
 */
#define PPD_ADDR_BITS	31
#define PPD_L1_BITS	10
#define PPD_L2_BITS	9
#define PPD_PA_INC	(1ul << (PPD_ADDR_BITS - PPD_L1_BITS))

/* Process Table size */
#define PROCTAB_SIZE_SHIFT 0	/* 2^(0 + 12) = 4K */

/* Table addresses */
#define PGDIR_ADDR	0x0010000	/* 8K - 1024-entries */
/* Process table ((1 << PIDR_BITS) * 16 = 4K = 0x1000) */
#define PROCTAB_ADDR	0x0012000	/* 4K - 256-entries */
#define PARTTAB_ADDR	0x0013000	/* 4K */
#define PARTPGDIR_ADDR	0x0014000	/* 8K */
#define FREEPTR_ADDR	0x0016000

#endif

/* Common MMU defs */
#define PID		1ul

#define CACHE_LINE_SIZE	64

#define PRTS		PROCTAB_SIZE_SHIFT
#define RTS		((RTS1 << 61) | (RTS2 << 5))

#define PAGE_SIZE	(1ul << PAGE_SHIFT)
#define PAGE_MASK	(PAGE_SIZE - 1)

/* TLB definitions */

#if PAGE_SHIFT == 12	/* 4K */
#define AP		0
#else			/* 64K */
#define AP		(5ul << 5)
#endif

#define RIC_TLB		0
#define RIC_PWC		1
#define RIC_ALL		2

#define PRS		1

#define IS(x)		((unsigned long)(x) << 10)
#define IS_VA		IS(0)
#define IS_PID		IS(1)
#define IS_LPID		IS(2)
#define IS_ALL		IS(3)

#define TLBIE_5(rb, rs, ric, prs, r)			\
	__asm__ volatile(".long 0x7c000264 | "		\
		"%0 << 21 | "				\
		STR(ric) " << 18 | "			\
		STR(prs) " << 17 | "			\
		STR(r) "<< 16 | "			\
		"%1 << 11"				\
		: : "r" (rs), "r" (rb) : "memory")

/* Global data */

/* Root Page Dir */
unsigned long *pgdir =		(unsigned long *) PGDIR_ADDR;
unsigned long *proc_tbl =	(unsigned long *) PROCTAB_ADDR;
unsigned long *part_tbl =	(unsigned long *) PARTTAB_ADDR;
unsigned long *part_pgdir =	(unsigned long *) PARTPGDIR_ADDR;
unsigned long free_ptr =			  FREEPTR_ADDR;
void *eas_mapped[16];
int neas_mapped;

/* Prototypes */

extern int test_read(long *addr, long *ret, long init);
extern int test_write(long *addr, long val);
extern int test_dcbz(long *addr);
extern int test_exec(int testno, unsigned long pc, unsigned long msr);
extern long register_process_table(unsigned long flags,
	unsigned long proc_tbl, unsigned long ptbs);

/* Functions */

/* Print functions */

void print_string(const char *str)
{
	for (; *str; ++str)
		putchar(*str);
}

void print_hex(unsigned long val)
{
	int i, x;

	for (i = 60; i >= 0; i -= 4) {
		x = (val >> i) & 0xf;
		if (x >= 10)
			putchar(x + 'a' - 10);
		else
			putchar(x + '0');
	}
}

// i < 100
void print_test_number(int i)
{
	print_string("test ");
	putchar(48 + i/10);
	putchar(48 + i%10);
	putchar(':');
}

/* Helper functions */

void zero_memory(void *ptr, unsigned long nbytes)
{
	unsigned long nb, i, nl;
	void *p;

	for (; nbytes != 0; nbytes -= nb, ptr += nb) {
		nb = -((unsigned long)ptr) & (CACHE_LINE_SIZE - 1);
		if (nb == 0 && nbytes >= CACHE_LINE_SIZE) {
			nl = nbytes / CACHE_LINE_SIZE;
			p = ptr;
			for (i = 0; i < nl; ++i) {
				__asm__ volatile("dcbz 0,%0" : : "r" (p) : "memory");
				p += CACHE_LINE_SIZE;
			}
			nb = nl * CACHE_LINE_SIZE;
		} else {
			if (nb > nbytes)
				nb = nbytes;
			for (i = 0; i < nb; ++i)
				((unsigned char *)ptr)[i] = 0;
		}
	}
}

static inline void clear_exception(void)
{
	unsigned long val = 0;

	__asm__ volatile("mtsprg2 %0" : "=r"(val));
}

static inline unsigned long get_exception(void)
{
	unsigned long ret;

	__asm__ volatile("mfsprg2 %0" : "=r"(ret));
	/*
	 * Clear low bits to discard the instructions used to save LR in
	 * the trap handler.
	 */
	return ret & ~0x1ful;
}

/* Special registers access functions */

static inline unsigned long mfspr(int sprnum)
{
	long val;

	__asm__ volatile("mfspr %0,%1" : "=r" (val) : "i" (sprnum));
	return val;
}

static inline void mtspr(int sprnum, unsigned long val)
{
	__asm__ volatile("mtspr %0,%1" : : "i" (sprnum), "r" (val));
}

static inline unsigned long mfmsr(void)
{
	unsigned long ret;

	__asm__ volatile("mfmsr %0" : "=r"(ret));
	return ret;
}

static inline void mtmsrd(unsigned long msr)
{
	__asm__ volatile("mtmsrd %0" : : "r"(msr));
}

/* TLB functions */

static inline void tlbie_sync()
{
	__asm__ volatile("eieio; tlbsync; ptesync" : : : "memory");
}

static inline void tlbie_all(int prs)
{
	if (prs)
		TLBIE_5(IS_ALL, 0, RIC_ALL, 1, 1);
	else
		TLBIE_5(IS_ALL, 0, RIC_ALL, 0, 1);
	tlbie_sync();
}

static inline void tlbie_pwc(int prs)
{
	if (prs)
		TLBIE_5(IS_ALL, 0, RIC_PWC, 1, 1);
	else
		TLBIE_5(IS_ALL, 0, RIC_PWC, 0, 1);
	tlbie_sync();
}

static inline void tlbie_va_nosync(unsigned long va, int prs)
{
	va &= ~PAGE_MASK;

	if (prs)
		TLBIE_5(IS_VA | va | AP, PID << 32, RIC_TLB, 1, 1);
	else
		TLBIE_5(IS_VA | va | AP, PID << 32, RIC_TLB, 0, 1);
}

static inline void tlbie_va(unsigned long va, int prs)
{
	tlbie_va_nosync(va, prs);
	tlbie_sync();
}

/* Store PTE/table entry */
static inline void store_pte(unsigned long *p, unsigned long pte)
{
#ifdef __LITTLE_ENDIAN__
	__asm__ volatile("stdbrx %1,0,%0" : : "r" (p), "r" (pte) : "memory");
#else
	__asm__ volatile("stdx   %1,0,%0" : : "r" (p), "r" (pte) : "memory");
#endif
	__asm__ volatile("ptesync" : : : "memory");
}

static inline unsigned long load_pte(unsigned long *p)
{
	unsigned long ret;

#ifdef __LITTLE_ENDIAN__
	__asm__ volatile("ldbrx %0,%1,%2" : "=r" (ret) : "b" (p), "r" (0));
#else
	__asm__ volatile("ldx   %0,%1,%2" : "=r" (ret) : "b" (p), "r" (0));
#endif
	return ret;
}

/* MMU initialization functions */

void init_process_table(void)
{
	zero_memory(proc_tbl, (1UL << PIDR_BITS) * sizeof(unsigned long) * 2);
	zero_memory(pgdir, RPD_ENTRIES * sizeof(unsigned long));

	/*
	 * Set up proctab entries 0 and 1 identically,
	 * to be able to run tests with PID=0 or PID=1.
	 */
	store_pte(&proc_tbl[0], RTS | (unsigned long) pgdir | RPDS);
	store_pte(&proc_tbl[2], RTS | (unsigned long) pgdir | RPDS);
}

void init_partition_table(void)
{
	unsigned long pa, pte, *ptep;

	/* Select Radix MMU (HR), with HW process table */
	mtspr(LPCR, mfspr(LPCR) | LPCR_UPRT | LPCR_HR);

	/*
	 * Set up partition page dir, needed to translate process table
	 * addresses.
	 * Map 2GB 1-1, with large pages.
	 */
	zero_memory(part_tbl, PARTTAB_SIZE);
	store_pte(&part_tbl[0], PATE_HR | RTS | (unsigned long) part_pgdir |
			RPDS);

#if POWER9_MMU
	/* L1 PTE */
	zero_memory((void *)free_ptr, 512 * sizeof(unsigned long));
	pte = RPTE_V | free_ptr | 9;
	ptep = (unsigned long *)free_ptr;
	free_ptr += 512 * sizeof(unsigned long);
	store_pte(&part_pgdir[0], pte);

	/* L2 PTEs */
	pa = 0;
	pte = RPTE_V | RPTE_L | RPTE_PERM_ALL;
	store_pte(ptep++, pte | (pa & RPTE_RPN_MASK));
	pa += PPD_PA_INC;
	store_pte(ptep++, pte | (pa & RPTE_RPN_MASK));

#else
	{
		int i, n;

		ptep = part_pgdir;
		for (i = 0, n = 1 << PPD_L1_BITS, pa = 0;
				i < n; i++, pa += PPD_PA_INC) {
			pte = RPTE_V | RPTE_L | (pa & RPTE_RPN_MASK) | RPTE_PERM_ALL;
			store_pte(&ptep[i], pte);
		}
	}
#endif

	store_pte(&part_tbl[1], (unsigned long)proc_tbl | PRTS);
	mtspr(PTCR, (unsigned long)part_tbl | PATS);
}

void init_msr(void)
{
	msr_dflt = mfmsr() | MSR_SF;
	mtmsrd(msr_dflt);
}

void init_mmu(void)
{
	bool hv;

	init_msr();
	hv = !!(mfmsr() & MSR_HV);

	init_process_table();

	if (hv) {
		init_partition_table();
		mtspr(PIDR, PID);
		tlbie_all(0);
	} else {
		register_process_table(
			PROCTAB_NEW | PROCTAB_RADIX | PROCTAB_GTSE,
			(unsigned long)proc_tbl, PROCTAB_SIZE_SHIFT);
		mtspr(PIDR, PID);
		tlbie_all(PRS);
	}
}

/* Page Table manipulation functions */

static unsigned long *read_pgd(unsigned long i, unsigned long *pgd)
{
	unsigned long ret;

#ifdef __LITTLE_ENDIAN__
	__asm__ volatile("ldbrx %0,%1,%2" : "=r" (ret) : "b" (pgd),
			 "r" (i * sizeof(unsigned long)));
#else
	__asm__ volatile("ldx   %0,%1,%2" : "=r" (ret) : "b" (pgd),
			 "r" (i * sizeof(unsigned long)));
#endif
	return (unsigned long *) (ret & 0x00ffffffffffff00);
}

#if POWER9_MMU

void map(void *ea, void *pa, unsigned long perm_attr)
{
	unsigned long eaddr = (unsigned long) ea;
	unsigned long pfn = (unsigned long) pa & ~PAGE_MASK;
	unsigned long i;
	unsigned long *ptep;
	unsigned long offset = 52;
	unsigned long aligned_free_ptr;
	unsigned long pde_size;

	/* level 1 - 13 bits */
	offset -= 13;
	i = (eaddr >> offset) & 0x1fff;
	if (pgdir[i] == 0) {
		pde_size = RPD_ENTRIES * sizeof(unsigned long);
		aligned_free_ptr = ALIGN(free_ptr, pde_size);

		zero_memory((void *)aligned_free_ptr, pde_size);
		store_pte(&pgdir[i], RPTE_V | aligned_free_ptr | 9);
		free_ptr += (aligned_free_ptr - free_ptr) + pde_size;
	}
	ptep = read_pgd(i, pgdir);

	/* level 2 - 9 bits */
	offset -= 9;
	i = (eaddr >> offset) & 0x1ff;
	if (ptep[i] == 0){
		zero_memory((void *)free_ptr, 512 * sizeof(unsigned long));
		store_pte(&ptep[i], RPTE_V | free_ptr | 9);
		free_ptr += 512 * sizeof(unsigned long);
	}
	ptep = read_pgd(i, ptep);

	/* level 3 - 9 bits */
	offset -= 9;
	i = (eaddr >> offset) & 0x1ff;
	if (ptep[i] == 0){
		zero_memory((void *)free_ptr, L4_ENTRIES * sizeof(unsigned long));
		store_pte(&ptep[i], RPTE_V | free_ptr | L3_NLS);
		free_ptr += L4_ENTRIES * sizeof(unsigned long);
	}
	ptep = read_pgd(i, ptep);

	/* level 4 - 9/5 bits */
	offset -= L3_NLS;
	i = (eaddr >> offset) & L4_INDEX_MASK;
	store_pte(&ptep[i], RPTE_V | RPTE_L |
		(pfn & 0x00fffffffffff000) | perm_attr);
	eas_mapped[neas_mapped++] = ea;
}

static void unmap_noinval(void *ea)
{
	unsigned long eaddr = (unsigned long) ea;
	unsigned long i;
	unsigned long *ptep;
	unsigned long offset = 52;

	/* level 1 - 13 bits */
	offset -= 13;
	i = (eaddr >> offset) & 0x1fff;
	if (pgdir[i] == 0)
		return;
	ptep = read_pgd(i, pgdir);

	/* level 2 - 9 bits */
	offset -= 9;
	i = (eaddr >> offset) & 0x1ff;
	if (ptep[i] == 0)
		return;
	ptep = read_pgd(i, ptep);

	/* level 3 - 9 bits */
	offset -= 9;
	i = (eaddr >> offset) & 0x1ff;
	if (ptep[i] == 0)
		return;
	ptep = read_pgd(i, ptep);

	/* level 4 - 9/5 bits */
	offset -= L3_NLS;
	i = (eaddr >> offset) & L4_INDEX_MASK;
	store_pte(&ptep[i], 0);
}

#else

void map(void *ea, void *pa, unsigned long perm_attr)
{
	unsigned long epn = (unsigned long) ea >> 12;
	unsigned long i, j;
	unsigned long *ptep;

	i = (epn >> 9) & 0x3ff;
	j = epn & 0x1ff;
	if (pgdir[i] == 0) {
		zero_memory((void *)free_ptr, 512 * sizeof(unsigned long));
		store_pte(&pgdir[i], RPTE_V | free_ptr | 9);
		free_ptr += 512 * sizeof(unsigned long);
	}
	ptep = read_pgd(i, pgdir);
	store_pte(&ptep[j], RPTE_V | RPTE_L | ((unsigned long)pa & 0x00fffffffffff000) | perm_attr);
	eas_mapped[neas_mapped++] = ea;
}

static void unmap_noinval(void *ea)
{
	unsigned long epn = (unsigned long) ea >> 12;
	unsigned long i, j;
	unsigned long *ptep;

	i = (epn >> 9) & 0x3ff;
	j = epn & 0x1ff;
	if (pgdir[i] == 0)
		return;
	ptep = read_pgd(i, pgdir);
	store_pte(&ptep[j], 0);
}

#endif

void unmap(void *ea)
{
	unmap_noinval(ea);
	tlbie_va((unsigned long)ea, PRS);
}

void unmap_all(void)
{
	int i;

	for (i = 0; i < neas_mapped; ++i)
		unmap(eas_mapped[i]);
	neas_mapped = 0;
}

static void mmu_clear(void)
{
	unmap_all();
	clear_exception();
	mtspr(DSISR, 0);
	mtspr(DAR, 0);
	if (mfmsr() & MSR_HV) {
		mtspr(HDSISR, 0);
		mtspr(HDAR, 0);
	}
}

/* MMU tests */

#if POWER9_MMU

static void fix_proctab(bool hv, unsigned long misaligned_proc_tbl)
{
	/* fix process table */
	if (hv) {
		store_pte(&part_tbl[1], (unsigned long)proc_tbl | PRTS);
		tlbie_all(0);
	} else {
		register_process_table(
			PROCTAB_DEREG | PROCTAB_RADIX | PROCTAB_GTSE,
			misaligned_proc_tbl, PROCTAB_SIZE_SHIFT);
		register_process_table(
			PROCTAB_NEW | PROCTAB_RADIX | PROCTAB_GTSE,
			(unsigned long)proc_tbl, PROCTAB_SIZE_SHIFT);
		tlbie_all(PRS);
	}
}

int test_proctab_align(void)
{
	bool hv;
	int rc = 0;
	unsigned long misaligned_proc_tbl, *ptbl;
	long *mem = (long *)  PA(0x010000);
	long *ptr = (long *)  VA(0x810000);
	long *ptr2 = (long *) VA(0x881000);
	long val;

	mmu_clear();

	/* setup a misaligned process table */
	hv = mfmsr() & MSR_HV;
	init_process_table();

	misaligned_proc_tbl = 0x100000;
	ptbl = (unsigned long *)misaligned_proc_tbl;
	ptbl[2] = proc_tbl[2];
	ptbl[3] = proc_tbl[3];

	if (hv) {
		init_partition_table();
		store_pte(&part_tbl[1], misaligned_proc_tbl | PRTS);
		mtspr(PIDR, PID);
		tlbie_all(0);
	} else {
		register_process_table(
			PROCTAB_NEW | PROCTAB_RADIX | PROCTAB_GTSE,
			misaligned_proc_tbl, PROCTAB_SIZE_SHIFT);
		mtspr(PIDR, PID);
		tlbie_all(PRS);
	}

	*mem = 0xbadf00d;

	/* try to read an unmapped address */

	/* this should fail */
	if (test_read(ptr, &val, 0xbadc0de)) {
		rc = 1;
		goto cleanup;
	}
	/* dest of load should be unchanged */
	if (val != 0xbadc0de) {
		rc = 2;
		goto cleanup;
	}
	/* DSISR should be set to correctly */
	if (mfspr(DSISR) != DSISR_BAD_CONFIG) {
		rc = 3;
		goto cleanup;
	}

	/* map an address and try to read it */
	map(ptr, mem, DFLT_PERM);
	/* this should fail */
	if (test_read(ptr, &val, 0xbadc0de)) {
		rc = 4;
		goto cleanup;
	}
	/* dest of load should be unchanged */
	if (val != 0xbadc0de) {
		rc = 5;
		goto cleanup;
	}
	/* DSISR should be set to correctly */
	if (mfspr(DSISR) != DSISR_BAD_CONFIG) {
		rc = 6;
		goto cleanup;
	}
	unmap(ptr);

	/* map an address and try to exec it */
	map(ptr2, (void *)0x1000, DFLT_PERM);
	/* this should fail */
	if (test_exec(0, (unsigned long)ptr2, MSR_DFLT | MSR_IR)) {
		rc = 7;
		goto cleanup;
	}
	/* SRR0 and SRR1 should be set correctly */
	if (mfspr(SRR0) != (long) ptr2 ||
	    mfspr(SRR1) != (MSR_DFLT | DSISR_BAD_CONFIG | MSR_IR)) {
		rc = 8;
		goto cleanup;
	}
	unmap(ptr2);

	fix_proctab(hv, misaligned_proc_tbl);

	/* make sure it works */
	map(ptr, mem, DFLT_PERM);
	/* this should succeed */
	if (!test_read(ptr, &val, 0xbadc0de)) {
		return 9;
	}
	/* dest load should have the value written */
	if (val != 0xbadf00d) {
		return 10;
	}
	unmap(ptr);

	return 0;

cleanup:
	fix_proctab(hv, misaligned_proc_tbl);
	return rc;
}

int test_parttab_align(void)
{
	int rc = 0;
	unsigned long misaligned_part_tbl, *ptbl;
	long *mem = (long *)  PA(0x010000);
	long *ptr = (long *)  VA(0x810000);
	long *ptr2 = (long *) VA(0x881000);
	long val;

	mmu_clear();

	/* setup a misaligned partition table */
	misaligned_part_tbl = (unsigned long)part_tbl + PARTTAB_SIZE / 2;
	ptbl = (unsigned long *)misaligned_part_tbl;
	ptbl[0] = part_tbl[0];
	ptbl[1] = part_tbl[1];
	mtspr(PTCR, misaligned_part_tbl | PATS);
	tlbie_all(0);

	/* map an address and try to read it */
	map(ptr, mem, DFLT_PERM);
	/* this should fail */
	if (test_read(ptr, &val, 0xbadc0de)) {
		rc = 11;
		goto cleanup;
	}
	/* dest of load should be unchanged */
	if (val != 0xbadc0de) {
		rc = 12;
		goto cleanup;
	}
	/* HDSISR should be set to correctly */
	if (mfspr(HDSISR) != DSISR_BAD_CONFIG) {
		rc = 13;
		goto cleanup;
	}
	unmap(ptr);

	/* map an address and try to exec it */
	map(ptr2, (void *)0x1000, DFLT_PERM);
	/* this should fail */
	if (test_exec(0, (unsigned long)ptr2, MSR_DFLT | MSR_IR)) {
		rc = 14;
		goto cleanup;
	}
	/* HSRR0 and HSRR1 should be set correctly */
	if (mfspr(HSRR0) != (long) ptr2 ||
	    mfspr(HSRR1) != (MSR_DFLT | DSISR_BAD_CONFIG | MSR_IR)) {
		rc = 15;
		goto cleanup;
	}
	unmap(ptr2);

cleanup:
	/* Fix partition table */
	mmu_clear();
	mtspr(PTCR, (unsigned long)part_tbl | PATS);
	tlbie_all(0);

	return rc;
}

static void map_invalid(void *ea, void *pa, unsigned long perm_attr,
	int inv_level)
{
	unsigned long eaddr = (unsigned long) ea;
	unsigned long pfn = (unsigned long) pa & ~PAGE_MASK;
	unsigned long i;
	unsigned long *ptep;
	unsigned long offset = 52;
	unsigned long aligned_free_ptr;
	unsigned long pde_size;

	/* level 1 - 13 bits */
	offset -= 13;
	i = (eaddr >> offset) & 0x1fff;
	if (pgdir[i] == 0) {
		pde_size = RPD_ENTRIES * sizeof(unsigned long);
		aligned_free_ptr = ALIGN(free_ptr, pde_size);

		zero_memory((void *)aligned_free_ptr, pde_size);
		store_pte(&pgdir[i], RPTE_V | aligned_free_ptr | 9);
		free_ptr += (aligned_free_ptr - free_ptr) + pde_size;
	}
	/* insert/fix error in level */
	ptep = pgdir;
	ptep[i] = load_pte(&ptep[i]);
	store_pte(&ptep[i], (ptep[i] & ~0xf) | (inv_level == 1 ? 11 : 9));

	ptep = read_pgd(i, pgdir);

	/* level 2 - 9 bits */
	offset -= 9;
	i = (eaddr >> offset) & 0x1ff;
	if (ptep[i] == 0) {
		zero_memory((void *)free_ptr, 512 * sizeof(unsigned long));
		store_pte(&ptep[i], RPTE_V | free_ptr | 9);
		free_ptr += 512 * sizeof(unsigned long);
	}
	/* insert/fix error in level */
	ptep[i] = load_pte(&ptep[i]);
	store_pte(&ptep[i], (ptep[i] & ~0xf) | (inv_level == 2 ? 12 : 9));

	ptep = read_pgd(i, ptep);

	/* level 3 - 9 bits */
	offset -= 9;
	i = (eaddr >> offset) & 0x1ff;
	if (ptep[i] == 0) {
		zero_memory((void *)free_ptr, L4_ENTRIES * sizeof(unsigned long));
		store_pte(&ptep[i], RPTE_V | free_ptr | L3_NLS);
		free_ptr += L4_ENTRIES * sizeof(unsigned long);
	}
	/* insert/fix error in level */
	ptep[i] = load_pte(&ptep[i]);
	store_pte(&ptep[i], (ptep[i] & ~0xf) | (inv_level == 3 ? 13 : L3_NLS));

	ptep = read_pgd(i, ptep);

	/* level 4 - 9/5 bits */
	offset -= L3_NLS;
	i = (eaddr >> offset) & L4_INDEX_MASK;

	if (inv_level != 5) {
		store_pte(&ptep[i], RPTE_V | RPTE_L |
			(pfn & 0x00fffffffffff000) | perm_attr);
	} else {
		store_pte(&ptep[i], RPTE_V | 3);
	}

	tlbie_pwc(PRS);		/* inval PWC to reflect NLS update on HW */
	eas_mapped[neas_mapped++] = ea;
}

int test_radix_tree_levels(void)
{
	long *mem = (long *)  PA(0x010000);
	long *ptr = (long *)  VA(0x810000);
	long val;

	mmu_clear();
	init_mmu();

	/* Map levels with invalid sizes */

	*mem = 0xbadf00d;
	map_invalid(ptr, mem, DFLT_PERM, 3);
	/* this should fail */
	if (test_read(ptr, &val, 0xbadc0de)) {
		return 16;
	}
	/* DSISR should be set to correctly */
	if (mfspr(DSISR) != DSISR_BAD_CONFIG) {
		return 17;
	}
	unmap(ptr);

	map_invalid(ptr, mem, DFLT_PERM, 2);
	/* this should fail */
	if (test_read(ptr, &val, 0xbadc0de)) {
		return 18;
	}
	/* DSISR should be set to correctly */
	if (mfspr(DSISR) != DSISR_BAD_CONFIG) {
		return 19;
	}
	unmap(ptr);

	map_invalid(ptr, mem, DFLT_PERM, 1);
	/* this should fail */
	if (test_read(ptr, &val, 0xbadc0de)) {
		return 20;
	}
	/* DSISR should be set to correctly */
	if (mfspr(DSISR) != DSISR_BAD_CONFIG) {
		return 21;
	}
	unmap(ptr);

	/* Map an invalid number of levels */
	map_invalid(ptr, mem, DFLT_PERM, 5);
	/* this should fail */
	if (test_read(ptr, &val, 0xbadc0de)) {
		return 22;
	}
	/* DSISR should be set to correctly */
	if (mfspr(DSISR) != DSISR_BAD_CONFIG) {
		return 23;
	}
	unmap(ptr);

	return 0;
}

int test_radix_config(void)
{
	bool hv;
	int rc;

	init_msr();
	hv = mfmsr() & MSR_HV;

	rc = test_proctab_align();
	if (rc) {
		return rc;
	}

	if (hv) {
		rc = test_parttab_align();
		if (rc) {
			return rc;
		}
	}

	return test_radix_tree_levels();
}

#endif

int mmu_test_1(void)
{
	long *ptr = (long *) VA(0x123000);
	long val;

	/* this should fail */
	if (test_read(ptr, &val, 0xdeadbeefd00d))
		return 1;
	/* dest reg of load should be unchanged */
	if (val != 0xdeadbeefd00d)
		return 2;
	/* DAR and DSISR should be set correctly */
	if (mfspr(DAR) != (long) ptr || mfspr(DSISR) != 0x40000000)
		return 3;
	return 0;
}

int mmu_test_2(void)
{
	long *mem = (long *)  PA(0x010000);
	long *ptr = (long *)  VA(0x810000);
	long *ptr2 = (long *) VA(0x820000);
	long val;

	/* create PTE */
	map(ptr, mem, DFLT_PERM);
	/* initialize the memory content */
	mem[33] = 0xbadc0ffee;
	/* this should succeed and be a cache miss */
	if (!test_read(&ptr[33], &val, 0xdeadbeefd00d))
		return 1;
	/* dest reg of load should have the value written */
	if (val != 0xbadc0ffee)
		return 2;
	/* load a second TLB entry in the same set as the first */
	map(ptr2, mem, DFLT_PERM);
	/* this should succeed and be a cache hit */
	if (!test_read(&ptr2[33], &val, 0xdeadbeefd00d))
		return 3;
	/* dest reg of load should have the value written */
	if (val != 0xbadc0ffee)
		return 4;
	/* check that the first entry still works */
	if (!test_read(&ptr[33], &val, 0xdeadbeefd00d))
		return 5;
	if (val != 0xbadc0ffee)
		return 6;
	return 0;
}

int mmu_test_3(void)
{
	long *mem = (long *) PA(0x020000);
	long *ptr = (long *) VA(0x800000);
	long val;

	/* create PTE */
	map(ptr, mem, DFLT_PERM);
	/* initialize the memory content */
	mem[45] = 0xfee1800d4ea;
	/* this should succeed and be a cache miss */
	if (!test_read(&ptr[45], &val, 0xdeadbeefd0d0))
		return 1;
	/* dest reg of load should have the value written */
	if (val != 0xfee1800d4ea)
		return 2;
	/* remove the PTE */
	unmap(ptr);
	/* this should fail */
	if (test_read(&ptr[45], &val, 0xdeadbeefd0d0))
		return 3;
	/* dest reg of load should be unchanged */
	if (val != 0xdeadbeefd0d0)
		return 4;
	/* DAR and DSISR should be set correctly */
	if (mfspr(DAR) != (long) &ptr[45] || mfspr(DSISR) != 0x40000000)
		return 5;
	return 0;
}

int mmu_test_4(void)
{
	long *mem = (long *)  PA(0x020000);
	long *ptr = (long *)  VA(0x820000);
	long *ptr2 = (long *) VA(0x8b0000);
	long val;

	/* create PTE */
	map(ptr, mem, DFLT_PERM);
	/* initialize the memory content */
	mem[27] = 0xf00f00f00f00;
	/* this should succeed and be a cache miss */
	if (!test_write(&ptr[27], 0xe44badc0ffee))
		return 1;
	/* memory should now have the value written */
	if (mem[27] != 0xe44badc0ffee)
		return 2;
	/* load a second TLB entry in the same set as the first */
	map(ptr2, mem, DFLT_PERM);
	/* this should succeed and be a cache hit */
	if (!test_write(&ptr2[27], 0x6e11ae))
		return 3;
	/* memory should have the value written */
	if (mem[27] != 0x6e11ae)
		return 4;
	/* check that the first entry still exists */
	/* (assumes TLB is 2-way associative or more) */
	if (!test_read(&ptr[27], &val, 0xdeadbeefd00d))
		return 5;
	if (val != 0x6e11ae)
		return 6;
	return 0;
}

int mmu_test_5(void)
{
	long *mem = (long *) PA(0x08bffd);
	long *ptr = (long *) VA(0x89fffd);
	long val;

	/* create PTE */
	map(ptr, mem, DFLT_PERM);
	/* this should fail */
	if (test_read(ptr, &val, 0xdeadbeef0dd0))
		return 1;
	/* dest reg of load should be unchanged */
	if (val != 0xdeadbeef0dd0)
		return 2;
	/* DAR and DSISR should be set correctly */
	if (mfspr(DAR) != ((long)ptr & ~0xfff) + 0x1000 || mfspr(DSISR) != 0x40000000)
		return 3;
	return 0;
}

int mmu_test_6(void)
{
	long *mem = (long *) PA(0x08bffd);
	long *ptr = (long *) VA(0x89fffd);

	/* create PTE */
	map(ptr, mem, DFLT_PERM);
	/* initialize memory */
	*mem = 0x123456789abcdef0;
	/* this should fail */
	if (test_write(ptr, 0xdeadbeef0dd0))
		return 1;
	/* DAR and DSISR should be set correctly */
	if (mfspr(DAR) != ((long)ptr & ~0xfff) + 0x1000 || mfspr(DSISR) != 0x42000000)
		return 2;
	return 0;
}

int mmu_test_7(void)
{
	long *mem = (long *) PA(0x080000);
	long *ptr = (long *) VA(0x280000);
	long val;

	*mem = 0x123456789abcdef0;
	/* create PTE without R or C */
	map(ptr, mem, PERM_RD | PERM_WR);
	/* this should fail */
	if (test_read(ptr, &val, 0xdeadd00dbeef))
		return 1;
	/* dest reg of load should be unchanged */
	if (val != 0xdeadd00dbeef)
		return 2;
	/* DAR and DSISR should be set correctly */
	if (mfspr(DAR) != (long) ptr || mfspr(DSISR) != 0x00040000)
		return 3;
	/* this should fail */
	if (test_write(ptr, 0xdeadbeef0dd0))
		return 4;
	/* DAR and DSISR should be set correctly */
	if (mfspr(DAR) != (long)ptr || mfspr(DSISR) != 0x02040000)
		return 5;
	/* memory should be unchanged */
	if (*mem != 0x123456789abcdef0)
		return 6;
	return 0;
}

int mmu_test_8(void)
{
	long *mem = (long *) PA(0x080000);
	long *ptr = (long *) VA(0x220000);
	long val;

	*mem = 0x123456789abcdef0;
	/* create PTE with R but not C */
	map(ptr, mem, REF | PERM_RD | PERM_WR);
	/* this should succeed */
	if (!test_read(ptr, &val, 0xdeadd00dbeef))
		return 1;
	/* this should fail */
	if (test_write(ptr, 0xdeadbeef0dd1))
		return 2;
	/* DAR and DSISR should be set correctly */
	if (mfspr(DAR) != (long)ptr || mfspr(DSISR) != 0x02040000)
		return 3;
	/* memory should be unchanged */
	if (*mem != 0x123456789abcdef0)
		return 4;
	return 0;
}

int mmu_test_9(void)
{
	long *mem = (long *) PA(0x080000);
	long *ptr = (long *) VA(0x220000);
	long val;

	*mem = 0x123456789abcdef0;
	/* create PTE without read or write permission */
	map(ptr, mem, REF);
	/* this should fail */
	if (test_read(ptr, &val, 0xdeadd00dbeef))
		return 1;
	/* dest reg of load should be unchanged */
	if (val != 0xdeadd00dbeef)
		return 2;
	/* DAR and DSISR should be set correctly */
	if (mfspr(DAR) != (long) ptr || mfspr(DSISR) != 0x08000000)
		return 3;
	/* this should fail */
	if (test_write(ptr, 0xdeadbeef0dd1))
		return 4;
	/* DAR and DSISR should be set correctly */
	if (mfspr(DAR) != (long)ptr || mfspr(DSISR) != 0x0a000000)
		return 5;
	/* memory should be unchanged */
	if (*mem != 0x123456789abcdef0)
		return 6;
	return 0;
}

int mmu_test_10(void)
{
	long *mem = (long *) PA(0x080000);
	long *ptr = (long *) VA(0x220000);
	long val;

	*mem = 0x123456789abcdef0;
	/* create PTE with read but not write permission */
	map(ptr, mem, REF | PERM_RD);
	/* this should succeed */
	if (!test_read(ptr, &val, 0xdeadd00dbeef))
		return 1;
	/* this should fail */
	if (test_write(ptr, 0xdeadbeef0dd1))
		return 2;
	/* DAR and DSISR should be set correctly */
	if (mfspr(DAR) != (long)ptr || mfspr(DSISR) != 0x0a000000)
		return 3;
	/* memory should be unchanged */
	if (*mem != 0x123456789abcdef0)
		return 4;
	return 0;
}

int mmu_test_11(void)
{
	unsigned long ptr = VA(0x080000);

	/* this should fail */
	if (test_exec(0, ptr, MSR_DFLT | MSR_IR))
		return 1;
	/* SRR0 and SRR1 should be set correctly */
	if (mfspr(SRR0) != (long) ptr ||
	    mfspr(SRR1) != (MSR_DFLT | 0x40000000 | MSR_IR))
		return 2;
	return 0;
}

int mmu_test_12(void)
{
	unsigned long mem =  0x1000;
	unsigned long ptr =  VA(0x201000);
	unsigned long ptr2 = VA(0x231000);

	/* create PTE */
	map((void *)ptr, (void *)mem, PERM_EX | REF);
	/* this should succeed and be a cache miss */
	if (!test_exec(0, ptr, MSR_DFLT | MSR_IR))
		return 1;
	/* create a second PTE */
	map((void *)ptr2, (void *)mem, PERM_EX | REF);
	/* this should succeed and be a cache hit */
	if (!test_exec(0, ptr2, MSR_DFLT | MSR_IR))
		return 2;
	return 0;
}

int mmu_test_13(void)
{
	unsigned long mem =  0x1000;
	unsigned long ptr =  VA(0x201000);
	unsigned long ptr2 = VA(0x221000);

	/* create a PTE */
	map((void *)ptr, (void *)mem, PERM_EX | REF);
	/* this should succeed */
	if (!test_exec(1, ptr, MSR_DFLT | MSR_IR))
		return 1;
	/* invalidate the PTE */
	unmap((void *)ptr);
	/* install a second PTE */
	map((void *)ptr2, (void *)mem, PERM_EX | REF);
	/* this should fail */
	if (test_exec(1, ptr, MSR_DFLT | MSR_IR))
		return 2;
	/* SRR0 and SRR1 should be set correctly */
	if (mfspr(SRR0) != (long) ptr ||
	    mfspr(SRR1) != (MSR_DFLT | 0x40000000 | MSR_IR))
		return 3;
	return 0;
}

int mmu_test_14(void)
{
	unsigned long mem =  0x1000;
	unsigned long mem2 = 0x2000;
	unsigned long ptr =  VA(0x211000);
	unsigned long ptr2 = VA(0x212000);

	/* create a PTE */
	map((void *)ptr, (void *)mem, PERM_EX | REF);

	if (PAGE_SHIFT == 12) {
		/* this should fail due to second page not being mapped */
		if (test_exec(2, ptr, MSR_DFLT | MSR_IR))
			return 1;
		/* SRR0 and SRR1 should be set correctly */
		if (mfspr(SRR0) != ptr2 ||
		    mfspr(SRR1) != (MSR_DFLT | 0x40000000 | MSR_IR))
			return 2;
	}

	/* create a PTE for the second page */
	map((void *)ptr2, (void *)mem2, PERM_EX | REF);
	/* this should succeed */
	if (!test_exec(2, ptr, MSR_DFLT | MSR_IR))
		return 3;
	return 0;
}

int mmu_test_15(void)
{
	unsigned long mem = 0x1000;
	unsigned long ptr = VA(0x201000);

	/* create a PTE without execute permission */
	map((void *)ptr, (void *)mem, DFLT_PERM);
	/* this should fail */
	if (test_exec(0, ptr, MSR_DFLT | MSR_IR))
		return 1;
	/* SRR0 and SRR1 should be set correctly */
	if (mfspr(SRR0) != ptr ||
	    mfspr(SRR1) != (MSR_DFLT | 0x10000000 | MSR_IR))
		return 2;
	return 0;
}

int mmu_test_16(void)
{
	unsigned long mem =  0x1000;
	unsigned long mem2 = 0x2000;
	unsigned long ptr =  VA(0x211000);
	unsigned long ptr2 = VA(0x212000);

	/* create a PTE */
	map((void *)ptr, (void *)mem, PERM_EX | REF);
	/* create a PTE for the second page without execute permission */
	map((void *)ptr2, (void *)mem2, PERM_RD | REF);

	if (PAGE_SHIFT == 12) {
		/* this should fail due to second page being no-execute */
		if (test_exec(2, ptr, MSR_DFLT | MSR_IR))
			return 1;
		/* SRR0 and SRR1 should be set correctly */
		if (mfspr(SRR0) != ptr2 ||
		    mfspr(SRR1) != (MSR_DFLT | 0x10000000 | MSR_IR))
			return 2;
	}

	/* create a PTE for the second page with execute permission */
	map((void *)ptr2, (void *)mem2, PERM_RD | PERM_EX | REF);
	/* this should succeed */
	if (!test_exec(2, ptr, MSR_DFLT | MSR_IR))
		return 3;
	return 0;
}

int mmu_test_17(void)
{
	unsigned long mem = 0x1000;
	unsigned long ptr = VA(0x201000);

#ifndef SKIP_RC_TESTS
	/* create a PTE without the ref bit set */
	map((void *)ptr, (void *)mem, PERM_EX);
	/* this should fail */
	if (test_exec(2, ptr, MSR_DFLT | MSR_IR))
		return 1;
	/* SRR0 and SRR1 should be set correctly */
	if (mfspr(SRR0) != (long) ptr ||
	    mfspr(SRR1) != (MSR_DFLT | 0x00040000 | MSR_IR))
		return 2;
	unmap((void *)ptr);
#endif

	/* create a PTE without ref or execute permission */
	map((void *)ptr, (void *)mem, 0);
	/* this should fail */
	if (test_exec(2, ptr, MSR_DFLT | MSR_IR))
		return 1;
	/* SRR0 and SRR1 should be set correctly */
	/* RC update fail bit should not be set */
	if (mfspr(SRR0) != (long) ptr ||
	    mfspr(SRR1) != (MSR_DFLT | 0x10000000 | MSR_IR))
		return 2;
	return 0;
}

int mmu_test_18(void)
{
	long *mem = (long *)  PA(0x080000);
	long *ptr = (long *)  VA(0x220000);
	long *ptr2 = (long *) VA(0x260000);

	/* create PTE */
	map(ptr, mem, DFLT_PERM);
	/* this should succeed and be a cache miss */
	if (!test_dcbz(&ptr[129]))
		return 1;
	/* create a second PTE */
	map(ptr2, mem, DFLT_PERM);
	/* this should succeed and be a cache hit */
	if (!test_dcbz(&ptr2[130]))
		return 2;
	return 0;
}

int mmu_test_19(void)
{
	long *mem = (long *) PA(0x080000);
	long *ptr = (long *) VA(0x280000);

	*mem = 0x123456789abcdef0;
	/* create PTE with read but not write permission */
	map(ptr, mem, REF | PERM_RD);
	/* this should fail and create a TLB entry */
	if (test_write(ptr, 0xdeadbeef0dd1))
		return 1;
	/* DAR and DSISR should be set correctly */
	if (mfspr(DAR) != (long)ptr || mfspr(DSISR) != 0x0a000000)
		return 2;
	/* Update the PTE to have write permission */
	map(ptr, mem, REF | CHG | PERM_RD | PERM_WR);
	/* this should succeed */
	if (!test_write(ptr, 0xdeadbeef0dd1))
		return 3;
	return 0;
}

int mmu_test_20(void)
{
	/*
	 * NOTE: keep everything that will be used with DR=1 on registers,
	 *       to avoid DSIs caused by unmaped memory.
	 */
	long *mem = (long *)          PA(0x080000);
	register long *ptr = (long *) VA(0x280000);
	long val = 0x0123456789ABCDEF;
	long ret;
	register unsigned long msr, ret2;

	mtmsrd(MSR_DFLT);

	/* First, make sure we can write and read back the same value */
	map(ptr, mem, DFLT_PERM | PERM_EX);
	if (!test_write(ptr, val)) {
		return 1;
	}
	if (!test_read(ptr, &ret, 0xdeadbeefd00d)) {
		return 2;
	}
	if (ret != val) {
		return 3;
	}

	/* unmap ptr without invalidating TLB */
	unmap_noinval(ptr);

	/* Turn on Data Relocation (DR) */
	msr = mfmsr();
	mtmsrd(msr | MSR_DR);

	/*
	 * Invalidate TLB and try to read ptr right after.
	 * There was an issue that made tlbie + tlbie_sync take effect only
	 * in the next Translation Block.
	 */
	tlbie_va((unsigned long)ptr, PRS);

#if !HAS_TLBIE_FIX
	/*
	 * Introduce an unoptimizable branch, to force QEMU to break the
	 * current Translation Block (TB) and flush the TLB before starting
	 * to execute the next TB.
	 * Note that msr bit MSR_DR is already 0 (but the compiler doesn't
	 * know that), so this is a nop.
	 */
	if (msr & MSR_HV)
		msr &= ~MSR_DR;
#endif

	/* Try to read invalid entry and turn off DR */
	__asm__ volatile (
		"li      %0, 0x1234\n\t"
		"ld      %0, 0(%1)\n\t"
		"nop\n\t"
		/* land here if DSI occurred */
		"mtmsrd  %2"
		: "=&r"(ret2) : "r"(ptr), "r"(msr) : );

	if (ret2 == ret) {
		return 4;
	}

	return 0;
}

int fail = 0;

void do_test(int num, int (*test)(void))
{
	int ret;
	bool hvexc;
	unsigned long exc;

	mmu_clear();
	print_test_number(num);
	ret = test();
	if (ret == 0) {
		print_string("PASS\r\n");
	} else {
		fail = 1;
		print_string("FAIL ");
		if (ret > 9) {
			putchar(ret / 10 + '0');
			ret %= 10;
		}
		putchar(ret + '0');

		exc = get_exception();
		if (exc == EXC_HDSI) {
			print_string(" HDSI");
			hvexc = true;
		} else if (exc == EXC_HISI) {
			print_string(" HISI");
			hvexc = true;
		} else {
			hvexc = false;
		}

		if (num <= 10 || num == 19) {
			if (hvexc) {
				print_string(" HDAR=");
				print_hex(mfspr(HDAR));
				print_string("  HDSISR=");
				print_hex(mfspr(HDSISR));
			} else {
				print_string(" DAR=");
				print_hex(mfspr(DAR));
				print_string(" DSISR=");
				print_hex(mfspr(DSISR));
			}
		} else {
			if (hvexc) {
				print_string(" HSRR0=");
				print_hex(mfspr(HSRR0));
				print_string(" HSRR1=");
				print_hex(mfspr(HSRR1));
			} else {
				print_string(" SRR0=");
				print_hex(mfspr(SRR0));
				print_string(" SRR1=");
				print_hex(mfspr(SRR1));
			}
		}
		print_string("\r\n");
	}
}

int main(void)
{
	console_init();

#if POWER9_MMU
	do_test(0, test_radix_config);
#endif

	init_mmu();

	do_test(1, mmu_test_1);
	do_test(2, mmu_test_2);
	do_test(3, mmu_test_3);
	do_test(4, mmu_test_4);
	do_test(5, mmu_test_5);
	do_test(6, mmu_test_6);

#ifndef SKIP_RC_TESTS
	do_test(7, mmu_test_7);
	do_test(8, mmu_test_8);
#else
	print_test_number(7);
	print_string("SKIP\r\n");
	print_test_number(8);
	print_string("SKIP\r\n");
#endif

	do_test(9, mmu_test_9);
	do_test(10, mmu_test_10);
	do_test(11, mmu_test_11);
	do_test(12, mmu_test_12);
	do_test(13, mmu_test_13);
	do_test(14, mmu_test_14);
	do_test(15, mmu_test_15);
	do_test(16, mmu_test_16);
	do_test(17, mmu_test_17);
	do_test(18, mmu_test_18);
	do_test(19, mmu_test_19);
	do_test(20, mmu_test_20);

	return fail;
}
