
*** Running vivado
    with args -log dpss_vck190_pt_v_frmbuf_wr_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dpss_vck190_pt_v_frmbuf_wr_0_0.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source dpss_vck190_pt_v_frmbuf_wr_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:33 . Memory (MB): peak = 583.602 ; gain = 182.621
ECHO is off.
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
ECHO is off.

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source C:/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'Orthr' on host 'vulcan' (Windows NT_amd64 version 6.2) on Thu May 09 19:03:58 +0800 2024
INFO: [HLS 200-10] In directory 'C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1'
Sourcing Tcl script 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/runhls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset prj 
INFO: [HLS 200-10] Creating and opening project 'C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj'.
INFO: [HLS 200-1510] Running: set_top v_frmbuf_wr 
INFO: [HLS 200-1510] Running: open_solution sol 
INFO: [HLS 200-10] Creating and opening solution 'C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcvc1902-vsva2197-2mp-e-s 
INFO: [HLS 200-1611] Setting target device to 'xcvc1902-vsva2197-2MP-e-S'
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/v_frmbuf_wr_config.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/v_frmbuf_wr_config.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/v_frmbuf_wr.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/v_frmbuf_wr.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls_video.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls_video.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls_opencv.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls_opencv.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_core.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_core.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_fast.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_fast.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_haar.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_haar.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_harris.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_harris.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_histogram.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_histogram.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_hough.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_hough.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_imgbase.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_imgproc.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_io.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_mem.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_mem.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_stereobm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_types.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_types.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_undistort.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_undistort.h' to the project
INFO: [HLS 200-1510] Running: create_clock -period 3.333 -name ap_clk 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: config_interface -m_axi_flush_mode 
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=false 
INFO: [HLS 200-1510] Running: config_rtl -module_prefix dpss_vck190_pt_v_frmbuf_wr_0_0_ 
INFO: [HLS 200-1510] Running: config_export -vendor xilinx.com -library ip -version 2.5 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 189.902 MB.
INFO: [HLS 200-10] Analyzing design file 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'dstImg3' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1299:15)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 101.079 seconds; current allocated memory: 191.895 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,968 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,202 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,409 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,402 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,218 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,091 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,919 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,940 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,479 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,526 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,458 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,433 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,377 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,377 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,365 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,350 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<120, ap_uint<10> >(ap_uint<120>, int, int, ap_uint<10>&)' into 'void hls::AXIGetBitFields<120, ap_uint<10> >(hls::axis<ap_uint<120>, 1ul, 1ul, 1ul, (unsigned char)56, false>, int, int, ap_uint<10>&)' (c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:85:2)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<12, ap_uint<10> >::Scalar()' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<120>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, hls::stream<hls::Scalar<12, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:227:18)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<120, ap_uint<10> >(hls::axis<ap_uint<120>, 1ul, 1ul, 1ul, (unsigned char)56, false>, int, int, ap_uint<10>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<120>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, hls::stream<hls::Scalar<12, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:289:6)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<120, ap_uint<10> >(hls::axis<ap_uint<120>, 1ul, 1ul, 1ul, (unsigned char)56, false>, int, int, ap_uint<10>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<120>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, hls::stream<hls::Scalar<12, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:288:6)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<120, ap_uint<10> >(hls::axis<ap_uint<120>, 1ul, 1ul, 1ul, (unsigned char)56, false>, int, int, ap_uint<10>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<120>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, hls::stream<hls::Scalar<12, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:287:2)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<12, ap_uint<10> >::Scalar()' into 'MultiPixStream2Bytes(hls::stream<hls::Scalar<12, ap_uint<10> >, 0>&, STREAM_PLANES&, unsigned short&, unsigned short&, unsigned short&, unsigned short&)' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329:18)
INFO: [HLS 214-377] Adding 'pix' into disaggregation list because there's array-partition pragma applied on the struct field (c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_core.h:198:9)
INFO: [HLS 214-377] Adding 'bytePlanes' into disaggregation list because there's stream pragma applied on the struct field (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:93:9)
INFO: [HLS 214-377] Adding 'bytePlanes' into disaggregation list because there's stream pragma applied on the struct field (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:89:9)
INFO: [HLS 214-210] Disaggregating variable 'pix' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:227:18)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'pix' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329:18)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'bytePlanes' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:78:16)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-291] Loop 'VITIS_LOOP_635_2' is marked as complete unroll implied by the pipeline pragma (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:635:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_639_3' is marked as complete unroll implied by the pipeline pragma (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:639:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_641_4' is marked as complete unroll implied by the pipeline pragma (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:641:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_677_6' is marked as complete unroll implied by the pipeline pragma (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:677:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_681_7' is marked as complete unroll implied by the pipeline pragma (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:681:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_683_8' is marked as complete unroll implied by the pipeline pragma (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:683:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_809_10' is marked as complete unroll implied by the pipeline pragma (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:809:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_813_11' is marked as complete unroll implied by the pipeline pragma (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:813:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_825_12' is marked as complete unroll implied by the pipeline pragma (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:825:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_946_14' is marked as complete unroll implied by the pipeline pragma (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:946:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_950_15' is marked as complete unroll implied by the pipeline pragma (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:950:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_952_16' is marked as complete unroll implied by the pipeline pragma (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:952:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_961_17' is marked as complete unroll implied by the pipeline pragma (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:961:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_279_1' is marked as complete unroll implied by the pipeline pragma (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:279:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_281_2' is marked as complete unroll implied by the pipeline pragma (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:281:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_635_2' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:635:20) in function 'MultiPixStream2Bytes' completely with a factor of 2 (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:328:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_639_3' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:639:24) in function 'MultiPixStream2Bytes' completely with a factor of 4 (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:328:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_641_4' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:641:25) in function 'MultiPixStream2Bytes' completely with a factor of 3 (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:328:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_677_6' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:677:20) in function 'MultiPixStream2Bytes' completely with a factor of 4 (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:328:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_681_7' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:681:24) in function 'MultiPixStream2Bytes' completely with a factor of 4 (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:328:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_683_8' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:683:25) in function 'MultiPixStream2Bytes' completely with a factor of 2 (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:328:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_809_10' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:809:21) in function 'MultiPixStream2Bytes' completely with a factor of 6 (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:328:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_813_11' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:813:25) in function 'MultiPixStream2Bytes' completely with a factor of 4 (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:328:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_825_12' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:825:24) in function 'MultiPixStream2Bytes' completely with a factor of 8 (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:328:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_946_14' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:946:21) in function 'MultiPixStream2Bytes' completely with a factor of 8 (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:328:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_950_15' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:950:25) in function 'MultiPixStream2Bytes' completely with a factor of 4 (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:328:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_952_16' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:952:26) in function 'MultiPixStream2Bytes' completely with a factor of 3 (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:328:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_961_17' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:961:24) in function 'MultiPixStream2Bytes' completely with a factor of 3 (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:328:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_279_1' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:279:22) in function 'AXIvideo2MultiPixStream' completely with a factor of 4 (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:221:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_281_2' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:281:23) in function 'AXIvideo2MultiPixStream' completely with a factor of 3 (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:221:0)
INFO: [HLS 214-248] Applying array_partition to 'pix': Complete partitioning on dimension 1. (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329:18)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'img' with compact=bit mode in 120-bits (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:77:18)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 256 in loop 'VITIS_LOOP_1316_1'(C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1316:21) has been inferred on bundle 'mm_video'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1316:21)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 256 in loop 'VITIS_LOOP_1326_2'(C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1326:32) has been inferred on bundle 'mm_video'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1326:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 40.372 seconds; current allocated memory: 191.895 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 191.895 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.677 seconds; current allocated memory: 191.895 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.445 seconds; current allocated memory: 191.895 MB.
WARNING: [XFORM 203-561] Updating loop upper bound from 4095 to 2048 for loop 'VITIS_LOOP_632_1' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329:18) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4095 to 2048 for loop 'VITIS_LOOP_674_5' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329:18) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4095 to 2048 for loop 'VITIS_LOOP_806_9' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329:18) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4095 to 683 for loop 'VITIS_LOOP_943_13' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329:18) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 683) < AVE (= 2047)) for loop 'VITIS_LOOP_943_13' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329:18) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4095 to 2048 for loop 'VITIS_LOOP_1316_1' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1316:30) in function 'Bytes2AXIMMvideo'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4095 to 2048 for loop 'VITIS_LOOP_1326_2' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1326:41) in function 'Bytes2AXIMMvideo'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16383 to 1920 for loop 'loop_width' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:226:31) in function 'AXIvideo2MultiPixStream'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1920) < AVE (= 8191)) for loop 'loop_width' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:226:31) in function 'AXIvideo2MultiPixStream'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 4320 for loop 'loop_height' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:226:31) in function 'AXIvideo2MultiPixStream'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 4320) < AVE (= 32767)) for loop 'loop_height' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:226:31) in function 'AXIvideo2MultiPixStream'.
WARNING: [HLS 200-805] An internal stream 'img' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'FrmbufWrHlsDataFlow' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:78:1), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'AXIvideo2MultiPixStream'
	 'MultiPixStream2Bytes'
	 'Bytes2AXIMMvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:204:1) in function 'v_frmbuf_wr'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:925:47) to (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:939:3) in function 'MultiPixStream2Bytes'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:63:11) to (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:257:3) in function 'AXIvideo2MultiPixStream'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'v_frmbuf_wr' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:115)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Bytes2AXIMMvideo' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1312:32)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.644 seconds; current allocated memory: 191.895 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.171 seconds; current allocated memory: 191.895 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_frmbuf_wr' ...
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.277 seconds; current allocated memory: 191.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.828 seconds; current allocated memory: 191.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reg<unsigned short>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<unsigned short>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 191.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 191.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_start'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.18 seconds; current allocated memory: 191.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 191.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_width'
WARNING: [HLS 200-871] Estimated clock period (2.792 ns) exceeds the target (target clock period: 3.333 ns, clock uncertainty: 0.900 ns, effective delay budget: 2.433 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'AXIvideo2MultiPixStream_Pipeline_loop_width' consists of the following:
	'store' operation 0 bit ('j_write_ln257', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:257) of constant 0 on local variable 'j', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:257 [53]  (0.493 ns)
	'load' operation 11 bit ('j', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:257) on local variable 'j', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:257 [59]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln257', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:257) [62]  (0.802 ns)
	axis read operation ('empty', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:268) on port 's_axis_video_V_data_V' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:268) [71]  (1.000 ns)
	'muxlogic' operation 0 bit ('muxLogicData_to_store_ln226') [77]  (0.000 ns)
	'store' operation 0 bit ('axi_data_write_ln226', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:226) of variable 'axi.data', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:268 on local variable 'axi.data', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:226 [79]  (0.496 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 191.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 191.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_eol'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 191.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 191.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 191.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 191.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_943_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 9, loop 'VITIS_LOOP_943_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.293 seconds; current allocated memory: 191.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 191.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_806_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 7, loop 'VITIS_LOOP_806_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.866 seconds; current allocated memory: 191.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 191.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_674_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 5, loop 'VITIS_LOOP_674_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.667 seconds; current allocated memory: 191.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 191.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_632_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 4, loop 'VITIS_LOOP_632_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.592 seconds; current allocated memory: 191.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 191.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2Bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.625 seconds; current allocated memory: 191.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 191.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1316_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1316_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.469 seconds; current allocated memory: 191.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 191.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1326_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1326_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 191.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 191.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bytes2AXIMMvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 191.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 191.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FrmbufWrHlsDataFlow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_Bytes2AXIMMvideo_U0 (from entry_proc_U0 to Bytes2AXIMMvideo_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 191.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 191.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_frmbuf_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.516 seconds; current allocated memory: 191.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 191.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 191.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 191.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.402 seconds; current allocated memory: 191.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXIvideo2MultiPixStream_Pipeline_loop_width' pipeline 'loop_width' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_5_8_10_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.535 seconds; current allocated memory: 191.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.785 seconds; current allocated memory: 191.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.981 seconds; current allocated memory: 191.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13' pipeline 'VITIS_LOOP_943_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.215 seconds; current allocated memory: 191.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9' pipeline 'VITIS_LOOP_806_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 14.023 seconds; current allocated memory: 191.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5' pipeline 'VITIS_LOOP_674_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.959 seconds; current allocated memory: 191.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1' pipeline 'VITIS_LOOP_632_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.572 seconds; current allocated memory: 191.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2Bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_14ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_13ns_6ns_13_17_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2Bytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.025 seconds; current allocated memory: 191.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1' pipeline 'VITIS_LOOP_1316_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1/m_axi_mm_video_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1/m_axi_mm_video_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1/m_axi_mm_video_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1/m_axi_mm_video_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1/m_axi_mm_video_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1/m_axi_mm_video_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1/m_axi_mm_video_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1/m_axi_mm_video_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1/m_axi_mm_video_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1/m_axi_mm_video_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1/m_axi_mm_video_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1/m_axi_mm_video_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1/m_axi_mm_video_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.862 seconds; current allocated memory: 191.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2' pipeline 'VITIS_LOOP_1326_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2/m_axi_mm_video_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2/m_axi_mm_video_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2/m_axi_mm_video_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2/m_axi_mm_video_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2/m_axi_mm_video_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2/m_axi_mm_video_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2/m_axi_mm_video_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2/m_axi_mm_video_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2/m_axi_mm_video_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2/m_axi_mm_video_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2/m_axi_mm_video_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2/m_axi_mm_video_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2/m_axi_mm_video_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.419 seconds; current allocated memory: 191.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bytes2AXIMMvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bytes2AXIMMvideo'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.898 seconds; current allocated memory: 191.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FrmbufWrHlsDataFlow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FrmbufWrHlsDataFlow'.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_frm_buffer_c_U(dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_frm_buffer2_c_U(dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'WidthInBytes_val2_c9_U(dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_U(dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w120_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bytePlanes_plane0_U(dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'bytePlanes_plane1_U(dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'WidthInBytes_val2_c_U(dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MultiPixStream2Bytes_U0_U(dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Bytes2AXIMMvideo_U0_U(dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 44.931 seconds; current allocated memory: 191.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_frmbuf_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/mm_video' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/video_format' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/frm_buffer' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/frm_buffer2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/frm_buffer3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_frmbuf_wr' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'width', 'height', 'stride', 'video_format', 'frm_buffer', 'frm_buffer2', 'frm_buffer3' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_17ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_16s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_frmbuf_wr'.
INFO: [RTMG 210-279] Implementing memory 'dpss_vck190_pt_v_frmbuf_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dpss_vck190_pt_v_frmbuf_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.321 seconds; current allocated memory: 191.895 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.88 seconds; current allocated memory: 191.895 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.07 seconds; current allocated memory: 191.895 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for v_frmbuf_wr with prefix dpss_vck190_pt_v_frmbuf_wr_0_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_frmbuf_wr with prefix dpss_vck190_pt_v_frmbuf_wr_0_0_.
INFO: [HLS 200-789] **** Estimated Fmax: 358.23 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13 seconds. CPU system time: 1 seconds. Elapsed time: 258.418 seconds; current allocated memory: 2.863 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
!! WARNING !!
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
!! WARNING !!

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 586.816 ; gain = 174.781
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu May  9 19:08:52 2024...
INFO: [HLS 200-802] Generated output file prj/sol/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 27.996 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 18 seconds. Total CPU system time: 2 seconds. Total elapsed time: 296.815 seconds; peak allocated memory: 191.895 MB.
INFO: [Common 17-206] Exiting vitis_hls at Thu May  9 19:08:52 2024...
compile_c: Time (s): cpu = 00:00:00 ; elapsed = 00:05:05 . Memory (MB): peak = 664.246 ; gain = 0.000
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dpss_vck190_pt_v_frmbuf_wr_0_0
Command: synth_design -top dpss_vck190_pt_v_frmbuf_wr_0_0 -part xcvc1902-vsva2197-2MP-e-S -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvc1902'
INFO: [Device 21-403] Loading part xcvc1902-vsva2197-2MP-e-S
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7980
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2014.195 ; gain = 439.332
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/synth/dpss_vck190_pt_v_frmbuf_wr_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_v_frmbuf_wr' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_v_frmbuf_wr.v:9]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './dpss_vck190_pt_v_frmbuf_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R.dat' is read successfully [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './dpss_vck190_pt_v_frmbuf_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R.dat' is read successfully [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_FrmbufWrHlsDataFlow' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_FrmbufWrHlsDataFlow.v:9]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_entry_proc' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_entry_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_entry_proc' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_entry_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream.v:9]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.v:9]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.v:9]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width.v:9]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_sparsemux_5_8_10_1_1' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_sparsemux_5_8_10_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_sparsemux_5_8_10_1_1' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_sparsemux_5_8_10_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width.v:9]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.v:9]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_reg_unsigned_short_s' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_reg_unsigned_short_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_reg_unsigned_short_s' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_reg_unsigned_short_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream.v:9]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_MultiPixStream2Bytes' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_MultiPixStream2Bytes.v:9]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13.v:9]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9.v:9]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5.v:9]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_urem_13ns_6ns_13_17_seq_1' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_urem_13ns_6ns_13_17_seq_1.v:83]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_urem_13ns_6ns_13_17_seq_1_divseq' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_urem_13ns_6ns_13_17_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_urem_13ns_6ns_13_17_seq_1_divseq' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_urem_13ns_6ns_13_17_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_urem_13ns_6ns_13_17_seq_1' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_urem_13ns_6ns_13_17_seq_1.v:83]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mul_12ns_14ns_25_1_1' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mul_12ns_14ns_25_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mul_12ns_14ns_25_1_1' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mul_12ns_14ns_25_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_MultiPixStream2Bytes' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_MultiPixStream2Bytes.v:9]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo.v:9]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo.v:9]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w32_d4_S' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w32_d4_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w32_d4_S_ShiftReg' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w32_d4_S.v:130]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w32_d4_S_ShiftReg' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w32_d4_S.v:130]
WARNING: [Synth 8-7071] port 'reset' of module 'dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w32_d4_S_ShiftReg' is unconnected for instance 'U_dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w32_d4_S_ShiftReg' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w32_d4_S.v:53]
WARNING: [Synth 8-7023] instance 'U_dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w32_d4_S_ShiftReg' of module 'dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w32_d4_S_ShiftReg' has 6 connections declared, but only 5 given [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w32_d4_S.v:53]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w32_d4_S' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w32_d4_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d3_S' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d3_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d3_S_ShiftReg' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d3_S.v:130]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d3_S_ShiftReg' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d3_S.v:130]
WARNING: [Synth 8-7071] port 'reset' of module 'dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d3_S_ShiftReg' is unconnected for instance 'U_dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d3_S_ShiftReg' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d3_S.v:53]
WARNING: [Synth 8-7023] instance 'U_dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d3_S_ShiftReg' of module 'dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d3_S_ShiftReg' has 6 connections declared, but only 5 given [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d3_S.v:53]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d3_S' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d3_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w120_d2_S' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w120_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w120_d2_S_ShiftReg' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w120_d2_S.v:130]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w120_d2_S_ShiftReg' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w120_d2_S.v:130]
WARNING: [Synth 8-7071] port 'reset' of module 'dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w120_d2_S_ShiftReg' is unconnected for instance 'U_dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w120_d2_S_ShiftReg' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w120_d2_S.v:53]
WARNING: [Synth 8-7023] instance 'U_dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w120_d2_S_ShiftReg' of module 'dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w120_d2_S_ShiftReg' has 6 connections declared, but only 5 given [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w120_d2_S.v:53]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w120_d2_S' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w120_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B.v:11]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B_ram' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B.v:188]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B_ram' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B.v:188]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B.v:11]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d2_S' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d2_S_ShiftReg' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d2_S.v:130]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d2_S_ShiftReg' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d2_S.v:130]
WARNING: [Synth 8-7071] port 'reset' of module 'dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d2_S_ShiftReg' is unconnected for instance 'U_dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d2_S_ShiftReg' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d2_S.v:53]
WARNING: [Synth 8-7023] instance 'U_dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d2_S_ShiftReg' of module 'dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d2_S_ShiftReg' has 6 connections declared, but only 5 given [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d2_S.v:53]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d2_S' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0_ShiftReg' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0.v:117]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0_ShiftReg' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0.v:117]
WARNING: [Synth 8-7071] port 'reset' of module 'dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0_ShiftReg' is unconnected for instance 'U_dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0_ShiftReg' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0_ShiftReg' of module 'dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0_ShiftReg' has 6 connections declared, but only 5 given [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0.v:50]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0_ShiftReg' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0.v:117]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0_ShiftReg' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0.v:117]
WARNING: [Synth 8-7071] port 'reset' of module 'dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0_ShiftReg' is unconnected for instance 'U_dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0_ShiftReg' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0_ShiftReg' of module 'dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0_ShiftReg' has 6 connections declared, but only 5 given [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0.v:50]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_FrmbufWrHlsDataFlow' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_FrmbufWrHlsDataFlow.v:9]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_CTRL_s_axi' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_CTRL_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_CTRL_s_axi.v:256]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_CTRL_s_axi' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_CTRL_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_store' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:829]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_fifo' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2670]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_srl' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2848]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_srl' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2848]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_fifo' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2670]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized0' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2670]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_mem' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_mem' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized0' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2670]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized1' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2670]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_srl__parameterized0' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2848]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_srl__parameterized0' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2848]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized1' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2670]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized2' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2670]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_srl__parameterized1' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2848]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_srl__parameterized1' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2848]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized2' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2670]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_store' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:829]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_load' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:360]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized3' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2670]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_mem__parameterized0' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_mem__parameterized0' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized3' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2670]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_load' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:360]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_write' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_burst_converter' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2036]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2568]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2568]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_burst_converter' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2036]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized4' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2670]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_srl__parameterized2' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2848]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_srl__parameterized2' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2848]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized4' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2670]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_throttle' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2342]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized0' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2568]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized0' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2568]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized5' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2670]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_srl__parameterized3' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2848]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_srl__parameterized3' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2848]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized5' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2670]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized6' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2670]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_srl__parameterized4' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2848]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_srl__parameterized4' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2848]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized6' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2670]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_throttle' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2342]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized1' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2568]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized1' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2568]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2027]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2030]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_write' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_read' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:1524]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized2' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2568]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized2' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2568]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized7' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2670]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_srl__parameterized5' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2848]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_srl__parameterized5' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2848]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized7' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:2670]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:1708]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_read' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:1524]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_flushManager' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:1386]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_flushManager' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:1386]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mul_3ns_16s_16_1_1' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mul_3ns_16s_16_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mul_3ns_16s_16_1_1' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mul_3ns_16s_16_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mul_15ns_17ns_31_1_1' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mul_15ns_17ns_31_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mul_15ns_17ns_31_1_1' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_mul_15ns_17ns_31_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both__parameterized0' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both__parameterized0' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both__parameterized1' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both__parameterized1' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0_v_frmbuf_wr' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_v_frmbuf_wr.v:9]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_AWID' of module 'dpss_vck190_pt_v_frmbuf_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/synth/dpss_vck190_pt_v_frmbuf_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_AWUSER' of module 'dpss_vck190_pt_v_frmbuf_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/synth/dpss_vck190_pt_v_frmbuf_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_WID' of module 'dpss_vck190_pt_v_frmbuf_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/synth/dpss_vck190_pt_v_frmbuf_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_WUSER' of module 'dpss_vck190_pt_v_frmbuf_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/synth/dpss_vck190_pt_v_frmbuf_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_ARID' of module 'dpss_vck190_pt_v_frmbuf_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/synth/dpss_vck190_pt_v_frmbuf_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_ARUSER' of module 'dpss_vck190_pt_v_frmbuf_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/synth/dpss_vck190_pt_v_frmbuf_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_RID' of module 'dpss_vck190_pt_v_frmbuf_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/synth/dpss_vck190_pt_v_frmbuf_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_RUSER' of module 'dpss_vck190_pt_v_frmbuf_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/synth/dpss_vck190_pt_v_frmbuf_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_BID' of module 'dpss_vck190_pt_v_frmbuf_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/synth/dpss_vck190_pt_v_frmbuf_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_BUSER' of module 'dpss_vck190_pt_v_frmbuf_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/synth/dpss_vck190_pt_v_frmbuf_wr_0_0.v:269]
WARNING: [Synth 8-7023] instance 'inst' of module 'dpss_vck190_pt_v_frmbuf_wr_0_0_v_frmbuf_wr' has 74 connections declared, but only 64 given [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/synth/dpss_vck190_pt_v_frmbuf_wr_0_0.v:269]
INFO: [Synth 8-6155] done synthesizing module 'dpss_vck190_pt_v_frmbuf_wr_0_0' (0#1) [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/synth/dpss_vck190_pt_v_frmbuf_wr_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_urem_13ns_6ns_13_17_seq_1.v:149]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/hdl/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_CTRL_s_axi.v:344]
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w120_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w120_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d3_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w32_d4_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane1_num_data_valid[9] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane1_num_data_valid[8] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane1_num_data_valid[7] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane1_num_data_valid[6] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane1_num_data_valid[5] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane1_num_data_valid[4] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane1_num_data_valid[3] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane1_num_data_valid[2] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane1_num_data_valid[1] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane1_num_data_valid[0] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane1_fifo_cap[9] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane1_fifo_cap[8] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane1_fifo_cap[7] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane1_fifo_cap[6] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane1_fifo_cap[5] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane1_fifo_cap[4] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane1_fifo_cap[3] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane1_fifo_cap[2] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane1_fifo_cap[1] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes_plane1_fifo_cap[0] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_AWREADY in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_ARREADY in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RVALID in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[255] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[254] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[253] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[252] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[251] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[250] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[249] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[248] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[247] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[246] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[245] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[244] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[243] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[242] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[241] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[240] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[239] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[238] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[237] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[236] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[235] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[234] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[233] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[232] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[231] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[230] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[229] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[228] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[227] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[226] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[225] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[224] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[223] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[222] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[221] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[220] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[219] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[218] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[217] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[216] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[215] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[214] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[213] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[212] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[211] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[210] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[209] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[208] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[207] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[206] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[205] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[204] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[203] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[202] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[201] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[200] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[199] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[198] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[197] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[196] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[195] in module dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 2288.660 ; gain = 713.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 2288.660 ; gain = 713.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 2288.660 ; gain = 713.797
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.645 . Memory (MB): peak = 2288.660 ; gain = 0.000
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/dpss_vck190_pt_v_frmbuf_wr_0_0_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2521.445 ; gain = 46.875
Finished Parsing XDC File [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/dpss_vck190_pt_v_frmbuf_wr_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/dpss_vck190_pt_v_frmbuf_wr_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/dpss_vck190_pt_v_frmbuf_wr_0_0.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2522.434 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2554.535 ; gain = 32.102
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:01:03 . Memory (MB): peak = 2554.535 ; gain = 979.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvc1902-vsva2197-2MP-e-S
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:01:03 . Memory (MB): peak = 2554.535 ; gain = 979.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:01:03 . Memory (MB): peak = 2554.535 ; gain = 979.672
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'dpss_vck190_pt_v_frmbuf_wr_0_0_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'dpss_vck190_pt_v_frmbuf_wr_0_0_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 72 for RAM "dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B_ram:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 72 for RAM "dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B_ram:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 72 for RAM "dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B_ram:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 40 for RAM "dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B_ram:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'dpss_vck190_pt_v_frmbuf_wr_0_0_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'dpss_vck190_pt_v_frmbuf_wr_0_0_CTRL_s_axi'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 72 for RAM "dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_mem:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 72 for RAM "dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_mem:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 72 for RAM "dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_mem:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 72 for RAM "dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_mem:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 72 for RAM "dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 72 for RAM "dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 72 for RAM "dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 42 for RAM "dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_mem__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:01:10 . Memory (MB): peak = 2554.535 ; gain = 979.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 6     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 2     
	   3 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 6     
	   2 Input   12 Bit       Adders := 12    
	   2 Input   11 Bit       Adders := 2     
	   3 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 7     
	   3 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 6     
	   2 Input    8 Bit       Adders := 9     
	   2 Input    7 Bit       Adders := 7     
	   2 Input    5 Bit       Adders := 14    
	   2 Input    4 Bit       Adders := 20    
	   2 Input    3 Bit       Adders := 23    
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	              289 Bit    Registers := 1     
	              288 Bit    Registers := 1     
	              258 Bit    Registers := 1     
	              257 Bit    Registers := 2     
	              256 Bit    Registers := 6     
	              214 Bit    Registers := 1     
	              120 Bit    Registers := 6     
	               64 Bit    Registers := 6     
	               40 Bit    Registers := 3     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 17    
	               31 Bit    Registers := 1     
	               27 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 5     
	               16 Bit    Registers := 11    
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 21    
	               12 Bit    Registers := 13    
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 331   
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 86    
	                7 Bit    Registers := 12    
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 25    
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 294   
+---RAMs : 
	             119K Bit	(479 X 256 bit)          RAMs := 2     
	              64K Bit	(255 X 258 bit)          RAMs := 1     
	               4K Bit	(15 X 288 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  257 Bit        Muxes := 1     
	   2 Input  256 Bit        Muxes := 8     
	   3 Input  214 Bit        Muxes := 1     
	   2 Input  214 Bit        Muxes := 1     
	 215 Input  214 Bit        Muxes := 1     
	   2 Input  120 Bit        Muxes := 5     
	   2 Input  111 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 2     
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 1     
	  34 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 15    
	  12 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 1     
	   6 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 2     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 2     
	   4 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 4     
	   2 Input   12 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 1     
	  12 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 263   
	   3 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 13    
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 11    
	   2 Input    6 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 18    
	   2 Input    4 Bit        Muxes := 36    
	   4 Input    4 Bit        Muxes := 1     
	  12 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 5     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 16    
	   2 Input    2 Bit        Muxes := 88    
	   3 Input    2 Bit        Muxes := 15    
	   4 Input    2 Bit        Muxes := 12    
	   2 Input    1 Bit        Muxes := 280   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:164)
BRAMs: 1934 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_12ns_14ns_25_1_1_U191/tmp_product, operation Mode is: (A:0x1556)*B2.
DSP Report: register mul_12ns_14ns_25_1_1_U191/tmp_product is absorbed into DSP mul_12ns_14ns_25_1_1_U191/tmp_product.
DSP Report: operator mul_12ns_14ns_25_1_1_U191/tmp_product is absorbed into DSP mul_12ns_14ns_25_1_1_U191/tmp_product.
DSP Report: Generating DSP mul_ln181_reg_404_reg, operation Mode is: ((A:0xaaab)*B)'.
DSP Report: register mul_ln181_reg_404_reg is absorbed into DSP mul_ln181_reg_404_reg.
DSP Report: operator mul_15ns_17ns_31_1_1_U245/tmp_product is absorbed into DSP mul_ln181_reg_404_reg.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 72 for RAM "inst/grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane0_U/U_dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 72 for RAM "inst/grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane0_U/U_dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 72 for RAM "inst/grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane0_U/U_dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 40 for RAM "inst/grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane0_U/U_dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 72 for RAM "inst/grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane1_U/U_dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 72 for RAM "inst/grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane1_U/U_dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 72 for RAM "inst/grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane1_U/U_dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 40 for RAM "inst/grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane1_U/U_dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B_ram/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 72 for RAM "inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 72 for RAM "inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 72 for RAM "inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 72 for RAM "inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 72 for RAM "inst/mm_video_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 72 for RAM "inst/mm_video_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 72 for RAM "inst/mm_video_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 42 for RAM "inst/mm_video_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module dpss_vck190_pt_v_frmbuf_wr_0_0_v_frmbuf_wr.
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module dpss_vck190_pt_v_frmbuf_wr_0_0_v_frmbuf_wr.
WARNING: [Synth 8-3332] Sequential element (rreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (rreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi_read.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:01:36 . Memory (MB): peak = 2624.633 ; gain = 1049.770
---------------------------------------------------------------------------------
 Sort Area is  mul_12ns_14ns_25_1_1_U191/tmp_product_0 : 0 0 : 461 461 : Used 1 time 100
 Sort Area is  mul_ln181_reg_404_reg_2 : 0 0 : 763 763 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-----------------------------------------------------------+------------+---------------+----------------+
|Module Name                                                | RTL Object | Depth x Width | Implemented As | 
+-----------------------------------------------------------+------------+---------------+----------------+
|dpss_vck190_pt_v_frmbuf_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R | rom0       | 64x3          | LUT            | 
|dpss_vck190_pt_v_frmbuf_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R     | rom0       | 64x3          | LUT            | 
|dpss_vck190_pt_v_frmbuf_wr_0_0_v_frmbuf_wr                 | p_0_out    | 64x3          | LUT            | 
|dpss_vck190_pt_v_frmbuf_wr_0_0_v_frmbuf_wr                 | p_0_out    | 64x3          | LUT            | 
+-----------------------------------------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+---------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                      | RTL Object                                                                                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst                             | grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane0_U/U_dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B_ram/mem_reg | 479 x 256(WRITE_FIRST) |   | R | 479 x 256(READ_FIRST)  | W |   | Port A and B     | 0      | 4      | 1,1,1,1         | 
|inst                             | grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane1_U/U_dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B_ram/mem_reg | 479 x 256(WRITE_FIRST) |   | R | 479 x 256(READ_FIRST)  | W |   | Port A and B     | 0      | 4      | 1,1,1,1         | 
|inst/mm_video_m_axi_U/store_unit | buff_wdata/U_fifo_mem/mem_reg                                                                                    | 15 x 288(WRITE_FIRST)  |   | R | 15 x 288(READ_FIRST)   | W |   | Port A and B     | 0      | 4      | 1,1,1,1         | 
+---------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                         | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dpss_vck190_pt_v_frmbuf_wr_0_0_MultiPixStream2Bytes | (A:0x1556)*B2   | 13     | 14     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dpss_vck190_pt_v_frmbuf_wr_0_0_v_frmbuf_wr          | ((A:0xaaab)*B)' | 16     | 17     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+----------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:02:08 . Memory (MB): peak = 3256.445 ; gain = 1681.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:02:12 . Memory (MB): peak = 3380.184 ; gain = 1805.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                      | RTL Object                                                                                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst                             | grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane0_U/U_dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B_ram/mem_reg | 479 x 256(WRITE_FIRST) |   | R | 479 x 256(READ_FIRST)  | W |   | Port A and B     | 0      | 4      | 1,1,1,1         | 
|inst                             | grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane1_U/U_dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B_ram/mem_reg | 479 x 256(WRITE_FIRST) |   | R | 479 x 256(READ_FIRST)  | W |   | Port A and B     | 0      | 4      | 1,1,1,1         | 
|inst/mm_video_m_axi_U/store_unit | buff_wdata/U_fifo_mem/mem_reg                                                                                    | 15 x 288(WRITE_FIRST)  |   | R | 15 x 288(READ_FIRST)   | W |   | Port A and B     | 0      | 4      | 1,1,1,1         | 
+---------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13_fu_436/or_ln948_3_reg_3936_reg[0]_fret) is unused and will be removed from module dpss_vck190_pt_v_frmbuf_wr_0_0_v_frmbuf_wr.
WARNING: [Synth 8-3332] Sequential element (grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5_fu_519_ap_start_reg_reg_fret) is unused and will be removed from module dpss_vck190_pt_v_frmbuf_wr_0_0_v_frmbuf_wr.
WARNING: [Synth 8-3332] Sequential element (grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5_fu_519/or_ln679_reg_1682_reg[0]_fret) is unused and will be removed from module dpss_vck190_pt_v_frmbuf_wr_0_0_v_frmbuf_wr.
INFO: [Synth 8-5816] Retiming module `dpss_vck190_pt_v_frmbuf_wr_0_0_v_frmbuf_wr`
   Worst Slack before retiming is 541 and worst slack after retiming is 1291
   Numbers of local forward move = 43, and local backward move = 1

	Retimed registers names:
		inst/grp_FrmbufWrHlsDataFlow_fu_186/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_170_ap_start_reg_reg_fret
		inst/grp_FrmbufWrHlsDataFlow_fu_186/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_170_ap_start_reg_reg_fret__0
		inst/grp_FrmbufWrHlsDataFlow_fu_186/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_170_ap_start_reg_reg_fret__1
		inst/grp_FrmbufWrHlsDataFlow_fu_186/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_170_ap_start_reg_reg_fret__2
		inst/grp_FrmbufWrHlsDataFlow_fu_186/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_170_ap_start_reg_reg_fret__3
		inst/grp_FrmbufWrHlsDataFlow_fu_186/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_170_ap_start_reg_reg_fret__4
		inst/grp_FrmbufWrHlsDataFlow_fu_186/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_170_ap_start_reg_reg_fret__5
		inst/grp_FrmbufWrHlsDataFlow_fu_186/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_170_ap_start_reg_reg_fret__6
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/ap_CS_fsm_reg[25]_fret
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/ap_CS_fsm_reg[25]_fret__0
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/ap_CS_fsm_reg[29]_fret
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1_fu_549/ap_CS_fsm_reg[0]_fret
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1_fu_549/icmp_ln632_reg_1757_reg[0]_fret
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1_fu_549/icmp_ln632_reg_1757_reg[0]_fret__0
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1_fu_549/or_ln637_1_reg_1830_reg[0]_fret
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1_fu_549/x_fu_190_reg[1]_fret
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1_fu_549/x_fu_190_reg[2]_fret
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1_fu_549/x_fu_190_reg[3]_fret
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5_fu_519/icmp_ln674_reg_1671_reg[0]_fret
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5_fu_519/or_ln679_3_reg_1739_reg[0]_fret
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5_fu_519_ap_start_reg_reg_fret
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5_fu_519_ap_start_reg_reg_fret__0
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5_fu_519_ap_start_reg_reg_fret__1
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5_fu_519_ap_start_reg_reg_fret__10
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5_fu_519_ap_start_reg_reg_fret__11
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5_fu_519_ap_start_reg_reg_fret__2
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5_fu_519_ap_start_reg_reg_fret__3
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5_fu_519_ap_start_reg_reg_fret__4
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5_fu_519_ap_start_reg_reg_fret__5
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5_fu_519_ap_start_reg_reg_fret__6
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5_fu_519_ap_start_reg_reg_fret__7
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5_fu_519_ap_start_reg_reg_fret__8
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5_fu_519_ap_start_reg_reg_fret__9
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9_fu_481/ap_CS_fsm_reg[0]_fret
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9_fu_481/or_ln811_1_reg_2116_reg[0]_fret
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9_fu_481/or_ln811_2_reg_2125_reg[0]_fret
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9_fu_481/x_2_fu_184_reg[0]_fret
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9_fu_481/x_2_fu_184_reg[1]_fret
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9_fu_481/x_2_fu_184_reg[1]_fret__0
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9_fu_481/x_2_fu_184_reg[2]_fret
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9_fu_481/x_2_fu_184_reg[2]_fret__0
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9_fu_481/x_2_fu_184_reg[3]_fret
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9_fu_481/x_2_fu_184_reg[3]_fret__0
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9_fu_481_ap_start_reg_reg_fret
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9_fu_481_ap_start_reg_reg_fret__0
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9_fu_481_ap_start_reg_reg_fret__1
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9_fu_481_ap_start_reg_reg_fret__2
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9_fu_481_ap_start_reg_reg_fret__3
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9_fu_481_ap_start_reg_reg_fret__4
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9_fu_481_ap_start_reg_reg_fret__5
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9_fu_481_ap_start_reg_reg_fret__6
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13_fu_436/ap_CS_fsm_reg[0]_fret
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13_fu_436/ap_CS_fsm_reg[0]_fret__0
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13_fu_436/ap_CS_fsm_reg[0]_fret__1
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13_fu_436/ap_CS_fsm_reg[0]_fret__2
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13_fu_436/ap_CS_fsm_reg[0]_fret__3
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13_fu_436/ap_CS_fsm_reg[0]_fret__4
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13_fu_436/ap_CS_fsm_reg[0]_fret__5
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13_fu_436/icmp_ln943_reg_3702_reg[0]_fret
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13_fu_436/icmp_ln943_reg_3702_reg[0]_fret__0
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13_fu_436/icmp_ln943_reg_3702_reg[0]_fret__1
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13_fu_436/icmp_ln943_reg_3702_reg[0]_fret__2
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13_fu_436/icmp_ln943_reg_3702_reg[0]_fret__3
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13_fu_436/icmp_ln943_reg_3702_reg[0]_fret__4
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13_fu_436/or_ln948_3_reg_3936_reg[0]_fret
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13_fu_436/or_ln948_4_reg_3940_reg[0]_fret
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13_fu_436/or_ln948_reg_3717_reg[0]_fret
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13_fu_436_ap_start_reg_reg_fret
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13_fu_436_ap_start_reg_reg_fret__0
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13_fu_436_ap_start_reg_reg_fret__1
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13_fu_436_ap_start_reg_reg_fret__2
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13_fu_436_ap_start_reg_reg_fret__3
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13_fu_436_ap_start_reg_reg_fret__4
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/urem_13ns_6ns_13_17_seq_1_U190/dpss_vck190_pt_v_frmbuf_wr_0_0_urem_13ns_6ns_13_17_seq_1_divseq_u/remd_tmp_reg[1]_bret
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/urem_13ns_6ns_13_17_seq_1_U190/dpss_vck190_pt_v_frmbuf_wr_0_0_urem_13ns_6ns_13_17_seq_1_divseq_u/remd_tmp_reg[1]_bret__0
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/urem_13ns_6ns_13_17_seq_1_U190/dpss_vck190_pt_v_frmbuf_wr_0_0_urem_13ns_6ns_13_17_seq_1_divseq_u/remd_tmp_reg[1]_bret__1
		inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/urem_13ns_6ns_13_17_seq_1_U190/dpss_vck190_pt_v_frmbuf_wr_0_0_urem_13ns_6ns_13_17_seq_1_divseq_u/remd_tmp_reg[1]_bret__2
		inst/grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane0_U/dout_vld_reg_fret
		inst/grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane0_U/full_n_reg_fret
		inst/grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane1_U/dout_vld_reg_fret
		inst/grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane1_U/num_data_cnt_reg[0]_fret
		inst/grp_FrmbufWrHlsDataFlow_fu_186/img_U/empty_n_reg_fret
		inst/grp_FrmbufWrHlsDataFlow_fu_186/img_U/empty_n_reg_fret__0
		inst/grp_FrmbufWrHlsDataFlow_fu_186/img_U/empty_n_reg_fret__0__0
		inst/grp_FrmbufWrHlsDataFlow_fu_186/img_U/empty_n_reg_fret__1
		inst/grp_FrmbufWrHlsDataFlow_fu_186/img_U/empty_n_reg_fret__2
 

INFO: [Synth 8-5816] Retiming module `dpss_vck190_pt_v_frmbuf_wr_0_0_v_frmbuf_wr' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `dpss_vck190_pt_v_frmbuf_wr_0_0`
   Worst Slack before retiming is 1291 and worst slack after retiming is 1291
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `dpss_vck190_pt_v_frmbuf_wr_0_0' done


INFO: [Synth 8-7052] The timing for the instance inst/grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane0_U/U_dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane0_U/U_dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B_ram/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane0_U/U_dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B_ram/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane0_U/U_dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B_ram/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane1_U/U_dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane1_U/U_dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B_ram/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane1_U/U_dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B_ram/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane1_U/U_dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B_ram/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:02:21 . Memory (MB): peak = 3380.723 ; gain = 1805.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:02:25 . Memory (MB): peak = 3380.723 ; gain = 1805.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:02:25 . Memory (MB): peak = 3380.723 ; gain = 1805.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:02:25 . Memory (MB): peak = 3380.723 ; gain = 1805.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:02:25 . Memory (MB): peak = 3380.723 ; gain = 1805.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:02:26 . Memory (MB): peak = 3380.723 ; gain = 1805.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:02:26 . Memory (MB): peak = 3380.723 ; gain = 1805.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[3] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[2] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[2] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[101]   | 64     | 64         | 0      | 256     | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[6]     | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[101]   | 1      | 1          | 0      | 4       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[6]     | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[6]     | 40     | 40         | 40     | 0       | 0      | 0      | 0      | 
|dsrl__8     | mem_reg[14]    | 289    | 289        | 289    | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[14]    | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+


Retiming Report:
+--------------------+----+
|Retiming summary:   |    | 
+--------------------+----+
|Forward Retiming    | 43 | 
|Backward Retiming   | 1  | 
|New registers added | 86 | 
|Registers deleted   | 1  | 
+--------------------+----+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                         | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dpss_vck190_pt_v_frmbuf_wr_0_0_v_frmbuf_wr          | (A'*B)'     | 15     | 16     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dpss_vck190_pt_v_frmbuf_wr_0_0_MultiPixStream2Bytes | (A'*B)'     | 12     | 13     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+----------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |DSP_ALUADD        |     2|
|2     |DSP_ALUMUX        |     2|
|3     |DSP_ALUREG        |     2|
|4     |DSP_A_B_DATA58    |     2|
|5     |DSP_C_DATA58      |     2|
|7     |DSP_MULTIPLIER58  |     2|
|8     |DSP_M_DATA58      |     2|
|9     |DSP_OUTPUT58      |     2|
|10    |DSP_PATDET        |     2|
|11    |DSP_PREADD58      |     2|
|12    |DSP_PREADD_DATA58 |     2|
|13    |DSP_SRCMX_OPTINV  |     2|
|14    |LOOKAHEAD8        |    50|
|20    |LUT1              |    57|
|21    |LUT2              |   200|
|22    |LUT3              |  2114|
|23    |LUT4              |  1127|
|24    |LUT5              |   916|
|25    |LUT6              |  1247|
|26    |LUT6CY            |   338|
|27    |LUT6              |     6|
|28    |RAMB36E5_INT      |    12|
|30    |SRL16E            |   398|
|31    |SRLC32E           |   156|
|32    |FDRE              |  6701|
|33    |FDSE              |    43|
+------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:02:26 . Memory (MB): peak = 3380.723 ; gain = 1805.859
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 935 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:02:03 . Memory (MB): peak = 3380.723 ; gain = 1539.984
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:02:26 . Memory (MB): peak = 3380.723 ; gain = 1805.859
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 3392.773 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 358 Unisim elements for replacement
WARNING: [Netlist 29-151] Pin 'WEBWE[8]' on instance 'inst/grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane0_U/U_dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B_ram/mem_reg_bram_0' of cell type 'RAMB36E5' does not have an equivalent function on the new cell type 'RAMB36E5_INT'. Net 'push' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'WEBWE[8]' on instance 'inst/grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane0_U/U_dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B_ram/mem_reg_bram_1' of cell type 'RAMB36E5' does not have an equivalent function on the new cell type 'RAMB36E5_INT'. Net 'push' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'WEBWE[8]' on instance 'inst/grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane0_U/U_dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B_ram/mem_reg_bram_2' of cell type 'RAMB36E5' does not have an equivalent function on the new cell type 'RAMB36E5_INT'. Net 'push' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'WEBWE[8]' on instance 'inst/grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane0_U/U_dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B_ram/mem_reg_bram_3' of cell type 'RAMB36E5' does not have an equivalent function on the new cell type 'RAMB36E5_INT'. Net 'push' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'WEBWE[8]' on instance 'inst/grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane1_U/U_dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B_ram/mem_reg_bram_0' of cell type 'RAMB36E5' does not have an equivalent function on the new cell type 'RAMB36E5_INT'. Net 'mem_reg_bram_0_i_75__0_0[0]' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'WEBWE[8]' on instance 'inst/grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane1_U/U_dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B_ram/mem_reg_bram_1' of cell type 'RAMB36E5' does not have an equivalent function on the new cell type 'RAMB36E5_INT'. Net 'mem_reg_bram_0_i_75__0_0[0]' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'WEBWE[8]' on instance 'inst/grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane1_U/U_dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B_ram/mem_reg_bram_2' of cell type 'RAMB36E5' does not have an equivalent function on the new cell type 'RAMB36E5_INT'. Net 'mem_reg_bram_0_i_75__0_0[0]' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'WEBWE[8]' on instance 'inst/grp_FrmbufWrHlsDataFlow_fu_186/bytePlanes_plane1_U/U_dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B_ram/mem_reg_bram_3' of cell type 'RAMB36E5' does not have an equivalent function on the new cell type 'RAMB36E5_INT'. Net 'mem_reg_bram_0_i_75__0_0[0]' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'WEBWE[8]' on instance 'inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_bram_0' of cell type 'RAMB36E5' does not have an equivalent function on the new cell type 'RAMB36E5_INT'. Net 'push_1' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'WEBWE[8]' on instance 'inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_bram_1' of cell type 'RAMB36E5' does not have an equivalent function on the new cell type 'RAMB36E5_INT'. Net 'push_1' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'WEBWE[8]' on instance 'inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_bram_2' of cell type 'RAMB36E5' does not have an equivalent function on the new cell type 'RAMB36E5_INT'. Net 'push_1' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'WEBWE[8]' on instance 'inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_bram_3' of cell type 'RAMB36E5' does not have an equivalent function on the new cell type 'RAMB36E5_INT'. Net 'push_1' that is connected to this pin will not be connected to the replacement instance.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3422.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 358 instances were transformed.
  DSP58 => DSP58 (DSP_ALUADD, DSP_ALUMUX, DSP_ALUREG, DSP_A_B_DATA58, DSP_C_DATA58, DSP_MULTIPLIER58, DSP_M_DATA58, DSP_OUTPUT58, DSP_PATDET, DSP_PREADD58, DSP_PREADD_DATA58, DSP_SRCMX_OPTINV, VCC): 2 instances
  LUT6CY => LUT6CY (LUTCY1, LUTCY2): 338 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 6 instances
  RAMB36E5 => RAMB36E5_INT: 12 instances

The system cannot find the path specified.
Synth Design complete | Checksum: 551ebbe0
INFO: [Common 17-83] Releasing license: Synthesis
234 Infos, 148 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:03:32 . Memory (MB): peak = 3422.078 ; gain = 2757.832
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3422.078 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/dpss_vck190_pt_v_frmbuf_wr_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP dpss_vck190_pt_v_frmbuf_wr_0_0, cache-ID = 6d187740bc577d10
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 3422.078 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/dpss_vck190_pt_v_frmbuf_wr_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dpss_vck190_pt_v_frmbuf_wr_0_0_utilization_synth.rpt -pb dpss_vck190_pt_v_frmbuf_wr_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May  9 19:12:32 2024...
