Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Thu Nov 11 02:09:18 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: R_147 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_37 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  R_147/CK (DFF_X2)                      0.0000     0.0000 r
  R_147/Q (DFF_X2)                       0.6964     0.6964 f
  U717/ZN (XNOR2_X2)                     0.3191     1.0155 r
  U719/ZN (XNOR2_X2)                     0.3230     1.3384 r
  U911/ZN (XNOR2_X1)                     0.3768     1.7152 r
  U1134/ZN (INV_X1)                      0.0796     1.7948 f
  U1132/ZN (NOR3_X1)                     0.3367     2.1315 r
  R_37/D (DFF_X1)                        0.0000     2.1315 r
  data arrival time                                 2.1315

  clock clk (rise edge)                  2.4330     2.4330
  clock network delay (ideal)            0.0000     2.4330
  clock uncertainty                     -0.0500     2.3830
  R_37/CK (DFF_X1)                       0.0000     2.3830 r
  library setup time                    -0.2494     2.1336
  data required time                                2.1336
  -----------------------------------------------------------
  data required time                                2.1336
  data arrival time                                -2.1315
  -----------------------------------------------------------
  slack (MET)                                       0.0020


1
