#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Nov  7 14:28:48 2024
# Process ID: 10296
# Current directory: D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11208 D:\esisar\SOC\soc_git\SOC_AES_PROJECT\SOC_Interrupt_try\AES_Project\AES_Project.xpr
# Log file: D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/vivado.log
# Journal file: D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.xpr
update_compile_order -fileset sources_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv inpg.fr:user:AES_Custom_VHDL:1.0 [get_ips  system_design_AES_Custom_VHDL_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips system_design_AES_Custom_VHDL_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd]
catch { config_ip_cache -export [get_ips -all system_design_AES_Custom_VHDL_0_0] }
catch { config_ip_cache -export [get_ips -all system_design_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd]
launch_runs -jobs 12 system_design_AES_Custom_VHDL_0_0_synth_1
export_simulation -of_objects [get_files D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd] -directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.ip_user_files/sim_scripts -ip_user_files_dir D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.ip_user_files -ipstatic_source_dir D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.cache/compile_simlib/modelsim} {questa=D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.cache/compile_simlib/questa} {riviera=D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.cache/compile_simlib/riviera} {activehdl=D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::edit_ip_in_project -upgrade true -name AES_Custom_VHDL_v1_0_project -directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.tmp/AES_Custom_VHDL_v1_0_project d:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_Custom_VHDL_1.0/component.xml
update_compile_order -fileset sources_1
current_project AES_Project
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_run impl_1
write_hw_platform -fixed -force  -file D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/system_design_wrapper.xsa
write_hw_platform -fixed -force  -include_bit -file D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/system_design_wrapper.xsa
write_hw_platform -fixed -force  -include_bit -file D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/system_design_wrapper.xsa
current_project AES_Custom_VHDL_v1_0_project
current_project AES_Project
open_bd_design {D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv inpg.fr:user:AES_Custom_VHDL:1.0 [get_ips  system_design_AES_Custom_VHDL_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips system_design_AES_Custom_VHDL_0_0] -no_script -sync -force -quiet
current_project AES_Custom_VHDL_v1_0_project
current_project AES_Project
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project AES_Custom_VHDL_v1_0_project
current_project AES_Project
upgrade_ip -vlnv inpg.fr:user:AES_Custom_VHDL:1.0 [get_ips  system_design_AES_Custom_VHDL_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips system_design_AES_Custom_VHDL_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd]
catch { config_ip_cache -export [get_ips -all system_design_AES_Custom_VHDL_0_0] }
catch { config_ip_cache -export [get_ips -all system_design_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd]
launch_runs -jobs 12 system_design_AES_Custom_VHDL_0_0_synth_1
export_simulation -of_objects [get_files D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd] -directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.ip_user_files/sim_scripts -ip_user_files_dir D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.ip_user_files -ipstatic_source_dir D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.cache/compile_simlib/modelsim} {questa=D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.cache/compile_simlib/questa} {riviera=D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.cache/compile_simlib/riviera} {activehdl=D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/system_design_wrapper.xsa
write_hw_platform -fixed -force  -include_bit -file D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/system_design_wrapper.xsa
report_ip_status -name ip_status 
report_ip_status -name ip_status 
validate_bd_design -force
current_project AES_Custom_VHDL_v1_0_project
current_project AES_Project
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project AES_Custom_VHDL_v1_0_project
current_project AES_Project
upgrade_ip -vlnv inpg.fr:user:AES_Custom_VHDL:1.0 [get_ips  system_design_AES_Custom_VHDL_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips system_design_AES_Custom_VHDL_0_0] -no_script -sync -force -quiet
current_project AES_Custom_VHDL_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {d:\esisar\SOC\soc_git\SOC_AES_PROJECT\SOC_Interrupt_try\ip_repo\AES_Custom_VHDL_1.0\inpg.fr_user_AES_Custom_VHDL_1.0.zip} [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_Custom_VHDL_1.0
upgrade_ip -vlnv inpg.fr:user:AES_Custom_VHDL:1.0 [get_ips  system_design_AES_Custom_VHDL_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips system_design_AES_Custom_VHDL_0_0] -no_script -sync -force -quiet
reset_target all [get_files  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd]
export_ip_user_files -of_objects  [get_files  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd]
ipx::edit_ip_in_project -upgrade true -name AES_Custom_VHDL_v1_0_project -directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.tmp/AES_Custom_VHDL_v1_0_project d:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_Custom_VHDL_1.0/component.xml
update_compile_order -fileset sources_1
close_project
generate_target all [get_files  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd]
catch { config_ip_cache -export [get_ips -all system_design_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all system_design_AES_Custom_VHDL_0_0] }
catch { config_ip_cache -export [get_ips -all system_design_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all system_design_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd]
launch_runs -jobs 12 system_design_AES_Custom_VHDL_0_0_synth_1
export_simulation -of_objects [get_files D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd] -directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.ip_user_files/sim_scripts -ip_user_files_dir D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.ip_user_files -ipstatic_source_dir D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.cache/compile_simlib/modelsim} {questa=D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.cache/compile_simlib/questa} {riviera=D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.cache/compile_simlib/riviera} {activehdl=D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs system_design_AES_Custom_VHDL_0_0_synth_1]
report_ip_status -name ip_status 
reset_target all [get_files  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd]
export_ip_user_files -of_objects  [get_files  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd]
make_wrapper -files [get_files D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd] -top
generate_target all [get_files  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd]
catch { config_ip_cache -export [get_ips -all system_design_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all system_design_AES_Custom_VHDL_0_0] }
catch { config_ip_cache -export [get_ips -all system_design_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all system_design_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd]
export_simulation -of_objects [get_files D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd] -directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.ip_user_files/sim_scripts -ip_user_files_dir D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.ip_user_files -ipstatic_source_dir D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.cache/compile_simlib/modelsim} {questa=D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.cache/compile_simlib/questa} {riviera=D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.cache/compile_simlib/riviera} {activehdl=D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
write_hw_platform -fixed -force  -file D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/system_design_wrapper.xsa
write_hw_platform -fixed -force  -include_bit -file D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/system_design_wrapper.xsa
ipx::edit_ip_in_project -upgrade true -name AES_Custom_VHDL_v1_0_project -directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project/AES_Project.tmp/AES_Custom_VHDL_v1_0_project d:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/ip_repo/AES_Custom_VHDL_1.0/component.xml
update_compile_order -fileset sources_1
launch_simulation
close_project
