TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE    1

       1                    ;******************************************************************************
       2                    ;* TMS320C6x C/C++ Codegen                                          PC v7.4.2 *
       3                    ;* Date/Time created: Sat Sep 26 11:09:10 2015                                *
       4                    ;******************************************************************************
       5                            .compiler_opts --abi=eabi --c64p_l1d_workaround=off --endian=little --hll_source=on --long_pre
       6                    
       7                    ;******************************************************************************
       8                    ;* GLOBAL FILE PARAMETERS                                                     *
       9                    ;*                                                                            *
      10                    ;*   Architecture      : TMS320C66xx                                          *
      11                    ;*   Optimization      : Enabled at level 3                                   *
      12                    ;*   Optimizing for    : Speed                                                *
      13                    ;*                       Based on options: -o3, no -ms                        *
      14                    ;*   Endian            : Little                                               *
      15                    ;*   Interrupt Thrshld : 10000                                                *
      16                    ;*   Data Access Model : Far                                                  *
      17                    ;*   Pipelining        : Enabled                                              *
      18                    ;*   Speculate Loads   : Enabled with threshold = 0                           *
      19                    ;*   Memory Aliases    : Presume are aliases (pessimistic)                    *
      20                    ;*   Debug Info        : DWARF Debug w/Optimization                           *
      21                    ;*                                                                            *
      22                    ;******************************************************************************
      23                    
      24                            .asg    A15, FP
      25                            .asg    B14, DP
      26                            .asg    B15, SP
      27                            .global $bss
      28                    
      29                    
      30                    $C$DW$CU        .dwtag  DW_TAG_compile_unit
      31                            .dwattr $C$DW$CU, DW_AT_name("./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_conv
      32                            .dwattr $C$DW$CU, DW_AT_producer("TI TMS320C6x C/C++ Codegen PC v7.4.2 Copyright (c) 1996-2012
      33                            .dwattr $C$DW$CU, DW_AT_TI_version(0x01)
      34                            .dwattr $C$DW$CU, DW_AT_comp_dir("c:\nightlybuilds\vlib\ti\vlib\vlib\examples")
      35                    
      36                    $C$DW$1 .dwtag  DW_TAG_subprogram, DW_AT_name("_itoll")
      37                            .dwattr $C$DW$1, DW_AT_TI_symbol_name("_itoll")
      38                            .dwattr $C$DW$1, DW_AT_type(*$C$DW$T$14)
      39                            .dwattr $C$DW$1, DW_AT_declaration
      40                            .dwattr $C$DW$1, DW_AT_external
      41                            .dwattr $C$DW$1, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/c
      42                            .dwattr $C$DW$1, DW_AT_decl_line(0xdf)
      43                            .dwattr $C$DW$1, DW_AT_decl_column(0x0b)
      44                    $C$DW$2 .dwtag  DW_TAG_formal_parameter
      45                            .dwattr $C$DW$2, DW_AT_type(*$C$DW$T$11)
      46                    $C$DW$3 .dwtag  DW_TAG_formal_parameter
      47                            .dwattr $C$DW$3, DW_AT_type(*$C$DW$T$11)
      48                            .dwendtag $C$DW$1
      49                    
      50                    
      51                    $C$DW$4 .dwtag  DW_TAG_subprogram, DW_AT_name("printf")
      52                            .dwattr $C$DW$4, DW_AT_TI_symbol_name("printf")
      53                            .dwattr $C$DW$4, DW_AT_type(*$C$DW$T$10)
      54                            .dwattr $C$DW$4, DW_AT_declaration
      55                            .dwattr $C$DW$4, DW_AT_external
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE    2

      56                            .dwattr $C$DW$4, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/s
      57                            .dwattr $C$DW$4, DW_AT_decl_line(0xb8)
      58                            .dwattr $C$DW$4, DW_AT_decl_column(0x19)
      59                    $C$DW$5 .dwtag  DW_TAG_formal_parameter
      60                            .dwattr $C$DW$5, DW_AT_type(*$C$DW$T$110)
      61                    $C$DW$6 .dwtag  DW_TAG_unspecified_parameters
      62                            .dwendtag $C$DW$4
      63                    
      64                    
      65                    $C$DW$7 .dwtag  DW_TAG_subprogram, DW_AT_name("sprintf")
      66                            .dwattr $C$DW$7, DW_AT_TI_symbol_name("sprintf")
      67                            .dwattr $C$DW$7, DW_AT_type(*$C$DW$T$10)
      68                            .dwattr $C$DW$7, DW_AT_declaration
      69                            .dwattr $C$DW$7, DW_AT_external
      70                            .dwattr $C$DW$7, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/s
      71                            .dwattr $C$DW$7, DW_AT_decl_line(0xbc)
      72                            .dwattr $C$DW$7, DW_AT_decl_column(0x19)
      73                    $C$DW$8 .dwtag  DW_TAG_formal_parameter
      74                            .dwattr $C$DW$8, DW_AT_type(*$C$DW$T$63)
      75                    $C$DW$9 .dwtag  DW_TAG_formal_parameter
      76                            .dwattr $C$DW$9, DW_AT_type(*$C$DW$T$110)
      77                    $C$DW$10        .dwtag  DW_TAG_unspecified_parameters
      78                            .dwendtag $C$DW$7
      79                    
      80                    
      81                    $C$DW$11        .dwtag  DW_TAG_subprogram, DW_AT_name("malloc")
      82                            .dwattr $C$DW$11, DW_AT_TI_symbol_name("malloc")
      83                            .dwattr $C$DW$11, DW_AT_type(*$C$DW$T$3)
      84                            .dwattr $C$DW$11, DW_AT_declaration
      85                            .dwattr $C$DW$11, DW_AT_external
      86                            .dwattr $C$DW$11, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/
      87                            .dwattr $C$DW$11, DW_AT_decl_line(0x82)
      88                            .dwattr $C$DW$11, DW_AT_decl_column(0x19)
      89                    $C$DW$12        .dwtag  DW_TAG_formal_parameter
      90                            .dwattr $C$DW$12, DW_AT_type(*$C$DW$T$56)
      91                            .dwendtag $C$DW$11
      92                    
      93                    
      94                    $C$DW$13        .dwtag  DW_TAG_subprogram, DW_AT_name("free")
      95                            .dwattr $C$DW$13, DW_AT_TI_symbol_name("free")
      96                            .dwattr $C$DW$13, DW_AT_declaration
      97                            .dwattr $C$DW$13, DW_AT_external
      98                            .dwattr $C$DW$13, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/
      99                            .dwattr $C$DW$13, DW_AT_decl_line(0x86)
     100                            .dwattr $C$DW$13, DW_AT_decl_column(0x19)
     101                    $C$DW$14        .dwtag  DW_TAG_formal_parameter
     102                            .dwattr $C$DW$14, DW_AT_type(*$C$DW$T$3)
     103                            .dwendtag $C$DW$13
     104                    
     105                    
     106                    $C$DW$15        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_cache_inval")
     107                            .dwattr $C$DW$15, DW_AT_TI_symbol_name("VLIB_cache_inval")
     108                            .dwattr $C$DW$15, DW_AT_type(*$C$DW$T$10)
     109                            .dwattr $C$DW$15, DW_AT_declaration
     110                            .dwattr $C$DW$15, DW_AT_external
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE    3

     111                            .dwattr $C$DW$15, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\c
     112                            .dwattr $C$DW$15, DW_AT_decl_line(0x58)
     113                            .dwattr $C$DW$15, DW_AT_decl_column(0x05)
     114                    
     115                    $C$DW$16        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_profile_init")
     116                            .dwattr $C$DW$16, DW_AT_TI_symbol_name("VLIB_profile_init")
     117                            .dwattr $C$DW$16, DW_AT_declaration
     118                            .dwattr $C$DW$16, DW_AT_external
     119                            .dwattr $C$DW$16, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\c
     120                            .dwattr $C$DW$16, DW_AT_decl_line(0x7b)
     121                            .dwattr $C$DW$16, DW_AT_decl_column(0x06)
     122                    $C$DW$17        .dwtag  DW_TAG_formal_parameter
     123                            .dwattr $C$DW$17, DW_AT_type(*$C$DW$T$10)
     124                    $C$DW$18        .dwtag  DW_TAG_formal_parameter
     125                            .dwattr $C$DW$18, DW_AT_type(*$C$DW$T$63)
     126                            .dwendtag $C$DW$16
     127                    
     128                    
     129                    $C$DW$19        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_formula_add_test")
     130                            .dwattr $C$DW$19, DW_AT_TI_symbol_name("VLIB_formula_add_test")
     131                            .dwattr $C$DW$19, DW_AT_declaration
     132                            .dwattr $C$DW$19, DW_AT_external
     133                            .dwattr $C$DW$19, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\c
     134                            .dwattr $C$DW$19, DW_AT_decl_line(0x7d)
     135                            .dwattr $C$DW$19, DW_AT_decl_column(0x06)
     136                    $C$DW$20        .dwtag  DW_TAG_formal_parameter
     137                            .dwattr $C$DW$20, DW_AT_type(*$C$DW$T$10)
     138                    $C$DW$21        .dwtag  DW_TAG_formal_parameter
     139                            .dwattr $C$DW$21, DW_AT_type(*$C$DW$T$10)
     140                    $C$DW$22        .dwtag  DW_TAG_formal_parameter
     141                            .dwattr $C$DW$22, DW_AT_type(*$C$DW$T$10)
     142                    $C$DW$23        .dwtag  DW_TAG_formal_parameter
     143                            .dwattr $C$DW$23, DW_AT_type(*$C$DW$T$10)
     144                    $C$DW$24        .dwtag  DW_TAG_formal_parameter
     145                            .dwattr $C$DW$24, DW_AT_type(*$C$DW$T$63)
     146                    $C$DW$25        .dwtag  DW_TAG_formal_parameter
     147                            .dwattr $C$DW$25, DW_AT_type(*$C$DW$T$10)
     148                            .dwendtag $C$DW$19
     149                    
     150                    
     151                    $C$DW$26        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_skip_test")
     152                            .dwattr $C$DW$26, DW_AT_TI_symbol_name("VLIB_skip_test")
     153                            .dwattr $C$DW$26, DW_AT_declaration
     154                            .dwattr $C$DW$26, DW_AT_external
     155                            .dwattr $C$DW$26, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\c
     156                            .dwattr $C$DW$26, DW_AT_decl_line(0x7e)
     157                            .dwattr $C$DW$26, DW_AT_decl_column(0x06)
     158                    $C$DW$27        .dwtag  DW_TAG_formal_parameter
     159                            .dwattr $C$DW$27, DW_AT_type(*$C$DW$T$63)
     160                            .dwendtag $C$DW$26
     161                    
     162                    
     163                    $C$DW$28        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_profile_cycle_report")
     164                            .dwattr $C$DW$28, DW_AT_TI_symbol_name("VLIB_profile_cycle_report")
     165                            .dwattr $C$DW$28, DW_AT_declaration
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE    4

     166                            .dwattr $C$DW$28, DW_AT_external
     167                            .dwattr $C$DW$28, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\c
     168                            .dwattr $C$DW$28, DW_AT_decl_line(0x7f)
     169                            .dwattr $C$DW$28, DW_AT_decl_column(0x06)
     170                    $C$DW$29        .dwtag  DW_TAG_formal_parameter
     171                            .dwattr $C$DW$29, DW_AT_type(*$C$DW$T$10)
     172                    $C$DW$30        .dwtag  DW_TAG_formal_parameter
     173                            .dwattr $C$DW$30, DW_AT_type(*$C$DW$T$63)
     174                    $C$DW$31        .dwtag  DW_TAG_formal_parameter
     175                            .dwattr $C$DW$31, DW_AT_type(*$C$DW$T$63)
     176                            .dwendtag $C$DW$28
     177                    
     178                    
     179                    $C$DW$32        .dwtag  DW_TAG_subprogram, DW_AT_name("initStack")
     180                            .dwattr $C$DW$32, DW_AT_TI_symbol_name("initStack")
     181                            .dwattr $C$DW$32, DW_AT_declaration
     182                            .dwattr $C$DW$32, DW_AT_external
     183                            .dwattr $C$DW$32, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\c
     184                            .dwattr $C$DW$32, DW_AT_decl_line(0x80)
     185                            .dwattr $C$DW$32, DW_AT_decl_column(0x06)
     186                    $C$DW$33        .dwtag  DW_TAG_formal_parameter
     187                            .dwattr $C$DW$33, DW_AT_type(*$C$DW$T$25)
     188                            .dwendtag $C$DW$32
     189                    
     190                    
     191                    $C$DW$34        .dwtag  DW_TAG_subprogram, DW_AT_name("setStackDepth")
     192                            .dwattr $C$DW$34, DW_AT_TI_symbol_name("setStackDepth")
     193                            .dwattr $C$DW$34, DW_AT_declaration
     194                            .dwattr $C$DW$34, DW_AT_external
     195                            .dwattr $C$DW$34, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\c
     196                            .dwattr $C$DW$34, DW_AT_decl_line(0x81)
     197                            .dwattr $C$DW$34, DW_AT_decl_column(0x06)
     198                    
     199                    $C$DW$35        .dwtag  DW_TAG_subprogram, DW_AT_name("getSP")
     200                            .dwattr $C$DW$35, DW_AT_TI_symbol_name("getSP")
     201                            .dwattr $C$DW$35, DW_AT_type(*$C$DW$T$25)
     202                            .dwattr $C$DW$35, DW_AT_declaration
     203                            .dwattr $C$DW$35, DW_AT_external
     204                            .dwattr $C$DW$35, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\c
     205                            .dwattr $C$DW$35, DW_AT_decl_line(0x82)
     206                            .dwattr $C$DW$35, DW_AT_decl_column(0x0a)
     207                    
     208                    $C$DW$36        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_stack_memory")
     209                            .dwattr $C$DW$36, DW_AT_TI_symbol_name("VLIB_stack_memory")
     210                            .dwattr $C$DW$36, DW_AT_declaration
     211                            .dwattr $C$DW$36, DW_AT_external
     212                            .dwattr $C$DW$36, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\c
     213                            .dwattr $C$DW$36, DW_AT_decl_line(0x83)
     214                            .dwattr $C$DW$36, DW_AT_decl_column(0x06)
     215                    
     216                    $C$DW$37        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_compare_mem")
     217                            .dwattr $C$DW$37, DW_AT_TI_symbol_name("VLIB_compare_mem")
     218                            .dwattr $C$DW$37, DW_AT_type(*$C$DW$T$26)
     219                            .dwattr $C$DW$37, DW_AT_declaration
     220                            .dwattr $C$DW$37, DW_AT_external
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE    5

     221                            .dwattr $C$DW$37, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\../c
     222                            .dwattr $C$DW$37, DW_AT_decl_line(0x72)
     223                            .dwattr $C$DW$37, DW_AT_decl_column(0x11)
     224                    $C$DW$38        .dwtag  DW_TAG_formal_parameter
     225                            .dwattr $C$DW$38, DW_AT_type(*$C$DW$T$55)
     226                    $C$DW$39        .dwtag  DW_TAG_formal_parameter
     227                            .dwattr $C$DW$39, DW_AT_type(*$C$DW$T$55)
     228                    $C$DW$40        .dwtag  DW_TAG_formal_parameter
     229                            .dwattr $C$DW$40, DW_AT_type(*$C$DW$T$26)
     230                            .dwendtag $C$DW$37
     231                    
     232                    
     233                    $C$DW$41        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_fillBuffer")
     234                            .dwattr $C$DW$41, DW_AT_TI_symbol_name("VLIB_fillBuffer")
     235                            .dwattr $C$DW$41, DW_AT_declaration
     236                            .dwattr $C$DW$41, DW_AT_external
     237                            .dwattr $C$DW$41, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\../c
     238                            .dwattr $C$DW$41, DW_AT_decl_line(0x7a)
     239                            .dwattr $C$DW$41, DW_AT_decl_column(0x06)
     240                    $C$DW$42        .dwtag  DW_TAG_formal_parameter
     241                            .dwattr $C$DW$42, DW_AT_type(*$C$DW$T$19)
     242                    $C$DW$43        .dwtag  DW_TAG_formal_parameter
     243                            .dwattr $C$DW$43, DW_AT_type(*$C$DW$T$19)
     244                    $C$DW$44        .dwtag  DW_TAG_formal_parameter
     245                            .dwattr $C$DW$44, DW_AT_type(*$C$DW$T$3)
     246                    $C$DW$45        .dwtag  DW_TAG_formal_parameter
     247                            .dwattr $C$DW$45, DW_AT_type(*$C$DW$T$3)
     248                    $C$DW$46        .dwtag  DW_TAG_formal_parameter
     249                            .dwattr $C$DW$46, DW_AT_type(*$C$DW$T$21)
     250                    $C$DW$47        .dwtag  DW_TAG_formal_parameter
     251                            .dwattr $C$DW$47, DW_AT_type(*$C$DW$T$21)
     252                    $C$DW$48        .dwtag  DW_TAG_formal_parameter
     253                            .dwattr $C$DW$48, DW_AT_type(*$C$DW$T$21)
     254                    $C$DW$49        .dwtag  DW_TAG_formal_parameter
     255                            .dwattr $C$DW$49, DW_AT_type(*$C$DW$T$19)
     256                    $C$DW$50        .dwtag  DW_TAG_formal_parameter
     257                            .dwattr $C$DW$50, DW_AT_type(*$C$DW$T$63)
     258                            .dwendtag $C$DW$41
     259                    
     260                    
     261                    $C$DW$51        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_memalign")
     262                            .dwattr $C$DW$51, DW_AT_TI_symbol_name("VLIB_memalign")
     263                            .dwattr $C$DW$51, DW_AT_type(*$C$DW$T$3)
     264                            .dwattr $C$DW$51, DW_AT_declaration
     265                            .dwattr $C$DW$51, DW_AT_external
     266                            .dwattr $C$DW$51, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\../c
     267                            .dwattr $C$DW$51, DW_AT_decl_line(0xb1)
     268                            .dwattr $C$DW$51, DW_AT_decl_column(0x07)
     269                    $C$DW$52        .dwtag  DW_TAG_formal_parameter
     270                            .dwattr $C$DW$52, DW_AT_type(*$C$DW$T$56)
     271                    $C$DW$53        .dwtag  DW_TAG_formal_parameter
     272                            .dwattr $C$DW$53, DW_AT_type(*$C$DW$T$56)
     273                            .dwendtag $C$DW$51
     274                    
     275                    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE    6

     276                    $C$DW$54        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_malloc")
     277                            .dwattr $C$DW$54, DW_AT_TI_symbol_name("VLIB_malloc")
     278                            .dwattr $C$DW$54, DW_AT_type(*$C$DW$T$3)
     279                            .dwattr $C$DW$54, DW_AT_declaration
     280                            .dwattr $C$DW$54, DW_AT_external
     281                            .dwattr $C$DW$54, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\../c
     282                            .dwattr $C$DW$54, DW_AT_decl_line(0xb2)
     283                            .dwattr $C$DW$54, DW_AT_decl_column(0x07)
     284                    $C$DW$55        .dwtag  DW_TAG_formal_parameter
     285                            .dwattr $C$DW$55, DW_AT_type(*$C$DW$T$56)
     286                            .dwendtag $C$DW$54
     287                    
     288                    
     289                    $C$DW$56        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_align_free")
     290                            .dwattr $C$DW$56, DW_AT_TI_symbol_name("VLIB_align_free")
     291                            .dwattr $C$DW$56, DW_AT_declaration
     292                            .dwattr $C$DW$56, DW_AT_external
     293                            .dwattr $C$DW$56, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\../c
     294                            .dwattr $C$DW$56, DW_AT_decl_line(0xb6)
     295                            .dwattr $C$DW$56, DW_AT_decl_column(0x07)
     296                    $C$DW$57        .dwtag  DW_TAG_formal_parameter
     297                            .dwattr $C$DW$57, DW_AT_type(*$C$DW$T$3)
     298                            .dwendtag $C$DW$56
     299                    
     300                    
     301                    $C$DW$58        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_free")
     302                            .dwattr $C$DW$58, DW_AT_TI_symbol_name("VLIB_free")
     303                            .dwattr $C$DW$58, DW_AT_declaration
     304                            .dwattr $C$DW$58, DW_AT_external
     305                            .dwattr $C$DW$58, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\../c
     306                            .dwattr $C$DW$58, DW_AT_decl_line(0xb7)
     307                            .dwattr $C$DW$58, DW_AT_decl_column(0x07)
     308                    $C$DW$59        .dwtag  DW_TAG_formal_parameter
     309                            .dwattr $C$DW$59, DW_AT_type(*$C$DW$T$3)
     310                            .dwendtag $C$DW$58
     311                    
     312                    
     313                    $C$DW$60        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_convertUYVYint_to_HSLpl")
     314                            .dwattr $C$DW$60, DW_AT_TI_symbol_name("VLIB_convertUYVYint_to_HSLpl")
     315                            .dwattr $C$DW$60, DW_AT_type(*$C$DW$T$26)
     316                            .dwattr $C$DW$60, DW_AT_declaration
     317                            .dwattr $C$DW$60, DW_AT_external
     318                            .dwattr $C$DW$60, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\c66/
     319                            .dwattr $C$DW$60, DW_AT_decl_line(0x8a)
     320                            .dwattr $C$DW$60, DW_AT_decl_column(0x09)
     321                    $C$DW$61        .dwtag  DW_TAG_formal_parameter
     322                            .dwattr $C$DW$61, DW_AT_type(*$C$DW$T$97)
     323                    $C$DW$62        .dwtag  DW_TAG_formal_parameter
     324                            .dwattr $C$DW$62, DW_AT_type(*$C$DW$T$25)
     325                    $C$DW$63        .dwtag  DW_TAG_formal_parameter
     326                            .dwattr $C$DW$63, DW_AT_type(*$C$DW$T$26)
     327                    $C$DW$64        .dwtag  DW_TAG_formal_parameter
     328                            .dwattr $C$DW$64, DW_AT_type(*$C$DW$T$25)
     329                    $C$DW$65        .dwtag  DW_TAG_formal_parameter
     330                            .dwattr $C$DW$65, DW_AT_type(*$C$DW$T$101)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE    7

     331                    $C$DW$66        .dwtag  DW_TAG_formal_parameter
     332                            .dwattr $C$DW$66, DW_AT_type(*$C$DW$T$107)
     333                    $C$DW$67        .dwtag  DW_TAG_formal_parameter
     334                            .dwattr $C$DW$67, DW_AT_type(*$C$DW$T$105)
     335                    $C$DW$68        .dwtag  DW_TAG_formal_parameter
     336                            .dwattr $C$DW$68, DW_AT_type(*$C$DW$T$95)
     337                    $C$DW$69        .dwtag  DW_TAG_formal_parameter
     338                            .dwattr $C$DW$69, DW_AT_type(*$C$DW$T$95)
     339                            .dwendtag $C$DW$60
     340                    
     341                    
     342                    $C$DW$70        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_convertUYVYint_to_HSLpl_cn")
     343                            .dwattr $C$DW$70, DW_AT_TI_symbol_name("VLIB_convertUYVYint_to_HSLpl_cn")
     344                            .dwattr $C$DW$70, DW_AT_type(*$C$DW$T$26)
     345                            .dwattr $C$DW$70, DW_AT_declaration
     346                            .dwattr $C$DW$70, DW_AT_external
     347                            .dwattr $C$DW$70, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\VLIB
     348                            .dwattr $C$DW$70, DW_AT_decl_line(0x32)
     349                            .dwattr $C$DW$70, DW_AT_decl_column(0x09)
     350                    $C$DW$71        .dwtag  DW_TAG_formal_parameter
     351                            .dwattr $C$DW$71, DW_AT_type(*$C$DW$T$97)
     352                    $C$DW$72        .dwtag  DW_TAG_formal_parameter
     353                            .dwattr $C$DW$72, DW_AT_type(*$C$DW$T$25)
     354                    $C$DW$73        .dwtag  DW_TAG_formal_parameter
     355                            .dwattr $C$DW$73, DW_AT_type(*$C$DW$T$26)
     356                    $C$DW$74        .dwtag  DW_TAG_formal_parameter
     357                            .dwattr $C$DW$74, DW_AT_type(*$C$DW$T$25)
     358                    $C$DW$75        .dwtag  DW_TAG_formal_parameter
     359                            .dwattr $C$DW$75, DW_AT_type(*$C$DW$T$101)
     360                    $C$DW$76        .dwtag  DW_TAG_formal_parameter
     361                            .dwattr $C$DW$76, DW_AT_type(*$C$DW$T$107)
     362                    $C$DW$77        .dwtag  DW_TAG_formal_parameter
     363                            .dwattr $C$DW$77, DW_AT_type(*$C$DW$T$105)
     364                    $C$DW$78        .dwtag  DW_TAG_formal_parameter
     365                            .dwattr $C$DW$78, DW_AT_type(*$C$DW$T$95)
     366                    $C$DW$79        .dwtag  DW_TAG_formal_parameter
     367                            .dwattr $C$DW$79, DW_AT_type(*$C$DW$T$95)
     368                            .dwendtag $C$DW$70
     369                    
     370                    
     371                    $C$DW$80        .dwtag  DW_TAG_subprogram, DW_AT_name("UYVYint_to_HSLpl_getTestParams")
     372                            .dwattr $C$DW$80, DW_AT_TI_symbol_name("UYVYint_to_HSLpl_getTestParams")
     373                            .dwattr $C$DW$80, DW_AT_declaration
     374                            .dwattr $C$DW$80, DW_AT_external
     375                            .dwattr $C$DW$80, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\VLIB
     376                            .dwattr $C$DW$80, DW_AT_decl_line(0x30)
     377                            .dwattr $C$DW$80, DW_AT_decl_column(0x06)
     378                    $C$DW$81        .dwtag  DW_TAG_formal_parameter
     379                            .dwattr $C$DW$81, DW_AT_type(*$C$DW$T$46)
     380                    $C$DW$82        .dwtag  DW_TAG_formal_parameter
     381                            .dwattr $C$DW$82, DW_AT_type(*$C$DW$T$79)
     382                            .dwendtag $C$DW$80
     383                    
     384                    $C$DW$83        .dwtag  DW_TAG_variable, DW_AT_name("test_cases")
     385                            .dwattr $C$DW$83, DW_AT_TI_symbol_name("test_cases")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE    8

     386                            .dwattr $C$DW$83, DW_AT_type(*$C$DW$T$26)
     387                            .dwattr $C$DW$83, DW_AT_declaration
     388                            .dwattr $C$DW$83, DW_AT_external
     389                            .dwattr $C$DW$83, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\../c
     390                            .dwattr $C$DW$83, DW_AT_decl_line(0x60)
     391                            .dwattr $C$DW$83, DW_AT_decl_column(0x13)
     392                    $C$DW$84        .dwtag  DW_TAG_variable, DW_AT_name("act_kernel")
     393                            .dwattr $C$DW$84, DW_AT_TI_symbol_name("act_kernel")
     394                            .dwattr $C$DW$84, DW_AT_type(*$C$DW$T$10)
     395                            .dwattr $C$DW$84, DW_AT_declaration
     396                            .dwattr $C$DW$84, DW_AT_external
     397                            .dwattr $C$DW$84, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\../c
     398                            .dwattr $C$DW$84, DW_AT_decl_line(0x62)
     399                            .dwattr $C$DW$84, DW_AT_decl_column(0x13)
     400                    $C$DW$85        .dwtag  DW_TAG_variable, DW_AT_name("desc")
     401                            .dwattr $C$DW$85, DW_AT_TI_symbol_name("desc")
     402                            .dwattr $C$DW$85, DW_AT_type(*$C$DW$T$166)
     403                            .dwattr $C$DW$85, DW_AT_declaration
     404                            .dwattr $C$DW$85, DW_AT_external
     405                            .dwattr $C$DW$85, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\../c
     406                            .dwattr $C$DW$85, DW_AT_decl_line(0x63)
     407                            .dwattr $C$DW$85, DW_AT_decl_column(0x13)
     408                    $C$DW$86        .dwtag  DW_TAG_variable, DW_AT_name("testPatternString")
     409                            .dwattr $C$DW$86, DW_AT_TI_symbol_name("testPatternString")
     410                            .dwattr $C$DW$86, DW_AT_type(*$C$DW$T$166)
     411                            .dwattr $C$DW$86, DW_AT_declaration
     412                            .dwattr $C$DW$86, DW_AT_external
     413                            .dwattr $C$DW$86, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\../c
     414                            .dwattr $C$DW$86, DW_AT_decl_line(0x64)
     415                            .dwattr $C$DW$86, DW_AT_decl_column(0x13)
     416                    $C$DW$87        .dwtag  DW_TAG_variable, DW_AT_name("est_test")
     417                            .dwattr $C$DW$87, DW_AT_TI_symbol_name("est_test")
     418                            .dwattr $C$DW$87, DW_AT_type(*$C$DW$T$10)
     419                            .dwattr $C$DW$87, DW_AT_declaration
     420                            .dwattr $C$DW$87, DW_AT_external
     421                            .dwattr $C$DW$87, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\c
     422                            .dwattr $C$DW$87, DW_AT_decl_line(0x75)
     423                            .dwattr $C$DW$87, DW_AT_decl_column(0x14)
     424                    $C$DW$88        .dwtag  DW_TAG_variable, DW_AT_name("beg_count")
     425                            .dwattr $C$DW$88, DW_AT_TI_symbol_name("beg_count")
     426                            .dwattr $C$DW$88, DW_AT_type(*$C$DW$T$156)
     427                            .dwattr $C$DW$88, DW_AT_declaration
     428                            .dwattr $C$DW$88, DW_AT_external
     429                            .dwattr $C$DW$88, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\c
     430                            .dwattr $C$DW$88, DW_AT_decl_line(0x76)
     431                            .dwattr $C$DW$88, DW_AT_decl_column(0x14)
     432                    $C$DW$89        .dwtag  DW_TAG_variable, DW_AT_name("end_count")
     433                            .dwattr $C$DW$89, DW_AT_TI_symbol_name("end_count")
     434                            .dwattr $C$DW$89, DW_AT_type(*$C$DW$T$156)
     435                            .dwattr $C$DW$89, DW_AT_declaration
     436                            .dwattr $C$DW$89, DW_AT_external
     437                            .dwattr $C$DW$89, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\c
     438                            .dwattr $C$DW$89, DW_AT_decl_line(0x77)
     439                            .dwattr $C$DW$89, DW_AT_decl_column(0x14)
     440                    $C$DW$90        .dwtag  DW_TAG_variable, DW_AT_name("overhead")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE    9

     441                            .dwattr $C$DW$90, DW_AT_TI_symbol_name("overhead")
     442                            .dwattr $C$DW$90, DW_AT_type(*$C$DW$T$156)
     443                            .dwattr $C$DW$90, DW_AT_declaration
     444                            .dwattr $C$DW$90, DW_AT_external
     445                            .dwattr $C$DW$90, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\c
     446                            .dwattr $C$DW$90, DW_AT_decl_line(0x78)
     447                            .dwattr $C$DW$90, DW_AT_decl_column(0x14)
     448                    $C$DW$91        .dwtag  DW_TAG_variable, DW_AT_name("cycles")
     449                            .dwattr $C$DW$91, DW_AT_TI_symbol_name("cycles")
     450                            .dwattr $C$DW$91, DW_AT_type(*$C$DW$T$157)
     451                            .dwattr $C$DW$91, DW_AT_declaration
     452                            .dwattr $C$DW$91, DW_AT_external
     453                            .dwattr $C$DW$91, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\c
     454                            .dwattr $C$DW$91, DW_AT_decl_line(0x79)
     455                            .dwattr $C$DW$91, DW_AT_decl_column(0x14)
     456                    ;       C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\bin\opt6x.exe C:\\Users\\gtbldadm\\AppData\
     457 00000000                   .sect   ".text"
     458                            .clink
     459                            .global VLIB_convertUYVYint_to_HSLpl_d
     460                    
     461                    $C$DW$92        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_convertUYVYint_to_HSLpl_d")
     462                            .dwattr $C$DW$92, DW_AT_low_pc(VLIB_convertUYVYint_to_HSLpl_d)
     463                            .dwattr $C$DW$92, DW_AT_high_pc(0x00)
     464                            .dwattr $C$DW$92, DW_AT_TI_symbol_name("VLIB_convertUYVYint_to_HSLpl_d")
     465                            .dwattr $C$DW$92, DW_AT_external
     466                            .dwattr $C$DW$92, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/
     467                            .dwattr $C$DW$92, DW_AT_TI_begin_line(0x26)
     468                            .dwattr $C$DW$92, DW_AT_TI_begin_column(0x06)
     469                            .dwattr $C$DW$92, DW_AT_decl_file("./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB
     470                            .dwattr $C$DW$92, DW_AT_decl_line(0x26)
     471                            .dwattr $C$DW$92, DW_AT_decl_column(0x06)
     472                            .dwattr $C$DW$92, DW_AT_TI_max_frame_size(0x78)
     473                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
     474                    
     475                            .dwfde $C$DW$CIE, VLIB_convertUYVYint_to_HSLpl_d
     476                    $C$DW$93        .dwtag  DW_TAG_formal_parameter, DW_AT_name("LevelOfFeedback")
     477                            .dwattr $C$DW$93, DW_AT_TI_symbol_name("LevelOfFeedback")
     478                            .dwattr $C$DW$93, DW_AT_type(*$C$DW$T$19)
     479                            .dwattr $C$DW$93, DW_AT_location[DW_OP_reg4]
     480                    ;----------------------------------------------------------------------
     481                    ;  38 | void VLIB_convertUYVYint_to_HSLpl_d (uint8_t LevelOfFeedback)          
     482                    ;----------------------------------------------------------------------
     483                    
     484                    ;******************************************************************************
     485                    ;* FUNCTION NAME: VLIB_convertUYVYint_to_HSLpl_d                              *
     486                    ;*                                                                            *
     487                    ;*   Regs Modified     : A0,A1,A2,A3,A4,A5,A6,A7,A8,A9,A10,A11,A12,A13,A14,   *
     488                    ;*                           A15,B0,B1,B2,B3,B4,B5,B6,B7,B8,B9,B10,B11,B12,   *
     489                    ;*                           B13,SP,A16,A17,A18,A19,A20,A21,A22,A23,A24,A25,  *
     490                    ;*                           A26,A27,A28,A29,A30,A31,B16,B17,B18,B19,B20,B21, *
     491                    ;*                           B22,B23,B24,B25,B26,B27,B28,B29,B30,B31          *
     492                    ;*   Regs Used         : A0,A1,A2,A3,A4,A5,A6,A7,A8,A9,A10,A11,A12,A13,A14,   *
     493                    ;*                           A15,B0,B1,B2,B3,B4,B5,B6,B7,B8,B9,B10,B11,B12,   *
     494                    ;*                           B13,DP,SP,A16,A17,A18,A19,A20,A21,A22,A23,A24,   *
     495                    ;*                           A25,A26,A27,A28,A29,A30,A31,B16,B17,B18,B19,B20, *
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   10

     496                    ;*                           B21,B22,B23,B24,B25,B26,B27,B28,B29,B30,B31      *
     497                    ;*   Local Frame Size  : 24 Args + 40 Auto + 56 Save = 120 byte               *
     498                    ;******************************************************************************
     499                    
     500                    ;******************************************************************************
     501                    ;*                                                                            *
     502                    ;* Using -g (debug) with optimization (-o3) may disable key optimizations!    *
     503                    ;*                                                                            *
     504                    ;******************************************************************************
     505 00000000           VLIB_convertUYVYint_to_HSLpl_d:
     506                    ;** --------------------------------------------------------------------------*
     507                    ;          EXCLUSIVE CPU CYCLES: 16
     508                    ;** 45  -----------------------    UYVYint_to_HSLpl_getTestParams(&prm, &test_cases);
     509                    ;** 48  -----------------------    VLIB_profile_init(2, "VLIB_convertUYVYint_to_HSLpl");
     510                    ;** 51  -----------------------    if ( test_cases <= 0 ) goto g20;
     511                            .dwcfi  cfa_offset, 0
     512                    ;----------------------------------------------------------------------
     513                    ;  40 | int32_t    tpi;  /* test parameter index */                            
     514                    ;  43 | UYVYint_to_HSLpl_testParams_t   *prm;                                  
     515                    ;----------------------------------------------------------------------
     516 00000000     25f7             STW     .D2T1   A11,*SP--(8)      ; |39| 
     517                            .dwcfi  cfa_offset, 8
     518                            .dwcfi  save_reg_to_mem, 11, 0
     519 00000002     2577             STW     .D2T1   A10,*SP--(8)      ; |39| 
     520                            .dwcfi  cfa_offset, 16
     521                            .dwcfi  save_reg_to_mem, 10, -8
     522 00000004     9677             STDW    .D2T2   B13:B12,*SP--     ; |39| 
     523                            .dwcfi  cfa_offset, 24
     524                            .dwcfi  save_reg_to_mem, 29, -12
     525                            .dwcfi  save_reg_to_mem, 28, -16
     526 00000006     9577             STDW    .D2T2   B11:B10,*SP--     ; |39| 
     527                            .dwcfi  cfa_offset, 32
     528                            .dwcfi  save_reg_to_mem, 27, -20
     529                            .dwcfi  save_reg_to_mem, 26, -24
     530 00000008     8777             STDW    .D2T1   A15:A14,*SP--     ; |39| 
     531                            .dwcfi  cfa_offset, 40
     532                            .dwcfi  save_reg_to_mem, 15, -28
     533                            .dwcfi  save_reg_to_mem, 14, -32
     534 0000000a     8677             STDW    .D2T1   A13:A12,*SP--     ; |39| 
     535                            .dwcfi  cfa_offset, 48
     536                            .dwcfi  save_reg_to_mem, 13, -36
     537                            .dwcfi  save_reg_to_mem, 12, -40
     538 0000000c 01be54f6             STW     .D2T2   B3,*SP--(72)      ; |39| 
     539                            .dwcfi  cfa_offset, 120
     540                            .dwcfi  save_reg_to_mem, 19, 0
     541                    $C$DW$94        .dwtag  DW_TAG_variable, DW_AT_name("$O$C2")
     542                            .dwattr $C$DW$94, DW_AT_TI_symbol_name("$O$C2")
     543                            .dwattr $C$DW$94, DW_AT_type(*$C$DW$T$47)
     544                            .dwattr $C$DW$94, DW_AT_location[DW_OP_reg20]
     545                    $C$DW$95        .dwtag  DW_TAG_variable, DW_AT_name("$O$C3")
     546                            .dwattr $C$DW$95, DW_AT_TI_symbol_name("$O$C3")
     547                            .dwattr $C$DW$95, DW_AT_type(*$C$DW$T$103)
     548                            .dwattr $C$DW$95, DW_AT_location[DW_OP_reg0]
     549                    $C$DW$96        .dwtag  DW_TAG_variable, DW_AT_name("$O$C4")
     550                            .dwattr $C$DW$96, DW_AT_TI_symbol_name("$O$C4")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   11

     551                            .dwattr $C$DW$96, DW_AT_type(*$C$DW$T$10)
     552                            .dwattr $C$DW$96, DW_AT_location[DW_OP_reg8]
     553                    $C$DW$97        .dwtag  DW_TAG_variable, DW_AT_name("$O$C5")
     554                            .dwattr $C$DW$97, DW_AT_TI_symbol_name("$O$C5")
     555                            .dwattr $C$DW$97, DW_AT_type(*$C$DW$T$10)
     556                            .dwattr $C$DW$97, DW_AT_location[DW_OP_regx 0x25]
     557                    $C$DW$98        .dwtag  DW_TAG_variable, DW_AT_name("$O$C6")
     558                            .dwattr $C$DW$98, DW_AT_TI_symbol_name("$O$C6")
     559                            .dwattr $C$DW$98, DW_AT_type(*$C$DW$T$11)
     560                            .dwattr $C$DW$98, DW_AT_location[DW_OP_reg10]
     561                    $C$DW$99        .dwtag  DW_TAG_variable, DW_AT_name("$O$C7")
     562                            .dwattr $C$DW$99, DW_AT_TI_symbol_name("$O$C7")
     563                            .dwattr $C$DW$99, DW_AT_type(*$C$DW$T$11)
     564                            .dwattr $C$DW$99, DW_AT_location[DW_OP_reg10]
     565                    $C$DW$100       .dwtag  DW_TAG_variable, DW_AT_name("$O$U12")
     566                            .dwattr $C$DW$100, DW_AT_TI_symbol_name("$O$U12")
     567                            .dwattr $C$DW$100, DW_AT_type(*$C$DW$T$47)
     568                            .dwattr $C$DW$100, DW_AT_location[DW_OP_reg13]
     569                    $C$DW$101       .dwtag  DW_TAG_variable, DW_AT_name("$O$K32")
     570                            .dwattr $C$DW$101, DW_AT_TI_symbol_name("$O$K32")
     571                            .dwattr $C$DW$101, DW_AT_type(*$C$DW$T$11)
     572                            .dwattr $C$DW$101, DW_AT_location[DW_OP_reg4]
     573                    $C$DW$102       .dwtag  DW_TAG_variable, DW_AT_name("$O$K57")
     574                            .dwattr $C$DW$102, DW_AT_TI_symbol_name("$O$K57")
     575                            .dwattr $C$DW$102, DW_AT_type(*$C$DW$T$83)
     576                            .dwattr $C$DW$102, DW_AT_location[DW_OP_reg4]
     577                    $C$DW$103       .dwtag  DW_TAG_variable, DW_AT_name("$O$K59")
     578                            .dwattr $C$DW$103, DW_AT_TI_symbol_name("$O$K59")
     579                            .dwattr $C$DW$103, DW_AT_type(*$C$DW$T$83)
     580                            .dwattr $C$DW$103, DW_AT_location[DW_OP_reg12]
     581                    $C$DW$104       .dwtag  DW_TAG_variable, DW_AT_name("$O$K66")
     582                            .dwattr $C$DW$104, DW_AT_TI_symbol_name("$O$K66")
     583                            .dwattr $C$DW$104, DW_AT_type(*$C$DW$T$10)
     584                            .dwattr $C$DW$104, DW_AT_location[DW_OP_reg20]
     585                    $C$DW$105       .dwtag  DW_TAG_variable, DW_AT_name("$O$U93")
     586                            .dwattr $C$DW$105, DW_AT_TI_symbol_name("$O$U93")
     587                            .dwattr $C$DW$105, DW_AT_type(*$C$DW$T$47)
     588                            .dwattr $C$DW$105, DW_AT_location[DW_OP_reg5]
     589                    $C$DW$106       .dwtag  DW_TAG_variable, DW_AT_name("$O$U92")
     590                            .dwattr $C$DW$106, DW_AT_TI_symbol_name("$O$U92")
     591                            .dwattr $C$DW$106, DW_AT_type(*$C$DW$T$10)
     592                            .dwattr $C$DW$106, DW_AT_location[DW_OP_reg4]
     593                    $C$DW$107       .dwtag  DW_TAG_variable, DW_AT_name("$O$U98")
     594                            .dwattr $C$DW$107, DW_AT_TI_symbol_name("$O$U98")
     595                            .dwattr $C$DW$107, DW_AT_type(*$C$DW$T$103)
     596                            .dwattr $C$DW$107, DW_AT_location[DW_OP_reg21]
     597                    $C$DW$108       .dwtag  DW_TAG_variable, DW_AT_name("$O$K112")
     598                            .dwattr $C$DW$108, DW_AT_TI_symbol_name("$O$K112")
     599                            .dwattr $C$DW$108, DW_AT_type(*$C$DW$T$155)
     600                            .dwattr $C$DW$108, DW_AT_location[DW_OP_reg3]
     601                    $C$DW$109       .dwtag  DW_TAG_variable, DW_AT_name("$O$U23")
     602                            .dwattr $C$DW$109, DW_AT_TI_symbol_name("$O$U23")
     603                            .dwattr $C$DW$109, DW_AT_type(*$C$DW$T$11)
     604                            .dwattr $C$DW$109, DW_AT_location[DW_OP_reg28]
     605                    $C$DW$110       .dwtag  DW_TAG_variable, DW_AT_name("$O$U121")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   12

     606                            .dwattr $C$DW$110, DW_AT_TI_symbol_name("$O$U121")
     607                            .dwattr $C$DW$110, DW_AT_type(*$C$DW$T$10)
     608                            .dwattr $C$DW$110, DW_AT_location[DW_OP_reg11]
     609                    $C$DW$111       .dwtag  DW_TAG_variable, DW_AT_name("$O$U120")
     610                            .dwattr $C$DW$111, DW_AT_TI_symbol_name("$O$U120")
     611                            .dwattr $C$DW$111, DW_AT_type(*$C$DW$T$10)
     612                            .dwattr $C$DW$111, DW_AT_location[DW_OP_reg28]
     613                    $C$DW$112       .dwtag  DW_TAG_variable, DW_AT_name("$O$U11")
     614                            .dwattr $C$DW$112, DW_AT_TI_symbol_name("$O$U11")
     615                            .dwattr $C$DW$112, DW_AT_type(*$C$DW$T$10)
     616                            .dwattr $C$DW$112, DW_AT_location[DW_OP_reg27]
     617                    $C$DW$113       .dwtag  DW_TAG_variable, DW_AT_name("$O$L1")
     618                            .dwattr $C$DW$113, DW_AT_TI_symbol_name("$O$L1")
     619                            .dwattr $C$DW$113, DW_AT_type(*$C$DW$T$10)
     620                            .dwattr $C$DW$113, DW_AT_location[DW_OP_regx 0x44]
     621                    $C$DW$114       .dwtag  DW_TAG_variable, DW_AT_name("div_table")
     622                            .dwattr $C$DW$114, DW_AT_TI_symbol_name("div_table")
     623                            .dwattr $C$DW$114, DW_AT_type(*$C$DW$T$22)
     624                            .dwattr $C$DW$114, DW_AT_location[DW_OP_breg31 32]
     625                    $C$DW$115       .dwtag  DW_TAG_variable, DW_AT_name("coeff")
     626                            .dwattr $C$DW$115, DW_AT_TI_symbol_name("coeff")
     627                            .dwattr $C$DW$115, DW_AT_type(*$C$DW$T$24)
     628                            .dwattr $C$DW$115, DW_AT_location[DW_OP_breg31 36]
     629                    $C$DW$116       .dwtag  DW_TAG_variable, DW_AT_name("L_cn")
     630                            .dwattr $C$DW$116, DW_AT_TI_symbol_name("L_cn")
     631                            .dwattr $C$DW$116, DW_AT_type(*$C$DW$T$20)
     632                            .dwattr $C$DW$116, DW_AT_location[DW_OP_breg31 40]
     633                    $C$DW$117       .dwtag  DW_TAG_variable, DW_AT_name("S_cn")
     634                            .dwattr $C$DW$117, DW_AT_TI_symbol_name("S_cn")
     635                            .dwattr $C$DW$117, DW_AT_type(*$C$DW$T$20)
     636                            .dwattr $C$DW$117, DW_AT_location[DW_OP_breg31 44]
     637                    $C$DW$118       .dwtag  DW_TAG_variable, DW_AT_name("H_cn")
     638                            .dwattr $C$DW$118, DW_AT_TI_symbol_name("H_cn")
     639                            .dwattr $C$DW$118, DW_AT_type(*$C$DW$T$22)
     640                            .dwattr $C$DW$118, DW_AT_location[DW_OP_breg31 48]
     641                    $C$DW$119       .dwtag  DW_TAG_variable, DW_AT_name("L")
     642                            .dwattr $C$DW$119, DW_AT_TI_symbol_name("L")
     643                            .dwattr $C$DW$119, DW_AT_type(*$C$DW$T$20)
     644                            .dwattr $C$DW$119, DW_AT_location[DW_OP_breg31 52]
     645                    $C$DW$120       .dwtag  DW_TAG_variable, DW_AT_name("S")
     646                            .dwattr $C$DW$120, DW_AT_TI_symbol_name("S")
     647                            .dwattr $C$DW$120, DW_AT_type(*$C$DW$T$20)
     648                            .dwattr $C$DW$120, DW_AT_location[DW_OP_breg31 56]
     649                    $C$DW$121       .dwtag  DW_TAG_variable, DW_AT_name("H")
     650                            .dwattr $C$DW$121, DW_AT_TI_symbol_name("H")
     651                            .dwattr $C$DW$121, DW_AT_type(*$C$DW$T$22)
     652                            .dwattr $C$DW$121, DW_AT_location[DW_OP_breg31 60]
     653                    $C$DW$122       .dwtag  DW_TAG_variable, DW_AT_name("yc")
     654                            .dwattr $C$DW$122, DW_AT_TI_symbol_name("yc")
     655                            .dwattr $C$DW$122, DW_AT_type(*$C$DW$T$20)
     656                            .dwattr $C$DW$122, DW_AT_location[DW_OP_breg31 64]
     657                    $C$DW$123       .dwtag  DW_TAG_variable, DW_AT_name("out_size")
     658                            .dwattr $C$DW$123, DW_AT_TI_symbol_name("out_size")
     659                            .dwattr $C$DW$123, DW_AT_type(*$C$DW$T$25)
     660                            .dwattr $C$DW$123, DW_AT_location[DW_OP_reg11]
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   13

     661                    $C$DW$124       .dwtag  DW_TAG_variable, DW_AT_name("status_nat_vs_ref")
     662                            .dwattr $C$DW$124, DW_AT_TI_symbol_name("status_nat_vs_ref")
     663                            .dwattr $C$DW$124, DW_AT_type(*$C$DW$T$26)
     664                            .dwattr $C$DW$124, DW_AT_location[DW_OP_reg29]
     665                    $C$DW$125       .dwtag  DW_TAG_variable, DW_AT_name("status_nat_vs_int")
     666                            .dwattr $C$DW$125, DW_AT_TI_symbol_name("status_nat_vs_int")
     667                            .dwattr $C$DW$125, DW_AT_type(*$C$DW$T$26)
     668                            .dwattr $C$DW$125, DW_AT_location[DW_OP_reg15]
     669                    $C$DW$126       .dwtag  DW_TAG_variable, DW_AT_name("prm")
     670                            .dwattr $C$DW$126, DW_AT_TI_symbol_name("prm")
     671                            .dwattr $C$DW$126, DW_AT_type(*$C$DW$T$45)
     672                            .dwattr $C$DW$126, DW_AT_location[DW_OP_breg31 28]
     673                    $C$DW$127       .dwtag  DW_TAG_variable, DW_AT_name("tpi")
     674                            .dwattr $C$DW$127, DW_AT_TI_symbol_name("tpi")
     675                            .dwattr $C$DW$127, DW_AT_type(*$C$DW$T$26)
     676                            .dwattr $C$DW$127, DW_AT_location[DW_OP_reg14]
     677                    $C$DW$128       .dwtag  DW_TAG_variable, DW_AT_name("$O$v1")
     678                            .dwattr $C$DW$128, DW_AT_TI_symbol_name("$O$v1")
     679                            .dwattr $C$DW$128, DW_AT_type(*$C$DW$T$45)
     680                            .dwattr $C$DW$128, DW_AT_location[DW_OP_reg26]
     681                    $C$DW$129       .dwtag  DW_TAG_variable, DW_AT_name("$O$v2")
     682                            .dwattr $C$DW$129, DW_AT_TI_symbol_name("$O$v2")
     683                            .dwattr $C$DW$129, DW_AT_type(*$C$DW$T$156)
     684                            .dwattr $C$DW$129, DW_AT_location[DW_OP_reg22]
     685                    $C$DW$130       .dwtag  DW_TAG_variable, DW_AT_name("$O$v2")
     686                            .dwattr $C$DW$130, DW_AT_TI_symbol_name("$O$v2")
     687                            .dwattr $C$DW$130, DW_AT_type(*$C$DW$T$156)
     688                            .dwattr $C$DW$130, DW_AT_location[DW_OP_reg20]
     689 00000010 05000028!            MVKL    .S1     test_cases,A10
     690 00000014 05000068!            MVKH    .S1     test_cases,A10
     691                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
     692                    ;----------------------------------------------------------------------
     693                    ;  45 | UYVYint_to_HSLpl_getTestParams(&prm, &test_cases);                     
     694                    ;----------------------------------------------------------------------
     695 00000018     e636             ADDAW   .D1X    SP,7,A4           ; |45| 
     696                    $C$DW$131       .dwtag  DW_TAG_TI_branch
     697                            .dwattr $C$DW$131, DW_AT_low_pc(0x00)
     698                            .dwattr $C$DW$131, DW_AT_name("UYVYint_to_HSLpl_getTestParams")
     699                            .dwattr $C$DW$131, DW_AT_TI_call
     700                    
     701 00000020 10000012!            CALLP   .S2     UYVYint_to_HSLpl_getTestParams,B3
     702 0000001a     9507  ||         MV      .L2X    A10,B4            ; |45| 
     703                    
     704 00000024           $C$RL0:    ; CALL OCCURS {UYVYint_to_HSLpl_getTestParams} {0}  ; |45| 
     705                    ;** --------------------------------------------------------------------------*
     706                    ;          EXCLUSIVE CPU CYCLES: 8
     707 00000024 0200002a!            MVKL    .S2     $C$SL1+0,B4
     708 00000028 0200006a!            MVKH    .S2     $C$SL1+0,B4
     709                    $C$DW$132       .dwtag  DW_TAG_TI_branch
     710                            .dwattr $C$DW$132, DW_AT_low_pc(0x00)
     711                            .dwattr $C$DW$132, DW_AT_name("VLIB_profile_init")
     712                            .dwattr $C$DW$132, DW_AT_TI_call
     713                    
     714 0000002c 10000013!            CALLP   .S2     VLIB_profile_init,B3
     715 00000030     4626  ||         MVK     .L1     0x2,A4            ; |48| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   14

     716                    
     717                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
     718                    ;----------------------------------------------------------------------
     719                    ;  48 | VLIB_profile_init(2, "VLIB_convertUYVYint_to_HSLpl");                  
     720                    ;----------------------------------------------------------------------
     721 00000032           $C$RL1:    ; CALL OCCURS {VLIB_profile_init} {0}  ; |48| 
     722                    ;** --------------------------------------------------------------------------*
     723                    ;          EXCLUSIVE CPU CYCLES: 13
     724                    ;**     -----------------------    K$57 = &desc[0];
     725                    ;**     -----------------------    K$59 = &testPatternString[0];
     726                    ;**     -----------------------    K$66 = 255;
     727                    ;**     -----------------------    U$12 = prm-40;
     728                    ;**     -----------------------    K$32 = 1020u;
     729                    ;**     -----------------------    U$11 = 0;
     730                    ;** 51  -----------------------    tpi = 0;
     731                    ;**     -----------------------    #pragma LOOP_FLAGS(5120u)
     732                    
     733 00000032     6506             MV      .L1     A10,A3            ; |48| 
     734 00000034 033ce2e6  ||         LDW     .D2T2   *+SP(28),B6
     735                    
     736                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
     737                    ;----------------------------------------------------------------------
     738                    ;  51 | for( tpi=0; tpi < test_cases; tpi++ ) {                                
     739                    ;----------------------------------------------------------------------
     740 00000038 018c0264             LDW     .D1T1   *A3,A3            ; |51| 
     741 00000040 02001428             MVK     .S1     40,A4
     742                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
     743                    ;----------------------------------------------------------------------
     744                    ;  54 | int32_t    status_nat_vs_int = vlib_KERNEL_PASS; /* Test status : Natur
     745                    ;     | al c vs. Optimized */                                                  
     746                    ;  55 | int32_t    status_nat_vs_ref = vlib_KERNEL_PASS; /* Test status : Natur
     747                    ;     | al c vs. Static Reference */                                           
     748                    ;  58 | uint32_t    inp_size   =  prm[tpi].pitch * prm[tpi].height * 2;        
     749                    ;  59 | uint32_t    out_size   =  prm[tpi].width * prm[tpi].height;            
     750                    ;  60 | uint32_t    div_table_size = 510;                                      
     751                    ;----------------------------------------------------------------------
     752 00000044 0580a35a             ZERO    .L2     B11               ; |51| 
     753 00000048 0700a358             ZERO    .L1     A14               ; |51| 
     754 0000004c 0690d2f8             SUB     .L1X    B6,A4,A13
     755                    
     756 00000050 000c0ad9             CMPGT   .L1     A3,0,A0           ; |51| 
     757 00000054 06801450  ||         ADDK    .S1     40,A13            ; |59| 
     758                    
     759 00000058 d000da11     [!A0]   B       .S1     $C$L11            ; |51| 
     760 0000005c c5352264  || [ A0]   LDW     .D1T1   *+A13(36),A10     ; |59| 
     761                    
     762                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
     763                    ;----------------------------------------------------------------------
     764                    ;  63 | uint8_t    *yc    = (uint8_t *) VLIB_memalign(8, inp_size);            
     765                    ;----------------------------------------------------------------------
     766 00000060 c2350266     [ A0]   LDW     .D1T2   *+A13(32),B4      ; |63| 
     767 00000064 c220a358     [ A0]   MVK     .L1     0x8,A4            ; |63| 
     768                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
     769 00000068 c5b4e264     [ A0]   LDW     .D1T1   *+A13(28),A11     ; |59| 
     770 0000006c 00002000             NOP             2
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   15

     771                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
     772                               ; BRANCHCC OCCURS {$C$L11}        ; |51| 
     773                    ;** --------------------------------------------------------------------------*
     774                    ;**   BEGIN LOOP $C$L1
     775                    ;** --------------------------------------------------------------------------*
     776 00000070           $C$L1:    
     777                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
     778                    $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$4$B:
     779                    ;          EXCLUSIVE CPU CYCLES: 6
     780                    ;**     -----------------------g3:
     781                    ;** 59  -----------------------    C$7 = (*(U$12 += 40)).height;
     782                    ;** 59  -----------------------    out_size = (*U$12).width*C$7;
     783                    ;** 63  -----------------------    yc = VLIB_memalign(8u, (*U$12).pitch*C$7*2u);
     784                    ;** 64  -----------------------    C$6 = out_size*2u;
     785                    ;** 64  -----------------------    H = VLIB_memalign(8u, C$6);
     786                    ;** 65  -----------------------    S = VLIB_memalign(8u, out_size);
     787                    ;** 66  -----------------------    L = VLIB_memalign(8u, out_size);
     788                    ;** 67  -----------------------    U$23 = C$6;
     789                    ;** 67  -----------------------    H_cn = malloc(U$23);
     790                    ;** 68  -----------------------    S_cn = malloc(out_size);
     791                    ;** 69  -----------------------    L_cn = malloc(out_size);
     792                    ;** 70  -----------------------    coeff = VLIB_malloc(10u);
     793                    ;** 71  -----------------------    div_table = VLIB_malloc(K$32);
     794                    ;** 74  -----------------------    if ( !((yc == NULL)|(H == NULL)|(S == NULL)|(L == NULL)|(H_cn == NU
     795                    $C$DW$133       .dwtag  DW_TAG_TI_branch
     796                            .dwattr $C$DW$133, DW_AT_low_pc(0x00)
     797                            .dwattr $C$DW$133, DW_AT_name("VLIB_memalign")
     798                            .dwattr $C$DW$133, DW_AT_TI_call
     799                    
     800 00000070 00000011!            CALL    .S1     VLIB_memalign     ; |63| 
     801 00000074 02289802  ||         MPY32   .M2X    A10,B4,B4         ; |63| 
     802                    
     803                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
     804 00000078 01894162             ADDKPC  .S2     $C$RL2,B3,2       ; |63| 
     805 0000007c 0210807a             ADD     .L2     B4,B4,B4          ; |63| 
     806 00000080 00000000             NOP             1
     807 00000084           $C$RL2:    ; CALL OCCURS {VLIB_memalign} {0}  ; |63| 
     808 00000084           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$4$E:
     809                    ;** --------------------------------------------------------------------------*
     810 00000084           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$5$B:
     811                    ;          EXCLUSIVE CPU CYCLES: 54
     812                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
     813 00000084 05ad4800             MPY32   .M1     A10,A11,A11       ; |59| 
     814                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
     815 00000088     8e45             STW     .D2T1   A4,*+SP(64)       ; |63| 
     816                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
     817                    ;----------------------------------------------------------------------
     818                    ;  64 | uint16_t   *H     = (uint16_t *) VLIB_memalign(8, out_size * sizeof(uin
     819                    ;     | t16_t));                                                               
     820                    ;----------------------------------------------------------------------
     821 0000008a     0e26             MVK     .L1     0x8,A4            ; |64| 
     822 0000008c 00000000             NOP             1
     823 00000090 052d6078             ADD     .L1     A11,A11,A10       ; |64| 
     824 00000094     0c6e             NOP             1
     825                    $C$DW$134       .dwtag  DW_TAG_TI_branch
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   16

     826                            .dwattr $C$DW$134, DW_AT_low_pc(0x00)
     827                            .dwattr $C$DW$134, DW_AT_name("VLIB_memalign")
     828                            .dwattr $C$DW$134, DW_AT_TI_call
     829                    
     830 00000098 10000012!            CALLP   .S2     VLIB_memalign,B3
     831 00000096     9507  ||         MV      .L2X    A10,B4            ; |64| 
     832                    
     833                    $C$RL3:    ; CALL OCCURS {VLIB_memalign} {0}  ; |64| 
     834                    $C$DW$135       .dwtag  DW_TAG_TI_branch
     835                            .dwattr $C$DW$135, DW_AT_low_pc(0x00)
     836                            .dwattr $C$DW$135, DW_AT_name("VLIB_memalign")
     837                            .dwattr $C$DW$135, DW_AT_TI_call
     838                    
     839 000000a0 10000013!            CALLP   .S2     VLIB_memalign,B3
     840 000000a4 022c1fdb  ||         MV      .L2X    A11,B4            ; |65| 
     841 000000a8 023de2f5  ||         STW     .D2T1   A4,*+SP(60)       ; |64| 
     842 000000ac 0220a358  ||         MVK     .L1     0x8,A4            ; |65| 
     843                    
     844                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
     845                    ;----------------------------------------------------------------------
     846                    ;  65 | uint8_t    *S     = (uint8_t *) VLIB_memalign(8, out_size);            
     847                    ;----------------------------------------------------------------------
     848                    $C$RL4:    ; CALL OCCURS {VLIB_memalign} {0}  ; |65| 
     849                    $C$DW$136       .dwtag  DW_TAG_TI_branch
     850                            .dwattr $C$DW$136, DW_AT_low_pc(0x00)
     851                            .dwattr $C$DW$136, DW_AT_name("VLIB_memalign")
     852                            .dwattr $C$DW$136, DW_AT_TI_call
     853                    
     854 000000b0 10000013!            CALLP   .S2     VLIB_memalign,B3
     855 000000b4 022c1fdb  ||         MV      .L2X    A11,B4            ; |66| 
     856 000000b8 023dc2f5  ||         STW     .D2T1   A4,*+SP(56)       ; |65| 
     857 000000bc 0220a358  ||         MVK     .L1     0x8,A4            ; |66| 
     858                    
     859                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
     860                    ;----------------------------------------------------------------------
     861                    ;  66 | uint8_t    *L     = (uint8_t *) VLIB_memalign(8, out_size);            
     862                    ;----------------------------------------------------------------------
     863                    $C$RL5:    ; CALL OCCURS {VLIB_memalign} {0}  ; |66| 
     864                    $C$DW$137       .dwtag  DW_TAG_TI_branch
     865                            .dwattr $C$DW$137, DW_AT_low_pc(0x00)
     866                            .dwattr $C$DW$137, DW_AT_name("malloc")
     867                            .dwattr $C$DW$137, DW_AT_TI_call
     868                    
     869 000000c0 10000013!            CALLP   .S2     malloc,B3
     870 000000c4 023da2f5  ||         STW     .D2T1   A4,*+SP(52)       ; |66| 
     871 000000c8 02280fd8  ||         MV      .L1     A10,A4            ; |67| 
     872                    
     873                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
     874                    ;----------------------------------------------------------------------
     875                    ;  67 | uint16_t   *H_cn  = (uint16_t *) malloc(out_size * sizeof(uint16_t));  
     876                    ;----------------------------------------------------------------------
     877                    $C$RL6:    ; CALL OCCURS {malloc} {0}        ; |67| 
     878                    $C$DW$138       .dwtag  DW_TAG_TI_branch
     879                            .dwattr $C$DW$138, DW_AT_low_pc(0x00)
     880                            .dwattr $C$DW$138, DW_AT_name("malloc")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   17

     881                            .dwattr $C$DW$138, DW_AT_TI_call
     882                    
     883 000000cc 10000013!            CALLP   .S2     malloc,B3
     884 000000d0 023d82f5  ||         STW     .D2T1   A4,*+SP(48)       ; |67| 
     885 000000d4 022c0fd9  ||         MV      .L1     A11,A4            ; |68| 
     886                    
     887                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
     888                    ;----------------------------------------------------------------------
     889                    ;  68 | uint8_t    *S_cn  = (uint8_t *) malloc(out_size);                      
     890                    ;----------------------------------------------------------------------
     891                    $C$RL7:    ; CALL OCCURS {malloc} {0}        ; |68| 
     892                    $C$DW$139       .dwtag  DW_TAG_TI_branch
     893                            .dwattr $C$DW$139, DW_AT_low_pc(0x00)
     894                            .dwattr $C$DW$139, DW_AT_name("malloc")
     895                            .dwattr $C$DW$139, DW_AT_TI_call
     896                    
     897 000000e0 10000013!            CALLP   .S2     malloc,B3
     898 000000e4 023d62f5  ||         STW     .D2T1   A4,*+SP(44)       ; |68| 
     899 000000e8 022c0fd8  ||         MV      .L1     A11,A4            ; |69| 
     900                    
     901                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
     902                    ;----------------------------------------------------------------------
     903                    ;  69 | uint8_t    *L_cn  = (uint8_t *) malloc(out_size);                      
     904                    ;----------------------------------------------------------------------
     905                    $C$RL8:    ; CALL OCCURS {malloc} {0}        ; |69| 
     906                    $C$DW$140       .dwtag  DW_TAG_TI_branch
     907                            .dwattr $C$DW$140, DW_AT_low_pc(0x00)
     908                            .dwattr $C$DW$140, DW_AT_name("VLIB_malloc")
     909                            .dwattr $C$DW$140, DW_AT_TI_call
     910                    
     911 000000ec 10000013!            CALLP   .S2     VLIB_malloc,B3
     912 000000f0 023d42f5  ||         STW     .D2T1   A4,*+SP(40)       ; |69| 
     913 000000f4 0228a359  ||         MVK     .L1     0xa,A4            ; |70| 
     914                    
     915                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
     916                    ;----------------------------------------------------------------------
     917                    ;  70 | int16_t    *coeff = (int16_t *) VLIB_malloc(5 * sizeof(int16_t));      
     918                    ;----------------------------------------------------------------------
     919                    $C$RL9:    ; CALL OCCURS {VLIB_malloc} {0}   ; |70| 
     920                    $C$DW$141       .dwtag  DW_TAG_TI_branch
     921                            .dwattr $C$DW$141, DW_AT_low_pc(0x00)
     922                            .dwattr $C$DW$141, DW_AT_name("VLIB_malloc")
     923                            .dwattr $C$DW$141, DW_AT_TI_call
     924                    
     925 00000100 10000013!            CALLP   .S2     VLIB_malloc,B3
     926 00000108     ad45  ||         STW     .D2T1   A4,*+SP(36)       ; |70| 
     927 00000104 0201fe29  ||         MVK     .S1     0x3fc,A4
     928                    
     929                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
     930                    ;----------------------------------------------------------------------
     931                    ;  71 | uint16_t   *div_table = (uint16_t *) VLIB_malloc(div_table_size * sizeo
     932                    ;     | f(uint16_t));                                                          
     933                    ;----------------------------------------------------------------------
     934 0000010a           $C$RL10:   ; CALL OCCURS {VLIB_malloc} {0}   ; |71| 
     935 0000010a           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$5$E:
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   18

     936                    ;** --------------------------------------------------------------------------*
     937 0000010a           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$6$B:
     938                    ;          EXCLUSIVE CPU CYCLES: 24
     939                    
     940 0000010a     cdad             LDW     .D2T1   *+SP(56),A2       ; |74| 
     941 0000010c     0627  ||         ZERO    .L2     B4                ; |74| 
     942 0000010e     0313  ||         ZERO    .S2     B6                ; |74| 
     943 00000110     05a6  ||         ZERO    .L1     A3                ; |74| 
     944                    
     945 00000112     8e0d             LDW     .D2T1   *+SP(64),A0       ; |74| 
     946 00000118     06a7  ||         ZERO    .L2     B5                ; |74| 
     947 00000114 062816a3  ||         MV      .S2X    A10,B12           ; |67| 
     948                    
     949                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
     950                    ;----------------------------------------------------------------------
     951                    ;  74 | if( yc && H && S && L && H_cn && S_cn && L_cn && coeff && div_table ) {
     952                    ;  76 |     int32_t    fail, i;                                                
     953                    ;----------------------------------------------------------------------
     954 0000011a     fd8d             LDW     .D2T2   *+SP(60),B0       ; |74| 
     955 00000120     ad9d             LDW     .D2T1   *+SP(52),A1       ; |74| 
     956 00000122     9dad             LDW     .D2T2   *+SP(48),B2       ; |74| 
     957                    
     958 00000124 b204a35b     [!A2]   MVK     .L2     0x1,B4            ; |74| 
     959 00000128     ed2d  ||         LDW     .D2T1   *+SP(44),A2       ; |74| 
     960                    
     961 0000012a     6b67     [!A0]   MVK     .L2     0x1,B6            ; |74| 
     962 0000012c     dd1d  ||         LDW     .D2T2   *+SP(40),B1       ; |74| 
     963                    
     964 0000012e     eae7     [!B0]   MVK     .L2     0x1,B5            ; |74| 
     965 00000130     8d45  ||         STW     .D2T1   A4,*+SP(32)       ; |71| 
     966 00000132     0626  ||         ZERO    .L1     A4                ; |74| 
     967                    
     968 00000134 0318affb             OR      .L2     B5,B6,B6          ; |74| 
     969 00000138     0293  ||         ZERO    .S2     B5                ; |74| 
     970                    
     971 00000140 9284a35b     [!A1]   MVK     .L2     0x1,B5            ; |74| 
     972 0000013a     ad1d  ||         LDW     .D2T1   *+SP(36),A1       ; |74| 
     973 00000144 021886e3  ||         OR      .S2     B4,B6,B4          ; |74| 
     974 00000148 7204a358  || [!B2]   MVK     .L1     0x1,A4            ; |74| 
     975                    
     976 0000014c 0290affb             OR      .L2     B5,B4,B5          ; |74| 
     977 00000150     0213  ||         ZERO    .S2     B4                ; |74| 
     978                    
     979 00000154 b204a35b     [!A2]   MVK     .L2     0x1,B4            ; |74| 
     980 00000152     8d2d  ||         LDW     .D2T1   *+SP(32),A2       ; |74| 
     981 00000158 0290b6e3  ||         OR      .S2X    A4,B5,B5          ; |74| 
     982 00000160 5184a358  || [!B1]   MVK     .L1     0x1,A3            ; |74| 
     983                    
     984 00000164 02948ffb             OR      .L2     B4,B5,B5          ; |74| 
     985 00000168     0213  ||         ZERO    .S2     B4                ; |74| 
     986                    
     987 0000016c 028cbffa             OR      .L2X    A3,B5,B5          ; |74| 
     988 0000016a     05a6  ||         ZERO    .L1     A3                ; |74| 
     989                    
     990 00000170 9204a35a     [!A1]   MVK     .L2     0x1,B4            ; |74| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   19

     991 00000174 02148ffa             OR      .L2     B4,B5,B4          ; |74| 
     992 00000178 b184a358     [!A2]   MVK     .L1     0x1,A3            ; |74| 
     993 00000180 00107ff8             OR      .L1X    A3,B4,A0          ; |74| 
     994                    
     995 00000188 d2350265     [!A0]   LDW     .D1T1   *+A13(32),A4      ; |79| 
     996 00000184 d0001091  || [!A0]   B       .S1     $C$L2             ; |74| 
     997 0000018c d2007faa  || [!A0]   MVK     .S2     0xff,B4
     998                    
     999 00000190 d2b64205     [!A0]   LDHU    .D1T1   *+A13(36),A5      ; |79| 
    1000 00000194 d6000028! || [!A0]   MVKL    .S1     testPatternString,A12
    1001                    
    1002 00000198 d3342267     [!A0]   LDW     .D1T2   *+A13(4),B6       ; |79| 
    1003 0000019c d33e02e4  || [!A0]   LDW     .D2T1   *+SP(64),A6       ; |79| 
    1004                    
    1005                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    1006                    ;----------------------------------------------------------------------
    1007                    ;  79 | VLIB_fillBuffer(prm[tpi].testPattern,                                  
    1008                    ;  80 |                 (uint8_t)255,                                          
    1009                    ;  81 |                 yc, prm[tpi].staticIn,                                 
    1010                    ;  82 |                 prm[tpi].width, prm[tpi].height, prm[tpi].pitch * 2,   
    1011                    ;  83 |                 sizeof(uint16_t), testPatternString);                  
    1012                    ;  85 | for( i=0; i < 5; i++ ) {                                               
    1013                    ;  86 |     coeff[i] = prm[tpi].coeff[i];                                      
    1014                    ;  89 | for( i=0; i < div_table_size; i++ ) {                                  
    1015                    ;  90 |     div_table[i] = prm[tpi].div_table[i];                              
    1016                    ;  94 | VLIB_profile_start(vlib_KERNEL_OPT);                                   
    1017                    ;  95 | VLIB_convertUYVYint_to_HSLpl(yc, prm[tpi].width, prm[tpi].pitch, prm[tp
    1018                    ;     | i].height, coeff, div_table, H, S, L);                                 
    1019                    ;  96 | VLIB_profile_stop();                                                   
    1020                    ;  99 | VLIB_profile_start(vlib_KERNEL_CN);                                    
    1021                    ; 100 | VLIB_convertUYVYint_to_HSLpl_cn(yc, prm[tpi].width, prm[tpi].pitch, prm
    1022                    ;     | [tpi].height, coeff, div_table, H_cn, S_cn, L_cn);                     
    1023                    ; 101 | VLIB_profile_stop();                                                   
    1024                    ; 105 | if( VLIB_compare_mem((void *) H, (void *)H_cn, out_size * sizeof(uint16
    1025                    ;     | _t)) == vlib_KERNEL_FAIL ||                                            
    1026                    ; 106 |     VLIB_compare_mem((void *) S, (void *)S_cn, out_size) == vlib_KERNEL
    1027                    ;     | _FAIL ||                                                               
    1028                    ; 107 |     VLIB_compare_mem((void *) L, (void *)L_cn, out_size) == vlib_KERNEL
    1029                    ;     | _FAIL ) {                                                              
    1030                    ; 108 |     status_nat_vs_int = vlib_KERNEL_FAIL;                              
    1031                    ; 109 | } else {                                                               
    1032                    ; 110 |     status_nat_vs_int = vlib_KERNEL_PASS;                              
    1033                    ; 114 | if( prm[tpi].staticOutH != NULL &&                                     
    1034                    ; 115 |     prm[tpi].staticOutS != NULL &&                                     
    1035                    ; 116 |     prm[tpi].staticOutL != NULL ) {                                    
    1036                    ; 118 |     if( VLIB_compare_mem((void *) prm[tpi].staticOutH, (void *)H_cn, ou
    1037                    ;     | t_size * sizeof(uint16_t)) == vlib_KERNEL_FAIL ||                      
    1038                    ; 119 |         VLIB_compare_mem((void *) prm[tpi].staticOutS, (void *)S_cn, ou
    1039                    ;     | t_size) == vlib_KERNEL_FAIL ||                                         
    1040                    ; 120 |         VLIB_compare_mem((void *) prm[tpi].staticOutL, (void *)L_cn, ou
    1041                    ;     | t_size) == vlib_KERNEL_FAIL ) {                                        
    1042                    ; 121 |         status_nat_vs_ref = vlib_KERNEL_FAIL;                          
    1043                    ; 122 |     } else {                                                           
    1044                    ; 123 |         status_nat_vs_ref = vlib_KERNEL_PASS;                          
    1045                    ; 128 | fail = ((status_nat_vs_int == vlib_KERNEL_FAIL) || (status_nat_vs_ref =
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   20

    1046                    ;     | = vlib_KERNEL_FAIL)) ? 1 : 0;                                          
    1047                    ; 130 | est_test=1;                                                            
    1048                    ; 133 | sprintf(desc, "%s generated input | Opt results compared to NatC result
    1049                    ;     | s | width=%d, pitch=%d, height=%d, num_pts=%d",                        
    1050                    ; 134 |         testPatternString, prm[tpi].width, prm[tpi].pitch, prm[tpi].hei
    1051                    ;     | ght, out_size);                                                        
    1052                    ; 135 | VLIB_formula_add_test(out_size, NULL, NULL, fail, desc, NULL);         
    1053                    ; 137 | } else {                                                               
    1054                    ;----------------------------------------------------------------------
    1055 000001a0 d435c204     [!A0]   LDHU    .D1T1   *+A13(28),A8      ; |79| 
    1056                    $C$DW$142       .dwtag  DW_TAG_TI_branch
    1057                            .dwattr $C$DW$142, DW_AT_low_pc(0x00)
    1058                            .dwattr $C$DW$142, DW_AT_name("VLIB_fillBuffer")
    1059                            .dwattr $C$DW$142, DW_AT_TI_call
    1060 000001a4 d0000010!    [!A0]   CALL    .S1     VLIB_fillBuffer   ; |79| 
    1061                    
    1062 000001a8 05123009             EXTU    .S1     A4,17,16,A10      ; |79| 
    1063 000001ac d2340214  || [!A0]   LDBU    .D1T1   *A13,A4           ; |79| 
    1064                    
    1065                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    1066                               ; BRANCHCC OCCURS {$C$L2}         ; |74| 
    1067 000001b0           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$6$E:
    1068                    ;** --------------------------------------------------------------------------*
    1069 000001b0           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$7$B:
    1070                    ;          EXCLUSIVE CPU CYCLES: 8
    1071                    ;** 139 -----------------------    sprintf(K$57, (const char *)"width=%d, pitch=%d, height=%d, num_pts
    1072                    ;** 141 -----------------------    VLIB_skip_test(K$57);
    1073                    ;** 141 -----------------------    goto g19;
    1074                    
    1075 000001b0 02350265             LDW     .D1T1   *+A13(32),A4      ; |139| 
    1076 000001b4 0200002a! ||         MVKL    .S2     $C$SL2+0,B4
    1077                    
    1078 000001b8 02b4e265             LDW     .D1T1   *+A13(28),A5      ; |139| 
    1079 000001bc 0200006a! ||         MVKH    .S2     $C$SL2+0,B4
    1080                    
    1081                    $C$DW$143       .dwtag  DW_TAG_TI_branch
    1082                            .dwattr $C$DW$143, DW_AT_low_pc(0x00)
    1083                            .dwattr $C$DW$143, DW_AT_name("sprintf")
    1084                            .dwattr $C$DW$143, DW_AT_TI_call
    1085                    
    1086 000001c0 00000011!            CALL    .S1     sprintf           ; |139| 
    1087 000001c4 01b52264  ||         LDW     .D1T1   *+A13(36),A3      ; |139| 
    1088                    
    1089                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    1090                    ;----------------------------------------------------------------------
    1091                    ; 139 | sprintf(desc, "width=%d, pitch=%d, height=%d, num_pts=%d",             
    1092                    ; 140 |         prm[tpi].width, prm[tpi].pitch, prm[tpi].height, out_size);    
    1093                    ;----------------------------------------------------------------------
    1094 000001c8 023c22f6             STW     .D2T2   B4,*+SP(4)        ; |139| 
    1095 000001cc 05bca2f4             STW     .D2T1   A11,*+SP(20)      ; |139| 
    1096                    
    1097 000001d4     ec45             STW     .D2T1   A4,*+SP(12)       ; |139| 
    1098 000001d0 02000029! ||         MVKL    .S1     desc,A4
    1099                    
    1100 000001d8 02000068!            MVKH    .S1     desc,A4
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   21

    1101 000001d6     cc55  ||         STW     .D2T1   A5,*+SP(8)        ; |139| 
    1102                    
    1103 000001e0 01bc82f5             STW     .D2T1   A3,*+SP(16)       ; |139| 
    1104 000001e4 01820162  ||         ADDKPC  .S2     $C$RL11,B3,0      ; |139| 
    1105                    
    1106 000001e8           $C$RL11:   ; CALL OCCURS {sprintf} {0}       ; |139| 
    1107 000001e8           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$7$E:
    1108                    ;** --------------------------------------------------------------------------*
    1109 000001e8           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$8$B:
    1110                    ;          EXCLUSIVE CPU CYCLES: 7
    1111 000001e8 02000028!            MVKL    .S1     desc,A4
    1112                    $C$DW$144       .dwtag  DW_TAG_TI_branch
    1113                            .dwattr $C$DW$144, DW_AT_low_pc(0x00)
    1114                            .dwattr $C$DW$144, DW_AT_name("VLIB_skip_test")
    1115                            .dwattr $C$DW$144, DW_AT_TI_call
    1116                    
    1117 000001ec 10000013!            CALLP   .S2     VLIB_skip_test,B3
    1118 000001f0 02000068! ||         MVKH    .S1     desc,A4
    1119                    
    1120                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    1121                    ;----------------------------------------------------------------------
    1122                    ; 141 | VLIB_skip_test(desc);                                                  
    1123                    ;----------------------------------------------------------------------
    1124 000001f4           $C$RL12:   ; CALL OCCURS {VLIB_skip_test} {0}  ; |141| 
    1125 000001f4           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$8$E:
    1126                    ;** --------------------------------------------------------------------------*
    1127 000001f4           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$9$B:
    1128                    ;          EXCLUSIVE CPU CYCLES: 6
    1129 000001f4 00009610             B       .S1     $C$L10            ; |141| 
    1130                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    1131                    ;----------------------------------------------------------------------
    1132                    ; 145 | VLIB_free(div_table);                                                  
    1133                    ;----------------------------------------------------------------------
    1134                    $C$DW$145       .dwtag  DW_TAG_TI_branch
    1135                            .dwattr $C$DW$145, DW_AT_low_pc(0x00)
    1136                            .dwattr $C$DW$145, DW_AT_name("VLIB_free")
    1137                            .dwattr $C$DW$145, DW_AT_TI_call
    1138 000001f8 00000010!            CALL    .S1     VLIB_free         ; |145| 
    1139 000001fc 023d02e4             LDW     .D2T1   *+SP(32),A4       ; |145| 
    1140 00000200 00004000             NOP             3
    1141                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    1142                               ; BRANCH OCCURS {$C$L10}          ; |141| 
    1143 00000204           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$9$E:
    1144                    ;** --------------------------------------------------------------------------*
    1145 00000204           $C$L2:    
    1146 00000204           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$10$B:
    1147                    ;          EXCLUSIVE CPU CYCLES: 4
    1148                    ;**     -----------------------g5:
    1149                    ;** 79  -----------------------    VLIB_fillBuffer((*U$12).testPattern, (unsigned char)K$66, (void *)y
    1150                    ;** 86  -----------------------    *coeff = *(*U$12).coeff;
    1151                    ;** 86  -----------------------    coeff[1] = *((*U$12).coeff+2);
    1152                    ;** 86  -----------------------    coeff[2] = *((*U$12).coeff+4);
    1153                    ;** 86  -----------------------    coeff[3] = *((*U$12).coeff+6);
    1154                    ;** 86  -----------------------    coeff[4] = *((*U$12).coeff+8);
    1155                    ;**     -----------------------    U$93 = prm+U$11;
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   22

    1156                    ;**     -----------------------    U$98 = div_table;
    1157                    ;**     -----------------------    L$1 = 510;
    1158                    ;**     -----------------------    U$92 = 0;
    1159                    ;**     -----------------------    #pragma MUST_ITERATE(510, 510, 510)
    1160                    ;**     -----------------------    #pragma LOOP_FLAGS(4096u)
    1161                    ;**     -----------------------g6:
    1162                    ;** 90  -----------------------    *U$98++ = *((*U$93).div_table+U$92);
    1163                    ;** 89  -----------------------    U$92 += 2;
    1164                    ;** 89  -----------------------    if ( L$1 = L$1-1 ) goto g6;
    1165                    ;** 137 -----------------------    act_kernel = 0;  // [14]
    1166                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    1167 00000204 0213180a             EXTU    .S2     B4,24,24,B4       ; |79| 
    1168 00000208 0508a35a             MVK     .L2     0x2,B10           ; |79| 
    1169 0000020c 06000068!            MVKH    .S1     testPatternString,A12
    1170                    
    1171 00000210 01860163             ADDKPC  .S2     $C$RL13,B3,0      ; |79| 
    1172 00000214 04141fda  ||         MV      .L2X    A5,B8             ; |79| 
    1173                    
    1174 00000218           $C$RL13:   ; CALL OCCURS {VLIB_fillBuffer} {0}  ; |79| 
    1175 00000218           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$10$E:
    1176                    ;** --------------------------------------------------------------------------*
    1177 00000218           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$11$B:
    1178                    ;          EXCLUSIVE CPU CYCLES: 54
    1179                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    1180 00000218 0234a266             LDW     .D1T2   *+A13(20),B4      ; |86| 
    1181 0000021c 01bd22e4             LDW     .D2T1   *+SP(36),A3
    1182 00000220 0fbd22e4             LDW     .D2T1   *+SP(36),A31
    1183 00000224 023ce2e4             LDW     .D2T1   *+SP(28),A4
    1184 00000228 0f80ff2a             MVK     .S2     0x1fe,B31
    1185 0000022c     124d             LDH     .D2T2   *B4,B4            ; |86| 
    1186 0000022e     6c6e             NOP             4
    1187 00000230 020c0256             STH     .D1T2   B4,*A3            ; |86| 
    1188 00000234 0234a266             LDW     .D1T2   *+A13(20),B4      ; |86| 
    1189 00000238     6c6e             NOP             4
    1190 0000023a     324d             LDH     .D2T2   *+B4(2),B4        ; |86| 
    1191 00000240 00006000             NOP             4
    1192 00000244 020c2256             STH     .D1T2   B4,*+A3(2)        ; |86| 
    1193 00000248 0234a266             LDW     .D1T2   *+A13(20),B4      ; |86| 
    1194 0000024c 00000000             NOP             4
    1195 0000024c 021042c6             LDH     .D2T2   *+B4(4),B4        ; |86| 
    1196 00000250 00000000             NOP             4
    1197 00000250 020c4256             STH     .D1T2   B4,*+A3(4)        ; |86| 
    1198 00000254 0234a266             LDW     .D1T2   *+A13(20),B4      ; |86| 
    1199 00000258 00000000             NOP             4
    1200 00000258 021062c6             LDH     .D2T2   *+B4(6),B4        ; |86| 
    1201 0000025c 00000000             NOP             4
    1202 00000260 020c6256             STH     .D1T2   B4,*+A3(6)        ; |86| 
    1203 00000264 01b4a264             LDW     .D1T1   *+A13(20),A3      ; |86| 
    1204 00000268 027fe05a             SUB     .L2     B31,1,B4
    1205 0000026c 00004000             NOP             3
    1206 00000270 028c8244             LDH     .D1T1   *+A3(8),A5        ; |86| 
    1207 00000274     6c6e             NOP             4
    1208 00000280           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$11$E:
    1209                    ;*----------------------------------------------------------------------------*
    1210                    ;*   SOFTWARE PIPELINE INFORMATION
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   23

    1211                    ;*
    1212                    ;*      Loop found in file               : ./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB
    1213                    ;*      Loop source line                 : 89
    1214                    ;*      Loop opening brace source line   : 89
    1215                    ;*      Loop closing brace source line   : 91
    1216                    ;*      Known Minimum Trip Count         : 510                    
    1217                    ;*      Known Maximum Trip Count         : 510                    
    1218                    ;*      Known Max Trip Count Factor      : 510
    1219                    ;*      Loop Carried Dependency Bound(^) : 12
    1220                    ;*      Unpartitioned Resource Bound     : 2
    1221                    ;*      Partitioned Resource Bound(*)    : 2
    1222                    ;*      Resource Partition:
    1223                    ;*                                A-side   B-side
    1224                    ;*      .L units                     0        0     
    1225                    ;*      .S units                     0        0     
    1226                    ;*      .D units                     2*       1     
    1227                    ;*      .M units                     0        0     
    1228                    ;*      .X cross paths               1        0     
    1229                    ;*      .T address paths             2*       1     
    1230                    ;*      Long read paths              0        0     
    1231                    ;*      Long write paths             0        0     
    1232                    ;*      Logical  ops (.LS)           0        0     (.L or .S unit)
    1233                    ;*      Addition ops (.LSD)          2        0     (.L or .S or .D unit)
    1234                    ;*      Bound(.L .S .LS)             0        0     
    1235                    ;*      Bound(.L .S .D .LS .LSD)     2*       1     
    1236                    ;*
    1237                    ;*      Searching for software pipeline schedule at ...
    1238                    ;*         ii = 12 Schedule found with 2 iterations in parallel
    1239                    ;*
    1240                    ;*      Register Usage Table:
    1241                    ;*          +-----------------------------------------------------------------+
    1242                    ;*          |AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB|
    1243                    ;*          |00000000001111111111222222222233|00000000001111111111222222222233|
    1244                    ;*          |01234567890123456789012345678901|01234567890123456789012345678901|
    1245                    ;*          |--------------------------------+--------------------------------|
    1246                    ;*       0: |    **                          |     *                          |
    1247                    ;*       1: |    **                          |     *                          |
    1248                    ;*       2: |    **                          |     *                          |
    1249                    ;*       3: |    **                          |     *                          |
    1250                    ;*       4: |    **                          |     *                          |
    1251                    ;*       5: |    **                          |    **                          |
    1252                    ;*       6: |   ***                          |     *                          |
    1253                    ;*       7: |    **                          |     *                          |
    1254                    ;*       8: |    **                          |     *                          |
    1255                    ;*       9: |    **                          |     *                          |
    1256                    ;*      10: |    **                          |     *                          |
    1257                    ;*      11: |   ***                          |     *                          |
    1258                    ;*          +-----------------------------------------------------------------+
    1259                    ;*
    1260                    ;*      Done
    1261                    ;*
    1262                    ;*      Loop will be splooped
    1263                    ;*      Collapsed epilog stages       : 0
    1264                    ;*      Collapsed prolog stages       : 0
    1265                    ;*      Minimum required memory pad   : 0 bytes
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   24

    1266                    ;*
    1267                    ;*      Minimum safe trip count       : 1
    1268                    ;*      Min. prof. trip count  (est.) : 13
    1269                    ;*
    1270                    ;*      Mem bank conflicts/iter(est.) : { min 0.000, est 0.000, max 0.000 }
    1271                    ;*      Mem bank perf. penalty (est.) : 0.0%
    1272                    ;*
    1273                    ;*
    1274                    ;*      Total cycles (est.)         : 12 + min_trip_cnt * 12 = 6132        
    1275                    ;*----------------------------------------------------------------------------*
    1276                    ;*        SINGLE SCHEDULED ITERATION
    1277                    ;*
    1278                    ;*        $C$C79:
    1279                    ;*   0              LDW     .D1T2   *+A5(24),B4       ; |90|  ^ 
    1280                    ;*   1              NOP             4
    1281                    ;*   5              ADD     .L1X    A4,B4,A3          ; |90|  ^ 
    1282                    ;*   6              LDHU    .D1T1   *A3,A3            ; |90|  ^ 
    1283                    ;*   7              NOP             4
    1284                    ;*  11              STH     .D2T1   A3,*B5++          ; |90|  ^ 
    1285                    ;*     ||           ADD     .L1     2,A4,A4           ; |89| Define a twin register
    1286                    ;*     ||           SPBR            $C$C79
    1287                    ;*  12              NOP             9
    1288                    ;*  24              ; BRANCHCC OCCURS {$C$C79}        ; |89| 
    1289                    ;*----------------------------------------------------------------------------*
    1290 00000280           $C$L3:    ; PIPED LOOP PROLOG
    1291                    ;          EXCLUSIVE CPU CYCLES: 13
    1292                    
    1293 00000280     4de7             SPLOOPD 12      ;24               ; (P) 
    1294 00000282     da6f  ||         MVC     .S2     B4,ILC
    1295 00000284 02fc8255  ||         STH     .D1T1   A5,*+A31(8)       ; |86| 
    1296 00000288 02ac9078  ||         ADD     .L1X    B11,A4,A5
    1297                    
    1298                    ;** --------------------------------------------------------------------------*
    1299 0000028c           $C$L4:    ; PIPED LOOP KERNEL
    1300 0000028c           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$13$B:
    1301                    ;          EXCLUSIVE CPU CYCLES: 12
    1302                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    1303 0000028c     d0cc             LDW     .D1T2   *+A5(24),B4       ; |90| (P) <0,0>  ^ 
    1304 0000028e     4c6e             NOP             3
    1305                    
    1306 00000290     2c67             SPMASK          L1
    1307 00000292     0626  ||         ZERO    .L1     A4
    1308                    
    1309 00000294     9230             ADD     .L1X    A4,B4,A3          ; |90| (P) <0,5>  ^ 
    1310                    
    1311 00000296     ac66             SPMASK          D2
    1312 000002a0     9d5d  ||         LDW     .D2T2   *+SP(32),B5
    1313 00000298 018c0205  ||         LDHU    .D1T1   *A3,A3            ; |90| (P) <0,6>  ^ 
    1314                    
    1315 000002a2     6c6e             NOP             4
    1316                    
    1317 000002a4     4640             ADD     .L1     2,A4,A4           ; |89| (P) <0,11> Define a twin register
    1318 000002a6     0eb5  ||         STH     .D2T1   A3,*B5++          ; |90| (P) <0,11>  ^ 
    1319                    
    1320 000002a8     1c66             SPKERNEL 0,0
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   25

    1321                    $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$13$E:
    1322                    ;** --------------------------------------------------------------------------*
    1323                    $C$L5:    ; PIPED LOOP EPILOG
    1324                    ;          EXCLUSIVE CPU CYCLES: 6
    1325                    ;** 140 -----------------------    VLIB_cache_inval();  // [14]
    1326                    ;** 143 -----------------------    initStack(getSP());  // [14]
    1327                    ;** 146 -----------------------    beg_count = _itoll(TSCH, TSCL);  // [14]
    1328                    ;** 95  -----------------------    VLIB_convertUYVYint_to_HSLpl(yc, (*U$12).width, (*U$12).pitch, (*U$
    1329                    ;** 153 -----------------------    v$2 = _itoll(TSCH, TSCL);  // [15]
    1330                    ;** 153 -----------------------    end_count = v$2;  // [15]
    1331                    ;**     -----------------------    K$112 = &cycles[0];
    1332                    ;** 156 -----------------------    C$5 = act_kernel;  // [15]
    1333                    ;** 156 -----------------------    *((C$5<<3)+K$112) = *((C$5<<3)+K$112)+(v$2-(beg_count+overhead));  
    1334                    ;** 159 -----------------------    setStackDepth();  // [15]
    1335                    ;** 137 -----------------------    act_kernel = 1;  // [14]
    1336                    ;** 140 -----------------------    VLIB_cache_inval();  // [14]
    1337                    ;** 143 -----------------------    initStack(getSP());  // [14]
    1338                    ;** 146 -----------------------    beg_count = _itoll(TSCH, TSCL);  // [14]
    1339                    ;** 100 -----------------------    VLIB_convertUYVYint_to_HSLpl_cn(yc, (*U$12).width, (*U$12).pitch, (
    1340                    ;** 153 -----------------------    v$2 = _itoll(TSCH, TSCL);  // [15]
    1341                    ;** 153 -----------------------    end_count = v$2;  // [15]
    1342                    ;** 156 -----------------------    C$4 = act_kernel;  // [15]
    1343                    ;** 156 -----------------------    *((C$4<<3)+K$112) = *((C$4<<3)+K$112)+(v$2-(beg_count+overhead));  
    1344                    ;** 159 -----------------------    setStackDepth();  // [15]
    1345                    ;** 105 -----------------------    U$120 = U$23;
    1346                    ;** 55  -----------------------    status_nat_vs_ref = 1;
    1347                    ;** 105 -----------------------    if ( !VLIB_compare_mem((void *)H, (void *)H_cn, U$120) ) goto g11;
    1348                    $C$DW$146       .dwtag  DW_TAG_TI_branch
    1349                            .dwattr $C$DW$146, DW_AT_low_pc(0x08)
    1350                            .dwattr $C$DW$146, DW_AT_name("VLIB_cache_inval")
    1351                            .dwattr $C$DW$146, DW_AT_TI_call
    1352                    
    1353 000002aa     0627             ZERO    .L2     B4                ; |137| 
    1354 000002ac 01800029! ||         MVKL    .S1     act_kernel,A3
    1355 000002b0 00000012! ||         CALL    .S2     VLIB_cache_inval  ; |140| 
    1356                    
    1357 000002b4 018a0163             ADDKPC  .S2     $C$RL14,B3,0      ; |140| 
    1358 000002b8 01800068! ||         MVKH    .S1     act_kernel,A3
    1359                    
    1360                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\common\VLIB_profile.h"
    1361 000002c0 020c0276             STW     .D1T2   B4,*A3            ; |137| 
    1362 000002c4 00004000             NOP             3
    1363                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\common\VLIB_profile.h"
    1364 000002c8           $C$RL14:   ; CALL OCCURS {VLIB_cache_inval} {0}  ; |140| 
    1365                    ;** --------------------------------------------------------------------------*
    1366 000002c8           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$15$B:
    1367                    ;          EXCLUSIVE CPU CYCLES: 7
    1368 000002c8 00000000             NOP             1
    1369                    $C$DW$147       .dwtag  DW_TAG_TI_branch
    1370                            .dwattr $C$DW$147, DW_AT_low_pc(0x00)
    1371                            .dwattr $C$DW$147, DW_AT_name("getSP")
    1372                            .dwattr $C$DW$147, DW_AT_TI_call
    1373 000002cc 10000012!            CALLP   .S2     getSP,B3
    1374                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\common\VLIB_profile.h"
    1375                    $C$RL15:   ; CALL OCCURS {getSP} {0}         ; |143| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   26

    1376                    $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$15$E:
    1377                    ;** --------------------------------------------------------------------------*
    1378                    $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$16$B:
    1379                    ;          EXCLUSIVE CPU CYCLES: 108
    1380                    $C$DW$148       .dwtag  DW_TAG_TI_branch
    1381                            .dwattr $C$DW$148, DW_AT_low_pc(0x00)
    1382                            .dwattr $C$DW$148, DW_AT_name("initStack")
    1383                            .dwattr $C$DW$148, DW_AT_TI_call
    1384 000002d0 10000012!            CALLP   .S2     initStack,B3
    1385 000002d4           $C$RL16:   ; CALL OCCURS {initStack} {0}     ; |143| 
    1386                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\common\VLIB_profile.h"
    1387                    ;----------------------------------------------------------------------
    1388                    ; 146 | VLIB_free(coeff);                                                      
    1389                    ; 147 | free(L_cn);                                                            
    1390                    ; 148 | free(S_cn);                                                            
    1391                    ; 149 | free(H_cn);                                                            
    1392                    ; 150 | VLIB_align_free(L);                                                    
    1393                    ; 151 | VLIB_align_free(S);                                                    
    1394                    ; 152 | VLIB_align_free(H);                                                    
    1395                    ;----------------------------------------------------------------------
    1396 000002d4 042803e2             MVC     .S2     TSCL,B8           ; |146| 
    1397 000002d8 04ac03e2             MVC     .S2     TSCH,B9           ; |146| 
    1398                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    1399 000002dc 063da2e4             LDW     .D2T1   *+SP(52),A12      ; |95| 
    1400 000002e0 053dc2e6             LDW     .D2T2   *+SP(56),B10      ; |95| 
    1401                    
    1402 000002e4 01800029!            MVKL    .S1     beg_count,A3
    1403 000002e8 03352267  ||         LDW     .D1T2   *+A13(36),B6      ; |95| 
    1404 000002ec 043d22e4  ||         LDW     .D2T1   *+SP(36),A8       ; |95| 
    1405                    
    1406 000002f0 01800069!            MVKH    .S1     beg_count,A3
    1407 000002f4 0234e267  ||         LDW     .D1T2   *+A13(28),B4      ; |95| 
    1408 000002f8 053de2e4  ||         LDW     .D2T1   *+SP(60),A10      ; |95| 
    1409                    
    1410 000002fc 040c0347             STDW    .D1T2   B9:B8,*A3         ; |146| 
    1411 00000300 023e02e4  ||         LDW     .D2T1   *+SP(64),A4       ; |95| 
    1412                    
    1413                    $C$DW$149       .dwtag  DW_TAG_TI_branch
    1414                            .dwattr $C$DW$149, DW_AT_low_pc(0x00)
    1415                            .dwattr $C$DW$149, DW_AT_name("VLIB_convertUYVYint_to_HSLpl")
    1416                            .dwattr $C$DW$149, DW_AT_TI_call
    1417                    
    1418 00000304 10000013!            CALLP   .S2     VLIB_convertUYVYint_to_HSLpl,B3
    1419 00000308 043d02e7  ||         LDW     .D2T2   *+SP(32),B8       ; |95| 
    1420 0000030c 03350264  ||         LDW     .D1T1   *+A13(32),A6      ; |95| 
    1421                    
    1422 00000310           $C$RL17:   ; CALL OCCURS {VLIB_convertUYVYint_to_HSLpl} {0}  ; |95| 
    1423                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\common\VLIB_profile.h"
    1424                    ;----------------------------------------------------------------------
    1425                    ; 153 | VLIB_align_free(yc);                                                   
    1426                    ;----------------------------------------------------------------------
    1427 00000310 032803e2             MVC     .S2     TSCL,B6           ; |153| 
    1428 00000314 03ac03e2             MVC     .S2     TSCH,B7           ; |153| 
    1429 00000318 01800028!            MVKL    .S1     act_kernel,A3
    1430 0000031c 01800068!            MVKH    .S1     act_kernel,A3
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   27

    1431                    
    1432 00000320 0680002b!            MVKL    .S2     overhead,B13
    1433 00000324 05000028! ||         MVKL    .S1     beg_count,A10
    1434                    
    1435 00000328 0680006b!            MVKH    .S2     overhead,B13
    1436 0000032c 05000069! ||         MVKH    .S1     beg_count,A10
    1437 00000330 080c0264  ||         LDW     .D1T1   *A3,A16           ; |156| 
    1438                    
    1439 00000334 023403e7             LDDW    .D2T2   *B13,B5:B4        ; |156| 
    1440 00000338 03280364  ||         LDDW    .D1T1   *A10,A7:A6        ; |156| 
    1441                    
    1442 0000033c 0f800028!            MVKL    .S1     cycles,A31
    1443 00000340 0f800068!            MVKH    .S1     cycles,A31
    1444 00000344 00002000             NOP             2
    1445                    
    1446 00000348 047e0b65             LDDW    .D1T1   *+A31[A16],A9:A8  ; |156| 
    1447 0000034c 0210d578  ||         ADDU    .L1X    B4,A6,A5:A4       ; |156| 
    1448                    
    1449                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\common\VLIB_profile.h"
    1450                    ;----------------------------------------------------------------------
    1451                    ; 157 | VLIB_profile_cycle_report(vlib_PROFILE_RANGE,                          
    1452                    ; 158 |                           NULL,                                        
    1453                    ;----------------------------------------------------------------------
    1454 00000350     b2b0             ADD     .L1X    A5,B5,A3          ; |156| 
    1455 00000352     63b0             ADD     .L1     A3,A7,A3          ; |156| 
    1456 00000354 0210d7f8             SUBU    .L1X    B6,A4,A5:A4       ; |156| 
    1457 00000358 020cf0fa             SUB     .L2X    B7,A3,B4          ; |156| 
    1458                    
    1459 00000360 0f171849             EXT     .S1     A5,24,24,A30      ; |156| 
    1460 00000364 02110578  ||         ADDU    .L1     A8,A4,A5:A4       ; |156| 
    1461                    
    1462 00000368 01a4a079             ADD     .L1     A5,A9,A3          ; |156| 
    1463 0000036c 0293d1e0  ||         ADD     .S1X    B4,A30,A5         ; |156| 
    1464                    
    1465 00000370 02946079             ADD     .L1     A3,A5,A5          ; |156| 
    1466 00000374 01800029! ||         MVKL    .S1     cycles,A3
    1467 00000378 0200002a! ||         MVKL    .S2     end_count,B4
    1468                    
    1469 0000037c 01800069!            MVKH    .S1     cycles,A3
    1470 00000380 0200006a! ||         MVKH    .S2     end_count,B4
    1471                    
    1472                    $C$DW$150       .dwtag  DW_TAG_TI_branch
    1473                            .dwattr $C$DW$150, DW_AT_low_pc(0x00)
    1474                            .dwattr $C$DW$150, DW_AT_name("setStackDepth")
    1475                            .dwattr $C$DW$150, DW_AT_TI_call
    1476                    
    1477 00000384 10000013!            CALLP   .S2     setStackDepth,B3
    1478 00000388 020e0b45  ||         STDW    .D1T1   A5:A4,*+A3[A16]   ; |156| 
    1479 0000038c 031003c6  ||         STDW    .D2T2   B7:B6,*B4         ; |153| 
    1480                    
    1481                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\common\VLIB_profile.h"
    1482                    ;----------------------------------------------------------------------
    1483                    ; 159 | "width * height");                                                     
    1484                    ;----------------------------------------------------------------------
    1485 00000390           $C$RL18:   ; CALL OCCURS {setStackDepth} {0}  ; |159| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   28

    1486 00000390 01800028!            MVKL    .S1     act_kernel,A3
    1487                    
    1488 00000394 01800069!            MVKH    .S1     act_kernel,A3
    1489 00000398 0204a35a  ||         MVK     .L2     1,B4              ; |137| 
    1490                    
    1491                    $C$DW$151       .dwtag  DW_TAG_TI_branch
    1492                            .dwattr $C$DW$151, DW_AT_low_pc(0x00)
    1493                            .dwattr $C$DW$151, DW_AT_name("VLIB_cache_inval")
    1494                            .dwattr $C$DW$151, DW_AT_TI_call
    1495                    
    1496 0000039c 10000013!            CALLP   .S2     VLIB_cache_inval,B3
    1497 000003a0 020c0276  ||         STW     .D1T2   B4,*A3            ; |137| 
    1498                    
    1499                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\common\VLIB_profile.h"
    1500                    $C$RL19:   ; CALL OCCURS {VLIB_cache_inval} {0}  ; |140| 
    1501                    $C$DW$152       .dwtag  DW_TAG_TI_branch
    1502                            .dwattr $C$DW$152, DW_AT_low_pc(0x00)
    1503                            .dwattr $C$DW$152, DW_AT_name("getSP")
    1504                            .dwattr $C$DW$152, DW_AT_TI_call
    1505 000003a4 10000012!            CALLP   .S2     getSP,B3
    1506                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\common\VLIB_profile.h"
    1507                    $C$RL20:   ; CALL OCCURS {getSP} {0}         ; |143| 
    1508                    $C$DW$153       .dwtag  DW_TAG_TI_branch
    1509                            .dwattr $C$DW$153, DW_AT_low_pc(0x00)
    1510                            .dwattr $C$DW$153, DW_AT_name("initStack")
    1511                            .dwattr $C$DW$153, DW_AT_TI_call
    1512 000003a8 10000012!            CALLP   .S2     initStack,B3
    1513 000003ac           $C$RL21:   ; CALL OCCURS {initStack} {0}     ; |143| 
    1514                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\common\VLIB_profile.h"
    1515 000003ac 032803e2             MVC     .S2     TSCL,B6           ; |146| 
    1516 000003b0 03ac03e2             MVC     .S2     TSCH,B7           ; |146| 
    1517                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    1518 000003b4 023e02e4             LDW     .D2T1   *+SP(64),A4       ; |100| 
    1519                    
    1520 000003b8 043d22e5             LDW     .D2T1   *+SP(36),A8       ; |100| 
    1521 000003bc 0234e266  ||         LDW     .D1T2   *+A13(28),B4      ; |100| 
    1522                    
    1523 000003c0 053d62e6             LDW     .D2T2   *+SP(44),B10      ; |100| 
    1524                    
    1525 000003c4 01a80fd9             MV      .L1     A10,A3            ; |100| 
    1526 000003c8 043d02e7  ||         LDW     .D2T2   *+SP(32),B8       ; |100| 
    1527 000003cc 03350264  ||         LDW     .D1T1   *+A13(32),A6      ; |100| 
    1528                    
    1529 000003d0 030c0347             STDW    .D1T2   B7:B6,*A3         ; |146| 
    1530 000003d4 063d42e4  ||         LDW     .D2T1   *+SP(40),A12      ; |100| 
    1531                    
    1532                    $C$DW$154       .dwtag  DW_TAG_TI_branch
    1533                            .dwattr $C$DW$154, DW_AT_low_pc(0x00)
    1534                            .dwattr $C$DW$154, DW_AT_name("VLIB_convertUYVYint_to_HSLpl_cn")
    1535                            .dwattr $C$DW$154, DW_AT_TI_call
    1536                    
    1537 000003d8 10000013!            CALLP   .S2     VLIB_convertUYVYint_to_HSLpl_cn,B3
    1538 000003dc 03352267  ||         LDW     .D1T2   *+A13(36),B6      ; |100| 
    1539 000003e0 053d82e4  ||         LDW     .D2T1   *+SP(48),A10      ; |100| 
    1540                    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   29

    1541 000003e4           $C$RL22:   ; CALL OCCURS {VLIB_convertUYVYint_to_HSLpl_cn} {0}  ; |100| 
    1542                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\common\VLIB_profile.h"
    1543 000003e4 022803e2             MVC     .S2     TSCL,B4           ; |153| 
    1544 000003e8 02ac03e2             MVC     .S2     TSCH,B5           ; |153| 
    1545 000003ec 01800028!            MVKL    .S1     act_kernel,A3
    1546 000003f0 01800068!            MVKH    .S1     act_kernel,A3
    1547 000003f4 020c0fd8             MV      .L1     A3,A4
    1548                    
    1549 000003f8 04100265             LDW     .D1T1   *A4,A8            ; |156| 
    1550 000003fc 0f800028! ||         MVKL    .S1     beg_count,A31
    1551                    
    1552 00000400 0f800068!            MVKH    .S1     beg_count,A31
    1553                    
    1554 00000404 027c0365             LDDW    .D1T1   *A31,A5:A4        ; |156| 
    1555 00000408 043403e6  ||         LDDW    .D2T2   *B13,B9:B8        ; |156| 
    1556                    
    1557 0000040c 0f000028!            MVKL    .S1     cycles,A30
    1558 00000410 0f000068!            MVKH    .S1     cycles,A30
    1559                    
    1560 00000414 03790b65             LDDW    .D1T1   *+A30[A8],A7:A6   ; |156| 
    1561 00000418 01800028! ||         MVKL    .S1     end_count,A3
    1562                    
    1563 0000041c 01800068!            MVKH    .S1     end_count,A3
    1564                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\common\VLIB_profile.h"
    1565 00000420 0311157a             ADDU    .L2X    B8,A4,B7:B6       ; |156| 
    1566                    
    1567 00000424 04a4e07b             ADD     .L2     B7,B9,B9          ; |156| 
    1568 00000428 040c16a2  ||         MV      .S2X    A3,B8
    1569                    
    1570 0000042c 049531e3             ADD     .S2X    B9,A5,B9          ; |156| 
    1571 00000430 031885fa  ||         SUBU    .L2     B4,B6,B7:B6       ; |156| 
    1572                    
    1573 00000434 049528c3             SUB     .D2     B5,B9,B9          ; |156| 
    1574 00000438 081f184b  ||         EXT     .S2     B7,24,24,B16      ; |156| 
    1575 0000043c 0318d57a  ||         ADDU    .L2X    A6,B6,B7:B6       ; |156| 
    1576                    
    1577 00000440 039cf07b             ADD     .L2X    B7,A7,B7          ; |156| 
    1578 00000444 04c121e3  ||         ADD     .S2     B9,B16,B9         ; |156| 
    1579 00000448 01800028! ||         MVKL    .S1     cycles,A3
    1580                    
    1581 0000044c 03a4e07b             ADD     .L2     B7,B9,B7          ; |156| 
    1582 00000450 01800069! ||         MVKH    .S1     cycles,A3
    1583 00000454 022003c6  ||         STDW    .D2T2   B5:B4,*B8         ; |153| 
    1584                    
    1585                    $C$DW$155       .dwtag  DW_TAG_TI_branch
    1586                            .dwattr $C$DW$155, DW_AT_low_pc(0x00)
    1587                            .dwattr $C$DW$155, DW_AT_name("setStackDepth")
    1588                            .dwattr $C$DW$155, DW_AT_TI_call
    1589                    
    1590 00000458 10000013!            CALLP   .S2     setStackDepth,B3
    1591 0000045c 030d0b46  ||         STDW    .D1T2   B7:B6,*+A3[A8]    ; |156| 
    1592                    
    1593                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\common\VLIB_profile.h"
    1594                    $C$RL23:   ; CALL OCCURS {setStackDepth} {0}  ; |159| 
    1595                    $C$DW$156       .dwtag  DW_TAG_TI_branch
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   30

    1596                            .dwattr $C$DW$156, DW_AT_low_pc(0x00)
    1597                            .dwattr $C$DW$156, DW_AT_name("VLIB_compare_mem")
    1598                            .dwattr $C$DW$156, DW_AT_TI_call
    1599                    
    1600 00000460 10000013!            CALLP   .S2     VLIB_compare_mem,B3
    1601 00000464     edcd  ||         LDW     .D2T1   *+SP(60),A4       ; |105| 
    1602 00000466     9507  ||         MV      .L2X    A10,B4            ; |105| 
    1603 00000468     d606  ||         MV      .L1X    B12,A6            ; |105| 
    1604                    
    1605                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    1606 0000046a           $C$RL24:   ; CALL OCCURS {VLIB_compare_mem} {0}  ; |105| 
    1607 0000046a           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$16$E:
    1608                    ;** --------------------------------------------------------------------------*
    1609 0000046a           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$17$B:
    1610                    ;          EXCLUSIVE CPU CYCLES: 7
    1611 0000046a     0246             MV      .L1     A4,A0             ; |105| 
    1612 0000046c d0001010     [!A0]   B       .S1     $C$L6             ; |105| 
    1613                    $C$DW$157       .dwtag  DW_TAG_TI_branch
    1614                            .dwattr $C$DW$157, DW_AT_low_pc(0x00)
    1615                            .dwattr $C$DW$157, DW_AT_name("VLIB_compare_mem")
    1616                            .dwattr $C$DW$157, DW_AT_TI_call
    1617 00000470 c0000010!    [ A0]   CALL    .S1     VLIB_compare_mem  ; |105| 
    1618 00000474 c23dc2e4     [ A0]   LDW     .D2T1   *+SP(56),A4       ; |105| 
    1619                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    1620 00000478 0684a35a             MVK     .L2     0x1,B13           ; |55| 
    1621                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    1622 00000480 d780a358     [!A0]   ZERO    .L1     A15               ; |108| 
    1623 00000484     0c6e             NOP             1
    1624                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    1625                               ; BRANCHCC OCCURS {$C$L6}         ; |105| 
    1626 00000486           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$17$E:
    1627                    ;** --------------------------------------------------------------------------*
    1628 00000486           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$18$B:
    1629                    ;          EXCLUSIVE CPU CYCLES: 1
    1630                    ;** 105 -----------------------    U$121 = out_size;
    1631                    ;** 105 -----------------------    if ( !VLIB_compare_mem((void *)S, (void *)S_cn, U$121) ) goto g11;
    1632                    
    1633 00000486     8507             MV      .L2     B10,B4            ; |105| 
    1634 0000048c 032c0fd8  ||         MV      .L1     A11,A6            ; |105| 
    1635 00000488 01840163  ||         ADDKPC  .S2     $C$RL25,B3,0      ; |105| 
    1636                    
    1637 00000490           $C$RL25:   ; CALL OCCURS {VLIB_compare_mem} {0}  ; |105| 
    1638 00000490           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$18$E:
    1639                    ;** --------------------------------------------------------------------------*
    1640 00000490           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$19$B:
    1641                    ;          EXCLUSIVE CPU CYCLES: 7
    1642 00000490     0246             MV      .L1     A4,A0             ; |105| 
    1643 00000492     0c3a     [!A0]   B       .S1     $C$L6             ; |105| 
    1644                    $C$DW$158       .dwtag  DW_TAG_TI_branch
    1645                            .dwattr $C$DW$158, DW_AT_low_pc(0x00)
    1646                            .dwattr $C$DW$158, DW_AT_name("VLIB_compare_mem")
    1647                            .dwattr $C$DW$158, DW_AT_TI_call
    1648 00000494 c0000010!    [ A0]   CALL    .S1     VLIB_compare_mem  ; |105| 
    1649 00000498 c23da2e4     [ A0]   LDW     .D2T1   *+SP(52),A4       ; |105| 
    1650                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   31

    1651 000004a0 d780a358     [!A0]   ZERO    .L1     A15               ; |108| 
    1652 000004a4     2c6e             NOP             2
    1653                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    1654                               ; BRANCHCC OCCURS {$C$L6}         ; |105| 
    1655 000004a6           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$19$E:
    1656                    ;** --------------------------------------------------------------------------*
    1657 000004a6           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$20$B:
    1658                    ;          EXCLUSIVE CPU CYCLES: 1
    1659                    ;** 105 -----------------------    if ( !VLIB_compare_mem((void *)L, (void *)L_cn, (int)out_size) ) go
    1660                    ;** 110 -----------------------    status_nat_vs_int = 1;
    1661                    ;** 110 -----------------------    goto g12;
    1662                    
    1663 000004a6     c586             MV      .L1     A11,A6            ; |105| 
    1664 000004ac 02301fda  ||         MV      .L2X    A12,B4            ; |105| 
    1665 000004a8 01840163  ||         ADDKPC  .S2     $C$RL26,B3,0      ; |105| 
    1666                    
    1667 000004b0           $C$RL26:   ; CALL OCCURS {VLIB_compare_mem} {0}  ; |105| 
    1668 000004b0           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$20$E:
    1669                    ;** --------------------------------------------------------------------------*
    1670 000004b0           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$21$B:
    1671                    ;          EXCLUSIVE CPU CYCLES: 7
    1672 000004b0 00100fd8             MV      .L1     A4,A0             ; |105| 
    1673                    
    1674 000004b4 c0000c13     [ A0]   B       .S2     $C$L7             ; |110| 
    1675 000004b8 c1346265  || [ A0]   LDW     .D1T1   *+A13(12),A2      ; |114| 
    1676 000004c0 c7b41fd9  || [ A0]   MV      .L1X    B13,A15           ; |105| 
    1677 000004c4 d7800028  || [!A0]   ZERO    .S1     A15               ; |108| 
    1678                    
    1679 000004c8 00801fdb             MV      .L2X    A0,B1             ; guard predicate rewrite
    1680 000004cc c0344264  || [ A0]   LDW     .D1T1   *+A13(8),A0       ; |114| 
    1681                    
    1682                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    1683 000004d0 40b48264     [ B1]   LDW     .D1T1   *+A13(16),A1      ; |114| 
    1684 000004d4 4180a358     [ B1]   ZERO    .L1     A3                ; |114| 
    1685 000004d8 4200a358     [ B1]   ZERO    .L1     A4                ; |114| 
    1686 000004dc 00000000             NOP             1
    1687                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    1688                               ; BRANCHCC OCCURS {$C$L7}         ; |110| 
    1689 000004e0           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$21$E:
    1690                    ;** --------------------------------------------------------------------------*
    1691 000004e0           $C$L6:    
    1692                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    1693 000004e0           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$22$B:
    1694                    ;          EXCLUSIVE CPU CYCLES: 6
    1695                    ;**     -----------------------g11:
    1696                    ;**     -----------------------    U$121 = out_size;
    1697                    ;** 108 -----------------------    status_nat_vs_int = 0;
    1698                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    1699 000004e0 01346264             LDW     .D1T1   *+A13(12),A2      ; |114| 
    1700 000004e4 00b48264             LDW     .D1T1   *+A13(16),A1      ; |114| 
    1701 000004e8 00344264             LDW     .D1T1   *+A13(8),A0       ; |114| 
    1702 000004ec     05a6             ZERO    .L1     A3                ; |114| 
    1703 000004ee     0626             ZERO    .L1     A4                ; |114| 
    1704 000004f0     0c6e             NOP             1
    1705 00000500           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$22$E:
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   32

    1706                    ;** --------------------------------------------------------------------------*
    1707 00000500           $C$L7:    
    1708                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    1709 00000500           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$23$B:
    1710                    ;          EXCLUSIVE CPU CYCLES: 11
    1711                    ;**     -----------------------g12:
    1712                    ;** 114 -----------------------    v$1 = prm;
    1713                    ;** 114 -----------------------    C$3 = (*U$12).staticOutH;
    1714                    ;** 114 -----------------------    if ( !((C$3 != NULL)&((*U$12).staticOutS != NULL)&((*U$12).staticOu
    1715                    
    1716 00000500 a1b41fd9     [ A2]   MV      .L1X    B13,A3            ; |114| 
    1717 00000508 0200a35a  ||         ZERO    .L2     B4                ; |114| 
    1718 00000504 053ce2e7  ||         LDW     .D2T2   *+SP(28),B10      ; |114| 
    1719                    
    1720                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    1721 0000050c c2341fd8     [ A0]   MV      .L1X    B13,A4            ; |114| 
    1722 00000510 01906f78             AND     .L1     A3,A4,A3          ; |114| 
    1723 00000514 82340fda     [ A1]   MV      .L2     B13,B4            ; |114| 
    1724 00000518 000c9f7a             AND     .L2X    B4,A3,B0          ; |114| 
    1725                    
    1726 0000051c 30002713     [!B0]   B       .S2     $C$L9             ; |114| 
    1727 00000520 31800029! || [!B0]   MVKL    .S1     $C$SL3+0,A3
    1728 00000524 322d407a  || [!B0]   ADD     .L2     B10,B11,B4        ; |133| 
    1729                    
    1730                    $C$DW$159       .dwtag  DW_TAG_TI_branch
    1731                            .dwattr $C$DW$159, DW_AT_low_pc(0x00)
    1732                            .dwattr $C$DW$159, DW_AT_name("VLIB_compare_mem")
    1733                            .dwattr $C$DW$159, DW_AT_TI_call
    1734                    
    1735 00000528 20000013!    [ B0]   CALL    .S2     VLIB_compare_mem  ; |118| 
    1736 0000052c 31800069! || [!B0]   MVKH    .S1     $C$SL3+0,A3
    1737 00000530 3390e2e6  || [!B0]   LDW     .D2T2   *+B4(28),B7       ; |133| 
    1738                    
    1739 00000534 32000029!    [!B0]   MVKL    .S1     est_test,A4
    1740 00000538 329122e6  || [!B0]   LDW     .D2T2   *+B4(36),B5       ; |133| 
    1741                    
    1742 0000053c 32000069!    [!B0]   MVKH    .S1     est_test,A4
    1743 00000540 331102e6  || [!B0]   LDW     .D2T2   *+B4(32),B6       ; |133| 
    1744                    
    1745 00000544 31bc22f5     [!B0]   STW     .D2T1   A3,*+SP(4)        ; |133| 
    1746 00000548 3184a359  || [!B0]   MVK     .L1     1,A3              ; |130| 
    1747 0000054c 3200002a! || [!B0]   MVKL    .S2     testPatternString,B4
    1748                    
    1749 00000550 31900275     [!B0]   STW     .D1T1   A3,*A4            ; |130| 
    1750 00000554 32000029! || [!B0]   MVKL    .S1     desc,A4
    1751 00000558 3200006b! || [!B0]   MVKH    .S2     testPatternString,B4
    1752                    
    1753                               ; BRANCHCC OCCURS {$C$L9}         ; |114| 
    1754 00000560           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$23$E:
    1755                    ;** --------------------------------------------------------------------------*
    1756 00000560           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$24$B:
    1757                    ;          EXCLUSIVE CPU CYCLES: 1
    1758                    ;** 118 -----------------------    if ( !VLIB_compare_mem((void *)C$3, (void *)H_cn, U$120) ) goto g17
    1759                    
    1760 00000560     d606             MV      .L1X    B12,A6            ; |118| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   33

    1761 00000562     9507  ||         MV      .L2X    A10,B4            ; |118| 
    1762 00000568 020006a0  ||         MV      .S1     A0,A4             ; |118| 
    1763 00000564 01830163  ||         ADDKPC  .S2     $C$RL27,B3,0      ; |118| 
    1764                    
    1765                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    1766 0000056c           $C$RL27:   ; CALL OCCURS {VLIB_compare_mem} {0}  ; |118| 
    1767 0000056c           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$24$E:
    1768                    ;** --------------------------------------------------------------------------*
    1769 0000056c           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$25$B:
    1770                    ;          EXCLUSIVE CPU CYCLES: 7
    1771 0000056c 00100fd8             MV      .L1     A4,A0             ; |118| 
    1772                    
    1773 00000574 c2346264     [ A0]   LDW     .D1T1   *+A13(12),A4      ; |118| 
    1774 00000570 d0001511  || [!A0]   B       .S1     $C$L8             ; |118| 
    1775                    
    1776                    $C$DW$160       .dwtag  DW_TAG_TI_branch
    1777                            .dwattr $C$DW$160, DW_AT_low_pc(0x00)
    1778                            .dwattr $C$DW$160, DW_AT_name("VLIB_compare_mem")
    1779                            .dwattr $C$DW$160, DW_AT_TI_call
    1780                    
    1781 00000578 c0000011!    [ A0]   CALL    .S1     VLIB_compare_mem  ; |118| 
    1782 00000580 d53ce2e6  || [!A0]   LDW     .D2T2   *+SP(28),B10      ; |122| 
    1783                    
    1784 00000584 c23d62e6     [ A0]   LDW     .D2T2   *+SP(44),B4       ; |118| 
    1785                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    1786 00000588 d680a35a     [!A0]   ZERO    .L2     B13               ; |121| 
    1787 0000058c     2c6e             NOP             2
    1788                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    1789                               ; BRANCHCC OCCURS {$C$L8}         ; |118| 
    1790 0000058e           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$25$E:
    1791                    ;** --------------------------------------------------------------------------*
    1792 0000058e           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$26$B:
    1793                    ;          EXCLUSIVE CPU CYCLES: 1
    1794                    ;** 118 -----------------------    if ( !VLIB_compare_mem((*U$12).staticOutS, (void *)S_cn, U$121) ) g
    1795                    
    1796 0000058e     c586             MV      .L1     A11,A6            ; |118| 
    1797 00000590 01850162  ||         ADDKPC  .S2     $C$RL28,B3,0      ; |118| 
    1798                    
    1799 00000594           $C$RL28:   ; CALL OCCURS {VLIB_compare_mem} {0}  ; |118| 
    1800 00000594           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$26$E:
    1801                    ;** --------------------------------------------------------------------------*
    1802 00000594           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$27$B:
    1803                    ;          EXCLUSIVE CPU CYCLES: 7
    1804 00000594 00100fd8             MV      .L1     A4,A0             ; |118| 
    1805                    
    1806 00000598 d0001111     [!A0]   B       .S1     $C$L8             ; |118| 
    1807 000005a0 d53ce2e6  || [!A0]   LDW     .D2T2   *+SP(28),B10      ; |122| 
    1808                    
    1809                    $C$DW$161       .dwtag  DW_TAG_TI_branch
    1810                            .dwattr $C$DW$161, DW_AT_low_pc(0x00)
    1811                            .dwattr $C$DW$161, DW_AT_name("VLIB_compare_mem")
    1812                            .dwattr $C$DW$161, DW_AT_TI_call
    1813 000005a4 c0000010!    [ A0]   CALL    .S1     VLIB_compare_mem  ; |118| 
    1814 000005a8 c2348264     [ A0]   LDW     .D1T1   *+A13(16),A4      ; |118| 
    1815                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   34

    1816 000005ac d680a35a     [!A0]   ZERO    .L2     B13               ; |121| 
    1817 000005b0     2c6e             NOP             2
    1818                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    1819                               ; BRANCHCC OCCURS {$C$L8}         ; |118| 
    1820 000005b2           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$27$E:
    1821                    ;** --------------------------------------------------------------------------*
    1822 000005b2           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$28$B:
    1823                    ;          EXCLUSIVE CPU CYCLES: 1
    1824                    ;** 118 -----------------------    if ( !VLIB_compare_mem((*U$12).staticOutL, (void *)L_cn, U$121) ) g
    1825                    ;** 123 -----------------------    status_nat_vs_ref = 1;
    1826                    ;** 123 -----------------------    goto g18;
    1827                    
    1828 000005b2     c586             MV      .L1     A11,A6            ; |118| 
    1829 000005b8 02301fda  ||         MV      .L2X    A12,B4            ; |118| 
    1830 000005b4 01880163  ||         ADDKPC  .S2     $C$RL29,B3,0      ; |118| 
    1831                    
    1832 000005c0           $C$RL29:   ; CALL OCCURS {VLIB_compare_mem} {0}  ; |118| 
    1833 000005c0           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$28$E:
    1834                    ;** --------------------------------------------------------------------------*
    1835 000005c0           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$29$B:
    1836                    ;          EXCLUSIVE CPU CYCLES: 7
    1837 000005c0 00100fd8             MV      .L1     A4,A0             ; |118| 
    1838                    
    1839 000005c4 c0000f13     [ A0]   B       .S2     $C$L9             ; |123| 
    1840 000005c8 d53ce2e7  || [!A0]   LDW     .D2T2   *+SP(28),B10      ; |122| 
    1841 000005cc c1800029! || [ A0]   MVKL    .S1     $C$SL3+0,A3
    1842 000005d0 c22d407a  || [ A0]   ADD     .L2     B10,B11,B4        ; |133| 
    1843                    
    1844 000005d4 c1800069!    [ A0]   MVKH    .S1     $C$SL3+0,A3
    1845 000005d8 c31102e7  || [ A0]   LDW     .D2T2   *+B4(32),B6       ; |133| 
    1846 000005dc d680a35a  || [!A0]   ZERO    .L2     B13               ; |121| 
    1847                    
    1848 000005e0 c2000029!    [ A0]   MVKL    .S1     est_test,A4
    1849 000005e4 c1bc22f5  || [ A0]   STW     .D2T1   A3,*+SP(4)        ; |133| 
    1850 000005e8 c184a358  || [ A0]   MVK     .L1     1,A3              ; |130| 
    1851                    
    1852 000005ec c2000069!    [ A0]   MVKH    .S1     est_test,A4
    1853 000005f0 c29122e6  || [ A0]   LDW     .D2T2   *+B4(36),B5       ; |133| 
    1854                    
    1855 000005f4 c390e2e7     [ A0]   LDW     .D2T2   *+B4(28),B7       ; |133| 
    1856 000005f8 c1900275  || [ A0]   STW     .D1T1   A3,*A4            ; |130| 
    1857 000005fc c200002a! || [ A0]   MVKL    .S2     testPatternString,B4
    1858                    
    1859 00000600 c200006b!    [ A0]   MVKH    .S2     testPatternString,B4
    1860 00000604 c2000028! || [ A0]   MVKL    .S1     desc,A4
    1861                    
    1862                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    1863                               ; BRANCHCC OCCURS {$C$L9}         ; |123| 
    1864 00000608           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$29$E:
    1865                    ;** --------------------------------------------------------------------------*
    1866 00000608           $C$L8:    
    1867                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    1868 00000608           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$30$B:
    1869                    ;          EXCLUSIVE CPU CYCLES: 6
    1870                    ;**     -----------------------g17:
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   35

    1871                    ;** 122 -----------------------    v$1 = prm;
    1872                    ;** 121 -----------------------    status_nat_vs_ref = 0;
    1873                    
    1874 00000608 022d407b             ADD     .L2     B10,B11,B4        ; |133| 
    1875 0000060c 01800028! ||         MVKL    .S1     $C$SL3+0,A3
    1876                    
    1877 00000614     f07d             LDW     .D2T2   *+B4(28),B7       ; |133| 
    1878 00000610 01800069! ||         MVKH    .S1     $C$SL3+0,A3
    1879                    
    1880 00000618 02000029!            MVKL    .S1     est_test,A4
    1881 00000616     ac35  ||         STW     .D2T1   A3,*+SP(4)        ; |133| 
    1882 00000620     25a6  ||         MVK     .L1     1,A3              ; |130| 
    1883                    
    1884 00000622     385d             LDW     .D2T2   *+B4(36),B5       ; |133| 
    1885 00000624 02000068! ||         MVKH    .S1     est_test,A4
    1886                    
    1887 00000628     186d             LDW     .D2T2   *+B4(32),B6       ; |133| 
    1888 0000062c 0200002b! ||         MVKL    .S2     testPatternString,B4
    1889 0000062a     0034  ||         STW     .D1T1   A3,*A4            ; |130| 
    1890 00000630 02000028! ||         MVKL    .S1     desc,A4
    1891                    
    1892 00000634 0200006a!            MVKH    .S2     testPatternString,B4
    1893 00000638           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$30$E:
    1894                    ;** --------------------------------------------------------------------------*
    1895 00000638           $C$L9:    
    1896                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    1897 00000638           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$31$B:
    1898                    ;          EXCLUSIVE CPU CYCLES: 6
    1899                    ;**     -----------------------g18:
    1900                    ;** 130 -----------------------    est_test = 1;
    1901                    ;** 133 -----------------------    C$2 = U$11+v$1;
    1902                    ;** 133 -----------------------    sprintf(K$57, (const char *)"%s generated input | Opt results compa
    1903                    ;** 135 -----------------------    VLIB_formula_add_test(U$121, 0, 0, (status_nat_vs_int == 0)|(status
    1904                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    1905                    $C$DW$162       .dwtag  DW_TAG_TI_branch
    1906                            .dwattr $C$DW$162, DW_AT_low_pc(0x00)
    1907                            .dwattr $C$DW$162, DW_AT_name("sprintf")
    1908                            .dwattr $C$DW$162, DW_AT_TI_call
    1909 00000638 00000010!            CALL    .S1     sprintf           ; |133| 
    1910 00000640 023c42f6             STW     .D2T2   B4,*+SP(8)        ; |133| 
    1911 00000644 05bcc2f4             STW     .D2T1   A11,*+SP(24)      ; |133| 
    1912 00000648     bcd5             STW     .D2T2   B5,*+SP(20)       ; |133| 
    1913 0000064a     9ce5             STW     .D2T2   B6,*+SP(16)       ; |133| 
    1914                    
    1915 00000654 03bc62f6             STW     .D2T2   B7,*+SP(12)       ; |133| 
    1916 00000650 01860163  ||         ADDKPC  .S2     $C$RL30,B3,0      ; |133| 
    1917 0000064c 02000069! ||         MVKH    .S1     desc,A4
    1918                    
    1919 00000658           $C$RL30:   ; CALL OCCURS {sprintf} {0}       ; |133| 
    1920 00000658           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$31$E:
    1921                    ;** --------------------------------------------------------------------------*
    1922 00000658           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$32$B:
    1923                    ;          EXCLUSIVE CPU CYCLES: 13
    1924                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    1925 00000658 01bc0a58             CMPEQ   .L1     A15,0,A3          ; |135| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   36

    1926                    
    1927 00000660 02340a5b             CMPEQ   .L2     B13,0,B4          ; |135| 
    1928 00000664 04000029! ||         MVKL    .S1     desc,A8
    1929 00000668 0400002b  ||         ZERO    .S2     B8                ; |135| 
    1930                    
    1931                    $C$DW$163       .dwtag  DW_TAG_TI_branch
    1932                            .dwattr $C$DW$163, DW_AT_low_pc(0x00)
    1933                            .dwattr $C$DW$163, DW_AT_name("VLIB_formula_add_test")
    1934                            .dwattr $C$DW$163, DW_AT_TI_call
    1935                    
    1936 00000670 10000013!            CALLP   .S2     VLIB_formula_add_test,B3
    1937 00000674 030c9ffb  ||         OR      .L2X    B4,A3,B6          ; |135| 
    1938 00000678 02000043  ||         ZERO    .D2     B4                ; |135| 
    1939 00000680 04000069! ||         MVKH    .S1     desc,A8
    1940 0000067c 022c0fd9  ||         MV      .L1     A11,A4            ; |135| 
    1941 00000684 03000040  ||         ZERO    .D1     A6                ; |135| 
    1942                    
    1943 00000688           $C$RL31:   ; CALL OCCURS {VLIB_formula_add_test} {0}  ; |135| 
    1944                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    1945                    $C$DW$164       .dwtag  DW_TAG_TI_branch
    1946                            .dwattr $C$DW$164, DW_AT_low_pc(0x00)
    1947                            .dwattr $C$DW$164, DW_AT_name("VLIB_free")
    1948                            .dwattr $C$DW$164, DW_AT_TI_call
    1949 00000688 00000010!            CALL    .S1     VLIB_free         ; |145| 
    1950 0000068c     8d4d             LDW     .D2T1   *+SP(32),A4       ; |145| 
    1951 0000068e     4c6e             NOP             3
    1952 00000690           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$32$E:
    1953                    ;** --------------------------------------------------------------------------*
    1954 00000690           $C$L10:    
    1955                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    1956 00000690           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$33$B:
    1957                    ;          EXCLUSIVE CPU CYCLES: 1
    1958                    ;**     -----------------------g19:
    1959                    ;** 145 -----------------------    VLIB_free((void *)div_table);
    1960                    ;** 146 -----------------------    VLIB_free((void *)coeff);
    1961                    ;** 147 -----------------------    free((void *)L_cn);
    1962                    ;** 148 -----------------------    free((void *)S_cn);
    1963                    ;** 149 -----------------------    free((void *)H_cn);
    1964                    ;** 150 -----------------------    VLIB_align_free((void *)L);
    1965                    ;** 151 -----------------------    VLIB_align_free((void *)S);
    1966                    ;** 152 -----------------------    VLIB_align_free((void *)H);
    1967                    ;** 153 -----------------------    VLIB_align_free((void *)yc);
    1968                    ;** 51  -----------------------    U$11 += 40;
    1969                    ;** 51  -----------------------    if ( test_cases > (++tpi) ) goto g3;
    1970                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    1971 00000690 01850162             ADDKPC  .S2     $C$RL32,B3,0      ; |145| 
    1972                    $C$RL32:   ; CALL OCCURS {VLIB_free} {0}     ; |145| 
    1973                    $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$33$E:
    1974                    ;** --------------------------------------------------------------------------*
    1975                    $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$34$B:
    1976                    ;          EXCLUSIVE CPU CYCLES: 48
    1977                    $C$DW$165       .dwtag  DW_TAG_TI_branch
    1978                            .dwattr $C$DW$165, DW_AT_low_pc(0x00)
    1979                            .dwattr $C$DW$165, DW_AT_name("VLIB_free")
    1980                            .dwattr $C$DW$165, DW_AT_TI_call
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   37

    1981                    
    1982 00000694 10000013!            CALLP   .S2     VLIB_free,B3
    1983 00000698 023d22e4  ||         LDW     .D2T1   *+SP(36),A4       ; |146| 
    1984                    
    1985                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    1986                    $C$RL33:   ; CALL OCCURS {VLIB_free} {0}     ; |146| 
    1987                    $C$DW$166       .dwtag  DW_TAG_TI_branch
    1988                            .dwattr $C$DW$166, DW_AT_low_pc(0x00)
    1989                            .dwattr $C$DW$166, DW_AT_name("free")
    1990                            .dwattr $C$DW$166, DW_AT_TI_call
    1991                    
    1992 000006a0 10000013!            CALLP   .S2     free,B3
    1993 000006a4 023d42e4  ||         LDW     .D2T1   *+SP(40),A4       ; |147| 
    1994                    
    1995                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    1996                    $C$RL34:   ; CALL OCCURS {free} {0}          ; |147| 
    1997                    $C$DW$167       .dwtag  DW_TAG_TI_branch
    1998                            .dwattr $C$DW$167, DW_AT_low_pc(0x00)
    1999                            .dwattr $C$DW$167, DW_AT_name("free")
    2000                            .dwattr $C$DW$167, DW_AT_TI_call
    2001                    
    2002 000006a8 10000013!            CALLP   .S2     free,B3
    2003 000006ac 023d62e4  ||         LDW     .D2T1   *+SP(44),A4       ; |148| 
    2004                    
    2005                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    2006                    $C$RL35:   ; CALL OCCURS {free} {0}          ; |148| 
    2007                    $C$DW$168       .dwtag  DW_TAG_TI_branch
    2008                            .dwattr $C$DW$168, DW_AT_low_pc(0x00)
    2009                            .dwattr $C$DW$168, DW_AT_name("free")
    2010                            .dwattr $C$DW$168, DW_AT_TI_call
    2011                    
    2012 000006b0 10000013!            CALLP   .S2     free,B3
    2013 000006b4 023d82e4  ||         LDW     .D2T1   *+SP(48),A4       ; |149| 
    2014                    
    2015                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    2016                    $C$RL36:   ; CALL OCCURS {free} {0}          ; |149| 
    2017                    $C$DW$169       .dwtag  DW_TAG_TI_branch
    2018                            .dwattr $C$DW$169, DW_AT_low_pc(0x00)
    2019                            .dwattr $C$DW$169, DW_AT_name("VLIB_align_free")
    2020                            .dwattr $C$DW$169, DW_AT_TI_call
    2021                    
    2022 000006b8 10000013!            CALLP   .S2     VLIB_align_free,B3
    2023 000006bc 023da2e4  ||         LDW     .D2T1   *+SP(52),A4       ; |150| 
    2024                    
    2025                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    2026                    $C$RL37:   ; CALL OCCURS {VLIB_align_free} {0}  ; |150| 
    2027                    $C$DW$170       .dwtag  DW_TAG_TI_branch
    2028                            .dwattr $C$DW$170, DW_AT_low_pc(0x00)
    2029                            .dwattr $C$DW$170, DW_AT_name("VLIB_align_free")
    2030                            .dwattr $C$DW$170, DW_AT_TI_call
    2031                    
    2032 000006c0 10000013!            CALLP   .S2     VLIB_align_free,B3
    2033 000006c4 023dc2e4  ||         LDW     .D2T1   *+SP(56),A4       ; |151| 
    2034                    
    2035                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   38

    2036                    $C$RL38:   ; CALL OCCURS {VLIB_align_free} {0}  ; |151| 
    2037                    $C$DW$171       .dwtag  DW_TAG_TI_branch
    2038                            .dwattr $C$DW$171, DW_AT_low_pc(0x00)
    2039                            .dwattr $C$DW$171, DW_AT_name("VLIB_align_free")
    2040                            .dwattr $C$DW$171, DW_AT_TI_call
    2041                    
    2042 000006c8 10000013!            CALLP   .S2     VLIB_align_free,B3
    2043 000006cc 023de2e4  ||         LDW     .D2T1   *+SP(60),A4       ; |152| 
    2044                    
    2045                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    2046                    $C$RL39:   ; CALL OCCURS {VLIB_align_free} {0}  ; |152| 
    2047                    $C$DW$172       .dwtag  DW_TAG_TI_branch
    2048                            .dwattr $C$DW$172, DW_AT_low_pc(0x00)
    2049                            .dwattr $C$DW$172, DW_AT_name("VLIB_align_free")
    2050                            .dwattr $C$DW$172, DW_AT_TI_call
    2051                    
    2052 000006d0 10000013!            CALLP   .S2     VLIB_align_free,B3
    2053 000006d4 023e02e4  ||         LDW     .D2T1   *+SP(64),A4       ; |153| 
    2054                    
    2055                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    2056 000006d8           $C$RL40:   ; CALL OCCURS {VLIB_align_free} {0}  ; |153| 
    2057 000006d8           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$34$E:
    2058                    ;** --------------------------------------------------------------------------*
    2059 000006d8           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$35$B:
    2060                    ;          EXCLUSIVE CPU CYCLES: 14
    2061 000006d8 01800028!            MVKL    .S1     test_cases,A3
    2062 000006dc 01800068!            MVKH    .S1     test_cases,A3
    2063                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    2064 000006e0 018c0264             LDW     .D1T1   *A3,A3            ; |51| 
    2065 000006e4 07382058             ADD     .L1     1,A14,A14         ; |51| 
    2066                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    2067 000006e8 06801450             ADDK    .S1     40,A13            ; |59| 
    2068                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    2069 000006ec 05801452             ADDK    .S2     40,B11            ; |51| 
    2070 000006f0 00000000             NOP             1
    2071 000006f4 003868f8             CMPGT   .L1     A3,A14,A0         ; |51| 
    2072                    
    2073 000006f8 cfff3211     [ A0]   B       .S1     $C$L1             ; |51| 
    2074 000006fc c2350266  || [ A0]   LDW     .D1T2   *+A13(32),B4      ; |63| 
    2075                    
    2076                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    2077 00000700 c5352264     [ A0]   LDW     .D1T1   *+A13(36),A10     ; |59| 
    2078                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    2079 00000704 c220a358     [ A0]   MVK     .L1     0x8,A4            ; |63| 
    2080                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    2081 00000708 c5b4e264     [ A0]   LDW     .D1T1   *+A13(28),A11     ; |59| 
    2082 0000070c 00002000             NOP             2
    2083                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    2084                               ; BRANCHCC OCCURS {$C$L1}         ; |51| 
    2085 00000710           $C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$35$E:
    2086                    ;** --------------------------------------------------------------------------*
    2087 00000710           $C$L11:    
    2088                    ;          EXCLUSIVE CPU CYCLES: 7
    2089                    ;**     -----------------------g20:
    2090                    ;** 157 -----------------------    VLIB_profile_cycle_report(1, NULL, "width * height");
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   39

    2091                    ;** 161 -----------------------    printf((const char *)"---------------------------------------------
    2092                    ;** 168 -----------------------    VLIB_stack_memory();  // [18]
    2093                    ;**     -----------------------    return;
    2094 00000710 03000028!            MVKL    .S1     $C$SL4+0,A6
    2095                    $C$DW$173       .dwtag  DW_TAG_TI_branch
    2096                            .dwattr $C$DW$173, DW_AT_low_pc(0x00)
    2097                            .dwattr $C$DW$173, DW_AT_name("VLIB_profile_cycle_report")
    2098                            .dwattr $C$DW$173, DW_AT_TI_call
    2099                    
    2100 00000714 10000013!            CALLP   .S2     VLIB_profile_cycle_report,B3
    2101 00000718 03000069! ||         MVKH    .S1     $C$SL4+0,A6
    2102 0000071c 0204a359  ||         MVK     .L1     0x1,A4            ; |157| 
    2103 00000720 0200a35a  ||         ZERO    .L2     B4                ; |157| 
    2104                    
    2105                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    2106 00000724           $C$RL41:   ; CALL OCCURS {VLIB_profile_cycle_report} {0}  ; |157| 
    2107                    ;** --------------------------------------------------------------------------*
    2108                    ;          EXCLUSIVE CPU CYCLES: 14
    2109 00000724 0200002a!            MVKL    .S2     $C$SL5+0,B4
    2110 00000728 0200006a!            MVKH    .S2     $C$SL5+0,B4
    2111                    $C$DW$174       .dwtag  DW_TAG_TI_branch
    2112                            .dwattr $C$DW$174, DW_AT_low_pc(0x00)
    2113                            .dwattr $C$DW$174, DW_AT_name("printf")
    2114                            .dwattr $C$DW$174, DW_AT_TI_call
    2115                    
    2116 0000072c 10000013!            CALLP   .S2     printf,B3
    2117 00000730 023c22f6  ||         STW     .D2T2   B4,*+SP(4)        ; |161| 
    2118                    
    2119                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\../common/VLIB_memory.h",
    2120                    ;----------------------------------------------------------------------
    2121                    ; 162 | VLIB_kernel_memory();                                                  
    2122                    ; 166 | #ifndef __ONESHOTTEST                                                  
    2123                    ;----------------------------------------------------------------------
    2124                    $C$RL42:   ; CALL OCCURS {printf} {0}        ; |161| 
    2125                    $C$DW$175       .dwtag  DW_TAG_TI_branch
    2126                            .dwattr $C$DW$175, DW_AT_low_pc(0x00)
    2127                            .dwattr $C$DW$175, DW_AT_name("VLIB_stack_memory")
    2128                            .dwattr $C$DW$175, DW_AT_TI_call
    2129 00000734 10000012!            CALLP   .S2     VLIB_stack_memory,B3
    2130                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\../common/VLIB_memory.h",
    2131 00000738           $C$RL43:   ; CALL OCCURS {VLIB_stack_memory} {0}  ; |168| 
    2132                    ;** --------------------------------------------------------------------------*
    2133                    ;          EXCLUSIVE CPU CYCLES: 13
    2134                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HS
    2135 00000738 01be52e6             LDW     .D2T2   *++SP(72),B3      ; |163| 
    2136                            .dwcfi  cfa_offset, 48
    2137                            .dwcfi  restore_reg, 19
    2138 0000073c 063c33e4             LDDW    .D2T1   *++SP,A13:A12
    2139                            .dwcfi  cfa_offset, 40
    2140                            .dwcfi  restore_reg, 13
    2141                            .dwcfi  restore_reg, 12
    2142 00000740 073c33e4             LDDW    .D2T1   *++SP,A15:A14
    2143                            .dwcfi  cfa_offset, 32
    2144                            .dwcfi  restore_reg, 15
    2145                            .dwcfi  restore_reg, 14
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   40

    2146 00000744 053c33e6             LDDW    .D2T2   *++SP,B11:B10
    2147                            .dwcfi  cfa_offset, 24
    2148                            .dwcfi  restore_reg, 27
    2149                            .dwcfi  restore_reg, 26
    2150 00000748 063c33e6             LDDW    .D2T2   *++SP,B13:B12
    2151                            .dwcfi  cfa_offset, 16
    2152                            .dwcfi  restore_reg, 29
    2153                            .dwcfi  restore_reg, 28
    2154 0000074c 053c52e4             LDW     .D2T1   *++SP(8),A10
    2155                            .dwcfi  cfa_offset, 8
    2156                            .dwcfi  restore_reg, 10
    2157 00000750 05bc52e4             LDW     .D2T1   *++SP(8),A11      ; |163| 
    2158                            .dwcfi  cfa_offset, 0
    2159                            .dwcfi  restore_reg, 11
    2160                            .dwcfi  cfa_offset, 0
    2161                    $C$DW$176       .dwtag  DW_TAG_TI_branch
    2162                            .dwattr $C$DW$176, DW_AT_low_pc(0x00)
    2163                            .dwattr $C$DW$176, DW_AT_TI_return
    2164 00000754 008ca362             RETNOP  .S2     B3,5
    2165                               ; BRANCH OCCURS {B3}  
    2166                    
    2167                    $C$DW$177       .dwtag  DW_TAG_TI_loop
    2168                            .dwattr $C$DW$177, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    2169                            .dwattr $C$DW$177, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl
    2170                            .dwattr $C$DW$177, DW_AT_TI_begin_line(0x33)
    2171                            .dwattr $C$DW$177, DW_AT_TI_end_line(0x9a)
    2172                    $C$DW$178       .dwtag  DW_TAG_TI_loop_range
    2173                            .dwattr $C$DW$178, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$4$B)
    2174                            .dwattr $C$DW$178, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$4$E)
    2175                    $C$DW$179       .dwtag  DW_TAG_TI_loop_range
    2176                            .dwattr $C$DW$179, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$24$B)
    2177                            .dwattr $C$DW$179, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$24$E)
    2178                    $C$DW$180       .dwtag  DW_TAG_TI_loop_range
    2179                            .dwattr $C$DW$180, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$25$B)
    2180                            .dwattr $C$DW$180, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$25$E)
    2181                    $C$DW$181       .dwtag  DW_TAG_TI_loop_range
    2182                            .dwattr $C$DW$181, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$26$B)
    2183                            .dwattr $C$DW$181, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$26$E)
    2184                    $C$DW$182       .dwtag  DW_TAG_TI_loop_range
    2185                            .dwattr $C$DW$182, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$27$B)
    2186                            .dwattr $C$DW$182, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$27$E)
    2187                    $C$DW$183       .dwtag  DW_TAG_TI_loop_range
    2188                            .dwattr $C$DW$183, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$28$B)
    2189                            .dwattr $C$DW$183, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$28$E)
    2190                    $C$DW$184       .dwtag  DW_TAG_TI_loop_range
    2191                            .dwattr $C$DW$184, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$10$B)
    2192                            .dwattr $C$DW$184, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$10$E)
    2193                    $C$DW$185       .dwtag  DW_TAG_TI_loop_range
    2194                            .dwattr $C$DW$185, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$11$B)
    2195                            .dwattr $C$DW$185, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$11$E)
    2196                    $C$DW$186       .dwtag  DW_TAG_TI_loop_range
    2197                            .dwattr $C$DW$186, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$15$B)
    2198                            .dwattr $C$DW$186, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$15$E)
    2199                    $C$DW$187       .dwtag  DW_TAG_TI_loop_range
    2200                            .dwattr $C$DW$187, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$16$B)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   41

    2201                            .dwattr $C$DW$187, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$16$E)
    2202                    $C$DW$188       .dwtag  DW_TAG_TI_loop_range
    2203                            .dwattr $C$DW$188, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$17$B)
    2204                            .dwattr $C$DW$188, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$17$E)
    2205                    $C$DW$189       .dwtag  DW_TAG_TI_loop_range
    2206                            .dwattr $C$DW$189, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$18$B)
    2207                            .dwattr $C$DW$189, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$18$E)
    2208                    $C$DW$190       .dwtag  DW_TAG_TI_loop_range
    2209                            .dwattr $C$DW$190, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$19$B)
    2210                            .dwattr $C$DW$190, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$19$E)
    2211                    $C$DW$191       .dwtag  DW_TAG_TI_loop_range
    2212                            .dwattr $C$DW$191, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$20$B)
    2213                            .dwattr $C$DW$191, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$20$E)
    2214                    $C$DW$192       .dwtag  DW_TAG_TI_loop_range
    2215                            .dwattr $C$DW$192, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$21$B)
    2216                            .dwattr $C$DW$192, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$21$E)
    2217                    $C$DW$193       .dwtag  DW_TAG_TI_loop_range
    2218                            .dwattr $C$DW$193, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$22$B)
    2219                            .dwattr $C$DW$193, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$22$E)
    2220                    $C$DW$194       .dwtag  DW_TAG_TI_loop_range
    2221                            .dwattr $C$DW$194, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$23$B)
    2222                            .dwattr $C$DW$194, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$23$E)
    2223                    $C$DW$195       .dwtag  DW_TAG_TI_loop_range
    2224                            .dwattr $C$DW$195, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$29$B)
    2225                            .dwattr $C$DW$195, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$29$E)
    2226                    $C$DW$196       .dwtag  DW_TAG_TI_loop_range
    2227                            .dwattr $C$DW$196, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$30$B)
    2228                            .dwattr $C$DW$196, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$30$E)
    2229                    $C$DW$197       .dwtag  DW_TAG_TI_loop_range
    2230                            .dwattr $C$DW$197, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$31$B)
    2231                            .dwattr $C$DW$197, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$31$E)
    2232                    $C$DW$198       .dwtag  DW_TAG_TI_loop_range
    2233                            .dwattr $C$DW$198, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$5$B)
    2234                            .dwattr $C$DW$198, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$5$E)
    2235                    $C$DW$199       .dwtag  DW_TAG_TI_loop_range
    2236                            .dwattr $C$DW$199, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$6$B)
    2237                            .dwattr $C$DW$199, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$6$E)
    2238                    $C$DW$200       .dwtag  DW_TAG_TI_loop_range
    2239                            .dwattr $C$DW$200, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$7$B)
    2240                            .dwattr $C$DW$200, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$7$E)
    2241                    $C$DW$201       .dwtag  DW_TAG_TI_loop_range
    2242                            .dwattr $C$DW$201, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$8$B)
    2243                            .dwattr $C$DW$201, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$8$E)
    2244                    $C$DW$202       .dwtag  DW_TAG_TI_loop_range
    2245                            .dwattr $C$DW$202, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$9$B)
    2246                            .dwattr $C$DW$202, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$9$E)
    2247                    $C$DW$203       .dwtag  DW_TAG_TI_loop_range
    2248                            .dwattr $C$DW$203, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$32$B)
    2249                            .dwattr $C$DW$203, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$32$E)
    2250                    $C$DW$204       .dwtag  DW_TAG_TI_loop_range
    2251                            .dwattr $C$DW$204, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$33$B)
    2252                            .dwattr $C$DW$204, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$33$E)
    2253                    $C$DW$205       .dwtag  DW_TAG_TI_loop_range
    2254                            .dwattr $C$DW$205, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$34$B)
    2255                            .dwattr $C$DW$205, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$34$E)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   42

    2256                    $C$DW$206       .dwtag  DW_TAG_TI_loop_range
    2257                            .dwattr $C$DW$206, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$35$B)
    2258                            .dwattr $C$DW$206, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$35$E)
    2259                    
    2260                    $C$DW$207       .dwtag  DW_TAG_TI_loop
    2261                            .dwattr $C$DW$207, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    2262                            .dwattr $C$DW$207, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl
    2263                            .dwattr $C$DW$207, DW_AT_TI_begin_line(0x59)
    2264                            .dwattr $C$DW$207, DW_AT_TI_end_line(0x5b)
    2265                    $C$DW$208       .dwtag  DW_TAG_TI_loop_range
    2266                            .dwattr $C$DW$208, DW_AT_low_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$13$B)
    2267                            .dwattr $C$DW$208, DW_AT_high_pc($C$DW$L$VLIB_convertUYVYint_to_HSLpl_d$13$E)
    2268                            .dwendtag $C$DW$207
    2269                    
    2270                            .dwendtag $C$DW$177
    2271                    
    2272                            .dwattr $C$DW$92, DW_AT_TI_end_file("./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VL
    2273                            .dwattr $C$DW$92, DW_AT_TI_end_line(0xa3)
    2274                            .dwattr $C$DW$92, DW_AT_TI_end_column(0x01)
    2275                            .dwendentry
    2276                            .dwendtag $C$DW$92
    2277                    
    2278                    ;; Inlined function references:
    2279                    ;; [ 14] VLIB_profile_start
    2280                    ;; [ 15] VLIB_profile_stop
    2281                    ;; [ 18] VLIB_kernel_memory
    2282                    ;******************************************************************************
    2283                    ;* STRINGS                                                                    *
    2284                    ;******************************************************************************
    2285 00000000                   .sect   ".const:.string"
    2286 00000000 00000056  $C$SL1: .string "VLIB_convertUYVYint_to_HSLpl",0
         00000001 0000004C 
         00000002 00000049 
         00000003 00000042 
         00000004 0000005F 
         00000005 00000063 
         00000006 0000006F 
         00000007 0000006E 
         00000008 00000076 
         00000009 00000065 
         0000000a 00000072 
         0000000b 00000074 
         0000000c 00000055 
         0000000d 00000059 
         0000000e 00000056 
         0000000f 00000059 
         00000010 00000069 
         00000011 0000006E 
         00000012 00000074 
         00000013 0000005F 
         00000014 00000074 
         00000015 0000006F 
         00000016 0000005F 
         00000017 00000048 
         00000018 00000053 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   43

         00000019 0000004C 
         0000001a 00000070 
         0000001b 0000006C 
         0000001c 00000000 
    2287 0000001d 00000077  $C$SL2: .string "width=%d, pitch=%d, height=%d, num_pts=%d",0
         0000001e 00000069 
         0000001f 00000064 
         00000020 00000074 
         00000021 00000068 
         00000022 0000003D 
         00000023 00000025 
         00000024 00000064 
         00000025 0000002C 
         00000026 00000020 
         00000027 00000070 
         00000028 00000069 
         00000029 00000074 
         0000002a 00000063 
         0000002b 00000068 
         0000002c 0000003D 
         0000002d 00000025 
         0000002e 00000064 
         0000002f 0000002C 
         00000030 00000020 
         00000031 00000068 
         00000032 00000065 
         00000033 00000069 
         00000034 00000067 
         00000035 00000068 
         00000036 00000074 
         00000037 0000003D 
         00000038 00000025 
         00000039 00000064 
         0000003a 0000002C 
         0000003b 00000020 
         0000003c 0000006E 
         0000003d 00000075 
         0000003e 0000006D 
         0000003f 0000005F 
         00000040 00000070 
         00000041 00000074 
         00000042 00000073 
         00000043 0000003D 
         00000044 00000025 
         00000045 00000064 
         00000046 00000000 
    2288 00000047 00000025  $C$SL3: .string "%s generated input | Opt results compared to NatC results |"
         00000048 00000073 
         00000049 00000020 
         0000004a 00000067 
         0000004b 00000065 
         0000004c 0000006E 
         0000004d 00000065 
         0000004e 00000072 
         0000004f 00000061 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   44

         00000050 00000074 
         00000051 00000065 
         00000052 00000064 
         00000053 00000020 
         00000054 00000069 
         00000055 0000006E 
         00000056 00000070 
         00000057 00000075 
         00000058 00000074 
         00000059 00000020 
         0000005a 0000007C 
         0000005b 00000020 
         0000005c 0000004F 
         0000005d 00000070 
         0000005e 00000074 
         0000005f 00000020 
         00000060 00000072 
         00000061 00000065 
         00000062 00000073 
         00000063 00000075 
         00000064 0000006C 
         00000065 00000074 
         00000066 00000073 
         00000067 00000020 
         00000068 00000063 
         00000069 0000006F 
         0000006a 0000006D 
         0000006b 00000070 
         0000006c 00000061 
         0000006d 00000072 
         0000006e 00000065 
         0000006f 00000064 
         00000070 00000020 
         00000071 00000074 
         00000072 0000006F 
         00000073 00000020 
         00000074 0000004E 
         00000075 00000061 
         00000076 00000074 
         00000077 00000043 
         00000078 00000020 
         00000079 00000072 
         0000007a 00000065 
         0000007b 00000073 
         0000007c 00000075 
         0000007d 0000006C 
         0000007e 00000074 
         0000007f 00000073 
         00000080 00000020 
         00000081 0000007C 
    2289 00000082 00000020          .string " width=%d, pitch=%d, height=%d, num_pts=%d",0
         00000083 00000077 
         00000084 00000069 
         00000085 00000064 
         00000086 00000074 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   45

         00000087 00000068 
         00000088 0000003D 
         00000089 00000025 
         0000008a 00000064 
         0000008b 0000002C 
         0000008c 00000020 
         0000008d 00000070 
         0000008e 00000069 
         0000008f 00000074 
         00000090 00000063 
         00000091 00000068 
         00000092 0000003D 
         00000093 00000025 
         00000094 00000064 
         00000095 0000002C 
         00000096 00000020 
         00000097 00000068 
         00000098 00000065 
         00000099 00000069 
         0000009a 00000067 
         0000009b 00000068 
         0000009c 00000074 
         0000009d 0000003D 
         0000009e 00000025 
         0000009f 00000064 
         000000a0 0000002C 
         000000a1 00000020 
         000000a2 0000006E 
         000000a3 00000075 
         000000a4 0000006D 
         000000a5 0000005F 
         000000a6 00000070 
         000000a7 00000074 
         000000a8 00000073 
         000000a9 0000003D 
         000000aa 00000025 
         000000ab 00000064 
         000000ac 00000000 
    2290 000000ad 00000077  $C$SL4: .string "width * height",0
         000000ae 00000069 
         000000af 00000064 
         000000b0 00000074 
         000000b1 00000068 
         000000b2 00000020 
         000000b3 0000002A 
         000000b4 00000020 
         000000b5 00000068 
         000000b6 00000065 
         000000b7 00000069 
         000000b8 00000067 
         000000b9 00000068 
         000000ba 00000074 
         000000bb 00000000 
    2291 000000bc 0000002D  $C$SL5: .string "-----------------------------------------------------------"
         000000bd 0000002D 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   46

         000000be 0000002D 
         000000bf 0000002D 
         000000c0 0000002D 
         000000c1 0000002D 
         000000c2 0000002D 
         000000c3 0000002D 
         000000c4 0000002D 
         000000c5 0000002D 
         000000c6 0000002D 
         000000c7 0000002D 
         000000c8 0000002D 
         000000c9 0000002D 
         000000ca 0000002D 
         000000cb 0000002D 
         000000cc 0000002D 
         000000cd 0000002D 
         000000ce 0000002D 
         000000cf 0000002D 
         000000d0 0000002D 
         000000d1 0000002D 
         000000d2 0000002D 
         000000d3 0000002D 
         000000d4 0000002D 
         000000d5 0000002D 
         000000d6 0000002D 
         000000d7 0000002D 
         000000d8 0000002D 
         000000d9 0000002D 
         000000da 0000002D 
         000000db 0000002D 
         000000dc 0000002D 
         000000dd 0000002D 
         000000de 0000002D 
         000000df 0000002D 
         000000e0 0000002D 
         000000e1 0000002D 
         000000e2 0000002D 
         000000e3 0000002D 
         000000e4 0000002D 
         000000e5 0000002D 
         000000e6 0000002D 
         000000e7 0000002D 
         000000e8 0000002D 
         000000e9 0000002D 
         000000ea 0000002D 
         000000eb 0000002D 
         000000ec 0000002D 
         000000ed 0000002D 
         000000ee 0000002D 
         000000ef 0000002D 
         000000f0 0000002D 
         000000f1 0000002D 
         000000f2 0000002D 
         000000f3 0000002D 
         000000f4 0000002D 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   47

         000000f5 0000002D 
         000000f6 0000002D 
    2292 000000f7 0000002D          .string "-----------------------------------------------------------"
         000000f8 0000002D 
         000000f9 0000002D 
         000000fa 0000002D 
         000000fb 0000002D 
         000000fc 0000002D 
         000000fd 0000002D 
         000000fe 0000002D 
         000000ff 0000002D 
         00000100 0000002D 
         00000101 0000002D 
         00000102 0000002D 
         00000103 0000002D 
         00000104 0000002D 
         00000105 0000002D 
         00000106 0000002D 
         00000107 0000002D 
         00000108 0000002D 
         00000109 0000002D 
         0000010a 0000002D 
         0000010b 0000002D 
         0000010c 0000002D 
         0000010d 0000002D 
         0000010e 0000002D 
         0000010f 0000002D 
         00000110 0000002D 
         00000111 0000002D 
         00000112 0000002D 
         00000113 0000002D 
         00000114 0000002D 
         00000115 0000002D 
         00000116 0000002D 
         00000117 0000002D 
         00000118 0000002D 
         00000119 0000002D 
         0000011a 0000002D 
         0000011b 0000002D 
         0000011c 0000002D 
         0000011d 0000002D 
         0000011e 0000002D 
         0000011f 0000002D 
         00000120 0000002D 
         00000121 0000002D 
         00000122 0000002D 
         00000123 0000002D 
         00000124 0000002D 
         00000125 0000002D 
         00000126 0000002D 
         00000127 0000002D 
         00000128 0000002D 
         00000129 0000002D 
         0000012a 0000002D 
         0000012b 0000002D 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   48

         0000012c 0000002D 
         0000012d 0000002D 
         0000012e 0000002D 
         0000012f 0000002D 
         00000130 0000002D 
         00000131 0000002D 
    2293 00000132 0000002D          .string "-----------------------",10,0
         00000133 0000002D 
         00000134 0000002D 
         00000135 0000002D 
         00000136 0000002D 
         00000137 0000002D 
         00000138 0000002D 
         00000139 0000002D 
         0000013a 0000002D 
         0000013b 0000002D 
         0000013c 0000002D 
         0000013d 0000002D 
         0000013e 0000002D 
         0000013f 0000002D 
         00000140 0000002D 
         00000141 0000002D 
         00000142 0000002D 
         00000143 0000002D 
         00000144 0000002D 
         00000145 0000002D 
         00000146 0000002D 
         00000147 0000002D 
         00000148 0000002D 
         00000149 0000000A 
         0000014a 00000000 
    2294                    ;*****************************************************************************
    2295                    ;* UNDEFINED EXTERNAL REFERENCES                                             *
    2296                    ;*****************************************************************************
    2297                            .global printf
    2298                            .global sprintf
    2299                            .global malloc
    2300                            .global free
    2301                            .global VLIB_cache_inval
    2302                            .global VLIB_profile_init
    2303                            .global VLIB_formula_add_test
    2304                            .global VLIB_skip_test
    2305                            .global VLIB_profile_cycle_report
    2306                            .global initStack
    2307                            .global setStackDepth
    2308                            .global getSP
    2309                            .global VLIB_stack_memory
    2310                            .global VLIB_compare_mem
    2311                            .global VLIB_fillBuffer
    2312                            .global VLIB_memalign
    2313                            .global VLIB_malloc
    2314                            .global VLIB_align_free
    2315                            .global VLIB_free
    2316                            .global VLIB_convertUYVYint_to_HSLpl
    2317                            .global VLIB_convertUYVYint_to_HSLpl_cn
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   49

    2318                            .global UYVYint_to_HSLpl_getTestParams
    2319                            .global test_cases
    2320                            .global act_kernel
    2321                            .global desc
    2322                            .global testPatternString
    2323                            .global est_test
    2324                            .global beg_count
    2325                            .global end_count
    2326                            .global overhead
    2327                            .global cycles
    2328                    
    2329                    ;******************************************************************************
    2330                    ;* BUILD ATTRIBUTES                                                           *
    2331                    ;******************************************************************************
    2332                            .battr "TI", Tag_File, 1, Tag_Long_Precision_Bits(2)
    2333                            .battr "TI", Tag_File, 1, Tag_Bitfield_layout(2)
    2334                            .battr "TI", Tag_File, 1, Tag_ABI_enum_size(2)
    2335                            .battr "c6xabi", Tag_File, 1, Tag_ABI_wchar_t(1)
    2336                            .battr "c6xabi", Tag_File, 1, Tag_ABI_array_object_alignment(0)
    2337                            .battr "c6xabi", Tag_File, 1, Tag_ABI_array_object_align_expected(0)
    2338                            .battr "c6xabi", Tag_File, 1, Tag_ABI_PIC(0)
    2339                            .battr "c6xabi", Tag_File, 1, Tag_ABI_PID(0)
    2340                            .battr "c6xabi", Tag_File, 1, Tag_ABI_DSBT(0)
    2341                            .battr "c6xabi", Tag_File, 1, Tag_ABI_stack_align_needed(0)
    2342                            .battr "c6xabi", Tag_File, 1, Tag_ABI_stack_align_preserved(0)
    2343                            .battr "TI", Tag_File, 1, Tag_Tramps_Use_SOC(1)
    2344                    
    2345                    ;******************************************************************************
    2346                    ;* TYPE INFORMATION                                                           *
    2347                    ;******************************************************************************
    2348                    
    2349                    $C$DW$T$40      .dwtag  DW_TAG_enumeration_type
    2350                            .dwattr $C$DW$T$40, DW_AT_byte_size(0x04)
    2351                    $C$DW$209       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_NO_ERROR"), DW_AT_const_value(0x00)
    2352                            .dwattr $C$DW$209, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\
    2353                            .dwattr $C$DW$209, DW_AT_decl_line(0x7a)
    2354                            .dwattr $C$DW$209, DW_AT_decl_column(0x05)
    2355                    $C$DW$210       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_INPUT_INVALID"), DW_AT_const_value(0x0
    2356                            .dwattr $C$DW$210, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\
    2357                            .dwattr $C$DW$210, DW_AT_decl_line(0x7b)
    2358                            .dwattr $C$DW$210, DW_AT_decl_column(0x05)
    2359                    $C$DW$211       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_INPUT_NEGATIVE"), DW_AT_const_value(0x
    2360                            .dwattr $C$DW$211, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\
    2361                            .dwattr $C$DW$211, DW_AT_decl_line(0x7c)
    2362                            .dwattr $C$DW$211, DW_AT_decl_column(0x05)
    2363                    $C$DW$212       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_INPUT_EXCEEDED_RANGE"), DW_AT_const_va
    2364                            .dwattr $C$DW$212, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\
    2365                            .dwattr $C$DW$212, DW_AT_decl_line(0x7d)
    2366                            .dwattr $C$DW$212, DW_AT_decl_column(0x05)
    2367                    $C$DW$213       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_MEMORY_EXCEEDED_BOUNDARY"), DW_AT_cons
    2368                            .dwattr $C$DW$213, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\
    2369                            .dwattr $C$DW$213, DW_AT_decl_line(0x7e)
    2370                            .dwattr $C$DW$213, DW_AT_decl_column(0x05)
    2371                    $C$DW$214       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_MEMORY_ALLOCATION_FAILURE"), DW_AT_con
    2372                            .dwattr $C$DW$214, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   50

    2373                            .dwattr $C$DW$214, DW_AT_decl_line(0x7f)
    2374                            .dwattr $C$DW$214, DW_AT_decl_column(0x05)
    2375                    $C$DW$215       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_MEMORY_POINTER_NULL"), DW_AT_const_val
    2376                            .dwattr $C$DW$215, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\
    2377                            .dwattr $C$DW$215, DW_AT_decl_line(0x80)
    2378                            .dwattr $C$DW$215, DW_AT_decl_column(0x05)
    2379                    $C$DW$216       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_DMA_FAILURE"), DW_AT_const_value(0x07)
    2380                            .dwattr $C$DW$216, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\
    2381                            .dwattr $C$DW$216, DW_AT_decl_line(0x81)
    2382                            .dwattr $C$DW$216, DW_AT_decl_column(0x05)
    2383                    $C$DW$217       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_FILE_OPEN_FAILURE"), DW_AT_const_value
    2384                            .dwattr $C$DW$217, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\
    2385                            .dwattr $C$DW$217, DW_AT_decl_line(0x82)
    2386                            .dwattr $C$DW$217, DW_AT_decl_column(0x05)
    2387                    $C$DW$218       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_FILE_READ_FAILURE"), DW_AT_const_value
    2388                            .dwattr $C$DW$218, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\
    2389                            .dwattr $C$DW$218, DW_AT_decl_line(0x83)
    2390                            .dwattr $C$DW$218, DW_AT_decl_column(0x05)
    2391                    $C$DW$219       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_FILE_WRITE_FAILURE"), DW_AT_const_valu
    2392                            .dwattr $C$DW$219, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\
    2393                            .dwattr $C$DW$219, DW_AT_decl_line(0x84)
    2394                            .dwattr $C$DW$219, DW_AT_decl_column(0x05)
    2395                    $C$DW$220       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_FILE_CLOSE_FAILURE"), DW_AT_const_valu
    2396                            .dwattr $C$DW$220, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\
    2397                            .dwattr $C$DW$220, DW_AT_decl_line(0x85)
    2398                            .dwattr $C$DW$220, DW_AT_decl_column(0x05)
    2399                    $C$DW$221       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_FILE_FORMAT_FAILURE"), DW_AT_const_val
    2400                            .dwattr $C$DW$221, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\
    2401                            .dwattr $C$DW$221, DW_AT_decl_line(0x86)
    2402                            .dwattr $C$DW$221, DW_AT_decl_column(0x05)
    2403                    $C$DW$222       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_WARNING_LOW_MEMORY"), DW_AT_const_value(0x
    2404                            .dwattr $C$DW$222, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\
    2405                            .dwattr $C$DW$222, DW_AT_decl_line(0x87)
    2406                            .dwattr $C$DW$222, DW_AT_decl_column(0x05)
    2407                    $C$DW$223       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_NOT_IMPLEMENTED"), DW_AT_const_value(0
    2408                            .dwattr $C$DW$223, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\
    2409                            .dwattr $C$DW$223, DW_AT_decl_line(0x88)
    2410                            .dwattr $C$DW$223, DW_AT_decl_column(0x05)
    2411                    $C$DW$224       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERROR_MAX"), DW_AT_const_value(0x0f)
    2412                            .dwattr $C$DW$224, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\
    2413                            .dwattr $C$DW$224, DW_AT_decl_line(0x89)
    2414                            .dwattr $C$DW$224, DW_AT_decl_column(0x05)
    2415                            .dwendtag $C$DW$T$40
    2416                    
    2417                            .dwattr $C$DW$T$40, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..
    2418                            .dwattr $C$DW$T$40, DW_AT_decl_line(0x79)
    2419                            .dwattr $C$DW$T$40, DW_AT_decl_column(0x0e)
    2420                    $C$DW$T$41      .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_STATUS")
    2421                            .dwattr $C$DW$T$41, DW_AT_type(*$C$DW$T$40)
    2422                            .dwattr $C$DW$T$41, DW_AT_language(DW_LANG_C)
    2423                            .dwattr $C$DW$T$41, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..
    2424                            .dwattr $C$DW$T$41, DW_AT_decl_line(0x8a)
    2425                            .dwattr $C$DW$T$41, DW_AT_decl_column(0x03)
    2426                    
    2427                    $C$DW$T$42      .dwtag  DW_TAG_enumeration_type
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   51

    2428                            .dwattr $C$DW$T$42, DW_AT_byte_size(0x04)
    2429                    $C$DW$225       .dwtag  DW_TAG_enumerator, DW_AT_name("vlib_KERNEL_OPT"), DW_AT_const_value(0x00)
    2430                            .dwattr $C$DW$225, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\../
    2431                            .dwattr $C$DW$225, DW_AT_decl_line(0x6a)
    2432                            .dwattr $C$DW$225, DW_AT_decl_column(0x05)
    2433                    $C$DW$226       .dwtag  DW_TAG_enumerator, DW_AT_name("vlib_KERNEL_CN"), DW_AT_const_value(0x01)
    2434                            .dwattr $C$DW$226, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\../
    2435                            .dwattr $C$DW$226, DW_AT_decl_line(0x6b)
    2436                            .dwattr $C$DW$226, DW_AT_decl_column(0x05)
    2437                    $C$DW$227       .dwtag  DW_TAG_enumerator, DW_AT_name("vlib_KERNEL_CNT"), DW_AT_const_value(0x02)
    2438                            .dwattr $C$DW$227, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\../
    2439                            .dwattr $C$DW$227, DW_AT_decl_line(0x6c)
    2440                            .dwattr $C$DW$227, DW_AT_decl_column(0x05)
    2441                            .dwendtag $C$DW$T$42
    2442                    
    2443                            .dwattr $C$DW$T$42, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..
    2444                            .dwattr $C$DW$T$42, DW_AT_decl_line(0x69)
    2445                            .dwattr $C$DW$T$42, DW_AT_decl_column(0x06)
    2446                    
    2447                    $C$DW$T$43      .dwtag  DW_TAG_enumeration_type
    2448                            .dwattr $C$DW$T$43, DW_AT_byte_size(0x04)
    2449                    $C$DW$228       .dwtag  DW_TAG_enumerator, DW_AT_name("vlib_KERNEL_FAIL"), DW_AT_const_value(0x00)
    2450                            .dwattr $C$DW$228, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\../
    2451                            .dwattr $C$DW$228, DW_AT_decl_line(0x72)
    2452                            .dwattr $C$DW$228, DW_AT_decl_column(0x05)
    2453                    $C$DW$229       .dwtag  DW_TAG_enumerator, DW_AT_name("vlib_KERNEL_PASS"), DW_AT_const_value(0x01)
    2454                            .dwattr $C$DW$229, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\../
    2455                            .dwattr $C$DW$229, DW_AT_decl_line(0x73)
    2456                            .dwattr $C$DW$229, DW_AT_decl_column(0x05)
    2457                            .dwendtag $C$DW$T$43
    2458                    
    2459                            .dwattr $C$DW$T$43, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..
    2460                            .dwattr $C$DW$T$43, DW_AT_decl_line(0x71)
    2461                            .dwattr $C$DW$T$43, DW_AT_decl_column(0x06)
    2462                    
    2463                    $C$DW$T$27      .dwtag  DW_TAG_structure_type
    2464                            .dwattr $C$DW$T$27, DW_AT_byte_size(0x28)
    2465                    $C$DW$230       .dwtag  DW_TAG_member
    2466                            .dwattr $C$DW$230, DW_AT_type(*$C$DW$T$19)
    2467                            .dwattr $C$DW$230, DW_AT_name("testPattern")
    2468                            .dwattr $C$DW$230, DW_AT_TI_symbol_name("testPattern")
    2469                            .dwattr $C$DW$230, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    2470                            .dwattr $C$DW$230, DW_AT_accessibility(DW_ACCESS_public)
    2471                            .dwattr $C$DW$230, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\VLI
    2472                            .dwattr $C$DW$230, DW_AT_decl_line(0x24)
    2473                            .dwattr $C$DW$230, DW_AT_decl_column(0x0f)
    2474                    $C$DW$231       .dwtag  DW_TAG_member
    2475                            .dwattr $C$DW$231, DW_AT_type(*$C$DW$T$20)
    2476                            .dwattr $C$DW$231, DW_AT_name("staticIn")
    2477                            .dwattr $C$DW$231, DW_AT_TI_symbol_name("staticIn")
    2478                            .dwattr $C$DW$231, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    2479                            .dwattr $C$DW$231, DW_AT_accessibility(DW_ACCESS_public)
    2480                            .dwattr $C$DW$231, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\VLI
    2481                            .dwattr $C$DW$231, DW_AT_decl_line(0x25)
    2482                            .dwattr $C$DW$231, DW_AT_decl_column(0x0f)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   52

    2483                    $C$DW$232       .dwtag  DW_TAG_member
    2484                            .dwattr $C$DW$232, DW_AT_type(*$C$DW$T$22)
    2485                            .dwattr $C$DW$232, DW_AT_name("staticOutH")
    2486                            .dwattr $C$DW$232, DW_AT_TI_symbol_name("staticOutH")
    2487                            .dwattr $C$DW$232, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    2488                            .dwattr $C$DW$232, DW_AT_accessibility(DW_ACCESS_public)
    2489                            .dwattr $C$DW$232, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\VLI
    2490                            .dwattr $C$DW$232, DW_AT_decl_line(0x26)
    2491                            .dwattr $C$DW$232, DW_AT_decl_column(0x0f)
    2492                    $C$DW$233       .dwtag  DW_TAG_member
    2493                            .dwattr $C$DW$233, DW_AT_type(*$C$DW$T$20)
    2494                            .dwattr $C$DW$233, DW_AT_name("staticOutS")
    2495                            .dwattr $C$DW$233, DW_AT_TI_symbol_name("staticOutS")
    2496                            .dwattr $C$DW$233, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
    2497                            .dwattr $C$DW$233, DW_AT_accessibility(DW_ACCESS_public)
    2498                            .dwattr $C$DW$233, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\VLI
    2499                            .dwattr $C$DW$233, DW_AT_decl_line(0x27)
    2500                            .dwattr $C$DW$233, DW_AT_decl_column(0x0f)
    2501                    $C$DW$234       .dwtag  DW_TAG_member
    2502                            .dwattr $C$DW$234, DW_AT_type(*$C$DW$T$20)
    2503                            .dwattr $C$DW$234, DW_AT_name("staticOutL")
    2504                            .dwattr $C$DW$234, DW_AT_TI_symbol_name("staticOutL")
    2505                            .dwattr $C$DW$234, DW_AT_data_member_location[DW_OP_plus_uconst 0x10]
    2506                            .dwattr $C$DW$234, DW_AT_accessibility(DW_ACCESS_public)
    2507                            .dwattr $C$DW$234, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\VLI
    2508                            .dwattr $C$DW$234, DW_AT_decl_line(0x28)
    2509                            .dwattr $C$DW$234, DW_AT_decl_column(0x0f)
    2510                    $C$DW$235       .dwtag  DW_TAG_member
    2511                            .dwattr $C$DW$235, DW_AT_type(*$C$DW$T$24)
    2512                            .dwattr $C$DW$235, DW_AT_name("coeff")
    2513                            .dwattr $C$DW$235, DW_AT_TI_symbol_name("coeff")
    2514                            .dwattr $C$DW$235, DW_AT_data_member_location[DW_OP_plus_uconst 0x14]
    2515                            .dwattr $C$DW$235, DW_AT_accessibility(DW_ACCESS_public)
    2516                            .dwattr $C$DW$235, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\VLI
    2517                            .dwattr $C$DW$235, DW_AT_decl_line(0x29)
    2518                            .dwattr $C$DW$235, DW_AT_decl_column(0x0f)
    2519                    $C$DW$236       .dwtag  DW_TAG_member
    2520                            .dwattr $C$DW$236, DW_AT_type(*$C$DW$T$22)
    2521                            .dwattr $C$DW$236, DW_AT_name("div_table")
    2522                            .dwattr $C$DW$236, DW_AT_TI_symbol_name("div_table")
    2523                            .dwattr $C$DW$236, DW_AT_data_member_location[DW_OP_plus_uconst 0x18]
    2524                            .dwattr $C$DW$236, DW_AT_accessibility(DW_ACCESS_public)
    2525                            .dwattr $C$DW$236, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\VLI
    2526                            .dwattr $C$DW$236, DW_AT_decl_line(0x2a)
    2527                            .dwattr $C$DW$236, DW_AT_decl_column(0x0f)
    2528                    $C$DW$237       .dwtag  DW_TAG_member
    2529                            .dwattr $C$DW$237, DW_AT_type(*$C$DW$T$25)
    2530                            .dwattr $C$DW$237, DW_AT_name("width")
    2531                            .dwattr $C$DW$237, DW_AT_TI_symbol_name("width")
    2532                            .dwattr $C$DW$237, DW_AT_data_member_location[DW_OP_plus_uconst 0x1c]
    2533                            .dwattr $C$DW$237, DW_AT_accessibility(DW_ACCESS_public)
    2534                            .dwattr $C$DW$237, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\VLI
    2535                            .dwattr $C$DW$237, DW_AT_decl_line(0x2b)
    2536                            .dwattr $C$DW$237, DW_AT_decl_column(0x0f)
    2537                    $C$DW$238       .dwtag  DW_TAG_member
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   53

    2538                            .dwattr $C$DW$238, DW_AT_type(*$C$DW$T$26)
    2539                            .dwattr $C$DW$238, DW_AT_name("pitch")
    2540                            .dwattr $C$DW$238, DW_AT_TI_symbol_name("pitch")
    2541                            .dwattr $C$DW$238, DW_AT_data_member_location[DW_OP_plus_uconst 0x20]
    2542                            .dwattr $C$DW$238, DW_AT_accessibility(DW_ACCESS_public)
    2543                            .dwattr $C$DW$238, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\VLI
    2544                            .dwattr $C$DW$238, DW_AT_decl_line(0x2c)
    2545                            .dwattr $C$DW$238, DW_AT_decl_column(0x0f)
    2546                    $C$DW$239       .dwtag  DW_TAG_member
    2547                            .dwattr $C$DW$239, DW_AT_type(*$C$DW$T$25)
    2548                            .dwattr $C$DW$239, DW_AT_name("height")
    2549                            .dwattr $C$DW$239, DW_AT_TI_symbol_name("height")
    2550                            .dwattr $C$DW$239, DW_AT_data_member_location[DW_OP_plus_uconst 0x24]
    2551                            .dwattr $C$DW$239, DW_AT_accessibility(DW_ACCESS_public)
    2552                            .dwattr $C$DW$239, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\VLI
    2553                            .dwattr $C$DW$239, DW_AT_decl_line(0x2d)
    2554                            .dwattr $C$DW$239, DW_AT_decl_column(0x0f)
    2555                            .dwendtag $C$DW$T$27
    2556                    
    2557                            .dwattr $C$DW$T$27, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\VL
    2558                            .dwattr $C$DW$T$27, DW_AT_decl_line(0x23)
    2559                            .dwattr $C$DW$T$27, DW_AT_decl_column(0x10)
    2560                    $C$DW$T$44      .dwtag  DW_TAG_typedef, DW_AT_name("UYVYint_to_HSLpl_testParams_t")
    2561                            .dwattr $C$DW$T$44, DW_AT_type(*$C$DW$T$27)
    2562                            .dwattr $C$DW$T$44, DW_AT_language(DW_LANG_C)
    2563                            .dwattr $C$DW$T$44, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\VL
    2564                            .dwattr $C$DW$T$44, DW_AT_decl_line(0x2e)
    2565                            .dwattr $C$DW$T$44, DW_AT_decl_column(0x03)
    2566                    $C$DW$T$45      .dwtag  DW_TAG_pointer_type
    2567                            .dwattr $C$DW$T$45, DW_AT_type(*$C$DW$T$44)
    2568                            .dwattr $C$DW$T$45, DW_AT_address_class(0x20)
    2569                    $C$DW$T$46      .dwtag  DW_TAG_pointer_type
    2570                            .dwattr $C$DW$T$46, DW_AT_type(*$C$DW$T$45)
    2571                            .dwattr $C$DW$T$46, DW_AT_address_class(0x20)
    2572                    $C$DW$T$47      .dwtag  DW_TAG_pointer_type
    2573                            .dwattr $C$DW$T$47, DW_AT_type(*$C$DW$T$27)
    2574                            .dwattr $C$DW$T$47, DW_AT_address_class(0x20)
    2575                    
    2576                    $C$DW$T$29      .dwtag  DW_TAG_structure_type
    2577                            .dwattr $C$DW$T$29, DW_AT_byte_size(0x18)
    2578                    $C$DW$240       .dwtag  DW_TAG_member
    2579                            .dwattr $C$DW$240, DW_AT_type(*$C$DW$T$10)
    2580                            .dwattr $C$DW$240, DW_AT_name("fd")
    2581                            .dwattr $C$DW$240, DW_AT_TI_symbol_name("fd")
    2582                            .dwattr $C$DW$240, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    2583                            .dwattr $C$DW$240, DW_AT_accessibility(DW_ACCESS_public)
    2584                            .dwattr $C$DW$240, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    2585                            .dwattr $C$DW$240, DW_AT_decl_line(0x49)
    2586                            .dwattr $C$DW$240, DW_AT_decl_column(0x0b)
    2587                    $C$DW$241       .dwtag  DW_TAG_member
    2588                            .dwattr $C$DW$241, DW_AT_type(*$C$DW$T$28)
    2589                            .dwattr $C$DW$241, DW_AT_name("buf")
    2590                            .dwattr $C$DW$241, DW_AT_TI_symbol_name("buf")
    2591                            .dwattr $C$DW$241, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    2592                            .dwattr $C$DW$241, DW_AT_accessibility(DW_ACCESS_public)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   54

    2593                            .dwattr $C$DW$241, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    2594                            .dwattr $C$DW$241, DW_AT_decl_line(0x4a)
    2595                            .dwattr $C$DW$241, DW_AT_decl_column(0x16)
    2596                    $C$DW$242       .dwtag  DW_TAG_member
    2597                            .dwattr $C$DW$242, DW_AT_type(*$C$DW$T$28)
    2598                            .dwattr $C$DW$242, DW_AT_name("pos")
    2599                            .dwattr $C$DW$242, DW_AT_TI_symbol_name("pos")
    2600                            .dwattr $C$DW$242, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    2601                            .dwattr $C$DW$242, DW_AT_accessibility(DW_ACCESS_public)
    2602                            .dwattr $C$DW$242, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    2603                            .dwattr $C$DW$242, DW_AT_decl_line(0x4b)
    2604                            .dwattr $C$DW$242, DW_AT_decl_column(0x16)
    2605                    $C$DW$243       .dwtag  DW_TAG_member
    2606                            .dwattr $C$DW$243, DW_AT_type(*$C$DW$T$28)
    2607                            .dwattr $C$DW$243, DW_AT_name("bufend")
    2608                            .dwattr $C$DW$243, DW_AT_TI_symbol_name("bufend")
    2609                            .dwattr $C$DW$243, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
    2610                            .dwattr $C$DW$243, DW_AT_accessibility(DW_ACCESS_public)
    2611                            .dwattr $C$DW$243, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    2612                            .dwattr $C$DW$243, DW_AT_decl_line(0x4c)
    2613                            .dwattr $C$DW$243, DW_AT_decl_column(0x16)
    2614                    $C$DW$244       .dwtag  DW_TAG_member
    2615                            .dwattr $C$DW$244, DW_AT_type(*$C$DW$T$28)
    2616                            .dwattr $C$DW$244, DW_AT_name("buff_stop")
    2617                            .dwattr $C$DW$244, DW_AT_TI_symbol_name("buff_stop")
    2618                            .dwattr $C$DW$244, DW_AT_data_member_location[DW_OP_plus_uconst 0x10]
    2619                            .dwattr $C$DW$244, DW_AT_accessibility(DW_ACCESS_public)
    2620                            .dwattr $C$DW$244, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    2621                            .dwattr $C$DW$244, DW_AT_decl_line(0x4d)
    2622                            .dwattr $C$DW$244, DW_AT_decl_column(0x16)
    2623                    $C$DW$245       .dwtag  DW_TAG_member
    2624                            .dwattr $C$DW$245, DW_AT_type(*$C$DW$T$11)
    2625                            .dwattr $C$DW$245, DW_AT_name("flags")
    2626                            .dwattr $C$DW$245, DW_AT_TI_symbol_name("flags")
    2627                            .dwattr $C$DW$245, DW_AT_data_member_location[DW_OP_plus_uconst 0x14]
    2628                            .dwattr $C$DW$245, DW_AT_accessibility(DW_ACCESS_public)
    2629                            .dwattr $C$DW$245, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    2630                            .dwattr $C$DW$245, DW_AT_decl_line(0x4e)
    2631                            .dwattr $C$DW$245, DW_AT_decl_column(0x16)
    2632                            .dwendtag $C$DW$T$29
    2633                    
    2634                            .dwattr $C$DW$T$29, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    2635                            .dwattr $C$DW$T$29, DW_AT_decl_line(0x48)
    2636                            .dwattr $C$DW$T$29, DW_AT_decl_column(0x10)
    2637                    $C$DW$T$49      .dwtag  DW_TAG_typedef, DW_AT_name("FILE")
    2638                            .dwattr $C$DW$T$49, DW_AT_type(*$C$DW$T$29)
    2639                            .dwattr $C$DW$T$49, DW_AT_language(DW_LANG_C)
    2640                            .dwattr $C$DW$T$49, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    2641                            .dwattr $C$DW$T$49, DW_AT_decl_line(0x4f)
    2642                            .dwattr $C$DW$T$49, DW_AT_decl_column(0x03)
    2643                    
    2644                    $C$DW$T$30      .dwtag  DW_TAG_structure_type
    2645                            .dwattr $C$DW$T$30, DW_AT_byte_size(0x08)
    2646                    $C$DW$246       .dwtag  DW_TAG_member
    2647                            .dwattr $C$DW$246, DW_AT_type(*$C$DW$T$10)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   55

    2648                            .dwattr $C$DW$246, DW_AT_name("quot")
    2649                            .dwattr $C$DW$246, DW_AT_TI_symbol_name("quot")
    2650                            .dwattr $C$DW$246, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    2651                            .dwattr $C$DW$246, DW_AT_accessibility(DW_ACCESS_public)
    2652                            .dwattr $C$DW$246, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    2653                            .dwattr $C$DW$246, DW_AT_decl_line(0x3e)
    2654                            .dwattr $C$DW$246, DW_AT_decl_column(0x16)
    2655                    $C$DW$247       .dwtag  DW_TAG_member
    2656                            .dwattr $C$DW$247, DW_AT_type(*$C$DW$T$10)
    2657                            .dwattr $C$DW$247, DW_AT_name("rem")
    2658                            .dwattr $C$DW$247, DW_AT_TI_symbol_name("rem")
    2659                            .dwattr $C$DW$247, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    2660                            .dwattr $C$DW$247, DW_AT_accessibility(DW_ACCESS_public)
    2661                            .dwattr $C$DW$247, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    2662                            .dwattr $C$DW$247, DW_AT_decl_line(0x3e)
    2663                            .dwattr $C$DW$247, DW_AT_decl_column(0x1c)
    2664                            .dwendtag $C$DW$T$30
    2665                    
    2666                            .dwattr $C$DW$T$30, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    2667                            .dwattr $C$DW$T$30, DW_AT_decl_line(0x3e)
    2668                            .dwattr $C$DW$T$30, DW_AT_decl_column(0x10)
    2669                    $C$DW$T$50      .dwtag  DW_TAG_typedef, DW_AT_name("div_t")
    2670                            .dwattr $C$DW$T$50, DW_AT_type(*$C$DW$T$30)
    2671                            .dwattr $C$DW$T$50, DW_AT_language(DW_LANG_C)
    2672                            .dwattr $C$DW$T$50, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    2673                            .dwattr $C$DW$T$50, DW_AT_decl_line(0x3e)
    2674                            .dwattr $C$DW$T$50, DW_AT_decl_column(0x23)
    2675                    
    2676                    $C$DW$T$31      .dwtag  DW_TAG_structure_type
    2677                            .dwattr $C$DW$T$31, DW_AT_byte_size(0x08)
    2678                    $C$DW$248       .dwtag  DW_TAG_member
    2679                            .dwattr $C$DW$248, DW_AT_type(*$C$DW$T$10)
    2680                            .dwattr $C$DW$248, DW_AT_name("quot")
    2681                            .dwattr $C$DW$248, DW_AT_TI_symbol_name("quot")
    2682                            .dwattr $C$DW$248, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    2683                            .dwattr $C$DW$248, DW_AT_accessibility(DW_ACCESS_public)
    2684                            .dwattr $C$DW$248, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    2685                            .dwattr $C$DW$248, DW_AT_decl_line(0x40)
    2686                            .dwattr $C$DW$248, DW_AT_decl_column(0x17)
    2687                    $C$DW$249       .dwtag  DW_TAG_member
    2688                            .dwattr $C$DW$249, DW_AT_type(*$C$DW$T$10)
    2689                            .dwattr $C$DW$249, DW_AT_name("rem")
    2690                            .dwattr $C$DW$249, DW_AT_TI_symbol_name("rem")
    2691                            .dwattr $C$DW$249, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    2692                            .dwattr $C$DW$249, DW_AT_accessibility(DW_ACCESS_public)
    2693                            .dwattr $C$DW$249, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    2694                            .dwattr $C$DW$249, DW_AT_decl_line(0x40)
    2695                            .dwattr $C$DW$249, DW_AT_decl_column(0x1d)
    2696                            .dwendtag $C$DW$T$31
    2697                    
    2698                            .dwattr $C$DW$T$31, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    2699                            .dwattr $C$DW$T$31, DW_AT_decl_line(0x40)
    2700                            .dwattr $C$DW$T$31, DW_AT_decl_column(0x10)
    2701                    $C$DW$T$51      .dwtag  DW_TAG_typedef, DW_AT_name("ldiv_t")
    2702                            .dwattr $C$DW$T$51, DW_AT_type(*$C$DW$T$31)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   56

    2703                            .dwattr $C$DW$T$51, DW_AT_language(DW_LANG_C)
    2704                            .dwattr $C$DW$T$51, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    2705                            .dwattr $C$DW$T$51, DW_AT_decl_line(0x40)
    2706                            .dwattr $C$DW$T$51, DW_AT_decl_column(0x24)
    2707                    
    2708                    $C$DW$T$32      .dwtag  DW_TAG_structure_type
    2709                            .dwattr $C$DW$T$32, DW_AT_byte_size(0x10)
    2710                    $C$DW$250       .dwtag  DW_TAG_member
    2711                            .dwattr $C$DW$250, DW_AT_type(*$C$DW$T$14)
    2712                            .dwattr $C$DW$250, DW_AT_name("quot")
    2713                            .dwattr $C$DW$250, DW_AT_TI_symbol_name("quot")
    2714                            .dwattr $C$DW$250, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    2715                            .dwattr $C$DW$250, DW_AT_accessibility(DW_ACCESS_public)
    2716                            .dwattr $C$DW$250, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    2717                            .dwattr $C$DW$250, DW_AT_decl_line(0x43)
    2718                            .dwattr $C$DW$250, DW_AT_decl_column(0x1c)
    2719                    $C$DW$251       .dwtag  DW_TAG_member
    2720                            .dwattr $C$DW$251, DW_AT_type(*$C$DW$T$14)
    2721                            .dwattr $C$DW$251, DW_AT_name("rem")
    2722                            .dwattr $C$DW$251, DW_AT_TI_symbol_name("rem")
    2723                            .dwattr $C$DW$251, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    2724                            .dwattr $C$DW$251, DW_AT_accessibility(DW_ACCESS_public)
    2725                            .dwattr $C$DW$251, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    2726                            .dwattr $C$DW$251, DW_AT_decl_line(0x43)
    2727                            .dwattr $C$DW$251, DW_AT_decl_column(0x22)
    2728                            .dwendtag $C$DW$T$32
    2729                    
    2730                            .dwattr $C$DW$T$32, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    2731                            .dwattr $C$DW$T$32, DW_AT_decl_line(0x43)
    2732                            .dwattr $C$DW$T$32, DW_AT_decl_column(0x10)
    2733                    $C$DW$T$52      .dwtag  DW_TAG_typedef, DW_AT_name("lldiv_t")
    2734                            .dwattr $C$DW$T$52, DW_AT_type(*$C$DW$T$32)
    2735                            .dwattr $C$DW$T$52, DW_AT_language(DW_LANG_C)
    2736                            .dwattr $C$DW$T$52, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    2737                            .dwattr $C$DW$T$52, DW_AT_decl_line(0x43)
    2738                            .dwattr $C$DW$T$52, DW_AT_decl_column(0x29)
    2739                    
    2740                    $C$DW$T$33      .dwtag  DW_TAG_structure_type
    2741                            .dwattr $C$DW$T$33, DW_AT_byte_size(0x24)
    2742                    $C$DW$252       .dwtag  DW_TAG_member
    2743                            .dwattr $C$DW$252, DW_AT_type(*$C$DW$T$26)
    2744                            .dwattr $C$DW$252, DW_AT_name("area")
    2745                            .dwattr $C$DW$252, DW_AT_TI_symbol_name("area")
    2746                            .dwattr $C$DW$252, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    2747                            .dwattr $C$DW$252, DW_AT_accessibility(DW_ACCESS_public)
    2748                            .dwattr $C$DW$252, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\
    2749                            .dwattr $C$DW$252, DW_AT_decl_line(0x69)
    2750                            .dwattr $C$DW$252, DW_AT_decl_column(0x0d)
    2751                    $C$DW$253       .dwtag  DW_TAG_member
    2752                            .dwattr $C$DW$253, DW_AT_type(*$C$DW$T$26)
    2753                            .dwattr $C$DW$253, DW_AT_name("xsum")
    2754                            .dwattr $C$DW$253, DW_AT_TI_symbol_name("xsum")
    2755                            .dwattr $C$DW$253, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    2756                            .dwattr $C$DW$253, DW_AT_accessibility(DW_ACCESS_public)
    2757                            .dwattr $C$DW$253, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   57

    2758                            .dwattr $C$DW$253, DW_AT_decl_line(0x6a)
    2759                            .dwattr $C$DW$253, DW_AT_decl_column(0x0d)
    2760                    $C$DW$254       .dwtag  DW_TAG_member
    2761                            .dwattr $C$DW$254, DW_AT_type(*$C$DW$T$26)
    2762                            .dwattr $C$DW$254, DW_AT_name("ysum")
    2763                            .dwattr $C$DW$254, DW_AT_TI_symbol_name("ysum")
    2764                            .dwattr $C$DW$254, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    2765                            .dwattr $C$DW$254, DW_AT_accessibility(DW_ACCESS_public)
    2766                            .dwattr $C$DW$254, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\
    2767                            .dwattr $C$DW$254, DW_AT_decl_line(0x6b)
    2768                            .dwattr $C$DW$254, DW_AT_decl_column(0x0d)
    2769                    $C$DW$255       .dwtag  DW_TAG_member
    2770                            .dwattr $C$DW$255, DW_AT_type(*$C$DW$T$26)
    2771                            .dwattr $C$DW$255, DW_AT_name("xmin")
    2772                            .dwattr $C$DW$255, DW_AT_TI_symbol_name("xmin")
    2773                            .dwattr $C$DW$255, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
    2774                            .dwattr $C$DW$255, DW_AT_accessibility(DW_ACCESS_public)
    2775                            .dwattr $C$DW$255, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\
    2776                            .dwattr $C$DW$255, DW_AT_decl_line(0x6d)
    2777                            .dwattr $C$DW$255, DW_AT_decl_column(0x0d)
    2778                    $C$DW$256       .dwtag  DW_TAG_member
    2779                            .dwattr $C$DW$256, DW_AT_type(*$C$DW$T$26)
    2780                            .dwattr $C$DW$256, DW_AT_name("ymin")
    2781                            .dwattr $C$DW$256, DW_AT_TI_symbol_name("ymin")
    2782                            .dwattr $C$DW$256, DW_AT_data_member_location[DW_OP_plus_uconst 0x10]
    2783                            .dwattr $C$DW$256, DW_AT_accessibility(DW_ACCESS_public)
    2784                            .dwattr $C$DW$256, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\
    2785                            .dwattr $C$DW$256, DW_AT_decl_line(0x6e)
    2786                            .dwattr $C$DW$256, DW_AT_decl_column(0x0d)
    2787                    $C$DW$257       .dwtag  DW_TAG_member
    2788                            .dwattr $C$DW$257, DW_AT_type(*$C$DW$T$26)
    2789                            .dwattr $C$DW$257, DW_AT_name("xmax")
    2790                            .dwattr $C$DW$257, DW_AT_TI_symbol_name("xmax")
    2791                            .dwattr $C$DW$257, DW_AT_data_member_location[DW_OP_plus_uconst 0x14]
    2792                            .dwattr $C$DW$257, DW_AT_accessibility(DW_ACCESS_public)
    2793                            .dwattr $C$DW$257, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\
    2794                            .dwattr $C$DW$257, DW_AT_decl_line(0x6f)
    2795                            .dwattr $C$DW$257, DW_AT_decl_column(0x0d)
    2796                    $C$DW$258       .dwtag  DW_TAG_member
    2797                            .dwattr $C$DW$258, DW_AT_type(*$C$DW$T$26)
    2798                            .dwattr $C$DW$258, DW_AT_name("ymax")
    2799                            .dwattr $C$DW$258, DW_AT_TI_symbol_name("ymax")
    2800                            .dwattr $C$DW$258, DW_AT_data_member_location[DW_OP_plus_uconst 0x18]
    2801                            .dwattr $C$DW$258, DW_AT_accessibility(DW_ACCESS_public)
    2802                            .dwattr $C$DW$258, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\
    2803                            .dwattr $C$DW$258, DW_AT_decl_line(0x70)
    2804                            .dwattr $C$DW$258, DW_AT_decl_column(0x0d)
    2805                    $C$DW$259       .dwtag  DW_TAG_member
    2806                            .dwattr $C$DW$259, DW_AT_type(*$C$DW$T$26)
    2807                            .dwattr $C$DW$259, DW_AT_name("seedx")
    2808                            .dwattr $C$DW$259, DW_AT_TI_symbol_name("seedx")
    2809                            .dwattr $C$DW$259, DW_AT_data_member_location[DW_OP_plus_uconst 0x1c]
    2810                            .dwattr $C$DW$259, DW_AT_accessibility(DW_ACCESS_public)
    2811                            .dwattr $C$DW$259, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\
    2812                            .dwattr $C$DW$259, DW_AT_decl_line(0x72)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   58

    2813                            .dwattr $C$DW$259, DW_AT_decl_column(0x0d)
    2814                    $C$DW$260       .dwtag  DW_TAG_member
    2815                            .dwattr $C$DW$260, DW_AT_type(*$C$DW$T$26)
    2816                            .dwattr $C$DW$260, DW_AT_name("seedy")
    2817                            .dwattr $C$DW$260, DW_AT_TI_symbol_name("seedy")
    2818                            .dwattr $C$DW$260, DW_AT_data_member_location[DW_OP_plus_uconst 0x20]
    2819                            .dwattr $C$DW$260, DW_AT_accessibility(DW_ACCESS_public)
    2820                            .dwattr $C$DW$260, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..\
    2821                            .dwattr $C$DW$260, DW_AT_decl_line(0x73)
    2822                            .dwattr $C$DW$260, DW_AT_decl_column(0x0d)
    2823                            .dwendtag $C$DW$T$33
    2824                    
    2825                            .dwattr $C$DW$T$33, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..
    2826                            .dwattr $C$DW$T$33, DW_AT_decl_line(0x68)
    2827                            .dwattr $C$DW$T$33, DW_AT_decl_column(0x10)
    2828                    $C$DW$T$53      .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_CC")
    2829                            .dwattr $C$DW$T$53, DW_AT_type(*$C$DW$T$33)
    2830                            .dwattr $C$DW$T$53, DW_AT_language(DW_LANG_C)
    2831                            .dwattr $C$DW$T$53, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..
    2832                            .dwattr $C$DW$T$53, DW_AT_decl_line(0x75)
    2833                            .dwattr $C$DW$T$53, DW_AT_decl_column(0x03)
    2834                    
    2835                    $C$DW$T$36      .dwtag  DW_TAG_structure_type
    2836                            .dwattr $C$DW$T$36, DW_AT_byte_size(0x10)
    2837                    $C$DW$261       .dwtag  DW_TAG_member
    2838                            .dwattr $C$DW$261, DW_AT_type(*$C$DW$T$8)
    2839                            .dwattr $C$DW$261, DW_AT_name("daylight")
    2840                            .dwattr $C$DW$261, DW_AT_TI_symbol_name("daylight")
    2841                            .dwattr $C$DW$261, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    2842                            .dwattr $C$DW$261, DW_AT_accessibility(DW_ACCESS_public)
    2843                            .dwattr $C$DW$261, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    2844                            .dwattr $C$DW$261, DW_AT_decl_line(0x52)
    2845                            .dwattr $C$DW$261, DW_AT_decl_column(0x0b)
    2846                    $C$DW$262       .dwtag  DW_TAG_member
    2847                            .dwattr $C$DW$262, DW_AT_type(*$C$DW$T$10)
    2848                            .dwattr $C$DW$262, DW_AT_name("timezone")
    2849                            .dwattr $C$DW$262, DW_AT_TI_symbol_name("timezone")
    2850                            .dwattr $C$DW$262, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    2851                            .dwattr $C$DW$262, DW_AT_accessibility(DW_ACCESS_public)
    2852                            .dwattr $C$DW$262, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    2853                            .dwattr $C$DW$262, DW_AT_decl_line(0x53)
    2854                            .dwattr $C$DW$262, DW_AT_decl_column(0x0b)
    2855                    $C$DW$263       .dwtag  DW_TAG_member
    2856                            .dwattr $C$DW$263, DW_AT_type(*$C$DW$T$35)
    2857                            .dwattr $C$DW$263, DW_AT_name("tzname")
    2858                            .dwattr $C$DW$263, DW_AT_TI_symbol_name("tzname")
    2859                            .dwattr $C$DW$263, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    2860                            .dwattr $C$DW$263, DW_AT_accessibility(DW_ACCESS_public)
    2861                            .dwattr $C$DW$263, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    2862                            .dwattr $C$DW$263, DW_AT_decl_line(0x54)
    2863                            .dwattr $C$DW$263, DW_AT_decl_column(0x0b)
    2864                    $C$DW$264       .dwtag  DW_TAG_member
    2865                            .dwattr $C$DW$264, DW_AT_type(*$C$DW$T$35)
    2866                            .dwattr $C$DW$264, DW_AT_name("dstname")
    2867                            .dwattr $C$DW$264, DW_AT_TI_symbol_name("dstname")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   59

    2868                            .dwattr $C$DW$264, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
    2869                            .dwattr $C$DW$264, DW_AT_accessibility(DW_ACCESS_public)
    2870                            .dwattr $C$DW$264, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    2871                            .dwattr $C$DW$264, DW_AT_decl_line(0x55)
    2872                            .dwattr $C$DW$264, DW_AT_decl_column(0x0b)
    2873                            .dwendtag $C$DW$T$36
    2874                    
    2875                            .dwattr $C$DW$T$36, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    2876                            .dwattr $C$DW$T$36, DW_AT_decl_line(0x51)
    2877                            .dwattr $C$DW$T$36, DW_AT_decl_column(0x01)
    2878                    $C$DW$T$54      .dwtag  DW_TAG_typedef, DW_AT_name("TZ")
    2879                            .dwattr $C$DW$T$54, DW_AT_type(*$C$DW$T$36)
    2880                            .dwattr $C$DW$T$54, DW_AT_language(DW_LANG_C)
    2881                            .dwattr $C$DW$T$54, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    2882                            .dwattr $C$DW$T$54, DW_AT_decl_line(0x56)
    2883                            .dwattr $C$DW$T$54, DW_AT_decl_column(0x03)
    2884                    $C$DW$T$2       .dwtag  DW_TAG_unspecified_type
    2885                            .dwattr $C$DW$T$2, DW_AT_name("void")
    2886                    $C$DW$T$3       .dwtag  DW_TAG_pointer_type
    2887                            .dwattr $C$DW$T$3, DW_AT_type(*$C$DW$T$2)
    2888                            .dwattr $C$DW$T$3, DW_AT_address_class(0x20)
    2889                    $C$DW$T$55      .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_PTR")
    2890                            .dwattr $C$DW$T$55, DW_AT_type(*$C$DW$T$3)
    2891                            .dwattr $C$DW$T$55, DW_AT_language(DW_LANG_C)
    2892                            .dwattr $C$DW$T$55, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\..
    2893                            .dwattr $C$DW$T$55, DW_AT_decl_line(0x5c)
    2894                            .dwattr $C$DW$T$55, DW_AT_decl_column(0x19)
    2895                    $C$DW$T$4       .dwtag  DW_TAG_base_type
    2896                            .dwattr $C$DW$T$4, DW_AT_encoding(DW_ATE_boolean)
    2897                            .dwattr $C$DW$T$4, DW_AT_name("bool")
    2898                            .dwattr $C$DW$T$4, DW_AT_byte_size(0x01)
    2899                    $C$DW$T$5       .dwtag  DW_TAG_base_type
    2900                            .dwattr $C$DW$T$5, DW_AT_encoding(DW_ATE_signed_char)
    2901                            .dwattr $C$DW$T$5, DW_AT_name("signed char")
    2902                            .dwattr $C$DW$T$5, DW_AT_byte_size(0x01)
    2903                    $C$DW$T$83      .dwtag  DW_TAG_pointer_type
    2904                            .dwattr $C$DW$T$83, DW_AT_type(*$C$DW$T$5)
    2905                            .dwattr $C$DW$T$83, DW_AT_address_class(0x20)
    2906                    $C$DW$T$93      .dwtag  DW_TAG_typedef, DW_AT_name("int8_t")
    2907                            .dwattr $C$DW$T$93, DW_AT_type(*$C$DW$T$5)
    2908                            .dwattr $C$DW$T$93, DW_AT_language(DW_LANG_C)
    2909                            .dwattr $C$DW$T$93, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    2910                            .dwattr $C$DW$T$93, DW_AT_decl_line(0x2a)
    2911                            .dwattr $C$DW$T$93, DW_AT_decl_column(0x1d)
    2912                    $C$DW$T$94      .dwtag  DW_TAG_typedef, DW_AT_name("int_least8_t")
    2913                            .dwattr $C$DW$T$94, DW_AT_type(*$C$DW$T$93)
    2914                            .dwattr $C$DW$T$94, DW_AT_language(DW_LANG_C)
    2915                            .dwattr $C$DW$T$94, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    2916                            .dwattr $C$DW$T$94, DW_AT_decl_line(0x39)
    2917                            .dwattr $C$DW$T$94, DW_AT_decl_column(0x17)
    2918                    $C$DW$T$6       .dwtag  DW_TAG_base_type
    2919                            .dwattr $C$DW$T$6, DW_AT_encoding(DW_ATE_unsigned_char)
    2920                            .dwattr $C$DW$T$6, DW_AT_name("unsigned char")
    2921                            .dwattr $C$DW$T$6, DW_AT_byte_size(0x01)
    2922                    $C$DW$T$28      .dwtag  DW_TAG_pointer_type
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   60

    2923                            .dwattr $C$DW$T$28, DW_AT_type(*$C$DW$T$6)
    2924                            .dwattr $C$DW$T$28, DW_AT_address_class(0x20)
    2925                    $C$DW$T$19      .dwtag  DW_TAG_typedef, DW_AT_name("uint8_t")
    2926                            .dwattr $C$DW$T$19, DW_AT_type(*$C$DW$T$6)
    2927                            .dwattr $C$DW$T$19, DW_AT_language(DW_LANG_C)
    2928                            .dwattr $C$DW$T$19, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    2929                            .dwattr $C$DW$T$19, DW_AT_decl_line(0x2b)
    2930                            .dwattr $C$DW$T$19, DW_AT_decl_column(0x1c)
    2931                    $C$DW$T$20      .dwtag  DW_TAG_pointer_type
    2932                            .dwattr $C$DW$T$20, DW_AT_type(*$C$DW$T$19)
    2933                            .dwattr $C$DW$T$20, DW_AT_address_class(0x20)
    2934                    $C$DW$T$95      .dwtag  DW_TAG_restrict_type
    2935                            .dwattr $C$DW$T$95, DW_AT_type(*$C$DW$T$20)
    2936                    $C$DW$T$96      .dwtag  DW_TAG_const_type
    2937                            .dwattr $C$DW$T$96, DW_AT_type(*$C$DW$T$19)
    2938                    $C$DW$T$97      .dwtag  DW_TAG_pointer_type
    2939                            .dwattr $C$DW$T$97, DW_AT_type(*$C$DW$T$96)
    2940                            .dwattr $C$DW$T$97, DW_AT_address_class(0x20)
    2941                    $C$DW$T$98      .dwtag  DW_TAG_typedef, DW_AT_name("uint_least8_t")
    2942                            .dwattr $C$DW$T$98, DW_AT_type(*$C$DW$T$19)
    2943                            .dwattr $C$DW$T$98, DW_AT_language(DW_LANG_C)
    2944                            .dwattr $C$DW$T$98, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    2945                            .dwattr $C$DW$T$98, DW_AT_decl_line(0x3a)
    2946                            .dwattr $C$DW$T$98, DW_AT_decl_column(0x16)
    2947                    $C$DW$T$7       .dwtag  DW_TAG_base_type
    2948                            .dwattr $C$DW$T$7, DW_AT_encoding(DW_ATE_signed_char)
    2949                            .dwattr $C$DW$T$7, DW_AT_name("wchar_t")
    2950                            .dwattr $C$DW$T$7, DW_AT_byte_size(0x02)
    2951                    $C$DW$T$8       .dwtag  DW_TAG_base_type
    2952                            .dwattr $C$DW$T$8, DW_AT_encoding(DW_ATE_signed)
    2953                            .dwattr $C$DW$T$8, DW_AT_name("short")
    2954                            .dwattr $C$DW$T$8, DW_AT_byte_size(0x02)
    2955                    $C$DW$T$23      .dwtag  DW_TAG_typedef, DW_AT_name("int16_t")
    2956                            .dwattr $C$DW$T$23, DW_AT_type(*$C$DW$T$8)
    2957                            .dwattr $C$DW$T$23, DW_AT_language(DW_LANG_C)
    2958                            .dwattr $C$DW$T$23, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    2959                            .dwattr $C$DW$T$23, DW_AT_decl_line(0x2c)
    2960                            .dwattr $C$DW$T$23, DW_AT_decl_column(0x1d)
    2961                    $C$DW$T$24      .dwtag  DW_TAG_pointer_type
    2962                            .dwattr $C$DW$T$24, DW_AT_type(*$C$DW$T$23)
    2963                            .dwattr $C$DW$T$24, DW_AT_address_class(0x20)
    2964                    $C$DW$T$100     .dwtag  DW_TAG_const_type
    2965                            .dwattr $C$DW$T$100, DW_AT_type(*$C$DW$T$23)
    2966                    $C$DW$T$101     .dwtag  DW_TAG_pointer_type
    2967                            .dwattr $C$DW$T$101, DW_AT_type(*$C$DW$T$100)
    2968                            .dwattr $C$DW$T$101, DW_AT_address_class(0x20)
    2969                    $C$DW$T$102     .dwtag  DW_TAG_typedef, DW_AT_name("int_least16_t")
    2970                            .dwattr $C$DW$T$102, DW_AT_type(*$C$DW$T$23)
    2971                            .dwattr $C$DW$T$102, DW_AT_language(DW_LANG_C)
    2972                            .dwattr $C$DW$T$102, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    2973                            .dwattr $C$DW$T$102, DW_AT_decl_line(0x3c)
    2974                            .dwattr $C$DW$T$102, DW_AT_decl_column(0x17)
    2975                    $C$DW$T$9       .dwtag  DW_TAG_base_type
    2976                            .dwattr $C$DW$T$9, DW_AT_encoding(DW_ATE_unsigned)
    2977                            .dwattr $C$DW$T$9, DW_AT_name("unsigned short")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   61

    2978                            .dwattr $C$DW$T$9, DW_AT_byte_size(0x02)
    2979                    $C$DW$T$103     .dwtag  DW_TAG_pointer_type
    2980                            .dwattr $C$DW$T$103, DW_AT_type(*$C$DW$T$9)
    2981                            .dwattr $C$DW$T$103, DW_AT_address_class(0x20)
    2982                    $C$DW$T$21      .dwtag  DW_TAG_typedef, DW_AT_name("uint16_t")
    2983                            .dwattr $C$DW$T$21, DW_AT_type(*$C$DW$T$9)
    2984                            .dwattr $C$DW$T$21, DW_AT_language(DW_LANG_C)
    2985                            .dwattr $C$DW$T$21, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    2986                            .dwattr $C$DW$T$21, DW_AT_decl_line(0x2d)
    2987                            .dwattr $C$DW$T$21, DW_AT_decl_column(0x1c)
    2988                    $C$DW$T$22      .dwtag  DW_TAG_pointer_type
    2989                            .dwattr $C$DW$T$22, DW_AT_type(*$C$DW$T$21)
    2990                            .dwattr $C$DW$T$22, DW_AT_address_class(0x20)
    2991                    $C$DW$T$105     .dwtag  DW_TAG_restrict_type
    2992                            .dwattr $C$DW$T$105, DW_AT_type(*$C$DW$T$22)
    2993                    $C$DW$T$106     .dwtag  DW_TAG_const_type
    2994                            .dwattr $C$DW$T$106, DW_AT_type(*$C$DW$T$21)
    2995                    $C$DW$T$107     .dwtag  DW_TAG_pointer_type
    2996                            .dwattr $C$DW$T$107, DW_AT_type(*$C$DW$T$106)
    2997                            .dwattr $C$DW$T$107, DW_AT_address_class(0x20)
    2998                    $C$DW$T$108     .dwtag  DW_TAG_typedef, DW_AT_name("uint_least16_t")
    2999                            .dwattr $C$DW$T$108, DW_AT_type(*$C$DW$T$21)
    3000                            .dwattr $C$DW$T$108, DW_AT_language(DW_LANG_C)
    3001                            .dwattr $C$DW$T$108, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    3002                            .dwattr $C$DW$T$108, DW_AT_decl_line(0x3d)
    3003                            .dwattr $C$DW$T$108, DW_AT_decl_column(0x16)
    3004                    $C$DW$T$104     .dwtag  DW_TAG_typedef, DW_AT_name("wchar_t")
    3005                            .dwattr $C$DW$T$104, DW_AT_type(*$C$DW$T$9)
    3006                            .dwattr $C$DW$T$104, DW_AT_language(DW_LANG_C)
    3007                            .dwattr $C$DW$T$104, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    3008                            .dwattr $C$DW$T$104, DW_AT_decl_line(0x53)
    3009                            .dwattr $C$DW$T$104, DW_AT_decl_column(0x1a)
    3010                    $C$DW$T$10      .dwtag  DW_TAG_base_type
    3011                            .dwattr $C$DW$T$10, DW_AT_encoding(DW_ATE_signed)
    3012                            .dwattr $C$DW$T$10, DW_AT_name("int")
    3013                            .dwattr $C$DW$T$10, DW_AT_byte_size(0x04)
    3014                    $C$DW$T$130     .dwtag  DW_TAG_typedef, DW_AT_name("fpos_t")
    3015                            .dwattr $C$DW$T$130, DW_AT_type(*$C$DW$T$10)
    3016                            .dwattr $C$DW$T$130, DW_AT_language(DW_LANG_C)
    3017                            .dwattr $C$DW$T$130, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    3018                            .dwattr $C$DW$T$130, DW_AT_decl_line(0x53)
    3019                            .dwattr $C$DW$T$130, DW_AT_decl_column(0x0d)
    3020                    $C$DW$T$26      .dwtag  DW_TAG_typedef, DW_AT_name("int32_t")
    3021                            .dwattr $C$DW$T$26, DW_AT_type(*$C$DW$T$10)
    3022                            .dwattr $C$DW$T$26, DW_AT_language(DW_LANG_C)
    3023                            .dwattr $C$DW$T$26, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    3024                            .dwattr $C$DW$T$26, DW_AT_decl_line(0x2e)
    3025                            .dwattr $C$DW$T$26, DW_AT_decl_column(0x1d)
    3026                    $C$DW$T$122     .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_CCHandle")
    3027                            .dwattr $C$DW$T$122, DW_AT_type(*$C$DW$T$26)
    3028                            .dwattr $C$DW$T$122, DW_AT_language(DW_LANG_C)
    3029                            .dwattr $C$DW$T$122, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\.
    3030                            .dwattr $C$DW$T$122, DW_AT_decl_line(0x77)
    3031                            .dwattr $C$DW$T$122, DW_AT_decl_column(0x11)
    3032                    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   62

    3033                    $C$DW$T$37      .dwtag  DW_TAG_array_type
    3034                            .dwattr $C$DW$T$37, DW_AT_type(*$C$DW$T$26)
    3035                            .dwattr $C$DW$T$37, DW_AT_language(DW_LANG_C)
    3036                            .dwattr $C$DW$T$37, DW_AT_byte_size(0x10)
    3037                    $C$DW$265       .dwtag  DW_TAG_subrange_type
    3038                            .dwattr $C$DW$265, DW_AT_upper_bound(0x03)
    3039                            .dwendtag $C$DW$T$37
    3040                    
    3041                    $C$DW$T$79      .dwtag  DW_TAG_pointer_type
    3042                            .dwattr $C$DW$T$79, DW_AT_type(*$C$DW$T$26)
    3043                            .dwattr $C$DW$T$79, DW_AT_address_class(0x20)
    3044                    $C$DW$T$125     .dwtag  DW_TAG_typedef, DW_AT_name("int_fast16_t")
    3045                            .dwattr $C$DW$T$125, DW_AT_type(*$C$DW$T$26)
    3046                            .dwattr $C$DW$T$125, DW_AT_language(DW_LANG_C)
    3047                            .dwattr $C$DW$T$125, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    3048                            .dwattr $C$DW$T$125, DW_AT_decl_line(0x4b)
    3049                            .dwattr $C$DW$T$125, DW_AT_decl_column(0x17)
    3050                    $C$DW$T$126     .dwtag  DW_TAG_typedef, DW_AT_name("int_fast32_t")
    3051                            .dwattr $C$DW$T$126, DW_AT_type(*$C$DW$T$26)
    3052                            .dwattr $C$DW$T$126, DW_AT_language(DW_LANG_C)
    3053                            .dwattr $C$DW$T$126, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    3054                            .dwattr $C$DW$T$126, DW_AT_decl_line(0x4e)
    3055                            .dwattr $C$DW$T$126, DW_AT_decl_column(0x17)
    3056                    $C$DW$T$127     .dwtag  DW_TAG_typedef, DW_AT_name("int_fast8_t")
    3057                            .dwattr $C$DW$T$127, DW_AT_type(*$C$DW$T$26)
    3058                            .dwattr $C$DW$T$127, DW_AT_language(DW_LANG_C)
    3059                            .dwattr $C$DW$T$127, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    3060                            .dwattr $C$DW$T$127, DW_AT_decl_line(0x49)
    3061                            .dwattr $C$DW$T$127, DW_AT_decl_column(0x17)
    3062                    $C$DW$T$128     .dwtag  DW_TAG_typedef, DW_AT_name("int_least32_t")
    3063                            .dwattr $C$DW$T$128, DW_AT_type(*$C$DW$T$26)
    3064                            .dwattr $C$DW$T$128, DW_AT_language(DW_LANG_C)
    3065                            .dwattr $C$DW$T$128, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    3066                            .dwattr $C$DW$T$128, DW_AT_decl_line(0x3e)
    3067                            .dwattr $C$DW$T$128, DW_AT_decl_column(0x17)
    3068                    $C$DW$T$129     .dwtag  DW_TAG_typedef, DW_AT_name("intptr_t")
    3069                            .dwattr $C$DW$T$129, DW_AT_type(*$C$DW$T$10)
    3070                            .dwattr $C$DW$T$129, DW_AT_language(DW_LANG_C)
    3071                            .dwattr $C$DW$T$129, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    3072                            .dwattr $C$DW$T$129, DW_AT_decl_line(0x58)
    3073                            .dwattr $C$DW$T$129, DW_AT_decl_column(0x1a)
    3074                    $C$DW$T$11      .dwtag  DW_TAG_base_type
    3075                            .dwattr $C$DW$T$11, DW_AT_encoding(DW_ATE_unsigned)
    3076                            .dwattr $C$DW$T$11, DW_AT_name("unsigned int")
    3077                            .dwattr $C$DW$T$11, DW_AT_byte_size(0x04)
    3078                    $C$DW$T$131     .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_VAL")
    3079                            .dwattr $C$DW$T$131, DW_AT_type(*$C$DW$T$11)
    3080                            .dwattr $C$DW$T$131, DW_AT_language(DW_LANG_C)
    3081                            .dwattr $C$DW$T$131, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\.
    3082                            .dwattr $C$DW$T$131, DW_AT_decl_line(0x5d)
    3083                            .dwattr $C$DW$T$131, DW_AT_decl_column(0x17)
    3084                    $C$DW$T$142     .dwtag  DW_TAG_typedef, DW_AT_name("clock_t")
    3085                            .dwattr $C$DW$T$142, DW_AT_type(*$C$DW$T$11)
    3086                            .dwattr $C$DW$T$142, DW_AT_language(DW_LANG_C)
    3087                            .dwattr $C$DW$T$142, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   63

    3088                            .dwattr $C$DW$T$142, DW_AT_decl_line(0x37)
    3089                            .dwattr $C$DW$T$142, DW_AT_decl_column(0x16)
    3090                    $C$DW$T$56      .dwtag  DW_TAG_typedef, DW_AT_name("size_t")
    3091                            .dwattr $C$DW$T$56, DW_AT_type(*$C$DW$T$11)
    3092                            .dwattr $C$DW$T$56, DW_AT_language(DW_LANG_C)
    3093                            .dwattr $C$DW$T$56, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    3094                            .dwattr $C$DW$T$56, DW_AT_decl_line(0x45)
    3095                            .dwattr $C$DW$T$56, DW_AT_decl_column(0x19)
    3096                    $C$DW$T$135     .dwtag  DW_TAG_typedef, DW_AT_name("time_t")
    3097                            .dwattr $C$DW$T$135, DW_AT_type(*$C$DW$T$11)
    3098                            .dwattr $C$DW$T$135, DW_AT_language(DW_LANG_C)
    3099                            .dwattr $C$DW$T$135, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    3100                            .dwattr $C$DW$T$135, DW_AT_decl_line(0x38)
    3101                            .dwattr $C$DW$T$135, DW_AT_decl_column(0x16)
    3102                    $C$DW$T$25      .dwtag  DW_TAG_typedef, DW_AT_name("uint32_t")
    3103                            .dwattr $C$DW$T$25, DW_AT_type(*$C$DW$T$11)
    3104                            .dwattr $C$DW$T$25, DW_AT_language(DW_LANG_C)
    3105                            .dwattr $C$DW$T$25, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    3106                            .dwattr $C$DW$T$25, DW_AT_decl_line(0x2f)
    3107                            .dwattr $C$DW$T$25, DW_AT_decl_column(0x1c)
    3108                    $C$DW$T$137     .dwtag  DW_TAG_typedef, DW_AT_name("uint_fast16_t")
    3109                            .dwattr $C$DW$T$137, DW_AT_type(*$C$DW$T$25)
    3110                            .dwattr $C$DW$T$137, DW_AT_language(DW_LANG_C)
    3111                            .dwattr $C$DW$T$137, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    3112                            .dwattr $C$DW$T$137, DW_AT_decl_line(0x4c)
    3113                            .dwattr $C$DW$T$137, DW_AT_decl_column(0x16)
    3114                    $C$DW$T$138     .dwtag  DW_TAG_typedef, DW_AT_name("uint_fast32_t")
    3115                            .dwattr $C$DW$T$138, DW_AT_type(*$C$DW$T$25)
    3116                            .dwattr $C$DW$T$138, DW_AT_language(DW_LANG_C)
    3117                            .dwattr $C$DW$T$138, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    3118                            .dwattr $C$DW$T$138, DW_AT_decl_line(0x4f)
    3119                            .dwattr $C$DW$T$138, DW_AT_decl_column(0x16)
    3120                    $C$DW$T$139     .dwtag  DW_TAG_typedef, DW_AT_name("uint_fast8_t")
    3121                            .dwattr $C$DW$T$139, DW_AT_type(*$C$DW$T$25)
    3122                            .dwattr $C$DW$T$139, DW_AT_language(DW_LANG_C)
    3123                            .dwattr $C$DW$T$139, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    3124                            .dwattr $C$DW$T$139, DW_AT_decl_line(0x4a)
    3125                            .dwattr $C$DW$T$139, DW_AT_decl_column(0x16)
    3126                    $C$DW$T$140     .dwtag  DW_TAG_typedef, DW_AT_name("uint_least32_t")
    3127                            .dwattr $C$DW$T$140, DW_AT_type(*$C$DW$T$25)
    3128                            .dwattr $C$DW$T$140, DW_AT_language(DW_LANG_C)
    3129                            .dwattr $C$DW$T$140, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    3130                            .dwattr $C$DW$T$140, DW_AT_decl_line(0x3f)
    3131                            .dwattr $C$DW$T$140, DW_AT_decl_column(0x16)
    3132                    $C$DW$T$141     .dwtag  DW_TAG_typedef, DW_AT_name("uintptr_t")
    3133                            .dwattr $C$DW$T$141, DW_AT_type(*$C$DW$T$11)
    3134                            .dwattr $C$DW$T$141, DW_AT_language(DW_LANG_C)
    3135                            .dwattr $C$DW$T$141, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    3136                            .dwattr $C$DW$T$141, DW_AT_decl_line(0x59)
    3137                            .dwattr $C$DW$T$141, DW_AT_decl_column(0x1a)
    3138                    $C$DW$T$12      .dwtag  DW_TAG_base_type
    3139                            .dwattr $C$DW$T$12, DW_AT_encoding(DW_ATE_signed)
    3140                            .dwattr $C$DW$T$12, DW_AT_name("__int40_t")
    3141                            .dwattr $C$DW$T$12, DW_AT_byte_size(0x08)
    3142                            .dwattr $C$DW$T$12, DW_AT_bit_size(0x28)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   64

    3143                            .dwattr $C$DW$T$12, DW_AT_bit_offset(0x18)
    3144                    $C$DW$T$143     .dwtag  DW_TAG_typedef, DW_AT_name("int40_t")
    3145                            .dwattr $C$DW$T$143, DW_AT_type(*$C$DW$T$12)
    3146                            .dwattr $C$DW$T$143, DW_AT_language(DW_LANG_C)
    3147                            .dwattr $C$DW$T$143, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    3148                            .dwattr $C$DW$T$143, DW_AT_decl_line(0x31)
    3149                            .dwattr $C$DW$T$143, DW_AT_decl_column(0x21)
    3150                    $C$DW$T$144     .dwtag  DW_TAG_typedef, DW_AT_name("int_fast40_t")
    3151                            .dwattr $C$DW$T$144, DW_AT_type(*$C$DW$T$143)
    3152                            .dwattr $C$DW$T$144, DW_AT_language(DW_LANG_C)
    3153                            .dwattr $C$DW$T$144, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    3154                            .dwattr $C$DW$T$144, DW_AT_decl_line(0x51)
    3155                            .dwattr $C$DW$T$144, DW_AT_decl_column(0x17)
    3156                    $C$DW$T$145     .dwtag  DW_TAG_typedef, DW_AT_name("int_least40_t")
    3157                            .dwattr $C$DW$T$145, DW_AT_type(*$C$DW$T$143)
    3158                            .dwattr $C$DW$T$145, DW_AT_language(DW_LANG_C)
    3159                            .dwattr $C$DW$T$145, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    3160                            .dwattr $C$DW$T$145, DW_AT_decl_line(0x41)
    3161                            .dwattr $C$DW$T$145, DW_AT_decl_column(0x17)
    3162                    $C$DW$T$13      .dwtag  DW_TAG_base_type
    3163                            .dwattr $C$DW$T$13, DW_AT_encoding(DW_ATE_unsigned)
    3164                            .dwattr $C$DW$T$13, DW_AT_name("unsigned __int40_t")
    3165                            .dwattr $C$DW$T$13, DW_AT_byte_size(0x08)
    3166                            .dwattr $C$DW$T$13, DW_AT_bit_size(0x28)
    3167                            .dwattr $C$DW$T$13, DW_AT_bit_offset(0x18)
    3168                    $C$DW$T$146     .dwtag  DW_TAG_typedef, DW_AT_name("uint40_t")
    3169                            .dwattr $C$DW$T$146, DW_AT_type(*$C$DW$T$13)
    3170                            .dwattr $C$DW$T$146, DW_AT_language(DW_LANG_C)
    3171                            .dwattr $C$DW$T$146, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    3172                            .dwattr $C$DW$T$146, DW_AT_decl_line(0x32)
    3173                            .dwattr $C$DW$T$146, DW_AT_decl_column(0x20)
    3174                    $C$DW$T$147     .dwtag  DW_TAG_typedef, DW_AT_name("uint_fast40_t")
    3175                            .dwattr $C$DW$T$147, DW_AT_type(*$C$DW$T$146)
    3176                            .dwattr $C$DW$T$147, DW_AT_language(DW_LANG_C)
    3177                            .dwattr $C$DW$T$147, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    3178                            .dwattr $C$DW$T$147, DW_AT_decl_line(0x52)
    3179                            .dwattr $C$DW$T$147, DW_AT_decl_column(0x16)
    3180                    $C$DW$T$148     .dwtag  DW_TAG_typedef, DW_AT_name("uint_least40_t")
    3181                            .dwattr $C$DW$T$148, DW_AT_type(*$C$DW$T$146)
    3182                            .dwattr $C$DW$T$148, DW_AT_language(DW_LANG_C)
    3183                            .dwattr $C$DW$T$148, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    3184                            .dwattr $C$DW$T$148, DW_AT_decl_line(0x42)
    3185                            .dwattr $C$DW$T$148, DW_AT_decl_column(0x16)
    3186                    $C$DW$T$14      .dwtag  DW_TAG_base_type
    3187                            .dwattr $C$DW$T$14, DW_AT_encoding(DW_ATE_signed)
    3188                            .dwattr $C$DW$T$14, DW_AT_name("long long")
    3189                            .dwattr $C$DW$T$14, DW_AT_byte_size(0x08)
    3190                    $C$DW$T$150     .dwtag  DW_TAG_typedef, DW_AT_name("int64_t")
    3191                            .dwattr $C$DW$T$150, DW_AT_type(*$C$DW$T$14)
    3192                            .dwattr $C$DW$T$150, DW_AT_language(DW_LANG_C)
    3193                            .dwattr $C$DW$T$150, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    3194                            .dwattr $C$DW$T$150, DW_AT_decl_line(0x34)
    3195                            .dwattr $C$DW$T$150, DW_AT_decl_column(0x21)
    3196                    $C$DW$T$151     .dwtag  DW_TAG_typedef, DW_AT_name("int_fast64_t")
    3197                            .dwattr $C$DW$T$151, DW_AT_type(*$C$DW$T$150)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   65

    3198                            .dwattr $C$DW$T$151, DW_AT_language(DW_LANG_C)
    3199                            .dwattr $C$DW$T$151, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    3200                            .dwattr $C$DW$T$151, DW_AT_decl_line(0x54)
    3201                            .dwattr $C$DW$T$151, DW_AT_decl_column(0x17)
    3202                    $C$DW$T$152     .dwtag  DW_TAG_typedef, DW_AT_name("int_least64_t")
    3203                            .dwattr $C$DW$T$152, DW_AT_type(*$C$DW$T$150)
    3204                            .dwattr $C$DW$T$152, DW_AT_language(DW_LANG_C)
    3205                            .dwattr $C$DW$T$152, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    3206                            .dwattr $C$DW$T$152, DW_AT_decl_line(0x44)
    3207                            .dwattr $C$DW$T$152, DW_AT_decl_column(0x17)
    3208                    $C$DW$T$153     .dwtag  DW_TAG_typedef, DW_AT_name("intmax_t")
    3209                            .dwattr $C$DW$T$153, DW_AT_type(*$C$DW$T$14)
    3210                            .dwattr $C$DW$T$153, DW_AT_language(DW_LANG_C)
    3211                            .dwattr $C$DW$T$153, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    3212                            .dwattr $C$DW$T$153, DW_AT_decl_line(0x5c)
    3213                            .dwattr $C$DW$T$153, DW_AT_decl_column(0x20)
    3214                    $C$DW$T$15      .dwtag  DW_TAG_base_type
    3215                            .dwattr $C$DW$T$15, DW_AT_encoding(DW_ATE_unsigned)
    3216                            .dwattr $C$DW$T$15, DW_AT_name("unsigned long long")
    3217                            .dwattr $C$DW$T$15, DW_AT_byte_size(0x08)
    3218                    $C$DW$T$155     .dwtag  DW_TAG_pointer_type
    3219                            .dwattr $C$DW$T$155, DW_AT_type(*$C$DW$T$15)
    3220                            .dwattr $C$DW$T$155, DW_AT_address_class(0x20)
    3221                    $C$DW$T$156     .dwtag  DW_TAG_typedef, DW_AT_name("uint64_t")
    3222                            .dwattr $C$DW$T$156, DW_AT_type(*$C$DW$T$15)
    3223                            .dwattr $C$DW$T$156, DW_AT_language(DW_LANG_C)
    3224                            .dwattr $C$DW$T$156, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    3225                            .dwattr $C$DW$T$156, DW_AT_decl_line(0x35)
    3226                            .dwattr $C$DW$T$156, DW_AT_decl_column(0x20)
    3227                    
    3228                    $C$DW$T$157     .dwtag  DW_TAG_array_type
    3229                            .dwattr $C$DW$T$157, DW_AT_type(*$C$DW$T$156)
    3230                            .dwattr $C$DW$T$157, DW_AT_language(DW_LANG_C)
    3231                            .dwattr $C$DW$T$157, DW_AT_byte_size(0x10)
    3232                    $C$DW$266       .dwtag  DW_TAG_subrange_type
    3233                            .dwattr $C$DW$266, DW_AT_upper_bound(0x01)
    3234                            .dwendtag $C$DW$T$157
    3235                    
    3236                    $C$DW$T$158     .dwtag  DW_TAG_typedef, DW_AT_name("uint_fast64_t")
    3237                            .dwattr $C$DW$T$158, DW_AT_type(*$C$DW$T$156)
    3238                            .dwattr $C$DW$T$158, DW_AT_language(DW_LANG_C)
    3239                            .dwattr $C$DW$T$158, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    3240                            .dwattr $C$DW$T$158, DW_AT_decl_line(0x55)
    3241                            .dwattr $C$DW$T$158, DW_AT_decl_column(0x16)
    3242                    $C$DW$T$159     .dwtag  DW_TAG_typedef, DW_AT_name("uint_least64_t")
    3243                            .dwattr $C$DW$T$159, DW_AT_type(*$C$DW$T$156)
    3244                            .dwattr $C$DW$T$159, DW_AT_language(DW_LANG_C)
    3245                            .dwattr $C$DW$T$159, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    3246                            .dwattr $C$DW$T$159, DW_AT_decl_line(0x45)
    3247                            .dwattr $C$DW$T$159, DW_AT_decl_column(0x16)
    3248                    $C$DW$T$160     .dwtag  DW_TAG_typedef, DW_AT_name("uintmax_t")
    3249                            .dwattr $C$DW$T$160, DW_AT_type(*$C$DW$T$15)
    3250                            .dwattr $C$DW$T$160, DW_AT_language(DW_LANG_C)
    3251                            .dwattr $C$DW$T$160, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    3252                            .dwattr $C$DW$T$160, DW_AT_decl_line(0x5d)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   66

    3253                            .dwattr $C$DW$T$160, DW_AT_decl_column(0x20)
    3254                    $C$DW$T$16      .dwtag  DW_TAG_base_type
    3255                            .dwattr $C$DW$T$16, DW_AT_encoding(DW_ATE_float)
    3256                            .dwattr $C$DW$T$16, DW_AT_name("float")
    3257                            .dwattr $C$DW$T$16, DW_AT_byte_size(0x04)
    3258                    $C$DW$T$161     .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_F32")
    3259                            .dwattr $C$DW$T$161, DW_AT_type(*$C$DW$T$16)
    3260                            .dwattr $C$DW$T$161, DW_AT_language(DW_LANG_C)
    3261                            .dwattr $C$DW$T$161, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\.
    3262                            .dwattr $C$DW$T$161, DW_AT_decl_line(0x5b)
    3263                            .dwattr $C$DW$T$161, DW_AT_decl_column(0x0f)
    3264                    $C$DW$T$162     .dwtag  DW_TAG_typedef, DW_AT_name("float32_t")
    3265                            .dwattr $C$DW$T$162, DW_AT_type(*$C$DW$T$16)
    3266                            .dwattr $C$DW$T$162, DW_AT_language(DW_LANG_C)
    3267                            .dwattr $C$DW$T$162, DW_AT_decl_file("C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\inclu
    3268                            .dwattr $C$DW$T$162, DW_AT_decl_line(0x30)
    3269                            .dwattr $C$DW$T$162, DW_AT_decl_column(0x0f)
    3270                    $C$DW$T$17      .dwtag  DW_TAG_base_type
    3271                            .dwattr $C$DW$T$17, DW_AT_encoding(DW_ATE_float)
    3272                            .dwattr $C$DW$T$17, DW_AT_name("double")
    3273                            .dwattr $C$DW$T$17, DW_AT_byte_size(0x08)
    3274                    $C$DW$T$163     .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_D64")
    3275                            .dwattr $C$DW$T$163, DW_AT_type(*$C$DW$T$17)
    3276                            .dwattr $C$DW$T$163, DW_AT_language(DW_LANG_C)
    3277                            .dwattr $C$DW$T$163, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_convertUYVYint_to_HSLpl\.
    3278                            .dwattr $C$DW$T$163, DW_AT_decl_line(0x5a)
    3279                            .dwattr $C$DW$T$163, DW_AT_decl_column(0x10)
    3280                    $C$DW$T$164     .dwtag  DW_TAG_typedef, DW_AT_name("__float2_t")
    3281                            .dwattr $C$DW$T$164, DW_AT_type(*$C$DW$T$17)
    3282                            .dwattr $C$DW$T$164, DW_AT_language(DW_LANG_C)
    3283                            .dwattr $C$DW$T$164, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    3284                            .dwattr $C$DW$T$164, DW_AT_decl_line(0x5f)
    3285                            .dwattr $C$DW$T$164, DW_AT_decl_column(0x14)
    3286                    $C$DW$T$18      .dwtag  DW_TAG_base_type
    3287                            .dwattr $C$DW$T$18, DW_AT_encoding(DW_ATE_float)
    3288                            .dwattr $C$DW$T$18, DW_AT_name("long double")
    3289                            .dwattr $C$DW$T$18, DW_AT_byte_size(0x08)
    3290                    $C$DW$T$34      .dwtag  DW_TAG_base_type
    3291                            .dwattr $C$DW$T$34, DW_AT_encoding(DW_ATE_signed_char)
    3292                            .dwattr $C$DW$T$34, DW_AT_name("signed char")
    3293                            .dwattr $C$DW$T$34, DW_AT_byte_size(0x01)
    3294                    
    3295                    $C$DW$T$35      .dwtag  DW_TAG_array_type
    3296                            .dwattr $C$DW$T$35, DW_AT_type(*$C$DW$T$34)
    3297                            .dwattr $C$DW$T$35, DW_AT_language(DW_LANG_C)
    3298                            .dwattr $C$DW$T$35, DW_AT_byte_size(0x04)
    3299                    $C$DW$267       .dwtag  DW_TAG_subrange_type
    3300                            .dwattr $C$DW$267, DW_AT_upper_bound(0x03)
    3301                            .dwendtag $C$DW$T$35
    3302                    
    3303                    $C$DW$T$63      .dwtag  DW_TAG_pointer_type
    3304                            .dwattr $C$DW$T$63, DW_AT_type(*$C$DW$T$34)
    3305                            .dwattr $C$DW$T$63, DW_AT_address_class(0x20)
    3306                    $C$DW$T$165     .dwtag  DW_TAG_typedef, DW_AT_name("va_list")
    3307                            .dwattr $C$DW$T$165, DW_AT_type(*$C$DW$T$63)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   67

    3308                            .dwattr $C$DW$T$165, DW_AT_language(DW_LANG_C)
    3309                            .dwattr $C$DW$T$165, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    3310                            .dwattr $C$DW$T$165, DW_AT_decl_line(0x2f)
    3311                            .dwattr $C$DW$T$165, DW_AT_decl_column(0x12)
    3312                    $C$DW$T$109     .dwtag  DW_TAG_const_type
    3313                            .dwattr $C$DW$T$109, DW_AT_type(*$C$DW$T$34)
    3314                    $C$DW$T$110     .dwtag  DW_TAG_pointer_type
    3315                            .dwattr $C$DW$T$110, DW_AT_type(*$C$DW$T$109)
    3316                            .dwattr $C$DW$T$110, DW_AT_address_class(0x20)
    3317                    
    3318                    $C$DW$T$166     .dwtag  DW_TAG_array_type
    3319                            .dwattr $C$DW$T$166, DW_AT_type(*$C$DW$T$34)
    3320                            .dwattr $C$DW$T$166, DW_AT_language(DW_LANG_C)
    3321                    $C$DW$268       .dwtag  DW_TAG_subrange_type
    3322                            .dwendtag $C$DW$T$166
    3323                    
    3324                    
    3325                    $C$DW$T$38      .dwtag  DW_TAG_structure_type
    3326                            .dwattr $C$DW$T$38, DW_AT_name("__simd128_int32_t")
    3327                            .dwattr $C$DW$T$38, DW_AT_byte_size(0x10)
    3328                    $C$DW$269       .dwtag  DW_TAG_member
    3329                            .dwattr $C$DW$269, DW_AT_type(*$C$DW$T$37)
    3330                            .dwattr $C$DW$269, DW_AT_name("_v")
    3331                            .dwattr $C$DW$269, DW_AT_TI_symbol_name("_v")
    3332                            .dwattr $C$DW$269, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    3333                            .dwattr $C$DW$269, DW_AT_accessibility(DW_ACCESS_public)
    3334                            .dwattr $C$DW$269, DW_AT_decl_file("C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\include
    3335                            .dwattr $C$DW$269, DW_AT_decl_line(0x44)
    3336                            .dwattr $C$DW$269, DW_AT_decl_column(0x01)
    3337                            .dwendtag $C$DW$T$38
    3338                    
    3339                            .dwattr $C$DW$T$38, DW_AT_decl_file("C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\includ
    3340                            .dwattr $C$DW$T$38, DW_AT_decl_line(0x44)
    3341                            .dwattr $C$DW$T$38, DW_AT_decl_column(0x01)
    3342                    $C$DW$T$167     .dwtag  DW_TAG_typedef, DW_AT_name("int32x4_t")
    3343                            .dwattr $C$DW$T$167, DW_AT_type(*$C$DW$T$38)
    3344                            .dwattr $C$DW$T$167, DW_AT_language(DW_LANG_C)
    3345                            .dwattr $C$DW$T$167, DW_AT_decl_file("C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\inclu
    3346                            .dwattr $C$DW$T$167, DW_AT_decl_line(0x44)
    3347                            .dwattr $C$DW$T$167, DW_AT_decl_column(0x01)
    3348                    $C$DW$T$168     .dwtag  DW_TAG_typedef, DW_AT_name("__x128_t")
    3349                            .dwattr $C$DW$T$168, DW_AT_type(*$C$DW$T$167)
    3350                            .dwattr $C$DW$T$168, DW_AT_language(DW_LANG_C)
    3351                            .dwattr $C$DW$T$168, DW_AT_decl_file("C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\inclu
    3352                            .dwattr $C$DW$T$168, DW_AT_decl_line(0x46)
    3353                            .dwattr $C$DW$T$168, DW_AT_decl_column(0x13)
    3354                    
    3355                    $C$DW$T$39      .dwtag  DW_TAG_structure_type
    3356                            .dwattr $C$DW$T$39, DW_AT_name("tm")
    3357                            .dwattr $C$DW$T$39, DW_AT_byte_size(0x24)
    3358                    $C$DW$270       .dwtag  DW_TAG_member
    3359                            .dwattr $C$DW$270, DW_AT_type(*$C$DW$T$10)
    3360                            .dwattr $C$DW$270, DW_AT_name("tm_sec")
    3361                            .dwattr $C$DW$270, DW_AT_TI_symbol_name("tm_sec")
    3362                            .dwattr $C$DW$270, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   68

    3363                            .dwattr $C$DW$270, DW_AT_accessibility(DW_ACCESS_public)
    3364                            .dwattr $C$DW$270, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    3365                            .dwattr $C$DW$270, DW_AT_decl_line(0x41)
    3366                            .dwattr $C$DW$270, DW_AT_decl_column(0x09)
    3367                    $C$DW$271       .dwtag  DW_TAG_member
    3368                            .dwattr $C$DW$271, DW_AT_type(*$C$DW$T$10)
    3369                            .dwattr $C$DW$271, DW_AT_name("tm_min")
    3370                            .dwattr $C$DW$271, DW_AT_TI_symbol_name("tm_min")
    3371                            .dwattr $C$DW$271, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    3372                            .dwattr $C$DW$271, DW_AT_accessibility(DW_ACCESS_public)
    3373                            .dwattr $C$DW$271, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    3374                            .dwattr $C$DW$271, DW_AT_decl_line(0x42)
    3375                            .dwattr $C$DW$271, DW_AT_decl_column(0x09)
    3376                    $C$DW$272       .dwtag  DW_TAG_member
    3377                            .dwattr $C$DW$272, DW_AT_type(*$C$DW$T$10)
    3378                            .dwattr $C$DW$272, DW_AT_name("tm_hour")
    3379                            .dwattr $C$DW$272, DW_AT_TI_symbol_name("tm_hour")
    3380                            .dwattr $C$DW$272, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    3381                            .dwattr $C$DW$272, DW_AT_accessibility(DW_ACCESS_public)
    3382                            .dwattr $C$DW$272, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    3383                            .dwattr $C$DW$272, DW_AT_decl_line(0x43)
    3384                            .dwattr $C$DW$272, DW_AT_decl_column(0x09)
    3385                    $C$DW$273       .dwtag  DW_TAG_member
    3386                            .dwattr $C$DW$273, DW_AT_type(*$C$DW$T$10)
    3387                            .dwattr $C$DW$273, DW_AT_name("tm_mday")
    3388                            .dwattr $C$DW$273, DW_AT_TI_symbol_name("tm_mday")
    3389                            .dwattr $C$DW$273, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
    3390                            .dwattr $C$DW$273, DW_AT_accessibility(DW_ACCESS_public)
    3391                            .dwattr $C$DW$273, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    3392                            .dwattr $C$DW$273, DW_AT_decl_line(0x44)
    3393                            .dwattr $C$DW$273, DW_AT_decl_column(0x09)
    3394                    $C$DW$274       .dwtag  DW_TAG_member
    3395                            .dwattr $C$DW$274, DW_AT_type(*$C$DW$T$10)
    3396                            .dwattr $C$DW$274, DW_AT_name("tm_mon")
    3397                            .dwattr $C$DW$274, DW_AT_TI_symbol_name("tm_mon")
    3398                            .dwattr $C$DW$274, DW_AT_data_member_location[DW_OP_plus_uconst 0x10]
    3399                            .dwattr $C$DW$274, DW_AT_accessibility(DW_ACCESS_public)
    3400                            .dwattr $C$DW$274, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    3401                            .dwattr $C$DW$274, DW_AT_decl_line(0x45)
    3402                            .dwattr $C$DW$274, DW_AT_decl_column(0x09)
    3403                    $C$DW$275       .dwtag  DW_TAG_member
    3404                            .dwattr $C$DW$275, DW_AT_type(*$C$DW$T$10)
    3405                            .dwattr $C$DW$275, DW_AT_name("tm_year")
    3406                            .dwattr $C$DW$275, DW_AT_TI_symbol_name("tm_year")
    3407                            .dwattr $C$DW$275, DW_AT_data_member_location[DW_OP_plus_uconst 0x14]
    3408                            .dwattr $C$DW$275, DW_AT_accessibility(DW_ACCESS_public)
    3409                            .dwattr $C$DW$275, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    3410                            .dwattr $C$DW$275, DW_AT_decl_line(0x46)
    3411                            .dwattr $C$DW$275, DW_AT_decl_column(0x09)
    3412                    $C$DW$276       .dwtag  DW_TAG_member
    3413                            .dwattr $C$DW$276, DW_AT_type(*$C$DW$T$10)
    3414                            .dwattr $C$DW$276, DW_AT_name("tm_wday")
    3415                            .dwattr $C$DW$276, DW_AT_TI_symbol_name("tm_wday")
    3416                            .dwattr $C$DW$276, DW_AT_data_member_location[DW_OP_plus_uconst 0x18]
    3417                            .dwattr $C$DW$276, DW_AT_accessibility(DW_ACCESS_public)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   69

    3418                            .dwattr $C$DW$276, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    3419                            .dwattr $C$DW$276, DW_AT_decl_line(0x47)
    3420                            .dwattr $C$DW$276, DW_AT_decl_column(0x09)
    3421                    $C$DW$277       .dwtag  DW_TAG_member
    3422                            .dwattr $C$DW$277, DW_AT_type(*$C$DW$T$10)
    3423                            .dwattr $C$DW$277, DW_AT_name("tm_yday")
    3424                            .dwattr $C$DW$277, DW_AT_TI_symbol_name("tm_yday")
    3425                            .dwattr $C$DW$277, DW_AT_data_member_location[DW_OP_plus_uconst 0x1c]
    3426                            .dwattr $C$DW$277, DW_AT_accessibility(DW_ACCESS_public)
    3427                            .dwattr $C$DW$277, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    3428                            .dwattr $C$DW$277, DW_AT_decl_line(0x48)
    3429                            .dwattr $C$DW$277, DW_AT_decl_column(0x09)
    3430                    $C$DW$278       .dwtag  DW_TAG_member
    3431                            .dwattr $C$DW$278, DW_AT_type(*$C$DW$T$10)
    3432                            .dwattr $C$DW$278, DW_AT_name("tm_isdst")
    3433                            .dwattr $C$DW$278, DW_AT_TI_symbol_name("tm_isdst")
    3434                            .dwattr $C$DW$278, DW_AT_data_member_location[DW_OP_plus_uconst 0x20]
    3435                            .dwattr $C$DW$278, DW_AT_accessibility(DW_ACCESS_public)
    3436                            .dwattr $C$DW$278, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    3437                            .dwattr $C$DW$278, DW_AT_decl_line(0x49)
    3438                            .dwattr $C$DW$278, DW_AT_decl_column(0x09)
    3439                            .dwendtag $C$DW$T$39
    3440                    
    3441                            .dwattr $C$DW$T$39, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    3442                            .dwattr $C$DW$T$39, DW_AT_decl_line(0x3f)
    3443                            .dwattr $C$DW$T$39, DW_AT_decl_column(0x08)
    3444                            .dwattr $C$DW$CU, DW_AT_language(DW_LANG_C)
    3445                    
    3446                    ;***************************************************************
    3447                    ;* DWARF CIE ENTRIES                                           *
    3448                    ;***************************************************************
    3449                    
    3450                    $C$DW$CIE       .dwcie 19
    3451                            .dwcfi  cfa_register, 31
    3452                            .dwcfi  cfa_offset, 0
    3453                            .dwcfi  undefined, 0
    3454                            .dwcfi  undefined, 1
    3455                            .dwcfi  undefined, 2
    3456                            .dwcfi  undefined, 3
    3457                            .dwcfi  undefined, 4
    3458                            .dwcfi  undefined, 5
    3459                            .dwcfi  undefined, 6
    3460                            .dwcfi  undefined, 7
    3461                            .dwcfi  undefined, 8
    3462                            .dwcfi  undefined, 9
    3463                            .dwcfi  same_value, 10
    3464                            .dwcfi  same_value, 11
    3465                            .dwcfi  same_value, 12
    3466                            .dwcfi  same_value, 13
    3467                            .dwcfi  same_value, 14
    3468                            .dwcfi  same_value, 15
    3469                            .dwcfi  undefined, 16
    3470                            .dwcfi  undefined, 17
    3471                            .dwcfi  undefined, 18
    3472                            .dwcfi  undefined, 19
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   70

    3473                            .dwcfi  undefined, 20
    3474                            .dwcfi  undefined, 21
    3475                            .dwcfi  undefined, 22
    3476                            .dwcfi  undefined, 23
    3477                            .dwcfi  undefined, 24
    3478                            .dwcfi  undefined, 25
    3479                            .dwcfi  same_value, 26
    3480                            .dwcfi  same_value, 27
    3481                            .dwcfi  same_value, 28
    3482                            .dwcfi  same_value, 29
    3483                            .dwcfi  same_value, 30
    3484                            .dwcfi  same_value, 31
    3485                            .dwcfi  same_value, 32
    3486                            .dwcfi  undefined, 33
    3487                            .dwcfi  undefined, 34
    3488                            .dwcfi  undefined, 35
    3489                            .dwcfi  undefined, 36
    3490                            .dwcfi  undefined, 37
    3491                            .dwcfi  undefined, 38
    3492                            .dwcfi  undefined, 39
    3493                            .dwcfi  undefined, 40
    3494                            .dwcfi  undefined, 41
    3495                            .dwcfi  undefined, 42
    3496                            .dwcfi  undefined, 43
    3497                            .dwcfi  undefined, 44
    3498                            .dwcfi  undefined, 45
    3499                            .dwcfi  undefined, 46
    3500                            .dwcfi  undefined, 47
    3501                            .dwcfi  undefined, 48
    3502                            .dwcfi  undefined, 49
    3503                            .dwcfi  undefined, 50
    3504                            .dwcfi  undefined, 51
    3505                            .dwcfi  undefined, 52
    3506                            .dwcfi  undefined, 53
    3507                            .dwcfi  undefined, 54
    3508                            .dwcfi  undefined, 55
    3509                            .dwcfi  undefined, 56
    3510                            .dwcfi  undefined, 57
    3511                            .dwcfi  undefined, 58
    3512                            .dwcfi  undefined, 59
    3513                            .dwcfi  undefined, 60
    3514                            .dwcfi  undefined, 61
    3515                            .dwcfi  undefined, 62
    3516                            .dwcfi  undefined, 63
    3517                            .dwcfi  undefined, 64
    3518                            .dwcfi  undefined, 65
    3519                            .dwcfi  undefined, 66
    3520                            .dwcfi  undefined, 67
    3521                            .dwcfi  undefined, 68
    3522                            .dwcfi  undefined, 69
    3523                            .dwcfi  undefined, 70
    3524                            .dwcfi  undefined, 71
    3525                            .dwcfi  undefined, 72
    3526                            .dwcfi  undefined, 73
    3527                            .dwcfi  undefined, 74
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   71

    3528                            .dwcfi  undefined, 75
    3529                            .dwcfi  undefined, 76
    3530                            .dwcfi  undefined, 77
    3531                            .dwcfi  undefined, 78
    3532                            .dwcfi  undefined, 79
    3533                            .dwcfi  undefined, 80
    3534                            .dwcfi  undefined, 81
    3535                            .dwcfi  undefined, 82
    3536                            .dwcfi  undefined, 83
    3537                            .dwcfi  undefined, 84
    3538                            .dwcfi  undefined, 85
    3539                            .dwcfi  undefined, 86
    3540                            .dwcfi  undefined, 87
    3541                            .dwcfi  undefined, 88
    3542                            .dwcfi  undefined, 89
    3543                            .dwcfi  undefined, 90
    3544                            .dwcfi  undefined, 91
    3545                            .dwcfi  undefined, 92
    3546                            .dwcfi  undefined, 93
    3547                            .dwcfi  undefined, 94
    3548                            .dwcfi  undefined, 95
    3549                            .dwcfi  undefined, 96
    3550                            .dwcfi  undefined, 97
    3551                            .dwcfi  undefined, 98
    3552                            .dwcfi  undefined, 99
    3553                            .dwcfi  undefined, 100
    3554                            .dwcfi  undefined, 101
    3555                            .dwcfi  undefined, 102
    3556                            .dwcfi  undefined, 103
    3557                            .dwcfi  undefined, 104
    3558                            .dwcfi  undefined, 105
    3559                            .dwcfi  undefined, 106
    3560                            .dwcfi  undefined, 107
    3561                            .dwcfi  undefined, 108
    3562                            .dwcfi  undefined, 109
    3563                            .dwcfi  undefined, 110
    3564                            .dwcfi  undefined, 111
    3565                            .dwcfi  undefined, 112
    3566                            .dwcfi  undefined, 113
    3567                            .dwcfi  undefined, 114
    3568                            .dwcfi  undefined, 115
    3569                            .dwcfi  undefined, 116
    3570                            .dwcfi  undefined, 117
    3571                            .dwcfi  undefined, 118
    3572                            .dwcfi  undefined, 119
    3573                            .dwcfi  undefined, 120
    3574                            .dwcfi  undefined, 121
    3575                            .dwcfi  undefined, 122
    3576                            .dwcfi  undefined, 123
    3577                            .dwcfi  undefined, 124
    3578                            .dwcfi  undefined, 125
    3579                            .dwcfi  undefined, 126
    3580                            .dwcfi  undefined, 127
    3581                            .dwendentry
    3582                            .dwendtag $C$DW$CU
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:10 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_convertUYVYint_to_HSLpl/VLIB_convertUYVYint_to_HSLpl_d.se66 PAGE   72

    3583                    

No Assembly Errors, No Assembly Warnings
