vsim work.tb_DPTR
# vsim work.tb_DPTR 
# Start time: 18:17:30 on Jun 22,2021
# Loading work.tb_DPTR
# Loading work.DPTR
# Loading work.bufferif_id
# Loading work.PC
# Loading work.InstruccionMemory
# Loading work.ADD_1
# Loading work.bufferid_ex
# Loading work.shift_left2_InstruccionesJ
# Loading work.Mux2_1_32
# Loading work.bufferex_mem
# Loading work.buffermem_wb
# Loading work.UnidadDeControl
# Loading work.Mux2_1_5
# Loading work.ALU_Control
# Loading work.BancoReg
# Loading work.SignExtend
# Loading work.ALU
# Loading work.mem32x32
# Loading work.shift_left2
# Loading work.ADD_2
add wave -position end  sim:/tb_DPTR/clk
add wave -position end  sim:/tb_DPTR/DUV/c1
add wave -position end  sim:/tb_DPTR/DUV/c2
add wave -position end  sim:/tb_DPTR/DUV/c3
add wave -position end  sim:/tb_DPTR/DUV/c4
add wave -position end  sim:/tb_DPTR/DUV/c5
add wave -position end  sim:/tb_DPTR/DUV/c6
add wave -position end  sim:/tb_DPTR/DUV/c7
add wave -position end  sim:/tb_DPTR/DUV/c8
add wave -position end  sim:/tb_DPTR/DUV/c9
add wave -position end  sim:/tb_DPTR/DUV/c10
add wave -position end  sim:/tb_DPTR/DUV/c11
add wave -position end  sim:/tb_DPTR/DUV/c12
add wave -position end  sim:/tb_DPTR/DUV/c13
add wave -position end  sim:/tb_DPTR/DUV/c14
add wave -position end  sim:/tb_DPTR/DUV/c15
add wave -position end  sim:/tb_DPTR/DUV/c16
add wave -position end  sim:/tb_DPTR/DUV/c17
add wave -position end  sim:/tb_DPTR/DUV/c18
add wave -position end  sim:/tb_DPTR/DUV/c19
add wave -position end  sim:/tb_DPTR/DUV/c20
add wave -position end  sim:/tb_DPTR/DUV/c21
add wave -position end  sim:/tb_DPTR/DUV/c22
add wave -position end  sim:/tb_DPTR/DUV/c23
add wave -position end  sim:/tb_DPTR/DUV/c24
add wave -position end  sim:/tb_DPTR/DUV/c25
add wave -position end  sim:/tb_DPTR/DUV/c26
add wave -position end  sim:/tb_DPTR/DUV/c27
add wave -position end  sim:/tb_DPTR/DUV/c28
add wave -position end  sim:/tb_DPTR/DUV/c29
add wave -position end  sim:/tb_DPTR/DUV/c30
add wave -position end  sim:/tb_DPTR/DUV/c31
add wave -position end  sim:/tb_DPTR/DUV/c32
add wave -position end  sim:/tb_DPTR/DUV/c33
add wave -position end  sim:/tb_DPTR/DUV/c34
add wave -position end  sim:/tb_DPTR/DUV/c35
add wave -position end  sim:/tb_DPTR/DUV/c36
add wave -position end  sim:/tb_DPTR/DUV/c37
add wave -position end  sim:/tb_DPTR/DUV/c38
add wave -position end  sim:/tb_DPTR/DUV/c39
add wave -position end  sim:/tb_DPTR/DUV/c40
add wave -position end  sim:/tb_DPTR/DUV/c41
add wave -position end  sim:/tb_DPTR/DUV/c42
add wave -position end  sim:/tb_DPTR/DUV/c43
add wave -position end  sim:/tb_DPTR/DUV/c44
add wave -position end  sim:/tb_DPTR/DUV/c45
add wave -position end  sim:/tb_DPTR/DUV/c46
add wave -position end  sim:/tb_DPTR/DUV/c47
add wave -position end  sim:/tb_DPTR/DUV/c48
add wave -position end  sim:/tb_DPTR/DUV/c49
add wave -position end  sim:/tb_DPTR/DUV/c50
add wave -position end  sim:/tb_DPTR/DUV/c51
add wave -position end  sim:/tb_DPTR/DUV/c52
add wave -position end  sim:/tb_DPTR/DUV/clk
run -all
# ** Note: $stop    : C:/Verilog/Fase1/tb_DPTR.v(26)
#    Time: 68600 ns  Iteration: 0  Instance: /tb_DPTR
# Break in Module tb_DPTR at C:/Verilog/Fase1/tb_DPTR.v line 26
