
*** Running vivado
    with args -log approx_inv_sqrt.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source approx_inv_sqrt.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Jan 19 15:44:29 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source approx_inv_sqrt.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/manno/Vivado/DPD_hardware/DPD_hardware.srcs/utils_1/imports/synth_1/main.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/manno/Vivado/DPD_hardware/DPD_hardware.srcs/utils_1/imports/synth_1/main.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top approx_inv_sqrt -part xc7z007sclg225-2 -bufg 32 -directive PerformanceOptimized -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg225-2
INFO: [Device 21-9227] Part: xc7z007sclg225-2 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7664
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1371.262 ; gain = 447.297
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'approx_inv_sqrt' [C:/Users/manno/Vivado/DPD_hardware/DPD_hardware.srcs/sources_1/new/sqrt.sv:158]
INFO: [Synth 8-6155] done synthesizing module 'approx_inv_sqrt' (0#1) [C:/Users/manno/Vivado/DPD_hardware/DPD_hardware.srcs/sources_1/new/sqrt.sv:158]
WARNING: [Synth 8-3936] Found unconnected internal register 'valapp_7_reg' and it is trimmed from '23' to '22' bits. [C:/Users/manno/Vivado/DPD_hardware/DPD_hardware.srcs/sources_1/new/sqrt.sv:228]
WARNING: [Synth 8-3936] Found unconnected internal register 'valapp_4_reg' and it is trimmed from '21' to '20' bits. [C:/Users/manno/Vivado/DPD_hardware/DPD_hardware.srcs/sources_1/new/sqrt.sv:216]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1549.672 ; gain = 625.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1549.672 ; gain = 625.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1549.672 ; gain = 625.707
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1549.672 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/manno/Vivado/DPD_hardware/DPD_hardware.srcs/constrs_1/new/main_clock.xdc]
Finished Parsing XDC File [C:/Users/manno/Vivado/DPD_hardware/DPD_hardware.srcs/constrs_1/new/main_clock.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1573.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1573.957 ; gain = 0.434
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1573.957 ; gain = 649.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1573.957 ; gain = 649.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1573.957 ; gain = 649.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/Users/manno/Vivado/DPD_hardware/DPD_hardware.srcs/utils_1/imports/synth_1/main.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1573.957 ; gain = 649.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1573.957 ; gain = 649.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1573.957 ; gain = 649.992
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 5     
	               10 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP valapp_2_reg, operation Mode is: (A2*B2)'.
DSP Report: register approx_1_reg is absorbed into DSP valapp_2_reg.
DSP Report: register abs2_1_reg is absorbed into DSP valapp_2_reg.
DSP Report: register valapp_2_reg is absorbed into DSP valapp_2_reg.
DSP Report: operator valapp_20 is absorbed into DSP valapp_2_reg.
DSP Report: Generating DSP valapp_3_reg, operation Mode is: (C:0xc0000)-A*B''.
DSP Report: register approx_1_reg is absorbed into DSP valapp_3_reg.
DSP Report: register approx_2_reg is absorbed into DSP valapp_3_reg.
DSP Report: register valapp_3_reg is absorbed into DSP valapp_3_reg.
DSP Report: operator valapp_30 is absorbed into DSP valapp_3_reg.
DSP Report: operator valapp_31 is absorbed into DSP valapp_3_reg.
DSP Report: Generating DSP valapp_41, operation Mode is: A*B''.
DSP Report: register approx_2_reg is absorbed into DSP valapp_41.
DSP Report: register approx_3_reg is absorbed into DSP valapp_41.
DSP Report: operator valapp_41 is absorbed into DSP valapp_41.
DSP Report: Generating DSP valapp_5_reg, operation Mode is: (A''*B2)'.
DSP Report: register valapp_5_reg is absorbed into DSP valapp_5_reg.
DSP Report: register abs2_3_reg is absorbed into DSP valapp_5_reg.
DSP Report: register abs2_4_reg is absorbed into DSP valapp_5_reg.
DSP Report: register valapp_5_reg is absorbed into DSP valapp_5_reg.
DSP Report: operator valapp_50 is absorbed into DSP valapp_5_reg.
DSP Report: Generating DSP valapp_6_reg, operation Mode is: (C:0x60000)-A''*B.
DSP Report: register valapp_6_reg is absorbed into DSP valapp_6_reg.
DSP Report: register approx_5_reg is absorbed into DSP valapp_6_reg.
DSP Report: register valapp_6_reg is absorbed into DSP valapp_6_reg.
DSP Report: operator valapp_60 is absorbed into DSP valapp_6_reg.
DSP Report: operator valapp_61 is absorbed into DSP valapp_6_reg.
DSP Report: Generating DSP valapp_7_reg, operation Mode is: (A''*B)'.
DSP Report: register approx_5_reg is absorbed into DSP valapp_7_reg.
DSP Report: register approx_6_reg is absorbed into DSP valapp_7_reg.
DSP Report: register valapp_7_reg is absorbed into DSP valapp_7_reg.
DSP Report: operator valapp_71 is absorbed into DSP valapp_7_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1573.957 ; gain = 649.992
---------------------------------------------------------------------------------
 Sort Area is  valapp_3_reg_2 : 0 0 : 1267 1267 : Used 1 time 0
 Sort Area is  valapp_6_reg_8 : 0 0 : 1223 1223 : Used 1 time 0
 Sort Area is  valapp_5_reg_6 : 0 0 : 1102 1102 : Used 1 time 0
 Sort Area is  valapp_7_reg_a : 0 0 : 1096 1096 : Used 1 time 0
 Sort Area is  valapp_2_reg_0 : 0 0 : 883 883 : Used 1 time 0
 Sort Area is  valapp_41_4 : 0 0 : 865 865 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+----------------+------------+---------------+----------------+
|Module Name     | RTL Object | Depth x Width | Implemented As | 
+----------------+------------+---------------+----------------+
|approx_inv_sqrt | APPROX_LUT | 4096x10       | LUT            | 
|approx_inv_sqrt | APPROX_LUT | 4096x10       | LUT            | 
+----------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|approx_inv_sqrt | (A2*B2)'          | 12     | 10     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|approx_inv_sqrt | (C:0xc0000)-A*B'' | 16     | 10     | 20     | -      | 20     | 0    | 2    | 0    | -    | -     | 0    | 1    | 
|approx_inv_sqrt | A*B''             | 12     | 10     | -      | -      | 22     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|approx_inv_sqrt | (A''*B2)'         | 12     | 12     | -      | -      | 17     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|approx_inv_sqrt | (C:0x60000)-A''*B | 12     | 12     | 19     | -      | 19     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|approx_inv_sqrt | (A''*B)'          | 12     | 12     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
+----------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1573.957 ; gain = 649.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1573.957 ; gain = 649.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1573.957 ; gain = 649.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1573.957 ; gain = 649.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1573.957 ; gain = 649.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1573.957 ; gain = 649.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1573.957 ; gain = 649.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1573.957 ; gain = 649.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1573.957 ; gain = 649.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|approx_inv_sqrt | ((A*B)')'    | 12     | 10     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|approx_inv_sqrt | (C-(A*B''))' | 16     | 10     | 20     | -      | 20     | 0    | 2    | 2    | -    | -     | 0    | 1    | 
|approx_inv_sqrt | A*B''        | 12     | 10     | -      | -      | 22     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|approx_inv_sqrt | (A''*B')'    | 12     | 12     | -      | -      | 17     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|approx_inv_sqrt | (C-(A''*B))' | 12     | 12     | 19     | -      | 19     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|approx_inv_sqrt | (A''*B)'     | 12     | 12     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | 
+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |     3|
|2     |DSP48E1 |     6|
|7     |LUT2    |     9|
|8     |LUT3    |     3|
|9     |LUT4    |    10|
|10    |LUT5    |     6|
|11    |LUT6    |    26|
|12    |FDRE    |    46|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1573.957 ; gain = 649.992
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1573.957 ; gain = 625.707
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1573.957 ; gain = 649.992
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1573.957 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1573.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c4d0e906
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1573.957 ; gain = 1052.996
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1573.957 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/manno/Vivado/DPD_hardware/DPD_hardware.runs/synth_1/approx_inv_sqrt.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file approx_inv_sqrt_utilization_synth.rpt -pb approx_inv_sqrt_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan 19 15:45:06 2025...
