{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541010152713 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541010152713 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 31 14:22:32 2018 " "Processing started: Wed Oct 31 14:22:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541010152713 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541010152713 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part4 -c Part4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part4 -c Part4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541010152713 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541010153432 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1541010153447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.v 9 9 " "Found 9 design units, including 9 entities, in source file part4.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 4/Part4.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541010181181 ""} { "Info" "ISGN_ENTITY_NAME" "2 four_bit_adder " "Found entity 2: four_bit_adder" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 4/Part4.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541010181181 ""} { "Info" "ISGN_ENTITY_NAME" "3 half_display " "Found entity 3: half_display" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 4/Part4.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541010181181 ""} { "Info" "ISGN_ENTITY_NAME" "4 full_display " "Found entity 4: full_display" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 4/Part4.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541010181181 ""} { "Info" "ISGN_ENTITY_NAME" "5 two_one_four_bit_mux " "Found entity 5: two_one_four_bit_mux" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 4/Part4.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541010181181 ""} { "Info" "ISGN_ENTITY_NAME" "6 comparator " "Found entity 6: comparator" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 4/Part4.v" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541010181181 ""} { "Info" "ISGN_ENTITY_NAME" "7 converter " "Found entity 7: converter" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 4/Part4.v" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541010181181 ""} { "Info" "ISGN_ENTITY_NAME" "8 display_unit " "Found entity 8: display_unit" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 4/Part4.v" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541010181181 ""} { "Info" "ISGN_ENTITY_NAME" "9 Part4 " "Found entity 9: Part4" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 4/Part4.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541010181181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541010181181 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part4.v(43) " "Verilog HDL Instantiation warning at Part4.v(43): instance has no name" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 4/Part4.v" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1541010181181 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part4.v(44) " "Verilog HDL Instantiation warning at Part4.v(44): instance has no name" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 4/Part4.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1541010181181 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part4.v(45) " "Verilog HDL Instantiation warning at Part4.v(45): instance has no name" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 4/Part4.v" 45 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1541010181181 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part4.v(46) " "Verilog HDL Instantiation warning at Part4.v(46): instance has no name" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 4/Part4.v" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1541010181181 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "in Part4.v(168) " "Verilog HDL error at Part4.v(168): object \"in\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 4/Part4.v" 168 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1541010181181 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "SW Part4.v(173) " "Verilog HDL Module Declaration error at Part4.v(173): top module port \"SW\" is not found in the port list" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 4/Part4.v" 173 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1541010181181 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part4.v(182) " "Verilog HDL Instantiation warning at Part4.v(182): instance has no name" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 4/Part4.v" 182 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1541010181181 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part4.v(183) " "Verilog HDL Instantiation warning at Part4.v(183): instance has no name" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 4/Part4.v" 183 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1541010181181 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part4.v(185) " "Verilog HDL Instantiation warning at Part4.v(185): instance has no name" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 4/Part4.v" 185 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1541010181181 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part4.v(186) " "Verilog HDL Instantiation warning at Part4.v(186): instance has no name" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 4/Part4.v" 186 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1541010181181 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part4.v(187) " "Verilog HDL Instantiation warning at Part4.v(187): instance has no name" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 4/Part4.v" 187 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1541010181197 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541010181322 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 31 14:23:01 2018 " "Processing ended: Wed Oct 31 14:23:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541010181322 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541010181322 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541010181322 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541010181322 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541010181994 ""}
