Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0_router.sv Line: 49
Warning (10268): Verilog HDL information at gpio_module.v(48): always construct contains both blocking and non-blocking assignments File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/gpio_module.v Line: 48
Warning (10268): Verilog HDL information at gpio_module.v(48): always construct contains both blocking and non-blocking assignments File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/gpio_module.v Line: 48
