module xor_universal(a,b,c);
	input a,b;
	output c;
	wire c1,c2,c3,c4;
	nor2gate n1(a,a,c1), n2(b,b,c2), n3(c1,c2,c3), n4(a,b,c4), n5(c3,c4,c);
	endmodule
module xor_universal_tb;
	reg a,b;
	wire c;
	xor_universal x1(a,b,c);
	initial begin
		a=0; b=0; #100;
		a=0; b=1; #100;
		a=1; b=0; #100;
		a=1; b=1; #100;
	end
	endmodule