// IGNORE THESE IF YOU ARE SYNTHESISING OR RUNNING LEC
// ----------------------------------------------------
// PLL model BB

// VCO
//$UVM_REF_HOME/designs/socv/rtl/rtl_lpw/misc/rtl/vco.vams

${UVM_REF_HOME}/designs/socv/rtl/rtl_lpw/misc/rtl/generic_sram_bit.v

//for all memory wrappers

//Design files
socv.v

//for padframe
-F ${UVM_REF_HOME}/designs/socv/rtl/rtl_lpw/padframe/rtl/padframe.irunargs

// for the bus matrix
-F ${UVM_REF_HOME}/designs/socv/rtl/rtl_lpw/socv/rtl/cdn_busmatrix.irunargs

//for rom_subsystem
-F ${UVM_REF_HOME}/designs/socv/rtl/rtl_lpw/rom_subsystem/rtl/rom_subsystem.irunargs

//for sram_subsystem
-F ${UVM_REF_HOME}/designs/socv/rtl/rtl_lpw/sram_subsystem/rtl/sram_subsystem.irunargs

//for APB subsystem
-F ${UVM_REF_HOME}/designs/socv/rtl/rtl_lpw/apb_subsystem/rtl/apb_subsystem.irunargs

//for DMA
-F ${UVM_REF_HOME}/designs/socv/rtl/rtl_lpw/dma/rtl/dma.irunargs

//for opencores ethernet
-F ${UVM_REF_HOME}/designs/socv/rtl/rtl_lpw/opencores/mac.irunargs

//${UVM_REF_HOME}/designs/socv/rtl/rtl_lpw/misc/rtl/generic_dpsram.v

//AHB2OCP bridge
-incdir ${UVM_REF_HOME}/designs/socv/rtl/rtl_lpw/cdn_chip/rtl
${UVM_REF_HOME}/designs/socv/rtl/rtl_lpw/cdn_chip/rtl/ahb2ocp.v
${UVM_REF_HOME}/designs/socv/rtl/rtl_lpw/cdn_chip/rtl/ahb2ocp_ram.v


