# Tri-State-Output-Latch

Simulation and design of a CMOS digital circuit
