# Packet-Inspection-Design
Deep Packet Inspection Circuit with restrictions in project rubric (Verilog)
