{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port sys_clock -pg 1 -lvl 0 -x 0 -y 390 -defaultsOSRD
preplace inst dds_compiler_0 -pg 1 -lvl 4 -x 910 -y 490 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 110 -y 390 -defaultsOSRD
preplace inst controller_dds_0 -pg 1 -lvl 3 -x 560 -y 480 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 2 -x 300 -y 500 -defaultsOSRD
preplace inst fir_compiler_0 -pg 1 -lvl 5 -x 1280 -y 100 -defaultsOSRD
preplace inst fir_compiler_1 -pg 1 -lvl 5 -x 1280 -y 280 -defaultsOSRD
preplace inst fir_compiler_2 -pg 1 -lvl 5 -x 1280 -y 490 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 6 -x 1580 -y 310 -defaultsOSRD
preplace netloc sys_clock_1 1 0 1 N 390
preplace netloc clk_wiz_0_clk_out1 1 1 5 200 380 400 350 730 350 1110 390 1460J
preplace netloc vio_0_probe_out0 1 2 1 N 460
preplace netloc vio_0_probe_out1 1 2 1 N 480
preplace netloc vio_0_probe_out2 1 2 1 N 500
preplace netloc vio_0_probe_out3 1 2 1 N 520
preplace netloc vio_0_probe_out4 1 2 1 N 540
preplace netloc clk_wiz_0_locked 1 1 5 NJ 400 410 360 720 380 NJ 380 1470
preplace netloc controller_dds_0_sync 1 3 3 710J 590 NJ 590 1480
preplace netloc Net 1 4 1 1090 80n
preplace netloc dds_compiler_0_m_axis_data_tvalid 1 4 1 1100 120n
preplace netloc controller_dds_0_m_axis_phase 1 3 1 N 470
preplace netloc fir_compiler_0_M_AXIS_DATA 1 5 1 1450 100n
preplace netloc fir_compiler_1_M_AXIS_DATA 1 5 1 N 280
preplace netloc fir_compiler_2_M_AXIS_DATA 1 5 1 1450 300n
levelinfo -pg 1 0 110 300 560 910 1280 1580 1690
pagesize -pg 1 -db -bbox -sgen -120 0 1690 600
"
}

