

================================================================
== Vivado HLS Report for 'merge_rx_pkgs_512_s'
================================================================
* Date:           Mon Mar  1 13:04:15 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     3.227|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     115|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     315|    -|
|Register         |        -|      -|    2921|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|    2921|     430|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------+----------+-------+---+----+------------+------------+
    |                  Variable Name                  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------+----------+-------+---+----+------------+------------+
    |ap_condition_591                                 |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op16_read_state1                    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op24_read_state1                    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op31_read_state1                    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op38_write_state2                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op40_write_state2                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op42_write_state2                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op58_write_state3                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op62_write_state3                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op66_write_state3                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op8_read_state1                     |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op16                         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op24                         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op8                          |    and   |      0|  0|   2|           1|           1|
    |m_axis_mem_write_data_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |m_axis_mem_write_data_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |m_axis_mem_write_data_V_dest_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |m_axis_mem_write_data_V_dest_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |m_axis_mem_write_data_V_keep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |m_axis_mem_write_data_V_keep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |m_axis_mem_write_data_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |m_axis_mem_write_data_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_156_p3                          |    and   |      0|  0|   2|           1|           0|
    |icmp_ln2346_fu_241_p2                            |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln2350_fu_247_p2                            |   icmp   |      0|  0|   8|           2|           1|
    |m_axis_mem_write_data_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |m_axis_mem_write_data_V_dest_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |m_axis_mem_write_data_V_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |m_axis_mem_write_data_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_01001                        |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001                        |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0                 |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_io                               |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_io                               |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln2346_fu_261_p2                              |    or    |      0|  0|   2|           1|           1|
    |select_ln2346_1_fu_267_p3                        |  select  |      0|  0|   2|           1|           2|
    |select_ln2346_fu_253_p3                          |  select  |      0|  0|   3|           1|           1|
    |ap_enable_pp0                                    |    xor   |      0|  0|   2|           1|           2|
    +-------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                            |          |      0|  0| 115|          45|          40|
    +-------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                    |   9|          2|    1|          2|
    |m_axis_mem_write_data_TDATA_blk_n          |   9|          2|    1|          2|
    |m_axis_mem_write_data_V_data_V_1_data_in   |  21|          4|  512|       2048|
    |m_axis_mem_write_data_V_data_V_1_data_out  |   9|          2|  512|       1024|
    |m_axis_mem_write_data_V_data_V_1_state     |  15|          3|    2|          6|
    |m_axis_mem_write_data_V_dest_V_1_data_in   |  21|          4|    1|          4|
    |m_axis_mem_write_data_V_dest_V_1_data_out  |   9|          2|    1|          2|
    |m_axis_mem_write_data_V_dest_V_1_state     |  15|          3|    2|          6|
    |m_axis_mem_write_data_V_keep_V_1_data_in   |  21|          4|   64|        256|
    |m_axis_mem_write_data_V_keep_V_1_data_out  |   9|          2|   64|        128|
    |m_axis_mem_write_data_V_keep_V_1_state     |  15|          3|    2|          6|
    |m_axis_mem_write_data_V_last_V_1_data_in   |  21|          4|    1|          4|
    |m_axis_mem_write_data_V_last_V_1_data_out  |   9|          2|    1|          2|
    |m_axis_mem_write_data_V_last_V_1_state     |  15|          3|    2|          6|
    |rx_aethSift2mergerFi_3_blk_n               |   9|          2|    1|          2|
    |rx_aethSift2mergerFi_5_blk_n               |   9|          2|    1|          2|
    |rx_aethSift2mergerFi_6_blk_n               |   9|          2|    1|          2|
    |rx_exhNoShiftFifo_V_1_blk_n                |   9|          2|    1|          2|
    |rx_exhNoShiftFifo_V_3_blk_n                |   9|          2|    1|          2|
    |rx_exhNoShiftFifo_V_4_blk_n                |   9|          2|    1|          2|
    |rx_exhNoShiftFifo_V_s_blk_n                |   9|          2|    1|          2|
    |rx_pkgShiftTypeFifo_s_8_blk_n              |   9|          2|    1|          2|
    |rx_rethSift2mergerFi_4_blk_n               |   9|          2|    1|          2|
    |rx_rethSift2mergerFi_6_blk_n               |   9|          2|    1|          2|
    |rx_rethSift2mergerFi_7_blk_n               |   9|          2|    1|          2|
    |rx_rethSift2mergerFi_8_blk_n               |   9|          2|    1|          2|
    |state_3                                    |   9|          2|    2|          4|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 315|         66| 1180|       3524|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+-----+----+-----+-----------+
    |                    Name                    |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                   |    1|   0|    1|          0|
    |ap_done_reg                                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |    1|   0|    1|          0|
    |m_axis_mem_write_data_V_data_V_1_payload_A  |  512|   0|  512|          0|
    |m_axis_mem_write_data_V_data_V_1_payload_B  |  512|   0|  512|          0|
    |m_axis_mem_write_data_V_data_V_1_sel_rd     |    1|   0|    1|          0|
    |m_axis_mem_write_data_V_data_V_1_sel_wr     |    1|   0|    1|          0|
    |m_axis_mem_write_data_V_data_V_1_state      |    2|   0|    2|          0|
    |m_axis_mem_write_data_V_dest_V_1_payload_A  |    1|   0|    1|          0|
    |m_axis_mem_write_data_V_dest_V_1_payload_B  |    1|   0|    1|          0|
    |m_axis_mem_write_data_V_dest_V_1_sel_rd     |    1|   0|    1|          0|
    |m_axis_mem_write_data_V_dest_V_1_sel_wr     |    1|   0|    1|          0|
    |m_axis_mem_write_data_V_dest_V_1_state      |    2|   0|    2|          0|
    |m_axis_mem_write_data_V_keep_V_1_payload_A  |   64|   0|   64|          0|
    |m_axis_mem_write_data_V_keep_V_1_payload_B  |   64|   0|   64|          0|
    |m_axis_mem_write_data_V_keep_V_1_sel_rd     |    1|   0|    1|          0|
    |m_axis_mem_write_data_V_keep_V_1_sel_wr     |    1|   0|    1|          0|
    |m_axis_mem_write_data_V_keep_V_1_state      |    2|   0|    2|          0|
    |m_axis_mem_write_data_V_last_V_1_payload_A  |    1|   0|    1|          0|
    |m_axis_mem_write_data_V_last_V_1_payload_B  |    1|   0|    1|          0|
    |m_axis_mem_write_data_V_last_V_1_sel_rd     |    1|   0|    1|          0|
    |m_axis_mem_write_data_V_last_V_1_sel_wr     |    1|   0|    1|          0|
    |m_axis_mem_write_data_V_last_V_1_state      |    2|   0|    2|          0|
    |state_3                                     |    2|   0|    2|          0|
    |state_3_load_reg_281                        |    2|   0|    2|          0|
    |state_3_load_reg_281_pp0_iter1_reg          |    2|   0|    2|          0|
    |tmp_59_reg_333                              |    1|   0|    1|          0|
    |tmp_59_reg_333_pp0_iter1_reg                |    1|   0|    1|          0|
    |tmp_60_reg_309                              |    1|   0|    1|          0|
    |tmp_60_reg_309_pp0_iter1_reg                |    1|   0|    1|          0|
    |tmp_61_reg_285                              |    1|   0|    1|          0|
    |tmp_61_reg_285_pp0_iter1_reg                |    1|   0|    1|          0|
    |tmp_data_V_29_reg_313                       |  512|   0|  512|          0|
    |tmp_data_V_30_reg_289                       |  512|   0|  512|          0|
    |tmp_data_V_reg_337                          |  512|   0|  512|          0|
    |tmp_dest_V_2_reg_304                        |    1|   0|    1|          0|
    |tmp_dest_V_reg_328                          |    1|   0|    1|          0|
    |tmp_keep_V_28_reg_318                       |   64|   0|   64|          0|
    |tmp_keep_V_29_reg_294                       |   64|   0|   64|          0|
    |tmp_keep_V_reg_342                          |   64|   0|   64|          0|
    |tmp_last_V_24_reg_323                       |    1|   0|    1|          0|
    |tmp_last_V_25_reg_299                       |    1|   0|    1|          0|
    |tmp_last_V_reg_347                          |    1|   0|    1|          0|
    +--------------------------------------------+-----+----+-----+-----------+
    |Total                                       | 2921|   0| 2921|          0|
    +--------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+--------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |       merge_rx_pkgs<512>       | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |       merge_rx_pkgs<512>       | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |       merge_rx_pkgs<512>       | return value |
|ap_done                          | out |    1| ap_ctrl_hs |       merge_rx_pkgs<512>       | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs |       merge_rx_pkgs<512>       | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |       merge_rx_pkgs<512>       | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |       merge_rx_pkgs<512>       | return value |
|rx_exhNoShiftFifo_V_1_dout       |  in |  512|   ap_fifo  |      rx_exhNoShiftFifo_V_1     |    pointer   |
|rx_exhNoShiftFifo_V_1_empty_n    |  in |    1|   ap_fifo  |      rx_exhNoShiftFifo_V_1     |    pointer   |
|rx_exhNoShiftFifo_V_1_read       | out |    1|   ap_fifo  |      rx_exhNoShiftFifo_V_1     |    pointer   |
|rx_exhNoShiftFifo_V_4_dout       |  in |   64|   ap_fifo  |      rx_exhNoShiftFifo_V_4     |    pointer   |
|rx_exhNoShiftFifo_V_4_empty_n    |  in |    1|   ap_fifo  |      rx_exhNoShiftFifo_V_4     |    pointer   |
|rx_exhNoShiftFifo_V_4_read       | out |    1|   ap_fifo  |      rx_exhNoShiftFifo_V_4     |    pointer   |
|rx_exhNoShiftFifo_V_s_dout       |  in |    1|   ap_fifo  |      rx_exhNoShiftFifo_V_s     |    pointer   |
|rx_exhNoShiftFifo_V_s_empty_n    |  in |    1|   ap_fifo  |      rx_exhNoShiftFifo_V_s     |    pointer   |
|rx_exhNoShiftFifo_V_s_read       | out |    1|   ap_fifo  |      rx_exhNoShiftFifo_V_s     |    pointer   |
|rx_exhNoShiftFifo_V_3_dout       |  in |    1|   ap_fifo  |      rx_exhNoShiftFifo_V_3     |    pointer   |
|rx_exhNoShiftFifo_V_3_empty_n    |  in |    1|   ap_fifo  |      rx_exhNoShiftFifo_V_3     |    pointer   |
|rx_exhNoShiftFifo_V_3_read       | out |    1|   ap_fifo  |      rx_exhNoShiftFifo_V_3     |    pointer   |
|rx_rethSift2mergerFi_8_dout      |  in |  512|   ap_fifo  |     rx_rethSift2mergerFi_8     |    pointer   |
|rx_rethSift2mergerFi_8_empty_n   |  in |    1|   ap_fifo  |     rx_rethSift2mergerFi_8     |    pointer   |
|rx_rethSift2mergerFi_8_read      | out |    1|   ap_fifo  |     rx_rethSift2mergerFi_8     |    pointer   |
|rx_rethSift2mergerFi_6_dout      |  in |   64|   ap_fifo  |     rx_rethSift2mergerFi_6     |    pointer   |
|rx_rethSift2mergerFi_6_empty_n   |  in |    1|   ap_fifo  |     rx_rethSift2mergerFi_6     |    pointer   |
|rx_rethSift2mergerFi_6_read      | out |    1|   ap_fifo  |     rx_rethSift2mergerFi_6     |    pointer   |
|rx_rethSift2mergerFi_7_dout      |  in |    1|   ap_fifo  |     rx_rethSift2mergerFi_7     |    pointer   |
|rx_rethSift2mergerFi_7_empty_n   |  in |    1|   ap_fifo  |     rx_rethSift2mergerFi_7     |    pointer   |
|rx_rethSift2mergerFi_7_read      | out |    1|   ap_fifo  |     rx_rethSift2mergerFi_7     |    pointer   |
|rx_rethSift2mergerFi_4_dout      |  in |    1|   ap_fifo  |     rx_rethSift2mergerFi_4     |    pointer   |
|rx_rethSift2mergerFi_4_empty_n   |  in |    1|   ap_fifo  |     rx_rethSift2mergerFi_4     |    pointer   |
|rx_rethSift2mergerFi_4_read      | out |    1|   ap_fifo  |     rx_rethSift2mergerFi_4     |    pointer   |
|rx_aethSift2mergerFi_3_dout      |  in |  512|   ap_fifo  |     rx_aethSift2mergerFi_3     |    pointer   |
|rx_aethSift2mergerFi_3_empty_n   |  in |    1|   ap_fifo  |     rx_aethSift2mergerFi_3     |    pointer   |
|rx_aethSift2mergerFi_3_read      | out |    1|   ap_fifo  |     rx_aethSift2mergerFi_3     |    pointer   |
|rx_aethSift2mergerFi_5_dout      |  in |   64|   ap_fifo  |     rx_aethSift2mergerFi_5     |    pointer   |
|rx_aethSift2mergerFi_5_empty_n   |  in |    1|   ap_fifo  |     rx_aethSift2mergerFi_5     |    pointer   |
|rx_aethSift2mergerFi_5_read      | out |    1|   ap_fifo  |     rx_aethSift2mergerFi_5     |    pointer   |
|rx_aethSift2mergerFi_6_dout      |  in |    1|   ap_fifo  |     rx_aethSift2mergerFi_6     |    pointer   |
|rx_aethSift2mergerFi_6_empty_n   |  in |    1|   ap_fifo  |     rx_aethSift2mergerFi_6     |    pointer   |
|rx_aethSift2mergerFi_6_read      | out |    1|   ap_fifo  |     rx_aethSift2mergerFi_6     |    pointer   |
|rx_pkgShiftTypeFifo_s_8_dout     |  in |    2|   ap_fifo  |     rx_pkgShiftTypeFifo_s_8    |    pointer   |
|rx_pkgShiftTypeFifo_s_8_empty_n  |  in |    1|   ap_fifo  |     rx_pkgShiftTypeFifo_s_8    |    pointer   |
|rx_pkgShiftTypeFifo_s_8_read     | out |    1|   ap_fifo  |     rx_pkgShiftTypeFifo_s_8    |    pointer   |
|m_axis_mem_write_data_TREADY     |  in |    1|    axis    | m_axis_mem_write_data_V_dest_V |    pointer   |
|m_axis_mem_write_data_TVALID     | out |    1|    axis    | m_axis_mem_write_data_V_dest_V |    pointer   |
|m_axis_mem_write_data_TDEST      | out |    1|    axis    | m_axis_mem_write_data_V_dest_V |    pointer   |
|m_axis_mem_write_data_TDATA      | out |  512|    axis    | m_axis_mem_write_data_V_data_V |    pointer   |
|m_axis_mem_write_data_TKEEP      | out |   64|    axis    | m_axis_mem_write_data_V_keep_V |    pointer   |
|m_axis_mem_write_data_TLAST      | out |    1|    axis    | m_axis_mem_write_data_V_last_V |    pointer   |
+---------------------------------+-----+-----+------------+--------------------------------+--------------+

