# Reading D:/ProgramData/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do ALU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/ProgramData/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/UnidadFlags {D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/UnidadFlags/flag_overflow.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:37 on Mar 31,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/UnidadFlags" D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/UnidadFlags/flag_overflow.sv 
# -- Compiling module flag_overflow
# 
# Top level modules:
# 	flag_overflow
# End time: 19:52:37 on Mar 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/UnidadFlags {D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/UnidadFlags/overflow_flag_test.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:38 on Mar 31,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/UnidadFlags" D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/UnidadFlags/overflow_flag_test.sv 
# -- Compiling module overflow_flag_test
# ** Warning: D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/UnidadFlags/overflow_flag_test.sv(11): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/UnidadFlags/overflow_flag_test.sv(26): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	overflow_flag_test
# End time: 19:52:38 on Mar 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
vsim work.overflow_flag_test
# vsim work.overflow_flag_test 
# Start time: 19:52:46 on Mar 31,2020
# Loading sv_std.std
# Loading work.overflow_flag_test
# Loading work.flag_overflow
add wave -position insertpoint sim:/overflow_flag_test/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: skryf  Hostname: DESKTOP-VRFLMRQ  ProcessID: 16868
#           Attempting to use alternate WLF file "./wlftrjgb1d".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftrjgb1d
run
# ** Error: Deteccion de overflow fallo
#    Time: 30 ps  Scope: overflow_flag_test File: D:/ProgramData/intelFPGA_lite/18.0/Laboratorio3/ALU/UnidadFlags/overflow_flag_test.sv Line: 32
# End time: 19:53:18 on Mar 31,2020, Elapsed time: 0:00:32
# Errors: 1, Warnings: 2
