<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="blk_diag1_util_vector_logic_0_0_synth_1" LaunchDir="C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.runs/blk_diag1_util_vector_logic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_diag1_clock_divider_0_0_synth_1" LaunchDir="C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.runs/blk_diag1_clock_divider_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_diag1_clock_divider_0_1_synth_1" LaunchDir="C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.runs/blk_diag1_clock_divider_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_diag1_axi_uart16550_0_0_synth_1" LaunchDir="C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.runs/blk_diag1_axi_uart16550_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_diag1_midi_receiver_0_0_synth_1" LaunchDir="C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.runs/blk_diag1_midi_receiver_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_diag1_param_file_0_0_synth_1" LaunchDir="C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.runs/blk_diag1_param_file_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_diag1_oscillator_0_0_synth_1" LaunchDir="C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.runs/blk_diag1_oscillator_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_diag1_i2s_transmit1_0_0_synth_1" LaunchDir="C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.runs/blk_diag1_i2s_transmit1_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_diag1_clock_divider_2_0_synth_1" LaunchDir="C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.runs/blk_diag1_clock_divider_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_diag1_audio_mixer_0_0_synth_1" LaunchDir="C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.runs/blk_diag1_audio_mixer_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_diag1_processing_system7_0_0_synth_1" LaunchDir="C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.runs/blk_diag1_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_diag1_xbar_0_synth_1" LaunchDir="C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.runs/blk_diag1_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_diag1_auto_pc_1_synth_1" LaunchDir="C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.runs/blk_diag1_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_diag1_auto_pc_0_synth_1" LaunchDir="C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.runs/blk_diag1_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_diag1_i2s_transmit1_0_1_synth_1" LaunchDir="C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.runs/blk_diag1_i2s_transmit1_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_diag1_i2s_transmit1_0_2_synth_1" LaunchDir="C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.runs/blk_diag1_i2s_transmit1_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_diag1_clock_divider_2_2_synth_1" LaunchDir="C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.runs/blk_diag1_clock_divider_2_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_diag1_clock_divider_2_1_synth_1" LaunchDir="C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.runs/blk_diag1_clock_divider_2_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_diag1_rst_ps7_0_50M_0_synth_1" LaunchDir="C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.runs/blk_diag1_rst_ps7_0_50M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/Matt/Documents/Vivado_Projects/fpga_synth/fpga_synth.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="blk_diag1_util_vector_logic_0_0_synth_1"/>
		<Parent Id="blk_diag1_clock_divider_0_0_synth_1"/>
		<Parent Id="blk_diag1_clock_divider_0_1_synth_1"/>
		<Parent Id="blk_diag1_axi_uart16550_0_0_synth_1"/>
		<Parent Id="blk_diag1_midi_receiver_0_0_synth_1"/>
		<Parent Id="blk_diag1_param_file_0_0_synth_1"/>
		<Parent Id="blk_diag1_oscillator_0_0_synth_1"/>
		<Parent Id="blk_diag1_i2s_transmit1_0_0_synth_1"/>
		<Parent Id="blk_diag1_clock_divider_2_0_synth_1"/>
		<Parent Id="blk_diag1_audio_mixer_0_0_synth_1"/>
		<Parent Id="blk_diag1_processing_system7_0_0_synth_1"/>
		<Parent Id="blk_diag1_xbar_0_synth_1"/>
		<Parent Id="blk_diag1_auto_pc_1_synth_1"/>
		<Parent Id="blk_diag1_auto_pc_0_synth_1"/>
		<Parent Id="blk_diag1_i2s_transmit1_0_1_synth_1"/>
		<Parent Id="blk_diag1_i2s_transmit1_0_2_synth_1"/>
		<Parent Id="blk_diag1_clock_divider_2_2_synth_1"/>
		<Parent Id="blk_diag1_clock_divider_2_1_synth_1"/>
		<Parent Id="blk_diag1_rst_ps7_0_50M_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

