
4YP_Software.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008050  00400000  00400000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000218  20400000  00408050  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000005b8  20400218  00408268  00020218  2**2
                  ALLOC
  3 .heap         00000200  204007d0  00408820  00020218  2**0
                  ALLOC
  4 .stack        00000400  204009d0  00408a20  00020218  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020246  2**0
                  CONTENTS, READONLY
  7 .debug_info   0002e06d  00000000  00000000  0002029f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00005bc8  00000000  00000000  0004e30c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000d8d2  00000000  00000000  00053ed4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000f08  00000000  00000000  000617a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000db8  00000000  00000000  000626ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00049a8e  00000000  00000000  00063466  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00022074  00000000  00000000  000acef4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    001592de  00000000  00000000  000cef68  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00003558  00000000  00000000  00228248  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	d0 0d 40 20 49 10 40 00 45 10 40 00 45 10 40 00     ..@ I.@.E.@.E.@.
  400010:	45 10 40 00 45 10 40 00 45 10 40 00 00 00 00 00     E.@.E.@.E.@.....
	...
  40002c:	45 10 40 00 45 10 40 00 00 00 00 00 45 10 40 00     E.@.E.@.....E.@.
  40003c:	45 10 40 00 45 10 40 00 45 10 40 00 45 10 40 00     E.@.E.@.E.@.E.@.
  40004c:	45 10 40 00 45 10 40 00 45 10 40 00 45 10 40 00     E.@.E.@.E.@.E.@.
  40005c:	45 10 40 00 45 10 40 00 00 00 00 00 e5 24 40 00     E.@.E.@......$@.
  40006c:	d9 24 40 00 45 10 40 00 45 10 40 00 45 10 40 00     .$@.E.@.E.@.E.@.
  40007c:	45 10 40 00 cd 24 40 00 45 10 40 00 45 10 40 00     E.@..$@.E.@.E.@.
  40008c:	45 10 40 00 45 10 40 00 45 10 40 00 45 10 40 00     E.@.E.@.E.@.E.@.
  40009c:	09 2b 40 00 45 10 40 00 45 10 40 00 45 10 40 00     .+@.E.@.E.@.E.@.
  4000ac:	45 10 40 00 45 10 40 00 95 20 40 00 45 10 40 00     E.@.E.@.. @.E.@.
  4000bc:	99 26 40 00 45 10 40 00 45 10 40 00 45 10 40 00     .&@.E.@.E.@.E.@.
  4000cc:	45 10 40 00 45 10 40 00 7d 22 40 00 45 10 40 00     E.@.E.@.}"@.E.@.
  4000dc:	45 10 40 00 a9 20 40 00 45 10 40 00 45 10 40 00     E.@.. @.E.@.E.@.
  4000ec:	45 10 40 00 45 10 40 00 45 10 40 00 45 10 40 00     E.@.E.@.E.@.E.@.
  4000fc:	45 10 40 00 45 10 40 00 45 10 40 00 1d 2b 40 00     E.@.E.@.E.@..+@.
  40010c:	45 10 40 00 45 10 40 00 00 00 00 00 00 00 00 00     E.@.E.@.........
  40011c:	00 00 00 00 45 10 40 00 45 10 40 00 79 2e 40 00     ....E.@.E.@.y.@.
  40012c:	45 10 40 00 ad 26 40 00 45 10 40 00 45 10 40 00     E.@..&@.E.@.E.@.
  40013c:	45 10 40 00 45 10 40 00 45 10 40 00 45 10 40 00     E.@.E.@.E.@.E.@.
  40014c:	45 10 40 00 45 10 40 00 45 10 40 00 45 10 40 00     E.@.E.@.E.@.E.@.
  40015c:	45 10 40 00 45 10 40 00 45 10 40 00                 E.@.E.@.E.@.

00400168 <__do_global_dtors_aux>:
  400168:	b510      	push	{r4, lr}
  40016a:	4c05      	ldr	r4, [pc, #20]	; (400180 <__do_global_dtors_aux+0x18>)
  40016c:	7823      	ldrb	r3, [r4, #0]
  40016e:	b933      	cbnz	r3, 40017e <__do_global_dtors_aux+0x16>
  400170:	4b04      	ldr	r3, [pc, #16]	; (400184 <__do_global_dtors_aux+0x1c>)
  400172:	b113      	cbz	r3, 40017a <__do_global_dtors_aux+0x12>
  400174:	4804      	ldr	r0, [pc, #16]	; (400188 <__do_global_dtors_aux+0x20>)
  400176:	f3af 8000 	nop.w
  40017a:	2301      	movs	r3, #1
  40017c:	7023      	strb	r3, [r4, #0]
  40017e:	bd10      	pop	{r4, pc}
  400180:	20400218 	.word	0x20400218
  400184:	00000000 	.word	0x00000000
  400188:	00408050 	.word	0x00408050

0040018c <frame_dummy>:
  40018c:	4b0c      	ldr	r3, [pc, #48]	; (4001c0 <frame_dummy+0x34>)
  40018e:	b143      	cbz	r3, 4001a2 <frame_dummy+0x16>
  400190:	480c      	ldr	r0, [pc, #48]	; (4001c4 <frame_dummy+0x38>)
  400192:	490d      	ldr	r1, [pc, #52]	; (4001c8 <frame_dummy+0x3c>)
  400194:	b510      	push	{r4, lr}
  400196:	f3af 8000 	nop.w
  40019a:	480c      	ldr	r0, [pc, #48]	; (4001cc <frame_dummy+0x40>)
  40019c:	6803      	ldr	r3, [r0, #0]
  40019e:	b923      	cbnz	r3, 4001aa <frame_dummy+0x1e>
  4001a0:	bd10      	pop	{r4, pc}
  4001a2:	480a      	ldr	r0, [pc, #40]	; (4001cc <frame_dummy+0x40>)
  4001a4:	6803      	ldr	r3, [r0, #0]
  4001a6:	b933      	cbnz	r3, 4001b6 <frame_dummy+0x2a>
  4001a8:	4770      	bx	lr
  4001aa:	4b09      	ldr	r3, [pc, #36]	; (4001d0 <frame_dummy+0x44>)
  4001ac:	2b00      	cmp	r3, #0
  4001ae:	d0f7      	beq.n	4001a0 <frame_dummy+0x14>
  4001b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4001b4:	4718      	bx	r3
  4001b6:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <frame_dummy+0x44>)
  4001b8:	2b00      	cmp	r3, #0
  4001ba:	d0f5      	beq.n	4001a8 <frame_dummy+0x1c>
  4001bc:	4718      	bx	r3
  4001be:	bf00      	nop
  4001c0:	00000000 	.word	0x00000000
  4001c4:	00408050 	.word	0x00408050
  4001c8:	2040021c 	.word	0x2040021c
  4001cc:	00408050 	.word	0x00408050
  4001d0:	00000000 	.word	0x00000000

004001d4 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
  4001d4:	b508      	push	{r3, lr}
	system_init();
  4001d6:	4b02      	ldr	r3, [pc, #8]	; (4001e0 <atmel_start_init+0xc>)
  4001d8:	4798      	blx	r3
	stdio_redirect_init();
  4001da:	4b02      	ldr	r3, [pc, #8]	; (4001e4 <atmel_start_init+0x10>)
  4001dc:	4798      	blx	r3
  4001de:	bd08      	pop	{r3, pc}
  4001e0:	00401521 	.word	0x00401521
  4001e4:	00403071 	.word	0x00403071

004001e8 <SVPWM>:
	if (I_m > I_MAX){I_m = I_MAX;}
	*Id_r = C1 - sqrt(C1_SQR - 0.5*(I_m*I_m));
	*Iq_r = sqrt(I_m*I_m - (*Id_r)*(*Id_r));
}	
int cntrrar;
void SVPWM(float Va_aim, float Vb_aim, float* PWM, float V_dc) {							//Space Vector Modulation Function
  4001e8:	b5d0      	push	{r4, r6, r7, lr}
  4001ea:	ed2d 8b02 	vpush	{d8}
  4001ee:	b084      	sub	sp, #16
  4001f0:	ee07 0a10 	vmov	s14, r0
  4001f4:	ee07 1a90 	vmov	s15, r1
  4001f8:	ee06 3a90 	vmov	s13, r3
	float Vc_aim;
	Vc_aim = -Vb_aim - Va_aim;										//Calculates third voltage aim
  4001fc:	eeb1 6a67 	vneg.f32	s12, s15
  400200:	ee36 6a47 	vsub.f32	s12, s12, s14
	
	float Va_comp, Vb_comp, Vc_comp;
	Va_comp = (V_dc-Va_aim)/V_dc;									//normalise 
  400204:	ee76 5ac7 	vsub.f32	s11, s13, s14
  400208:	ee85 7aa6 	vdiv.f32	s14, s11, s13
	Vb_comp = (V_dc-Vb_aim)/V_dc;	
  40020c:	ee76 5ae7 	vsub.f32	s11, s13, s15
  400210:	eec5 7aa6 	vdiv.f32	s15, s11, s13
	Vc_comp = (V_dc-Vc_aim)/V_dc;
  400214:	ee36 6ac6 	vsub.f32	s12, s13, s12
  400218:	eec6 8a26 	vdiv.f32	s17, s12, s13
	
	float V_min;
	
	if((Va_comp<Vb_comp)&&(Va_comp<Vc_comp)) {					//Finds minimum 
  40021c:	eeb4 7ae7 	vcmpe.f32	s14, s15
  400220:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400224:	d504      	bpl.n	400230 <SVPWM+0x48>
  400226:	eeb4 7ae8 	vcmpe.f32	s14, s17
  40022a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40022e:	d426      	bmi.n	40027e <SVPWM+0x96>
		V_min = Va_comp;
	}else{
		if(Vb_comp<Vc_comp){
  400230:	eef4 7ae8 	vcmpe.f32	s15, s17
  400234:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400238:	d524      	bpl.n	400284 <SVPWM+0x9c>
			V_min = Vb_comp;
  40023a:	eeb0 6a67 	vmov.f32	s12, s15
			V_min = Vc_comp;
		}
	}
	
	float Va_dc, Vb_dc, Vc_dc;					//does down clamping and sets minimum to zero, subtracting minimum from all three
	PWM[0] = 1 - (Va_comp - V_min);
  40023e:	ee37 7a46 	vsub.f32	s14, s14, s12
  400242:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
  400246:	ee36 7ac7 	vsub.f32	s14, s13, s14
  40024a:	ed82 7a00 	vstr	s14, [r2]
	PWM[1] = 1 - (Vb_comp - V_min);
  40024e:	ee77 7ac6 	vsub.f32	s15, s15, s12
  400252:	ee36 8ae7 	vsub.f32	s16, s13, s15
  400256:	ed82 8a01 	vstr	s16, [r2, #4]
	PWM[2] = 1 - (Vc_comp - V_min);
  40025a:	ee78 8ac6 	vsub.f32	s17, s17, s12
  40025e:	ee76 8ae8 	vsub.f32	s17, s13, s17
  400262:	edc2 8a02 	vstr	s17, [r2, #8]
	cntrrar++;
  400266:	4915      	ldr	r1, [pc, #84]	; (4002bc <SVPWM+0xd4>)
  400268:	680b      	ldr	r3, [r1, #0]
  40026a:	3301      	adds	r3, #1
  40026c:	600b      	str	r3, [r1, #0]
	if(cntrrar == 15000){
  40026e:	f643 2198 	movw	r1, #15000	; 0x3a98
  400272:	428b      	cmp	r3, r1
  400274:	d009      	beq.n	40028a <SVPWM+0xa2>
		cntrrar = 0;
		
		printf("\n PWM A = %f \t PWM B = %f \t PWM C - %f ", PWM[0], PWM[1], PWM[2]);
	}

}
  400276:	b004      	add	sp, #16
  400278:	ecbd 8b02 	vpop	{d8}
  40027c:	bdd0      	pop	{r4, r6, r7, pc}
		V_min = Va_comp;
  40027e:	eeb0 6a47 	vmov.f32	s12, s14
  400282:	e7dc      	b.n	40023e <SVPWM+0x56>
			V_min = Vc_comp;
  400284:	eeb0 6a68 	vmov.f32	s12, s17
  400288:	e7d9      	b.n	40023e <SVPWM+0x56>
		cntrrar = 0;
  40028a:	2100      	movs	r1, #0
  40028c:	4b0b      	ldr	r3, [pc, #44]	; (4002bc <SVPWM+0xd4>)
  40028e:	6019      	str	r1, [r3, #0]
		printf("\n PWM A = %f \t PWM B = %f \t PWM C - %f ", PWM[0], PWM[1], PWM[2]);
  400290:	4c0b      	ldr	r4, [pc, #44]	; (4002c0 <SVPWM+0xd8>)
  400292:	6810      	ldr	r0, [r2, #0]
  400294:	47a0      	blx	r4
  400296:	4606      	mov	r6, r0
  400298:	460f      	mov	r7, r1
  40029a:	ee18 0a90 	vmov	r0, s17
  40029e:	47a0      	blx	r4
  4002a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4002a4:	ee18 0a10 	vmov	r0, s16
  4002a8:	47a0      	blx	r4
  4002aa:	e9cd 0100 	strd	r0, r1, [sp]
  4002ae:	4632      	mov	r2, r6
  4002b0:	463b      	mov	r3, r7
  4002b2:	4804      	ldr	r0, [pc, #16]	; (4002c4 <SVPWM+0xdc>)
  4002b4:	4904      	ldr	r1, [pc, #16]	; (4002c8 <SVPWM+0xe0>)
  4002b6:	4788      	blx	r1
}
  4002b8:	e7dd      	b.n	400276 <SVPWM+0x8e>
  4002ba:	bf00      	nop
  4002bc:	2040055c 	.word	0x2040055c
  4002c0:	00404735 	.word	0x00404735
  4002c4:	0040771c 	.word	0x0040771c
  4002c8:	00405759 	.word	0x00405759

004002cc <update_PWM>:
	}
}



void update_PWM(float* PWM){
  4002cc:	b570      	push	{r4, r5, r6, lr}
  4002ce:	ed2d 8b02 	vpush	{d8}
  4002d2:	4606      	mov	r6, r0
	pwm_set_duty(PWM_PHASE_A, (int) ((PWM_PERIOD-1) * PWM[0]));
  4002d4:	edd0 7a00 	vldr	s15, [r0]
  4002d8:	ed9f 8a12 	vldr	s16, [pc, #72]	; 400324 <update_PWM+0x58>
  4002dc:	ee67 7a88 	vmul.f32	s15, s15, s16
  4002e0:	4d11      	ldr	r5, [pc, #68]	; (400328 <update_PWM+0x5c>)
  4002e2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  4002e6:	ee17 2a90 	vmov	r2, s15
  4002ea:	2100      	movs	r1, #0
  4002ec:	4628      	mov	r0, r5
  4002ee:	4c0f      	ldr	r4, [pc, #60]	; (40032c <update_PWM+0x60>)
  4002f0:	47a0      	blx	r4
	pwm_set_duty(PWM_PHASE_B, (int) ((PWM_PERIOD-1) * PWM[1]));
  4002f2:	edd6 7a01 	vldr	s15, [r6, #4]
  4002f6:	ee67 7a88 	vmul.f32	s15, s15, s16
  4002fa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  4002fe:	ee17 2a90 	vmov	r2, s15
  400302:	2102      	movs	r1, #2
  400304:	4628      	mov	r0, r5
  400306:	47a0      	blx	r4
	pwm_set_duty(PWM_PHASE_B, (int) ((PWM_PERIOD-1) * PWM[2]));
  400308:	edd6 7a02 	vldr	s15, [r6, #8]
  40030c:	ee67 7a88 	vmul.f32	s15, s15, s16
  400310:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  400314:	ee17 2a90 	vmov	r2, s15
  400318:	2102      	movs	r1, #2
  40031a:	4628      	mov	r0, r5
  40031c:	47a0      	blx	r4
	
  40031e:	ecbd 8b02 	vpop	{d8}
  400322:	bd70      	pop	{r4, r5, r6, pc}
  400324:	4479c000 	.word	0x4479c000
  400328:	204005e0 	.word	0x204005e0
  40032c:	00401039 	.word	0x00401039

00400330 <controlV>:
void controlV(float torquerequest, float V_dc, int pos_HS_state, float pos_HS_t1, float *pos_HS_dts, float pos_ENC_angle) {
  400330:	b5f0      	push	{r4, r5, r6, r7, lr}
  400332:	ed2d 8b04 	vpush	{d8-d9}
  400336:	b087      	sub	sp, #28
  400338:	4610      	mov	r0, r2
  40033a:	4619      	mov	r1, r3
	theta_e = EstimateTheta(pos_HS_state, pos_HS_t1, &pos_HS_dts, pos_ENC_angle);
  40033c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40033e:	aa10      	add	r2, sp, #64	; 0x40
  400340:	4c32      	ldr	r4, [pc, #200]	; (40040c <controlV+0xdc>)
  400342:	47a0      	blx	r4
  400344:	4b32      	ldr	r3, [pc, #200]	; (400410 <controlV+0xe0>)
  400346:	6018      	str	r0, [r3, #0]
	float sintheta_e = sin(theta_e);
  400348:	4b32      	ldr	r3, [pc, #200]	; (400414 <controlV+0xe4>)
  40034a:	4798      	blx	r3
  40034c:	4606      	mov	r6, r0
  40034e:	460f      	mov	r7, r1
  400350:	4b31      	ldr	r3, [pc, #196]	; (400418 <controlV+0xe8>)
  400352:	4798      	blx	r3
  400354:	4c31      	ldr	r4, [pc, #196]	; (40041c <controlV+0xec>)
  400356:	47a0      	blx	r4
  400358:	ee09 0a10 	vmov	s18, r0
	float costheta_e = cos(theta_e);	//(Currently uses fast sin and cosine)
  40035c:	4630      	mov	r0, r6
  40035e:	4639      	mov	r1, r7
  400360:	4b2f      	ldr	r3, [pc, #188]	; (400420 <controlV+0xf0>)
  400362:	4798      	blx	r3
  400364:	47a0      	blx	r4
  400366:	ee07 0a10 	vmov	s14, r0
  float32_t * pIbeta,
  float32_t sinVal,
  float32_t cosVal)
  {
    /* Calculate pIalpha using the equation, pIalpha = Id * cosVal - Iq * sinVal */
    *pIalpha = Id * cosVal - Iq * sinVal;
  40036a:	eddf 7a2e 	vldr	s15, [pc, #184]	; 400424 <controlV+0xf4>
  40036e:	ee67 8a27 	vmul.f32	s17, s14, s15
  400372:	eef0 6a04 	vmov.f32	s13, #4	; 0x40200000  2.5
  400376:	ee29 6a26 	vmul.f32	s12, s18, s13
  40037a:	ee78 8ac6 	vsub.f32	s17, s17, s12

    /* Calculate pIbeta using the equation, pIbeta = Id * sinVal + Iq * cosVal */
    *pIbeta = Id * sinVal + Iq * cosVal;
  40037e:	ee69 7a27 	vmul.f32	s15, s18, s15
  400382:	ee27 7a26 	vmul.f32	s14, s14, s13
  400386:	ee77 7a87 	vadd.f32	s15, s15, s14
    *pIb = -0.5f * Ialpha + 0.8660254039f * Ibeta;
  40038a:	eebe 8a00 	vmov.f32	s16, #224	; 0xbf000000 -0.5
  40038e:	ee28 8a88 	vmul.f32	s16, s17, s16
  400392:	ed9f 7a25 	vldr	s14, [pc, #148]	; 400428 <controlV+0xf8>
  400396:	ee67 7a87 	vmul.f32	s15, s15, s14
  40039a:	ee38 8a27 	vadd.f32	s16, s16, s15
	SVPWM(Va_aim, Vb_aim, (float32_t *)PWM_data, V_dc);										//Updates PWM values using space vector PWM
  40039e:	4c23      	ldr	r4, [pc, #140]	; (40042c <controlV+0xfc>)
  4003a0:	4b23      	ldr	r3, [pc, #140]	; (400430 <controlV+0x100>)
  4003a2:	4622      	mov	r2, r4
  4003a4:	ee18 1a10 	vmov	r1, s16
  4003a8:	ee18 0a90 	vmov	r0, s17
  4003ac:	4d21      	ldr	r5, [pc, #132]	; (400434 <controlV+0x104>)
  4003ae:	47a8      	blx	r5
	update_PWM((float32_t *)PWM_data);
  4003b0:	4620      	mov	r0, r4
  4003b2:	4b21      	ldr	r3, [pc, #132]	; (400438 <controlV+0x108>)
  4003b4:	4798      	blx	r3
	cntrrr++;
  4003b6:	4a21      	ldr	r2, [pc, #132]	; (40043c <controlV+0x10c>)
  4003b8:	6813      	ldr	r3, [r2, #0]
  4003ba:	3301      	adds	r3, #1
  4003bc:	6013      	str	r3, [r2, #0]
	if(cntrrr == 15000){
  4003be:	f643 2298 	movw	r2, #15000	; 0x3a98
  4003c2:	4293      	cmp	r3, r2
  4003c4:	d003      	beq.n	4003ce <controlV+0x9e>
}
  4003c6:	b007      	add	sp, #28
  4003c8:	ecbd 8b04 	vpop	{d8-d9}
  4003cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		cntrrr = 0;
  4003ce:	2200      	movs	r2, #0
  4003d0:	4b1a      	ldr	r3, [pc, #104]	; (40043c <controlV+0x10c>)
  4003d2:	601a      	str	r2, [r3, #0]
		printf("\n Va_aim = %f \t Vb_aim = %f \t theta - %f; \t sintheta %f", Va_aim, Vb_aim, theta_e, sintheta_e);
  4003d4:	4c0f      	ldr	r4, [pc, #60]	; (400414 <controlV+0xe4>)
  4003d6:	ee18 0a90 	vmov	r0, s17
  4003da:	47a0      	blx	r4
  4003dc:	4606      	mov	r6, r0
  4003de:	460f      	mov	r7, r1
  4003e0:	ee19 0a10 	vmov	r0, s18
  4003e4:	47a0      	blx	r4
  4003e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4003ea:	4b09      	ldr	r3, [pc, #36]	; (400410 <controlV+0xe0>)
  4003ec:	6818      	ldr	r0, [r3, #0]
  4003ee:	47a0      	blx	r4
  4003f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4003f4:	ee18 0a10 	vmov	r0, s16
  4003f8:	47a0      	blx	r4
  4003fa:	e9cd 0100 	strd	r0, r1, [sp]
  4003fe:	4632      	mov	r2, r6
  400400:	463b      	mov	r3, r7
  400402:	480f      	ldr	r0, [pc, #60]	; (400440 <controlV+0x110>)
  400404:	490f      	ldr	r1, [pc, #60]	; (400444 <controlV+0x114>)
  400406:	4788      	blx	r1
}
  400408:	e7dd      	b.n	4003c6 <controlV+0x96>
  40040a:	bf00      	nop
  40040c:	00400501 	.word	0x00400501
  400410:	20400518 	.word	0x20400518
  400414:	00404735 	.word	0x00404735
  400418:	00403125 	.word	0x00403125
  40041c:	00404d8d 	.word	0x00404d8d
  400420:	00403091 	.word	0x00403091
  400424:	00000000 	.word	0x00000000
  400428:	3f5db3d7 	.word	0x3f5db3d7
  40042c:	20400560 	.word	0x20400560
  400430:	40a00000 	.word	0x40a00000
  400434:	004001e9 	.word	0x004001e9
  400438:	004002cd 	.word	0x004002cd
  40043c:	20400234 	.word	0x20400234
  400440:	00407744 	.word	0x00407744
  400444:	00405759 	.word	0x00405759

00400448 <gather_control_data>:




//get position data, timing and torque request
void gather_control_data(void){
  400448:	b508      	push	{r3, lr}
	//get torque request
	control_torque_request = 0;
  40044a:	2200      	movs	r2, #0
  40044c:	4b05      	ldr	r3, [pc, #20]	; (400464 <gather_control_data+0x1c>)
  40044e:	601a      	str	r2, [r3, #0]
	
	get_Data_Pos(&(control_pos_sens_deltas[0]), &control_pos_sens_sector, &control_pos_sens_time_in_current_sector);
  400450:	4a05      	ldr	r2, [pc, #20]	; (400468 <gather_control_data+0x20>)
  400452:	4906      	ldr	r1, [pc, #24]	; (40046c <gather_control_data+0x24>)
  400454:	4806      	ldr	r0, [pc, #24]	; (400470 <gather_control_data+0x28>)
  400456:	4b07      	ldr	r3, [pc, #28]	; (400474 <gather_control_data+0x2c>)
  400458:	4798      	blx	r3
	
	
	//do last as this is the most frequently updated data
	encoder_get_angle(& control_encoder_angle);
  40045a:	4807      	ldr	r0, [pc, #28]	; (400478 <gather_control_data+0x30>)
  40045c:	4b07      	ldr	r3, [pc, #28]	; (40047c <gather_control_data+0x34>)
  40045e:	4798      	blx	r3
  400460:	bd08      	pop	{r3, pc}
  400462:	bf00      	nop
  400464:	20400570 	.word	0x20400570
  400468:	204004d4 	.word	0x204004d4
  40046c:	20400520 	.word	0x20400520
  400470:	2040054c 	.word	0x2040054c
  400474:	00400ac5 	.word	0x00400ac5
  400478:	204004d0 	.word	0x204004d0
  40047c:	004008a1 	.word	0x004008a1

00400480 <start_control_loop_dummy>:
}


//process ADC data and start the control loop
//this is being called from the ADC DMA, so we know that the analog sensor values passed are not going to change, hence use pointers instead of copyin data
void start_control_loop_dummy(int * raw_currents, int raw_voltage){
  400480:	b570      	push	{r4, r5, r6, lr}
  400482:	b082      	sub	sp, #8
  400484:	4605      	mov	r5, r0
  400486:	460e      	mov	r6, r1
	control_currents[0] = reconstruct_curr_A(raw_currents[0]);
  400488:	6800      	ldr	r0, [r0, #0]
  40048a:	4b10      	ldr	r3, [pc, #64]	; (4004cc <start_control_loop_dummy+0x4c>)
  40048c:	4798      	blx	r3
  40048e:	4c10      	ldr	r4, [pc, #64]	; (4004d0 <start_control_loop_dummy+0x50>)
  400490:	6020      	str	r0, [r4, #0]
	control_currents[1] = reconstruct_curr_B(raw_currents[1]);
  400492:	6868      	ldr	r0, [r5, #4]
  400494:	4b0f      	ldr	r3, [pc, #60]	; (4004d4 <start_control_loop_dummy+0x54>)
  400496:	4798      	blx	r3
  400498:	6060      	str	r0, [r4, #4]
	control_currents[2] = reconstruct_curr_C(raw_currents[2]);
  40049a:	68a8      	ldr	r0, [r5, #8]
  40049c:	4b0e      	ldr	r3, [pc, #56]	; (4004d8 <start_control_loop_dummy+0x58>)
  40049e:	4798      	blx	r3
  4004a0:	60a0      	str	r0, [r4, #8]
	
	control_supply_voltage = reconstruct_bus_voltage(raw_voltage);
  4004a2:	4630      	mov	r0, r6
  4004a4:	4b0d      	ldr	r3, [pc, #52]	; (4004dc <start_control_loop_dummy+0x5c>)
  4004a6:	4798      	blx	r3
  4004a8:	4601      	mov	r1, r0
  4004aa:	4b0d      	ldr	r3, [pc, #52]	; (4004e0 <start_control_loop_dummy+0x60>)
  4004ac:	6018      	str	r0, [r3, #0]
	

	
	//start control loop below
//Control(control_torque_request, control_supply_voltage, control_pos_sens_sector, control_pos_sens_time_in_current_sector, &control_pos_sens_deltas, control_encoder_angle)
	controlV(control_torque_request, control_supply_voltage, control_pos_sens_sector, control_pos_sens_time_in_current_sector, &control_pos_sens_deltas, control_encoder_angle);
  4004ae:	4b0d      	ldr	r3, [pc, #52]	; (4004e4 <start_control_loop_dummy+0x64>)
  4004b0:	681b      	ldr	r3, [r3, #0]
  4004b2:	4a0d      	ldr	r2, [pc, #52]	; (4004e8 <start_control_loop_dummy+0x68>)
  4004b4:	6812      	ldr	r2, [r2, #0]
  4004b6:	480d      	ldr	r0, [pc, #52]	; (4004ec <start_control_loop_dummy+0x6c>)
  4004b8:	6800      	ldr	r0, [r0, #0]
  4004ba:	4c0d      	ldr	r4, [pc, #52]	; (4004f0 <start_control_loop_dummy+0x70>)
  4004bc:	6824      	ldr	r4, [r4, #0]
  4004be:	9401      	str	r4, [sp, #4]
  4004c0:	4c0c      	ldr	r4, [pc, #48]	; (4004f4 <start_control_loop_dummy+0x74>)
  4004c2:	9400      	str	r4, [sp, #0]
  4004c4:	4c0c      	ldr	r4, [pc, #48]	; (4004f8 <start_control_loop_dummy+0x78>)
  4004c6:	47a0      	blx	r4
  4004c8:	b002      	add	sp, #8
  4004ca:	bd70      	pop	{r4, r5, r6, pc}
  4004cc:	004005e9 	.word	0x004005e9
  4004d0:	20400574 	.word	0x20400574
  4004d4:	00400639 	.word	0x00400639
  4004d8:	00400689 	.word	0x00400689
  4004dc:	0040053d 	.word	0x0040053d
  4004e0:	204004f8 	.word	0x204004f8
  4004e4:	204004d4 	.word	0x204004d4
  4004e8:	20400520 	.word	0x20400520
  4004ec:	20400570 	.word	0x20400570
  4004f0:	204004d0 	.word	0x204004d0
  4004f4:	2040054c 	.word	0x2040054c
  4004f8:	00400331 	.word	0x00400331

004004fc <EstimateThetaHS>:
}

float EstimateThetaHS(int pos_HS_state, float pos_HS_t1, float *pos_HS_dts){
//Estimate angle from hall sensors
return 0;
}
  4004fc:	2000      	movs	r0, #0
  4004fe:	4770      	bx	lr

00400500 <EstimateTheta>:
float EstimateTheta(int pos_HS_state, float pos_HS_t1, float *pos_HS_dts, float pos_ENC_angle){
  400500:	b508      	push	{r3, lr}
  400502:	ed2d 8b02 	vpush	{d8}
  400506:	ee08 3a10 	vmov	s16, r3
	theta_e_HS = EstimateThetaHS(pos_HS_state, pos_HS_t1, pos_HS_dts);
  40050a:	4b08      	ldr	r3, [pc, #32]	; (40052c <EstimateTheta+0x2c>)
  40050c:	4798      	blx	r3
  40050e:	4b08      	ldr	r3, [pc, #32]	; (400530 <EstimateTheta+0x30>)
  400510:	6018      	str	r0, [r3, #0]
	theta_e_ENC = pos_ENC_angle*(PP*GR);
  400512:	eddf 7a08 	vldr	s15, [pc, #32]	; 400534 <EstimateTheta+0x34>
  400516:	ee68 7a27 	vmul.f32	s15, s16, s15
  40051a:	4b07      	ldr	r3, [pc, #28]	; (400538 <EstimateTheta+0x38>)
  40051c:	edc3 7a00 	vstr	s15, [r3]
}
  400520:	ee17 0a90 	vmov	r0, s15
  400524:	ecbd 8b02 	vpop	{d8}
  400528:	bd08      	pop	{r3, pc}
  40052a:	bf00      	nop
  40052c:	004004fd 	.word	0x004004fd
  400530:	2040056c 	.word	0x2040056c
  400534:	42960000 	.word	0x42960000
  400538:	2040051c 	.word	0x2040051c

0040053c <reconstruct_bus_voltage>:


float reconstruct_bus_voltage(uint32_t raw_voltage_data){
	
	return 0;
}
  40053c:	2000      	movs	r0, #0
  40053e:	4770      	bx	lr

00400540 <raw_data_to_voltage>:
	
	return 0;
}


float raw_data_to_voltage(uint32_t analog_data){
  400540:	b510      	push	{r4, lr}
	//12 bit ADCs
	//Vref = 3.3V
	float voltage = (((float) analog_data) / (4096)) * 3.3;
  400542:	ee07 0a90 	vmov	s15, r0
  400546:	eeb8 7a67 	vcvt.f32.u32	s14, s15
  40054a:	eddf 7a0b 	vldr	s15, [pc, #44]	; 400578 <raw_data_to_voltage+0x38>
  40054e:	ee67 7a27 	vmul.f32	s15, s14, s15
  400552:	ee17 0a90 	vmov	r0, s15
  400556:	4b09      	ldr	r3, [pc, #36]	; (40057c <raw_data_to_voltage+0x3c>)
  400558:	4798      	blx	r3
  40055a:	a305      	add	r3, pc, #20	; (adr r3, 400570 <raw_data_to_voltage+0x30>)
  40055c:	e9d3 2300 	ldrd	r2, r3, [r3]
  400560:	4c07      	ldr	r4, [pc, #28]	; (400580 <raw_data_to_voltage+0x40>)
  400562:	47a0      	blx	r4
  400564:	4b07      	ldr	r3, [pc, #28]	; (400584 <raw_data_to_voltage+0x44>)
  400566:	4798      	blx	r3
	//printf("raw data - %i \t voltage - %f \n",(int) analog_data, voltage);
	return voltage;
  400568:	bd10      	pop	{r4, pc}
  40056a:	bf00      	nop
  40056c:	f3af 8000 	nop.w
  400570:	66666666 	.word	0x66666666
  400574:	400a6666 	.word	0x400a6666
  400578:	39800000 	.word	0x39800000
  40057c:	00404735 	.word	0x00404735
  400580:	004047dd 	.word	0x004047dd
  400584:	00404d8d 	.word	0x00404d8d

00400588 <calibrate_curr_sensors>:
void calibrate_curr_sensors(void){
  400588:	b570      	push	{r4, r5, r6, lr}
	dma_adc_0_enable_for_one_transaction();
  40058a:	4b0e      	ldr	r3, [pc, #56]	; (4005c4 <calibrate_curr_sensors+0x3c>)
  40058c:	4798      	blx	r3
	dma_adc_1_enable_for_one_transaction();
  40058e:	4b0e      	ldr	r3, [pc, #56]	; (4005c8 <calibrate_curr_sensors+0x40>)
  400590:	4798      	blx	r3
	delay_ms(1);
  400592:	2001      	movs	r0, #1
  400594:	4b0d      	ldr	r3, [pc, #52]	; (4005cc <calibrate_curr_sensors+0x44>)
  400596:	4798      	blx	r3
	curr_A_offset = raw_data_to_voltage(adc_read(ADC_CURRENT_A));
  400598:	4e0d      	ldr	r6, [pc, #52]	; (4005d0 <calibrate_curr_sensors+0x48>)
  40059a:	2108      	movs	r1, #8
  40059c:	4630      	mov	r0, r6
  40059e:	4d0d      	ldr	r5, [pc, #52]	; (4005d4 <calibrate_curr_sensors+0x4c>)
  4005a0:	47a8      	blx	r5
  4005a2:	4c0d      	ldr	r4, [pc, #52]	; (4005d8 <calibrate_curr_sensors+0x50>)
  4005a4:	47a0      	blx	r4
  4005a6:	4b0d      	ldr	r3, [pc, #52]	; (4005dc <calibrate_curr_sensors+0x54>)
  4005a8:	6018      	str	r0, [r3, #0]
	curr_B_offset = raw_data_to_voltage(adc_read(ADC_CURRENT_A));
  4005aa:	2108      	movs	r1, #8
  4005ac:	4630      	mov	r0, r6
  4005ae:	47a8      	blx	r5
  4005b0:	47a0      	blx	r4
  4005b2:	4b0b      	ldr	r3, [pc, #44]	; (4005e0 <calibrate_curr_sensors+0x58>)
  4005b4:	6018      	str	r0, [r3, #0]
	curr_C_offset = raw_data_to_voltage(adc_read(ADC_CURRENT_A));
  4005b6:	2108      	movs	r1, #8
  4005b8:	4630      	mov	r0, r6
  4005ba:	47a8      	blx	r5
  4005bc:	47a0      	blx	r4
  4005be:	4b09      	ldr	r3, [pc, #36]	; (4005e4 <calibrate_curr_sensors+0x5c>)
  4005c0:	6018      	str	r0, [r3, #0]
  4005c2:	bd70      	pop	{r4, r5, r6, pc}
  4005c4:	00400b69 	.word	0x00400b69
  4005c8:	00400c31 	.word	0x00400c31
  4005cc:	00401881 	.word	0x00401881
  4005d0:	204006c8 	.word	0x204006c8
  4005d4:	00400e81 	.word	0x00400e81
  4005d8:	00400541 	.word	0x00400541
  4005dc:	204005c0 	.word	0x204005c0
  4005e0:	204005c8 	.word	0x204005c8
  4005e4:	204005a4 	.word	0x204005a4

004005e8 <reconstruct_curr_A>:
float reconstruct_curr_A(uint32_t raw_current_data){
  4005e8:	b510      	push	{r4, lr}
	float I = (raw_data_to_voltage(raw_current_data)   -   curr_A_offset)/CURR_A_SLOPE;
  4005ea:	4b0d      	ldr	r3, [pc, #52]	; (400620 <reconstruct_curr_A+0x38>)
  4005ec:	4798      	blx	r3
  4005ee:	4b0d      	ldr	r3, [pc, #52]	; (400624 <reconstruct_curr_A+0x3c>)
  4005f0:	edd3 7a00 	vldr	s15, [r3]
  4005f4:	ee07 0a10 	vmov	s14, r0
  4005f8:	ee77 7a67 	vsub.f32	s15, s14, s15
  4005fc:	ee17 0a90 	vmov	r0, s15
  400600:	4b09      	ldr	r3, [pc, #36]	; (400628 <reconstruct_curr_A+0x40>)
  400602:	4798      	blx	r3
  400604:	a304      	add	r3, pc, #16	; (adr r3, 400618 <reconstruct_curr_A+0x30>)
  400606:	e9d3 2300 	ldrd	r2, r3, [r3]
  40060a:	4c08      	ldr	r4, [pc, #32]	; (40062c <reconstruct_curr_A+0x44>)
  40060c:	47a0      	blx	r4
  40060e:	4b08      	ldr	r3, [pc, #32]	; (400630 <reconstruct_curr_A+0x48>)
  400610:	4798      	blx	r3
}
  400612:	bd10      	pop	{r4, pc}
  400614:	f3af 8000 	nop.w
  400618:	47ae147b 	.word	0x47ae147b
  40061c:	3f747ae1 	.word	0x3f747ae1
  400620:	00400541 	.word	0x00400541
  400624:	204005c0 	.word	0x204005c0
  400628:	00404735 	.word	0x00404735
  40062c:	00404a31 	.word	0x00404a31
  400630:	00404d8d 	.word	0x00404d8d
  400634:	00000000 	.word	0x00000000

00400638 <reconstruct_curr_B>:
float reconstruct_curr_B(uint32_t raw_current_data){
  400638:	b510      	push	{r4, lr}
	float I = (raw_data_to_voltage(raw_current_data)   -   curr_B_offset)/CURR_B_SLOPE;
  40063a:	4b0d      	ldr	r3, [pc, #52]	; (400670 <reconstruct_curr_B+0x38>)
  40063c:	4798      	blx	r3
  40063e:	4b0d      	ldr	r3, [pc, #52]	; (400674 <reconstruct_curr_B+0x3c>)
  400640:	edd3 7a00 	vldr	s15, [r3]
  400644:	ee07 0a10 	vmov	s14, r0
  400648:	ee77 7a67 	vsub.f32	s15, s14, s15
  40064c:	ee17 0a90 	vmov	r0, s15
  400650:	4b09      	ldr	r3, [pc, #36]	; (400678 <reconstruct_curr_B+0x40>)
  400652:	4798      	blx	r3
  400654:	a304      	add	r3, pc, #16	; (adr r3, 400668 <reconstruct_curr_B+0x30>)
  400656:	e9d3 2300 	ldrd	r2, r3, [r3]
  40065a:	4c08      	ldr	r4, [pc, #32]	; (40067c <reconstruct_curr_B+0x44>)
  40065c:	47a0      	blx	r4
  40065e:	4b08      	ldr	r3, [pc, #32]	; (400680 <reconstruct_curr_B+0x48>)
  400660:	4798      	blx	r3
}
  400662:	bd10      	pop	{r4, pc}
  400664:	f3af 8000 	nop.w
  400668:	47ae147b 	.word	0x47ae147b
  40066c:	3f747ae1 	.word	0x3f747ae1
  400670:	00400541 	.word	0x00400541
  400674:	204005c8 	.word	0x204005c8
  400678:	00404735 	.word	0x00404735
  40067c:	00404a31 	.word	0x00404a31
  400680:	00404d8d 	.word	0x00404d8d
  400684:	00000000 	.word	0x00000000

00400688 <reconstruct_curr_C>:
float reconstruct_curr_C(uint32_t raw_current_data){		
  400688:	b510      	push	{r4, lr}
	float I = (raw_data_to_voltage(raw_current_data)   -   curr_C_offset)/CURR_C_SLOPE;
  40068a:	4b0d      	ldr	r3, [pc, #52]	; (4006c0 <reconstruct_curr_C+0x38>)
  40068c:	4798      	blx	r3
  40068e:	4b0d      	ldr	r3, [pc, #52]	; (4006c4 <reconstruct_curr_C+0x3c>)
  400690:	edd3 7a00 	vldr	s15, [r3]
  400694:	ee07 0a10 	vmov	s14, r0
  400698:	ee77 7a67 	vsub.f32	s15, s14, s15
  40069c:	ee17 0a90 	vmov	r0, s15
  4006a0:	4b09      	ldr	r3, [pc, #36]	; (4006c8 <reconstruct_curr_C+0x40>)
  4006a2:	4798      	blx	r3
  4006a4:	a304      	add	r3, pc, #16	; (adr r3, 4006b8 <reconstruct_curr_C+0x30>)
  4006a6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4006aa:	4c08      	ldr	r4, [pc, #32]	; (4006cc <reconstruct_curr_C+0x44>)
  4006ac:	47a0      	blx	r4
  4006ae:	4b08      	ldr	r3, [pc, #32]	; (4006d0 <reconstruct_curr_C+0x48>)
  4006b0:	4798      	blx	r3
}
  4006b2:	bd10      	pop	{r4, pc}
  4006b4:	f3af 8000 	nop.w
  4006b8:	47ae147b 	.word	0x47ae147b
  4006bc:	3f747ae1 	.word	0x3f747ae1
  4006c0:	00400541 	.word	0x00400541
  4006c4:	204005a4 	.word	0x204005a4
  4006c8:	00404735 	.word	0x00404735
  4006cc:	00404a31 	.word	0x00404a31
  4006d0:	00404d8d 	.word	0x00404d8d

004006d4 <encoder_init>:
	
	//increment rotation counter
	encoder_num_Z_interrupts ++;
}

void encoder_init(void){
  4006d4:	b508      	push	{r3, lr}
}

static inline hri_pmc_pcsr0_reg_t hri_pmc_get_PCSR0_reg(const void *const hw, hri_pmc_pcsr0_reg_t mask)
{
	uint32_t tmp;
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  4006d6:	4b56      	ldr	r3, [pc, #344]	; (400830 <encoder_init+0x15c>)
  4006d8:	699b      	ldr	r3, [r3, #24]
 *
 */
static inline void _pmc_enable_periph_clock(uint32_t periph_id)
{
	if (periph_id < 32) {
		if (!hri_pmc_get_PCSR0_reg(PMC, (1 << periph_id))) {
  4006da:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
  4006de:	d103      	bne.n	4006e8 <encoder_init+0x14>
	((Pmc *)hw)->PMC_PCER0 = mask;
  4006e0:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  4006e4:	4b52      	ldr	r3, [pc, #328]	; (400830 <encoder_init+0x15c>)
  4006e6:	611a      	str	r2, [r3, #16]
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  4006e8:	4b51      	ldr	r3, [pc, #324]	; (400830 <encoder_init+0x15c>)
  4006ea:	699b      	ldr	r3, [r3, #24]
  4006ec:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4006f0:	d103      	bne.n	4006fa <encoder_init+0x26>
	((Pmc *)hw)->PMC_PCER0 = mask;
  4006f2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  4006f6:	4b4e      	ldr	r3, [pc, #312]	; (400830 <encoder_init+0x15c>)
  4006f8:	611a      	str	r2, [r3, #16]
}

static inline hri_pmc_pcsr1_reg_t hri_pmc_get_PCSR1_reg(const void *const hw, hri_pmc_pcsr1_reg_t mask)
{
	uint32_t tmp;
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  4006fa:	4b4d      	ldr	r3, [pc, #308]	; (400830 <encoder_init+0x15c>)
  4006fc:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
			hri_pmc_set_PCSR0_reg(PMC, (1 << periph_id));
		}
	} else if (periph_id < 64) {
		periph_id -= 32;
		if (!hri_pmc_get_PCSR1_reg(PMC, (1 << periph_id))) {
  400700:	f413 2f80 	tst.w	r3, #262144	; 0x40000
  400704:	d104      	bne.n	400710 <encoder_init+0x3c>
	((Pmc *)hw)->PMC_PCER1 = mask;
  400706:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  40070a:	4b49      	ldr	r3, [pc, #292]	; (400830 <encoder_init+0x15c>)
  40070c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  400710:	4b47      	ldr	r3, [pc, #284]	; (400830 <encoder_init+0x15c>)
  400712:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  400716:	f413 2f00 	tst.w	r3, #524288	; 0x80000
  40071a:	d104      	bne.n	400726 <encoder_init+0x52>
	((Pmc *)hw)->PMC_PCER1 = mask;
  40071c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400720:	4b43      	ldr	r3, [pc, #268]	; (400830 <encoder_init+0x15c>)
  400722:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	_pmc_enable_periph_clock(ID_TC3_CHANNEL0);
	_pmc_enable_periph_clock(ID_TC3_CHANNEL1);
	
	
	//enable external interrupt on the Z line 
	ext_irq_register(PIO_PB13_IDX,Encoder_Z_Interrupt);
  400726:	4943      	ldr	r1, [pc, #268]	; (400834 <encoder_init+0x160>)
  400728:	202d      	movs	r0, #45	; 0x2d
  40072a:	4b43      	ldr	r3, [pc, #268]	; (400838 <encoder_init+0x164>)
  40072c:	4798      	blx	r3
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40072e:	4b43      	ldr	r3, [pc, #268]	; (40083c <encoder_init+0x168>)
  400730:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400734:	601a      	str	r2, [r3, #0]
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  400736:	2240      	movs	r2, #64	; 0x40
  400738:	f883 230b 	strb.w	r2, [r3, #779]	; 0x30b
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40073c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  400740:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  400744:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400748:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40074c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400750:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  400754:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  400758:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  40075c:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400760:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400764:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400768:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  40076c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400770:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400774:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400778:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40077c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  400780:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400784:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400788:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40078c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400790:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  400794:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400798:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40079c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4007a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4007a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  4007a8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4007ac:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4007b0:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4007b4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4007b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  4007bc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4007c0:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4007c4:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4007c8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  4007cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  4007d0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4007d4:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4007d8:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4007dc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  4007e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  4007e4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4007e8:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4007ec:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4007f0:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  4007f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  4007f8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4007fc:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400800:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400804:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400808:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  40080c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400810:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400814:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400818:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  40081c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  400820:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400824:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400828:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
  40082c:	bd08      	pop	{r3, pc}
  40082e:	bf00      	nop
  400830:	400e0600 	.word	0x400e0600
  400834:	00400865 	.word	0x00400865
  400838:	00401919 	.word	0x00401919
  40083c:	e000e100 	.word	0xe000e100

00400840 <encoder_get_counter>:
	return (((Tc *)hw)->TcChannel[submodule_index].TC_CV & TC_CV_CV(mask)) >> TC_CV_CV_Pos;
}

static inline hri_tc_cv_reg_t hri_tc_read_CV_CV_bf(const void *const hw, uint8_t submodule_index)
{
	return (((Tc *)hw)->TcChannel[submodule_index].TC_CV & TC_CV_CV_Msk) >> TC_CV_CV_Pos;
  400840:	4a06      	ldr	r2, [pc, #24]	; (40085c <encoder_get_counter+0x1c>)
  400842:	6913      	ldr	r3, [r2, #16]
  400844:	6d10      	ldr	r0, [r2, #80]	; 0x50
	//if starting offset is 0 (which is the case before it was recorded) then it returns the actual counter
	
	
	//get A (first line) and B (second line) counters
	//note that rising and falling edges could be the other way round. It doesn't matter for the current implementation
	int encoder_counter_no_offset =	  ( int) hri_tc_read_CV_CV_bf(TC0,0) + ( int) hri_tc_read_CV_CV_bf(TC0,1) \
  400846:	4403      	add	r3, r0
  400848:	f502 2290 	add.w	r2, r2, #294912	; 0x48000
  40084c:	6910      	ldr	r0, [r2, #16]
									+ ( int) hri_tc_read_CV_CV_bf(TC3,0) + ( int) hri_tc_read_CV_CV_bf(TC3,1) \
  40084e:	4403      	add	r3, r0
  400850:	6d10      	ldr	r0, [r2, #80]	; 0x50
  400852:	4403      	add	r3, r0
									- encoder_inital_offset;														//get the number of steps normalised to the starting offset
  400854:	4a02      	ldr	r2, [pc, #8]	; (400860 <encoder_get_counter+0x20>)
  400856:	6810      	ldr	r0, [r2, #0]
								
	
	return encoder_counter_no_offset;
}
  400858:	1a18      	subs	r0, r3, r0
  40085a:	4770      	bx	lr
  40085c:	4000c000 	.word	0x4000c000
  400860:	204005b0 	.word	0x204005b0

00400864 <Encoder_Z_Interrupt>:
static void Encoder_Z_Interrupt (void){
  400864:	b508      	push	{r3, lr}
	int encoder_counter_no_offset = encoder_get_counter();
  400866:	4b0b      	ldr	r3, [pc, #44]	; (400894 <Encoder_Z_Interrupt+0x30>)
  400868:	4798      	blx	r3
	if(encoder_num_Z_interrupts == 0){
  40086a:	4b0b      	ldr	r3, [pc, #44]	; (400898 <Encoder_Z_Interrupt+0x34>)
  40086c:	681b      	ldr	r3, [r3, #0]
  40086e:	b15b      	cbz	r3, 400888 <Encoder_Z_Interrupt+0x24>
		unsigned int delta = encoder_counter_no_offset & (ENCODER_STEPS - 1);
  400870:	f3c0 000d 	ubfx	r0, r0, #0, #14
		if( (delta <= ENCODER_MAX_DELTA) || (delta >= ENCODER_STEPS-1 - ENCODER_MAX_DELTA) ){
  400874:	1f81      	subs	r1, r0, #6
  400876:	f643 72f3 	movw	r2, #16371	; 0x3ff3
  40087a:	4291      	cmp	r1, r2
  40087c:	d806      	bhi.n	40088c <Encoder_Z_Interrupt+0x28>
			encoder_inital_offset += delta;
  40087e:	4907      	ldr	r1, [pc, #28]	; (40089c <Encoder_Z_Interrupt+0x38>)
  400880:	680a      	ldr	r2, [r1, #0]
  400882:	4410      	add	r0, r2
  400884:	6008      	str	r0, [r1, #0]
  400886:	e001      	b.n	40088c <Encoder_Z_Interrupt+0x28>
		encoder_inital_offset = encoder_counter_no_offset;
  400888:	4a04      	ldr	r2, [pc, #16]	; (40089c <Encoder_Z_Interrupt+0x38>)
  40088a:	6010      	str	r0, [r2, #0]
	encoder_num_Z_interrupts ++;
  40088c:	3301      	adds	r3, #1
  40088e:	4a02      	ldr	r2, [pc, #8]	; (400898 <Encoder_Z_Interrupt+0x34>)
  400890:	6013      	str	r3, [r2, #0]
  400892:	bd08      	pop	{r3, pc}
  400894:	00400841 	.word	0x00400841
  400898:	204005ac 	.word	0x204005ac
  40089c:	204005b0 	.word	0x204005b0

004008a0 <encoder_get_angle>:
void encoder_get_angle(float * angl){
  4008a0:	b538      	push	{r3, r4, r5, lr}
  4008a2:	4604      	mov	r4, r0
	int encoder_counter_no_offset = encoder_get_counter();
  4008a4:	4b10      	ldr	r3, [pc, #64]	; (4008e8 <encoder_get_angle+0x48>)
  4008a6:	4798      	blx	r3
	int current_counter = encoder_counter_no_offset & (ENCODER_STEPS - 1);
  4008a8:	f3c0 000d 	ubfx	r0, r0, #0, #14
	float current_counter_float = (float) current_counter;
  4008ac:	ee07 0a90 	vmov	s15, r0
  4008b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	*angl  = (2 * PI * current_counter_float / (ENCODER_STEPS)) - ENCODER_MOUNTING_OFFSET;
  4008b4:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 4008ec <encoder_get_angle+0x4c>
  4008b8:	ee67 7a87 	vmul.f32	s15, s15, s14
  4008bc:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 4008f0 <encoder_get_angle+0x50>
  4008c0:	ee67 7a87 	vmul.f32	s15, s15, s14
  4008c4:	ee17 0a90 	vmov	r0, s15
  4008c8:	4b0a      	ldr	r3, [pc, #40]	; (4008f4 <encoder_get_angle+0x54>)
  4008ca:	4798      	blx	r3
  4008cc:	a304      	add	r3, pc, #16	; (adr r3, 4008e0 <encoder_get_angle+0x40>)
  4008ce:	e9d3 2300 	ldrd	r2, r3, [r3]
  4008d2:	4d09      	ldr	r5, [pc, #36]	; (4008f8 <encoder_get_angle+0x58>)
  4008d4:	47a8      	blx	r5
  4008d6:	4b09      	ldr	r3, [pc, #36]	; (4008fc <encoder_get_angle+0x5c>)
  4008d8:	4798      	blx	r3
  4008da:	6020      	str	r0, [r4, #0]
  4008dc:	bd38      	pop	{r3, r4, r5, pc}
  4008de:	bf00      	nop
  4008e0:	b5844200 	.word	0xb5844200
  4008e4:	401193ba 	.word	0x401193ba
  4008e8:	00400841 	.word	0x00400841
  4008ec:	40c90fdb 	.word	0x40c90fdb
  4008f0:	38800000 	.word	0x38800000
  4008f4:	00404735 	.word	0x00404735
  4008f8:	00404475 	.word	0x00404475
  4008fc:	00404d8d 	.word	0x00404d8d

00400900 <Position_2_Interrupt>:
static void Position_1_Interrupt (void){
	Position_General_Interrupt();
	//printf("POS 1\n");
}

static void Position_2_Interrupt (void){
  400900:	b430      	push	{r4, r5}
	has_triggered = true;
  400902:	2201      	movs	r2, #1
  400904:	4b13      	ldr	r3, [pc, #76]	; (400954 <Position_2_Interrupt+0x54>)
  400906:	701a      	strb	r2, [r3, #0]
	int current_systick = SysTick->VAL;
  400908:	4b13      	ldr	r3, [pc, #76]	; (400958 <Position_2_Interrupt+0x58>)
  40090a:	6898      	ldr	r0, [r3, #8]
	int delta = pos_sens_last_SysTick_count - current_systick;	//systick decrements
  40090c:	4b13      	ldr	r3, [pc, #76]	; (40095c <Position_2_Interrupt+0x5c>)
  40090e:	681b      	ldr	r3, [r3, #0]
  400910:	1a1b      	subs	r3, r3, r0
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  400912:	2b00      	cmp	r3, #0
  400914:	dd11      	ble.n	40093a <Position_2_Interrupt+0x3a>
	for (int i = POS_SENS_DELTAS_SIZE-1 ; i > 0; i--){
  400916:	2201      	movs	r2, #1
  400918:	2a00      	cmp	r2, #0
  40091a:	dc11      	bgt.n	400940 <Position_2_Interrupt+0x40>
	pos_sens_deltas [0] = (float) delta / 300;
  40091c:	ee07 3a90 	vmov	s15, r3
  400920:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  400924:	eddf 6a0e 	vldr	s13, [pc, #56]	; 400960 <Position_2_Interrupt+0x60>
  400928:	ee87 7aa6 	vdiv.f32	s14, s15, s13
  40092c:	4b0d      	ldr	r3, [pc, #52]	; (400964 <Position_2_Interrupt+0x64>)
  40092e:	ed83 7a00 	vstr	s14, [r3]
	pos_sens_last_SysTick_count = current_systick;
  400932:	4b0a      	ldr	r3, [pc, #40]	; (40095c <Position_2_Interrupt+0x5c>)
  400934:	6018      	str	r0, [r3, #0]
	Position_General_Interrupt();
	//printf("POS 2\n");
}
  400936:	bc30      	pop	{r4, r5}
  400938:	4770      	bx	lr
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  40093a:	f103 7380 	add.w	r3, r3, #16777216	; 0x1000000
  40093e:	e7ea      	b.n	400916 <Position_2_Interrupt+0x16>
		pos_sens_deltas[i] = pos_sens_deltas[i-1];
  400940:	1e54      	subs	r4, r2, #1
  400942:	4908      	ldr	r1, [pc, #32]	; (400964 <Position_2_Interrupt+0x64>)
  400944:	eb01 0584 	add.w	r5, r1, r4, lsl #2
  400948:	682d      	ldr	r5, [r5, #0]
  40094a:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  40094e:	6015      	str	r5, [r2, #0]
	for (int i = POS_SENS_DELTAS_SIZE-1 ; i > 0; i--){
  400950:	4622      	mov	r2, r4
  400952:	e7e1      	b.n	400918 <Position_2_Interrupt+0x18>
  400954:	204005a8 	.word	0x204005a8
  400958:	e000e010 	.word	0xe000e010
  40095c:	204005bc 	.word	0x204005bc
  400960:	43960000 	.word	0x43960000
  400964:	204005b4 	.word	0x204005b4

00400968 <Position_3_Interrupt>:
int cntr = 0;
static void Position_3_Interrupt (void){
  400968:	b430      	push	{r4, r5}
	has_triggered = true;
  40096a:	2201      	movs	r2, #1
  40096c:	4b13      	ldr	r3, [pc, #76]	; (4009bc <Position_3_Interrupt+0x54>)
  40096e:	701a      	strb	r2, [r3, #0]
	int current_systick = SysTick->VAL;
  400970:	4b13      	ldr	r3, [pc, #76]	; (4009c0 <Position_3_Interrupt+0x58>)
  400972:	6898      	ldr	r0, [r3, #8]
	int delta = pos_sens_last_SysTick_count - current_systick;	//systick decrements
  400974:	4b13      	ldr	r3, [pc, #76]	; (4009c4 <Position_3_Interrupt+0x5c>)
  400976:	681b      	ldr	r3, [r3, #0]
  400978:	1a1b      	subs	r3, r3, r0
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  40097a:	2b00      	cmp	r3, #0
  40097c:	dd11      	ble.n	4009a2 <Position_3_Interrupt+0x3a>
	for (int i = POS_SENS_DELTAS_SIZE-1 ; i > 0; i--){
  40097e:	2201      	movs	r2, #1
  400980:	2a00      	cmp	r2, #0
  400982:	dc11      	bgt.n	4009a8 <Position_3_Interrupt+0x40>
	pos_sens_deltas [0] = (float) delta / 300;
  400984:	ee07 3a90 	vmov	s15, r3
  400988:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  40098c:	eddf 6a0e 	vldr	s13, [pc, #56]	; 4009c8 <Position_3_Interrupt+0x60>
  400990:	ee87 7aa6 	vdiv.f32	s14, s15, s13
  400994:	4b0d      	ldr	r3, [pc, #52]	; (4009cc <Position_3_Interrupt+0x64>)
  400996:	ed83 7a00 	vstr	s14, [r3]
	pos_sens_last_SysTick_count = current_systick;
  40099a:	4b0a      	ldr	r3, [pc, #40]	; (4009c4 <Position_3_Interrupt+0x5c>)
  40099c:	6018      	str	r0, [r3, #0]
		
			printf("%f\n",angleee);
		}
	}
	*/
}
  40099e:	bc30      	pop	{r4, r5}
  4009a0:	4770      	bx	lr
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  4009a2:	f103 7380 	add.w	r3, r3, #16777216	; 0x1000000
  4009a6:	e7ea      	b.n	40097e <Position_3_Interrupt+0x16>
		pos_sens_deltas[i] = pos_sens_deltas[i-1];
  4009a8:	1e54      	subs	r4, r2, #1
  4009aa:	4908      	ldr	r1, [pc, #32]	; (4009cc <Position_3_Interrupt+0x64>)
  4009ac:	eb01 0584 	add.w	r5, r1, r4, lsl #2
  4009b0:	682d      	ldr	r5, [r5, #0]
  4009b2:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  4009b6:	6015      	str	r5, [r2, #0]
	for (int i = POS_SENS_DELTAS_SIZE-1 ; i > 0; i--){
  4009b8:	4622      	mov	r2, r4
  4009ba:	e7e1      	b.n	400980 <Position_3_Interrupt+0x18>
  4009bc:	204005a8 	.word	0x204005a8
  4009c0:	e000e010 	.word	0xe000e010
  4009c4:	204005bc 	.word	0x204005bc
  4009c8:	43960000 	.word	0x43960000
  4009cc:	204005b4 	.word	0x204005b4

004009d0 <Position_1_Interrupt>:
static void Position_1_Interrupt (void){
  4009d0:	b430      	push	{r4, r5}
	has_triggered = true;
  4009d2:	2201      	movs	r2, #1
  4009d4:	4b13      	ldr	r3, [pc, #76]	; (400a24 <Position_1_Interrupt+0x54>)
  4009d6:	701a      	strb	r2, [r3, #0]
	int current_systick = SysTick->VAL;
  4009d8:	4b13      	ldr	r3, [pc, #76]	; (400a28 <Position_1_Interrupt+0x58>)
  4009da:	6898      	ldr	r0, [r3, #8]
	int delta = pos_sens_last_SysTick_count - current_systick;	//systick decrements
  4009dc:	4b13      	ldr	r3, [pc, #76]	; (400a2c <Position_1_Interrupt+0x5c>)
  4009de:	681b      	ldr	r3, [r3, #0]
  4009e0:	1a1b      	subs	r3, r3, r0
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  4009e2:	2b00      	cmp	r3, #0
  4009e4:	dd11      	ble.n	400a0a <Position_1_Interrupt+0x3a>
	for (int i = POS_SENS_DELTAS_SIZE-1 ; i > 0; i--){
  4009e6:	2201      	movs	r2, #1
  4009e8:	2a00      	cmp	r2, #0
  4009ea:	dc11      	bgt.n	400a10 <Position_1_Interrupt+0x40>
	pos_sens_deltas [0] = (float) delta / 300;
  4009ec:	ee07 3a90 	vmov	s15, r3
  4009f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  4009f4:	eddf 6a0e 	vldr	s13, [pc, #56]	; 400a30 <Position_1_Interrupt+0x60>
  4009f8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
  4009fc:	4b0d      	ldr	r3, [pc, #52]	; (400a34 <Position_1_Interrupt+0x64>)
  4009fe:	ed83 7a00 	vstr	s14, [r3]
	pos_sens_last_SysTick_count = current_systick;
  400a02:	4b0a      	ldr	r3, [pc, #40]	; (400a2c <Position_1_Interrupt+0x5c>)
  400a04:	6018      	str	r0, [r3, #0]
}
  400a06:	bc30      	pop	{r4, r5}
  400a08:	4770      	bx	lr
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  400a0a:	f103 7380 	add.w	r3, r3, #16777216	; 0x1000000
  400a0e:	e7ea      	b.n	4009e6 <Position_1_Interrupt+0x16>
		pos_sens_deltas[i] = pos_sens_deltas[i-1];
  400a10:	1e54      	subs	r4, r2, #1
  400a12:	4908      	ldr	r1, [pc, #32]	; (400a34 <Position_1_Interrupt+0x64>)
  400a14:	eb01 0584 	add.w	r5, r1, r4, lsl #2
  400a18:	682d      	ldr	r5, [r5, #0]
  400a1a:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  400a1e:	6015      	str	r5, [r2, #0]
	for (int i = POS_SENS_DELTAS_SIZE-1 ; i > 0; i--){
  400a20:	4622      	mov	r2, r4
  400a22:	e7e1      	b.n	4009e8 <Position_1_Interrupt+0x18>
  400a24:	204005a8 	.word	0x204005a8
  400a28:	e000e010 	.word	0xe000e010
  400a2c:	204005bc 	.word	0x204005bc
  400a30:	43960000 	.word	0x43960000
  400a34:	204005b4 	.word	0x204005b4

00400a38 <pos_sens_init>:

void pos_sens_init (void){
  400a38:	b510      	push	{r4, lr}
	//set interrupt handlers
	ext_irq_register(PIO_PD19_IDX, Position_3_Interrupt);		//POS 3
  400a3a:	4919      	ldr	r1, [pc, #100]	; (400aa0 <pos_sens_init+0x68>)
  400a3c:	2073      	movs	r0, #115	; 0x73
  400a3e:	4c19      	ldr	r4, [pc, #100]	; (400aa4 <pos_sens_init+0x6c>)
  400a40:	47a0      	blx	r4
	ext_irq_register(PIO_PA2_IDX, Position_2_Interrupt);		//POS 2
  400a42:	4919      	ldr	r1, [pc, #100]	; (400aa8 <pos_sens_init+0x70>)
  400a44:	2002      	movs	r0, #2
  400a46:	47a0      	blx	r4
	ext_irq_register(PIO_PA5_IDX, Position_1_Interrupt);		//POS 1
  400a48:	4918      	ldr	r1, [pc, #96]	; (400aac <pos_sens_init+0x74>)
  400a4a:	2005      	movs	r0, #5
  400a4c:	47a0      	blx	r4
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400a4e:	4b18      	ldr	r3, [pc, #96]	; (400ab0 <pos_sens_init+0x78>)
  400a50:	f44f 6280 	mov.w	r2, #1024	; 0x400
  400a54:	601a      	str	r2, [r3, #0]
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  400a56:	2220      	movs	r2, #32
  400a58:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400a5c:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  400a60:	6019      	str	r1, [r3, #0]
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  400a62:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
	NVIC_EnableIRQ	(PIOD_IRQn);
	NVIC_SetPriority(PIOD_IRQn, IRQ_PRIORITY_POSITION_SENS);

	
	//SysTick starting from 0
	pos_sens_last_SysTick_count = 0;
  400a66:	2200      	movs	r2, #0
  400a68:	4b12      	ldr	r3, [pc, #72]	; (400ab4 <pos_sens_init+0x7c>)
  400a6a:	601a      	str	r2, [r3, #0]
	SysTick->VAL = 0;
  400a6c:	4b12      	ldr	r3, [pc, #72]	; (400ab8 <pos_sens_init+0x80>)
  400a6e:	609a      	str	r2, [r3, #8]
	//make the load value max, so that the overflows are as rare as possible
	SysTick->LOAD = (0xFFFFFF);
  400a70:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
  400a74:	6059      	str	r1, [r3, #4]

	this means that the moment we transition to state (POS1=1, POS2=0 POS3=0) we are at 0 electrical degrees
	*/

	// sector_lookup_table[POS3][POS2][POS1];
	sector_lookup_table[0][0][1] = 1;
  400a76:	4b11      	ldr	r3, [pc, #68]	; (400abc <pos_sens_init+0x84>)
  400a78:	2101      	movs	r1, #1
  400a7a:	6059      	str	r1, [r3, #4]
	sector_lookup_table[0][1][1] = 2;
  400a7c:	2102      	movs	r1, #2
  400a7e:	60d9      	str	r1, [r3, #12]
	sector_lookup_table[0][1][0] = 3;
  400a80:	2103      	movs	r1, #3
  400a82:	6099      	str	r1, [r3, #8]
	sector_lookup_table[1][1][0] = 4;
  400a84:	2104      	movs	r1, #4
  400a86:	6199      	str	r1, [r3, #24]
	sector_lookup_table[1][0][0] = 5;
  400a88:	2105      	movs	r1, #5
  400a8a:	6119      	str	r1, [r3, #16]
	sector_lookup_table[1][0][1] = 6;
  400a8c:	2106      	movs	r1, #6
  400a8e:	6159      	str	r1, [r3, #20]
	//Error states
	sector_lookup_table[0][0][0] = -1;
  400a90:	f04f 31ff 	mov.w	r1, #4294967295
  400a94:	6019      	str	r1, [r3, #0]
	sector_lookup_table[1][1][1] = -1;
  400a96:	61d9      	str	r1, [r3, #28]
	
	has_triggered = false;
  400a98:	4b09      	ldr	r3, [pc, #36]	; (400ac0 <pos_sens_init+0x88>)
  400a9a:	701a      	strb	r2, [r3, #0]
  400a9c:	bd10      	pop	{r4, pc}
  400a9e:	bf00      	nop
  400aa0:	00400969 	.word	0x00400969
  400aa4:	00401919 	.word	0x00401919
  400aa8:	00400901 	.word	0x00400901
  400aac:	004009d1 	.word	0x004009d1
  400ab0:	e000e100 	.word	0xe000e100
  400ab4:	204005bc 	.word	0x204005bc
  400ab8:	e000e010 	.word	0xe000e010
  400abc:	20400580 	.word	0x20400580
  400ac0:	204005a8 	.word	0x204005a8

00400ac4 <get_Data_Pos>:
}

//returns time spent in previous sectors
// which sector we are at currently (see above for position convention)
// how much time has elapsed since we entered this sector
void get_Data_Pos (float * previous_deltas, int * current_sector, float * time_in_current_sector){
  400ac4:	b570      	push	{r4, r5, r6, lr}
	//null checking variable to see if a write has occurred
	has_triggered = false;
  400ac6:	2400      	movs	r4, #0
  400ac8:	4b1d      	ldr	r3, [pc, #116]	; (400b40 <get_Data_Pos+0x7c>)
  400aca:	701c      	strb	r4, [r3, #0]
	
	
	//get systick value immediately for most accurate result
	int current_systick = SysTick->VAL;
  400acc:	4b1d      	ldr	r3, [pc, #116]	; (400b44 <get_Data_Pos+0x80>)
  400ace:	689c      	ldr	r4, [r3, #8]
	int delta = pos_sens_last_SysTick_count - current_systick;	//systick decrements
  400ad0:	4b1d      	ldr	r3, [pc, #116]	; (400b48 <get_Data_Pos+0x84>)
  400ad2:	681b      	ldr	r3, [r3, #0]
  400ad4:	1b1b      	subs	r3, r3, r4
	
	//if there was an overflow, account for it
	//NB this can only handle one overflow at max <=> if systick frequency < interrupt frequency timing will be very inaccurate
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  400ad6:	2b00      	cmp	r3, #0
  400ad8:	dd0b      	ble.n	400af2 <get_Data_Pos+0x2e>
	
	//systick clock frequency equals MCU clock at 300MHz
	(*time_in_current_sector) = (float) delta / 300;
  400ada:	ee07 3a90 	vmov	s15, r3
  400ade:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  400ae2:	eddf 6a1a 	vldr	s13, [pc, #104]	; 400b4c <get_Data_Pos+0x88>
  400ae6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
  400aea:	ed82 7a00 	vstr	s14, [r2]
	
	
	//copy data over
	for (int i = 0 ; i < POS_SENS_DELTAS_SIZE; i++){
  400aee:	2300      	movs	r3, #0
  400af0:	e009      	b.n	400b06 <get_Data_Pos+0x42>
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  400af2:	f103 7380 	add.w	r3, r3, #16777216	; 0x1000000
  400af6:	e7f0      	b.n	400ada <get_Data_Pos+0x16>
		previous_deltas[i] = pos_sens_deltas[i];
  400af8:	009d      	lsls	r5, r3, #2
  400afa:	1946      	adds	r6, r0, r5
  400afc:	4c14      	ldr	r4, [pc, #80]	; (400b50 <get_Data_Pos+0x8c>)
  400afe:	442c      	add	r4, r5
  400b00:	6824      	ldr	r4, [r4, #0]
  400b02:	6034      	str	r4, [r6, #0]
	for (int i = 0 ; i < POS_SENS_DELTAS_SIZE; i++){
  400b04:	3301      	adds	r3, #1
  400b06:	2b01      	cmp	r3, #1
  400b08:	ddf6      	ble.n	400af8 <get_Data_Pos+0x34>
	return tmp;
}

static inline hri_pio_pdsr_reg_t hri_pio_read_PDSR_reg(const void *const hw)
{
	return ((Pio *)hw)->PIO_PDSR;
  400b0a:	4b12      	ldr	r3, [pc, #72]	; (400b54 <get_Data_Pos+0x90>)
  400b0c:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
 *
 * \param[in] pin       The pin number for device
 */
static inline bool gpio_get_pin_level(const uint8_t pin)
{
	return (bool)(_gpio_get_level((enum gpio_port)GPIO_PORT(pin)) & (0x01U << GPIO_PIN(pin)));
  400b0e:	f3c5 45c0 	ubfx	r5, r5, #19, #1
  400b12:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  400b16:	6bdc      	ldr	r4, [r3, #60]	; 0x3c
  400b18:	f3c4 0480 	ubfx	r4, r4, #2, #1
  400b1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  400b1e:	f3c3 1340 	ubfx	r3, r3, #5, #1
	}
	
	//get which sector we are in
	(*current_sector) = sector_lookup_table	[gpio_get_pin_level(PIN_GPIO_POS_3)]\
											[gpio_get_pin_level(PIN_GPIO_POS_2)]\
											[gpio_get_pin_level(PIN_GPIO_POS_1)];
  400b22:	eb04 0445 	add.w	r4, r4, r5, lsl #1
  400b26:	eb03 0344 	add.w	r3, r3, r4, lsl #1
  400b2a:	4c0b      	ldr	r4, [pc, #44]	; (400b58 <get_Data_Pos+0x94>)
  400b2c:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
	(*current_sector) = sector_lookup_table	[gpio_get_pin_level(PIN_GPIO_POS_3)]\
  400b30:	600b      	str	r3, [r1, #0]
											
											
	if(has_triggered){
  400b32:	4b03      	ldr	r3, [pc, #12]	; (400b40 <get_Data_Pos+0x7c>)
  400b34:	781b      	ldrb	r3, [r3, #0]
  400b36:	b903      	cbnz	r3, 400b3a <get_Data_Pos+0x76>
  400b38:	bd70      	pop	{r4, r5, r6, pc}
		// this means the value of has_triggered was modified while we were reading the data <=> retake reading
		// since data writes are rare there is no chance of a long wait on the recursive function
		get_Data_Pos (previous_deltas, current_sector, time_in_current_sector);
  400b3a:	f7ff ffc3 	bl	400ac4 <get_Data_Pos>
	}

  400b3e:	e7fb      	b.n	400b38 <get_Data_Pos+0x74>
  400b40:	204005a8 	.word	0x204005a8
  400b44:	e000e010 	.word	0xe000e010
  400b48:	204005bc 	.word	0x204005bc
  400b4c:	43960000 	.word	0x43960000
  400b50:	204005b4 	.word	0x204005b4
  400b54:	400e1400 	.word	0x400e1400
  400b58:	20400580 	.word	0x20400580

00400b5c <enable_control>:



//enables calling the control loop from the DMA
void enable_control(void){
	is_control_enabled = true;
  400b5c:	2201      	movs	r2, #1
  400b5e:	4b01      	ldr	r3, [pc, #4]	; (400b64 <enable_control+0x8>)
  400b60:	701a      	strb	r2, [r3, #0]
  400b62:	4770      	bx	lr
  400b64:	204005a0 	.word	0x204005a0

00400b68 <dma_adc_0_enable_for_one_transaction>:
	
	has_0_triggered = false;
	has_1_triggered = false;
}

void dma_adc_0_enable_for_one_transaction(void){
  400b68:	b508      	push	{r3, lr}
	//reset to base address
	_dma_set_destination_address	(DMA_ADC_0_CHANNEL, dma_adc_0_buff);
  400b6a:	4906      	ldr	r1, [pc, #24]	; (400b84 <dma_adc_0_enable_for_one_transaction+0x1c>)
  400b6c:	2000      	movs	r0, #0
  400b6e:	4b06      	ldr	r3, [pc, #24]	; (400b88 <dma_adc_0_enable_for_one_transaction+0x20>)
  400b70:	4798      	blx	r3
	//set how much data to move (in bytes)
	_dma_set_data_amount			(DMA_ADC_0_CHANNEL, ADC_0_SIZE_OF_GENERATED_DATA);
  400b72:	2118      	movs	r1, #24
  400b74:	2000      	movs	r0, #0
  400b76:	4b05      	ldr	r3, [pc, #20]	; (400b8c <dma_adc_0_enable_for_one_transaction+0x24>)
  400b78:	4798      	blx	r3
	//enable for one transaction
	_dma_enable_transaction			(DMA_ADC_0_CHANNEL, true);
  400b7a:	2101      	movs	r1, #1
  400b7c:	2000      	movs	r0, #0
  400b7e:	4b04      	ldr	r3, [pc, #16]	; (400b90 <dma_adc_0_enable_for_one_transaction+0x28>)
  400b80:	4798      	blx	r3
  400b82:	bd08      	pop	{r3, pc}
  400b84:	20400238 	.word	0x20400238
  400b88:	00402dbd 	.word	0x00402dbd
  400b8c:	00402ddd 	.word	0x00402ddd
  400b90:	00402df5 	.word	0x00402df5

00400b94 <dma_adc_0_callback>:
static void dma_adc_0_callback(struct _dma_resource *resource){
  400b94:	b508      	push	{r3, lr}
	has_0_triggered = true;
  400b96:	2201      	movs	r2, #1
  400b98:	4b1d      	ldr	r3, [pc, #116]	; (400c10 <dma_adc_0_callback+0x7c>)
  400b9a:	701a      	strb	r2, [r3, #0]
	for (int i =0; i<ADC_0_NUM_ACTIVE_CHANNELS; i++){
  400b9c:	2300      	movs	r3, #0
  400b9e:	e008      	b.n	400bb2 <dma_adc_0_callback+0x1e>
				raw_currents[1] = (int) (dma_adc_0_buff[i] & AFEC_LCDR_LDATA_Msk);
  400ba0:	b292      	uxth	r2, r2
  400ba2:	491c      	ldr	r1, [pc, #112]	; (400c14 <dma_adc_0_callback+0x80>)
  400ba4:	604a      	str	r2, [r1, #4]
				ready_values |= (1<<1);
  400ba6:	491c      	ldr	r1, [pc, #112]	; (400c18 <dma_adc_0_callback+0x84>)
  400ba8:	7e0a      	ldrb	r2, [r1, #24]
  400baa:	f042 0202 	orr.w	r2, r2, #2
  400bae:	760a      	strb	r2, [r1, #24]
	for (int i =0; i<ADC_0_NUM_ACTIVE_CHANNELS; i++){
  400bb0:	3301      	adds	r3, #1
  400bb2:	2b05      	cmp	r3, #5
  400bb4:	dc13      	bgt.n	400bde <dma_adc_0_callback+0x4a>
		switch((dma_adc_0_buff[i] & AFEC_LCDR_CHNB_Msk)){
  400bb6:	4a18      	ldr	r2, [pc, #96]	; (400c18 <dma_adc_0_callback+0x84>)
  400bb8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  400bbc:	f002 6170 	and.w	r1, r2, #251658240	; 0xf000000
  400bc0:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
  400bc4:	d0ec      	beq.n	400ba0 <dma_adc_0_callback+0xc>
  400bc6:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400bca:	d1f1      	bne.n	400bb0 <dma_adc_0_callback+0x1c>
				raw_currents[0] = (int) (dma_adc_0_buff[i] & AFEC_LCDR_LDATA_Msk);
  400bcc:	b292      	uxth	r2, r2
  400bce:	4911      	ldr	r1, [pc, #68]	; (400c14 <dma_adc_0_callback+0x80>)
  400bd0:	600a      	str	r2, [r1, #0]
				ready_values |= (1<<0);
  400bd2:	4911      	ldr	r1, [pc, #68]	; (400c18 <dma_adc_0_callback+0x84>)
  400bd4:	7e0a      	ldrb	r2, [r1, #24]
  400bd6:	f042 0201 	orr.w	r2, r2, #1
  400bda:	760a      	strb	r2, [r1, #24]
				break;
  400bdc:	e7e8      	b.n	400bb0 <dma_adc_0_callback+0x1c>
	if(is_dma_adc_0_continuous){
  400bde:	4b0f      	ldr	r3, [pc, #60]	; (400c1c <dma_adc_0_callback+0x88>)
  400be0:	781b      	ldrb	r3, [r3, #0]
  400be2:	b923      	cbnz	r3, 400bee <dma_adc_0_callback+0x5a>
	if(ready_values == ALL_VALUES_READY && is_control_enabled){
  400be4:	4b0c      	ldr	r3, [pc, #48]	; (400c18 <dma_adc_0_callback+0x84>)
  400be6:	7e1b      	ldrb	r3, [r3, #24]
  400be8:	2b0f      	cmp	r3, #15
  400bea:	d003      	beq.n	400bf4 <dma_adc_0_callback+0x60>
  400bec:	bd08      	pop	{r3, pc}
		dma_adc_0_enable_for_one_transaction();
  400bee:	4b0c      	ldr	r3, [pc, #48]	; (400c20 <dma_adc_0_callback+0x8c>)
  400bf0:	4798      	blx	r3
  400bf2:	e7f7      	b.n	400be4 <dma_adc_0_callback+0x50>
	if(ready_values == ALL_VALUES_READY && is_control_enabled){
  400bf4:	4b0b      	ldr	r3, [pc, #44]	; (400c24 <dma_adc_0_callback+0x90>)
  400bf6:	781b      	ldrb	r3, [r3, #0]
  400bf8:	2b00      	cmp	r3, #0
  400bfa:	d0f7      	beq.n	400bec <dma_adc_0_callback+0x58>
		ready_values = 0;
  400bfc:	2200      	movs	r2, #0
  400bfe:	4b06      	ldr	r3, [pc, #24]	; (400c18 <dma_adc_0_callback+0x84>)
  400c00:	761a      	strb	r2, [r3, #24]
		start_control_loop_dummy((int *) &raw_currents, raw_voltage);
  400c02:	4b09      	ldr	r3, [pc, #36]	; (400c28 <dma_adc_0_callback+0x94>)
  400c04:	6819      	ldr	r1, [r3, #0]
  400c06:	4803      	ldr	r0, [pc, #12]	; (400c14 <dma_adc_0_callback+0x80>)
  400c08:	4b08      	ldr	r3, [pc, #32]	; (400c2c <dma_adc_0_callback+0x98>)
  400c0a:	4798      	blx	r3
}
  400c0c:	e7ee      	b.n	400bec <dma_adc_0_callback+0x58>
  400c0e:	bf00      	nop
  400c10:	204005c4 	.word	0x204005c4
  400c14:	204005d0 	.word	0x204005d0
  400c18:	20400238 	.word	0x20400238
  400c1c:	204005cd 	.word	0x204005cd
  400c20:	00400b69 	.word	0x00400b69
  400c24:	204005a0 	.word	0x204005a0
  400c28:	204005dc 	.word	0x204005dc
  400c2c:	00400481 	.word	0x00400481

00400c30 <dma_adc_1_enable_for_one_transaction>:
}

void dma_adc_1_enable_for_one_transaction(void){
  400c30:	b508      	push	{r3, lr}
	//reset to base address
	_dma_set_destination_address	(DMA_ADC_1_CHANNEL, dma_adc_1_buff);
  400c32:	4906      	ldr	r1, [pc, #24]	; (400c4c <dma_adc_1_enable_for_one_transaction+0x1c>)
  400c34:	2001      	movs	r0, #1
  400c36:	4b06      	ldr	r3, [pc, #24]	; (400c50 <dma_adc_1_enable_for_one_transaction+0x20>)
  400c38:	4798      	blx	r3
	//set how much data to move (in bytes)
	_dma_set_data_amount			(DMA_ADC_1_CHANNEL, ADC_1_SIZE_OF_GENERATED_DATA);
  400c3a:	2110      	movs	r1, #16
  400c3c:	2001      	movs	r0, #1
  400c3e:	4b05      	ldr	r3, [pc, #20]	; (400c54 <dma_adc_1_enable_for_one_transaction+0x24>)
  400c40:	4798      	blx	r3
	//enable for one transaction
	_dma_enable_transaction			(DMA_ADC_1_CHANNEL, true);
  400c42:	2101      	movs	r1, #1
  400c44:	4608      	mov	r0, r1
  400c46:	4b04      	ldr	r3, [pc, #16]	; (400c58 <dma_adc_1_enable_for_one_transaction+0x28>)
  400c48:	4798      	blx	r3
  400c4a:	bd08      	pop	{r3, pc}
  400c4c:	20400254 	.word	0x20400254
  400c50:	00402dbd 	.word	0x00402dbd
  400c54:	00402ddd 	.word	0x00402ddd
  400c58:	00402df5 	.word	0x00402df5

00400c5c <dma_adc_1_callback>:
static void dma_adc_1_callback(struct _dma_resource *resource){
  400c5c:	b508      	push	{r3, lr}
	has_1_triggered = true;
  400c5e:	2201      	movs	r2, #1
  400c60:	4b1d      	ldr	r3, [pc, #116]	; (400cd8 <dma_adc_1_callback+0x7c>)
  400c62:	701a      	strb	r2, [r3, #0]
	for (int i =0; i < ADC_1_NUM_ACTIVE_CHANNELS; i++){
  400c64:	2300      	movs	r3, #0
  400c66:	e008      	b.n	400c7a <dma_adc_1_callback+0x1e>
				raw_currents[2] = (int) (dma_adc_1_buff[i] & AFEC_LCDR_LDATA_Msk);
  400c68:	b292      	uxth	r2, r2
  400c6a:	491c      	ldr	r1, [pc, #112]	; (400cdc <dma_adc_1_callback+0x80>)
  400c6c:	608a      	str	r2, [r1, #8]
				ready_values |= (1<<2);
  400c6e:	491c      	ldr	r1, [pc, #112]	; (400ce0 <dma_adc_1_callback+0x84>)
  400c70:	7e0a      	ldrb	r2, [r1, #24]
  400c72:	f042 0204 	orr.w	r2, r2, #4
  400c76:	760a      	strb	r2, [r1, #24]
	for (int i =0; i < ADC_1_NUM_ACTIVE_CHANNELS; i++){
  400c78:	3301      	adds	r3, #1
  400c7a:	2b03      	cmp	r3, #3
  400c7c:	dc14      	bgt.n	400ca8 <dma_adc_1_callback+0x4c>
		switch((dma_adc_1_buff[i] & AFEC_LCDR_CHNB_Msk)){
  400c7e:	4a18      	ldr	r2, [pc, #96]	; (400ce0 <dma_adc_1_callback+0x84>)
  400c80:	eb02 0283 	add.w	r2, r2, r3, lsl #2
  400c84:	69d2      	ldr	r2, [r2, #28]
  400c86:	f002 6170 	and.w	r1, r2, #251658240	; 0xf000000
  400c8a:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
  400c8e:	d0eb      	beq.n	400c68 <dma_adc_1_callback+0xc>
  400c90:	f1b1 6fc0 	cmp.w	r1, #100663296	; 0x6000000
  400c94:	d1f0      	bne.n	400c78 <dma_adc_1_callback+0x1c>
				raw_voltage = (int) (dma_adc_1_buff[i] & AFEC_LCDR_LDATA_Msk);
  400c96:	b292      	uxth	r2, r2
  400c98:	4912      	ldr	r1, [pc, #72]	; (400ce4 <dma_adc_1_callback+0x88>)
  400c9a:	600a      	str	r2, [r1, #0]
				ready_values |= (1<<3);
  400c9c:	4910      	ldr	r1, [pc, #64]	; (400ce0 <dma_adc_1_callback+0x84>)
  400c9e:	7e0a      	ldrb	r2, [r1, #24]
  400ca0:	f042 0208 	orr.w	r2, r2, #8
  400ca4:	760a      	strb	r2, [r1, #24]
				break;
  400ca6:	e7e7      	b.n	400c78 <dma_adc_1_callback+0x1c>
	if(is_dma_adc_1_continuous){
  400ca8:	4b0f      	ldr	r3, [pc, #60]	; (400ce8 <dma_adc_1_callback+0x8c>)
  400caa:	781b      	ldrb	r3, [r3, #0]
  400cac:	b923      	cbnz	r3, 400cb8 <dma_adc_1_callback+0x5c>
	if(ready_values == ALL_VALUES_READY && is_control_enabled){
  400cae:	4b0c      	ldr	r3, [pc, #48]	; (400ce0 <dma_adc_1_callback+0x84>)
  400cb0:	7e1b      	ldrb	r3, [r3, #24]
  400cb2:	2b0f      	cmp	r3, #15
  400cb4:	d003      	beq.n	400cbe <dma_adc_1_callback+0x62>
  400cb6:	bd08      	pop	{r3, pc}
		dma_adc_1_enable_for_one_transaction();
  400cb8:	4b0c      	ldr	r3, [pc, #48]	; (400cec <dma_adc_1_callback+0x90>)
  400cba:	4798      	blx	r3
  400cbc:	e7f7      	b.n	400cae <dma_adc_1_callback+0x52>
	if(ready_values == ALL_VALUES_READY && is_control_enabled){
  400cbe:	4b0c      	ldr	r3, [pc, #48]	; (400cf0 <dma_adc_1_callback+0x94>)
  400cc0:	781b      	ldrb	r3, [r3, #0]
  400cc2:	2b00      	cmp	r3, #0
  400cc4:	d0f7      	beq.n	400cb6 <dma_adc_1_callback+0x5a>
		ready_values = 0;
  400cc6:	2200      	movs	r2, #0
  400cc8:	4b05      	ldr	r3, [pc, #20]	; (400ce0 <dma_adc_1_callback+0x84>)
  400cca:	761a      	strb	r2, [r3, #24]
		start_control_loop_dummy((int *) &raw_currents, raw_voltage);
  400ccc:	4b05      	ldr	r3, [pc, #20]	; (400ce4 <dma_adc_1_callback+0x88>)
  400cce:	6819      	ldr	r1, [r3, #0]
  400cd0:	4802      	ldr	r0, [pc, #8]	; (400cdc <dma_adc_1_callback+0x80>)
  400cd2:	4b08      	ldr	r3, [pc, #32]	; (400cf4 <dma_adc_1_callback+0x98>)
  400cd4:	4798      	blx	r3
}
  400cd6:	e7ee      	b.n	400cb6 <dma_adc_1_callback+0x5a>
  400cd8:	204005a1 	.word	0x204005a1
  400cdc:	204005d0 	.word	0x204005d0
  400ce0:	20400238 	.word	0x20400238
  400ce4:	204005dc 	.word	0x204005dc
  400ce8:	204005cc 	.word	0x204005cc
  400cec:	00400c31 	.word	0x00400c31
  400cf0:	204005a0 	.word	0x204005a0
  400cf4:	00400481 	.word	0x00400481

00400cf8 <dma_adc_0_enable_continuously>:
}

void dma_adc_0_enable_continuously(void){
  400cf8:	b508      	push	{r3, lr}
	is_dma_adc_0_continuous = true;
  400cfa:	2201      	movs	r2, #1
  400cfc:	4b02      	ldr	r3, [pc, #8]	; (400d08 <dma_adc_0_enable_continuously+0x10>)
  400cfe:	701a      	strb	r2, [r3, #0]
	dma_adc_0_enable_for_one_transaction();
  400d00:	4b02      	ldr	r3, [pc, #8]	; (400d0c <dma_adc_0_enable_continuously+0x14>)
  400d02:	4798      	blx	r3
  400d04:	bd08      	pop	{r3, pc}
  400d06:	bf00      	nop
  400d08:	204005cd 	.word	0x204005cd
  400d0c:	00400b69 	.word	0x00400b69

00400d10 <dma_adc_1_enable_continuously>:
}
void dma_adc_1_enable_continuously(void){
  400d10:	b508      	push	{r3, lr}
	is_dma_adc_1_continuous = true;
  400d12:	2201      	movs	r2, #1
  400d14:	4b02      	ldr	r3, [pc, #8]	; (400d20 <dma_adc_1_enable_continuously+0x10>)
  400d16:	701a      	strb	r2, [r3, #0]
	dma_adc_1_enable_for_one_transaction();
  400d18:	4b02      	ldr	r3, [pc, #8]	; (400d24 <dma_adc_1_enable_continuously+0x14>)
  400d1a:	4798      	blx	r3
  400d1c:	bd08      	pop	{r3, pc}
  400d1e:	bf00      	nop
  400d20:	204005cc 	.word	0x204005cc
  400d24:	00400c31 	.word	0x00400c31

00400d28 <dma_adc_0_disable_continuously>:
}

void dma_adc_0_disable_continuously(void){
	is_dma_adc_0_continuous = false;
  400d28:	2200      	movs	r2, #0
  400d2a:	4b01      	ldr	r3, [pc, #4]	; (400d30 <dma_adc_0_disable_continuously+0x8>)
  400d2c:	701a      	strb	r2, [r3, #0]
  400d2e:	4770      	bx	lr
  400d30:	204005cd 	.word	0x204005cd

00400d34 <dma_adc_1_disable_continuously>:
}
void dma_adc_1_disable_continuously(void){
	is_dma_adc_1_continuous = false;
  400d34:	2200      	movs	r2, #0
  400d36:	4b01      	ldr	r3, [pc, #4]	; (400d3c <dma_adc_1_disable_continuously+0x8>)
  400d38:	701a      	strb	r2, [r3, #0]
  400d3a:	4770      	bx	lr
  400d3c:	204005cc 	.word	0x204005cc

00400d40 <dma_adc_init>:
void dma_adc_init(void){
  400d40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	_dma_set_source_address			(DMA_ADC_0_CHANNEL,(void *)0x4003C020);	//there is a more adequate way of defining this, but I coundt get it to work
  400d44:	492a      	ldr	r1, [pc, #168]	; (400df0 <dma_adc_init+0xb0>)
  400d46:	2000      	movs	r0, #0
  400d48:	f8df 90d8 	ldr.w	r9, [pc, #216]	; 400e24 <dma_adc_init+0xe4>
  400d4c:	47c8      	blx	r9
	_dma_set_destination_address	(DMA_ADC_0_CHANNEL, dma_adc_0_buff);
  400d4e:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 400e28 <dma_adc_init+0xe8>
  400d52:	4641      	mov	r1, r8
  400d54:	2000      	movs	r0, #0
  400d56:	4f27      	ldr	r7, [pc, #156]	; (400df4 <dma_adc_init+0xb4>)
  400d58:	47b8      	blx	r7
	_dma_set_data_amount			(DMA_ADC_0_CHANNEL , ADC_0_SIZE_OF_GENERATED_DATA);
  400d5a:	2118      	movs	r1, #24
  400d5c:	2000      	movs	r0, #0
  400d5e:	4d26      	ldr	r5, [pc, #152]	; (400df8 <dma_adc_init+0xb8>)
  400d60:	47a8      	blx	r5
	_dma_get_channel_resource(res0, DMA_ADC_0_CHANNEL);
  400d62:	2100      	movs	r1, #0
  400d64:	460c      	mov	r4, r1
  400d66:	4608      	mov	r0, r1
  400d68:	4e24      	ldr	r6, [pc, #144]	; (400dfc <dma_adc_init+0xbc>)
  400d6a:	47b0      	blx	r6
	(*res0)->dma_cb.transfer_done = dma_adc_0_callback;
  400d6c:	6823      	ldr	r3, [r4, #0]
  400d6e:	4a24      	ldr	r2, [pc, #144]	; (400e00 <dma_adc_init+0xc0>)
  400d70:	601a      	str	r2, [r3, #0]
	_dma_set_irq_state(DMA_ADC_0_CHANNEL, DMA_TRANSFER_COMPLETE_CB, true);
  400d72:	2201      	movs	r2, #1
  400d74:	4621      	mov	r1, r4
  400d76:	4620      	mov	r0, r4
  400d78:	4c22      	ldr	r4, [pc, #136]	; (400e04 <dma_adc_init+0xc4>)
  400d7a:	47a0      	blx	r4
	_dma_set_source_address			(DMA_ADC_1_CHANNEL,(void *)0x40064020);	//there is a more adequate way of defining this, but I coundt get it to work
  400d7c:	4922      	ldr	r1, [pc, #136]	; (400e08 <dma_adc_init+0xc8>)
  400d7e:	2001      	movs	r0, #1
  400d80:	47c8      	blx	r9
	_dma_set_destination_address	(DMA_ADC_1_CHANNEL, dma_adc_1_buff);
  400d82:	f108 011c 	add.w	r1, r8, #28
  400d86:	2001      	movs	r0, #1
  400d88:	47b8      	blx	r7
	_dma_set_data_amount			(DMA_ADC_1_CHANNEL , ADC_1_SIZE_OF_GENERATED_DATA);
  400d8a:	2110      	movs	r1, #16
  400d8c:	2001      	movs	r0, #1
  400d8e:	47a8      	blx	r5
	_dma_get_channel_resource(res1, DMA_ADC_1_CHANNEL);
  400d90:	2101      	movs	r1, #1
  400d92:	2500      	movs	r5, #0
  400d94:	4628      	mov	r0, r5
  400d96:	47b0      	blx	r6
	(*res1)->dma_cb.transfer_done = dma_adc_1_callback;
  400d98:	682b      	ldr	r3, [r5, #0]
  400d9a:	4a1c      	ldr	r2, [pc, #112]	; (400e0c <dma_adc_init+0xcc>)
  400d9c:	601a      	str	r2, [r3, #0]
	_dma_set_irq_state(DMA_ADC_1_CHANNEL, DMA_TRANSFER_COMPLETE_CB, true);
  400d9e:	2201      	movs	r2, #1
  400da0:	4629      	mov	r1, r5
  400da2:	4610      	mov	r0, r2
  400da4:	47a0      	blx	r4
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400da6:	4b1a      	ldr	r3, [pc, #104]	; (400e10 <dma_adc_init+0xd0>)
  400da8:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400dac:	605a      	str	r2, [r3, #4]
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  400dae:	2280      	movs	r2, #128	; 0x80
  400db0:	f883 233a 	strb.w	r2, [r3, #826]	; 0x33a
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400db4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400db8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  400dbc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400dc0:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400dc4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400dc8:	f44f 7280 	mov.w	r2, #256	; 0x100
  400dcc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  400dd0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400dd4:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400dd8:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
	dma_adc_0_disable_continuously();
  400ddc:	4b0d      	ldr	r3, [pc, #52]	; (400e14 <dma_adc_init+0xd4>)
  400dde:	4798      	blx	r3
	dma_adc_1_disable_continuously();
  400de0:	4b0d      	ldr	r3, [pc, #52]	; (400e18 <dma_adc_init+0xd8>)
  400de2:	4798      	blx	r3
	has_0_triggered = false;
  400de4:	4a0d      	ldr	r2, [pc, #52]	; (400e1c <dma_adc_init+0xdc>)
  400de6:	7015      	strb	r5, [r2, #0]
	has_1_triggered = false;
  400de8:	4a0d      	ldr	r2, [pc, #52]	; (400e20 <dma_adc_init+0xe0>)
  400dea:	7015      	strb	r5, [r2, #0]
  400dec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400df0:	4003c020 	.word	0x4003c020
  400df4:	00402dbd 	.word	0x00402dbd
  400df8:	00402ddd 	.word	0x00402ddd
  400dfc:	00402e0d 	.word	0x00402e0d
  400e00:	00400b95 	.word	0x00400b95
  400e04:	00402e21 	.word	0x00402e21
  400e08:	40064020 	.word	0x40064020
  400e0c:	00400c5d 	.word	0x00400c5d
  400e10:	e000e100 	.word	0xe000e100
  400e14:	00400d29 	.word	0x00400d29
  400e18:	00400d35 	.word	0x00400d35
  400e1c:	204005c4 	.word	0x204005c4
  400e20:	204005a1 	.word	0x204005a1
  400e24:	00402dcd 	.word	0x00402dcd
  400e28:	20400238 	.word	0x20400238

00400e2c <adc_enable_all>:
const uint16_t length);
*/


//enables/disables all AFECs
void adc_enable_all(void){
  400e2c:	b570      	push	{r4, r5, r6, lr}
	//note that it is possible to enable individual channels
	//functions from hal_adc_sync.h
	adc_async_enable_channel(ADC_CURRENT_A);
  400e2e:	4d11      	ldr	r5, [pc, #68]	; (400e74 <adc_enable_all+0x48>)
  400e30:	2108      	movs	r1, #8
  400e32:	4628      	mov	r0, r5
  400e34:	4c10      	ldr	r4, [pc, #64]	; (400e78 <adc_enable_all+0x4c>)
  400e36:	47a0      	blx	r4
	adc_async_enable_channel(ADC_CURRENT_B);
  400e38:	2102      	movs	r1, #2
  400e3a:	4628      	mov	r0, r5
  400e3c:	47a0      	blx	r4
	adc_async_enable_channel(ADC_CURRENT_C);
  400e3e:	4e0f      	ldr	r6, [pc, #60]	; (400e7c <adc_enable_all+0x50>)
  400e40:	2101      	movs	r1, #1
  400e42:	4630      	mov	r0, r6
  400e44:	47a0      	blx	r4
	
	adc_async_enable_channel(ADC_SUPPL_VOLTAGE);
  400e46:	2106      	movs	r1, #6
  400e48:	4630      	mov	r0, r6
  400e4a:	47a0      	blx	r4
	
	adc_async_enable_channel(ADC_TEMP_1);
  400e4c:	2105      	movs	r1, #5
  400e4e:	4630      	mov	r0, r6
  400e50:	47a0      	blx	r4
	adc_async_enable_channel(ADC_TEMP_2);
  400e52:	2106      	movs	r1, #6
  400e54:	4628      	mov	r0, r5
  400e56:	47a0      	blx	r4
	//adc_sync_enable_channel(ADC_TEMP_3);
	adc_async_enable_channel(ADC_TEMP_4);
  400e58:	210a      	movs	r1, #10
  400e5a:	4628      	mov	r0, r5
  400e5c:	47a0      	blx	r4
	adc_async_enable_channel(ADC_TEMP_5);
  400e5e:	2100      	movs	r1, #0
  400e60:	4630      	mov	r0, r6
  400e62:	47a0      	blx	r4
	adc_async_enable_channel(ADC_TEMP_6);
  400e64:	2105      	movs	r1, #5
  400e66:	4628      	mov	r0, r5
  400e68:	47a0      	blx	r4
	adc_async_enable_channel(ADC_TEMP_MOTOR);
  400e6a:	2100      	movs	r1, #0
  400e6c:	4628      	mov	r0, r5
  400e6e:	47a0      	blx	r4
  400e70:	bd70      	pop	{r4, r5, r6, pc}
  400e72:	bf00      	nop
  400e74:	204006c8 	.word	0x204006c8
  400e78:	00401811 	.word	0x00401811
  400e7c:	204007a0 	.word	0x204007a0

00400e80 <adc_read>:
	adc_async_disable_channel(ADC_TEMP_MOTOR);
}


//reads data from the DMA buffers
int adc_read(struct adc_async_descriptor *const descr, const uint8_t channel){
  400e80:	b410      	push	{r4}
	//null checking variable to see if a write has occured
	has_0_triggered = false;
  400e82:	2300      	movs	r3, #0
  400e84:	4a17      	ldr	r2, [pc, #92]	; (400ee4 <adc_read+0x64>)
  400e86:	7013      	strb	r3, [r2, #0]
	has_1_triggered = false;
  400e88:	4a17      	ldr	r2, [pc, #92]	; (400ee8 <adc_read+0x68>)
  400e8a:	7013      	strb	r3, [r2, #0]
	
		
	if (descr == (&ADC_0)){
  400e8c:	4b17      	ldr	r3, [pc, #92]	; (400eec <adc_read+0x6c>)
  400e8e:	4298      	cmp	r0, r3
  400e90:	d008      	beq.n	400ea4 <adc_read+0x24>
				return temp;
			}
		}
	}
	
	if (descr == (&ADC_1)){
  400e92:	4b17      	ldr	r3, [pc, #92]	; (400ef0 <adc_read+0x70>)
  400e94:	4298      	cmp	r0, r3
  400e96:	d014      	beq.n	400ec2 <adc_read+0x42>
			}
		}
	}
	
	
	return 0;
  400e98:	2000      	movs	r0, #0
  400e9a:	f85d 4b04 	ldr.w	r4, [sp], #4
  400e9e:	4770      	bx	lr
				int temp = (int) (dma_adc_0_buff[i] & AFEC_LCDR_LDATA_Msk);
  400ea0:	b298      	uxth	r0, r3
  400ea2:	e7fa      	b.n	400e9a <adc_read+0x1a>
  400ea4:	2200      	movs	r2, #0
		for (int i =0; i<ADC_0_NUM_ACTIVE_CHANNELS; i++){
  400ea6:	2a05      	cmp	r2, #5
  400ea8:	dcf3      	bgt.n	400e92 <adc_read+0x12>
			if((dma_adc_0_buff[i] & AFEC_LCDR_CHNB_Msk) == AFEC_LCDR_CHNB(channel)){
  400eaa:	4b12      	ldr	r3, [pc, #72]	; (400ef4 <adc_read+0x74>)
  400eac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400eb0:	ea83 6401 	eor.w	r4, r3, r1, lsl #24
  400eb4:	f014 6f70 	tst.w	r4, #251658240	; 0xf000000
  400eb8:	d0f2      	beq.n	400ea0 <adc_read+0x20>
		for (int i =0; i<ADC_0_NUM_ACTIVE_CHANNELS; i++){
  400eba:	3201      	adds	r2, #1
  400ebc:	e7f3      	b.n	400ea6 <adc_read+0x26>
				int temp = (int) (dma_adc_1_buff[i] & AFEC_LCDR_LDATA_Msk);
  400ebe:	b280      	uxth	r0, r0
  400ec0:	e7eb      	b.n	400e9a <adc_read+0x1a>
  400ec2:	2300      	movs	r3, #0
		for (int i =0; i<ADC_1_NUM_ACTIVE_CHANNELS; i++){
  400ec4:	2b03      	cmp	r3, #3
  400ec6:	dc0a      	bgt.n	400ede <adc_read+0x5e>
			if((dma_adc_1_buff[i] & AFEC_LCDR_CHNB_Msk) == AFEC_LCDR_CHNB(channel)){
  400ec8:	4a0a      	ldr	r2, [pc, #40]	; (400ef4 <adc_read+0x74>)
  400eca:	eb02 0283 	add.w	r2, r2, r3, lsl #2
  400ece:	69d0      	ldr	r0, [r2, #28]
  400ed0:	ea80 6201 	eor.w	r2, r0, r1, lsl #24
  400ed4:	f012 6f70 	tst.w	r2, #251658240	; 0xf000000
  400ed8:	d0f1      	beq.n	400ebe <adc_read+0x3e>
		for (int i =0; i<ADC_1_NUM_ACTIVE_CHANNELS; i++){
  400eda:	3301      	adds	r3, #1
  400edc:	e7f2      	b.n	400ec4 <adc_read+0x44>
	return 0;
  400ede:	2000      	movs	r0, #0
  400ee0:	e7db      	b.n	400e9a <adc_read+0x1a>
  400ee2:	bf00      	nop
  400ee4:	204005c4 	.word	0x204005c4
  400ee8:	204005a1 	.word	0x204005a1
  400eec:	204006c8 	.word	0x204006c8
  400ef0:	204007a0 	.word	0x204007a0
  400ef4:	20400238 	.word	0x20400238

00400ef8 <pwm_0_callback>:
#include <hpl_pwm.h>
#include <hpl_pwm_config.h>

int counter = 0;

void pwm_0_callback(const struct pwm_descriptor *const descr){
  400ef8:	b508      	push	{r3, lr}
	
	gather_control_data();
  400efa:	4b01      	ldr	r3, [pc, #4]	; (400f00 <pwm_0_callback+0x8>)
  400efc:	4798      	blx	r3
  400efe:	bd08      	pop	{r3, pc}
  400f00:	00400449 	.word	0x00400449

00400f04 <pwm_init_user>:
	}
	*/
}


void pwm_init_user(void){
  400f04:	b508      	push	{r3, lr}
}

static inline void hri_pwm_set_CMR_reg(const void *const hw, uint8_t submodule_index, hri_pwm_cmr_reg_t mask)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CMR |= mask;
  400f06:	4b2e      	ldr	r3, [pc, #184]	; (400fc0 <pwm_init_user+0xbc>)
  400f08:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
  400f0c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400f10:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}

static inline void hri_pwm_set_DT_DTH_bf(const void *const hw, uint8_t submodule_index, hri_pwm_dt_reg_t mask)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTH(mask);
  400f14:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
  400f18:	f042 020a 	orr.w	r2, r2, #10
  400f1c:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}

static inline void hri_pwm_set_DT_DTL_bf(const void *const hw, uint8_t submodule_index, hri_pwm_dt_reg_t mask)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTL(mask);
  400f20:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
  400f24:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
  400f28:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CMR |= mask;
  400f2c:	f8d3 2240 	ldr.w	r2, [r3, #576]	; 0x240
  400f30:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400f34:	f8c3 2240 	str.w	r2, [r3, #576]	; 0x240
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTH(mask);
  400f38:	f8d3 2258 	ldr.w	r2, [r3, #600]	; 0x258
  400f3c:	f042 020a 	orr.w	r2, r2, #10
  400f40:	f8c3 2258 	str.w	r2, [r3, #600]	; 0x258
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTL(mask);
  400f44:	f8d3 2258 	ldr.w	r2, [r3, #600]	; 0x258
  400f48:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
  400f4c:	f8c3 2258 	str.w	r2, [r3, #600]	; 0x258
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CMR |= mask;
  400f50:	4a1c      	ldr	r2, [pc, #112]	; (400fc4 <pwm_init_user+0xc0>)
  400f52:	f8d2 1200 	ldr.w	r1, [r2, #512]	; 0x200
  400f56:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
  400f5a:	f8c2 1200 	str.w	r1, [r2, #512]	; 0x200
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTH(mask);
  400f5e:	f8d2 1218 	ldr.w	r1, [r2, #536]	; 0x218
  400f62:	f041 010a 	orr.w	r1, r1, #10
  400f66:	f8c2 1218 	str.w	r1, [r2, #536]	; 0x218
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTL(mask);
  400f6a:	f8d2 1218 	ldr.w	r1, [r2, #536]	; 0x218
  400f6e:	f441 2120 	orr.w	r1, r1, #655360	; 0xa0000
  400f72:	f8c2 1218 	str.w	r1, [r2, #536]	; 0x218
}

static inline void hri_pwm_set_CMPV_reg(const void *const hw, uint8_t submodule_index, hri_pwm_cmpv_reg_t mask)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PwmCmp[submodule_index].PWM_CMPV |= mask;
  400f76:	f8d3 1130 	ldr.w	r1, [r3, #304]	; 0x130
  400f7a:	f041 0101 	orr.w	r1, r1, #1
  400f7e:	f8c3 1130 	str.w	r1, [r3, #304]	; 0x130
  400f82:	f8d2 1130 	ldr.w	r1, [r2, #304]	; 0x130
  400f86:	f041 0101 	orr.w	r1, r1, #1
  400f8a:	f8c2 1130 	str.w	r1, [r2, #304]	; 0x130
	return ((Pwm *)hw)->PWM_ISR2;
}

static inline void hri_pwm_set_IMR1_CHID0_bit(const void *const hw)
{
	((Pwm *)hw)->PWM_IER1 = PWM_IMR1_CHID0;
  400f8e:	2201      	movs	r2, #1
  400f90:	611a      	str	r2, [r3, #16]
	
	
	//we want interrupt from one of the PWMs so that we can start the control loop
	//interrupt on PWM 0, channel 0 is enabled ; on PWM 1 is disabled
	hri_pwm_set_IMR1_CHID0_bit(PWM0);									//enable the interrupt from ADC 0, channel 0
	pwm_register_callback(&PWM_0, PWM_PERIOD_CB, pwm_0_callback);
  400f92:	4a0d      	ldr	r2, [pc, #52]	; (400fc8 <pwm_init_user+0xc4>)
  400f94:	2100      	movs	r1, #0
  400f96:	480d      	ldr	r0, [pc, #52]	; (400fcc <pwm_init_user+0xc8>)
  400f98:	4b0d      	ldr	r3, [pc, #52]	; (400fd0 <pwm_init_user+0xcc>)
  400f9a:	4798      	blx	r3
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400f9c:	4b0d      	ldr	r3, [pc, #52]	; (400fd4 <pwm_init_user+0xd0>)
  400f9e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  400fa2:	601a      	str	r2, [r3, #0]
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  400fa4:	2260      	movs	r2, #96	; 0x60
  400fa6:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400faa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400fae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  400fb2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400fb6:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400fba:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
  400fbe:	bd08      	pop	{r3, pc}
  400fc0:	40020000 	.word	0x40020000
  400fc4:	4005c000 	.word	0x4005c000
  400fc8:	00400ef9 	.word	0x00400ef9
  400fcc:	204005e0 	.word	0x204005e0
  400fd0:	00401add 	.word	0x00401add
  400fd4:	e000e100 	.word	0xe000e100

00400fd8 <pwm_enable_all>:
}


//enable/disable pwm pins
//also sets periods and other variables which might not have been set at initialization
void pwm_enable_all(void){
  400fd8:	b570      	push	{r4, r5, r6, lr}
	((Pwm *)hw)->PwmCmp[submodule_index].PWM_CMPM |= mask;
  400fda:	4a12      	ldr	r2, [pc, #72]	; (401024 <pwm_enable_all+0x4c>)
  400fdc:	f8d2 3138 	ldr.w	r3, [r2, #312]	; 0x138
  400fe0:	f043 0301 	orr.w	r3, r3, #1
  400fe4:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
  400fe8:	f502 3270 	add.w	r2, r2, #245760	; 0x3c000
  400fec:	f8d2 3138 	ldr.w	r3, [r2, #312]	; 0x138
  400ff0:	f043 0301 	orr.w	r3, r3, #1
  400ff4:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
	hri_pwm_set_CMPM_reg(PWM0, PWM_COMPARISON_UNIT_CHANNEL, PWM_CMPM_CEN_Msk);
	hri_pwm_set_CMPM_reg(PWM1, PWM_COMPARISON_UNIT_CHANNEL, PWM_CMPM_CEN_Msk);
	
	
	//enable PWM0 and PWM1
	pwm_enable(&PWM_0);
  400ff8:	4c0b      	ldr	r4, [pc, #44]	; (401028 <pwm_enable_all+0x50>)
  400ffa:	4620      	mov	r0, r4
  400ffc:	4e0b      	ldr	r6, [pc, #44]	; (40102c <pwm_enable_all+0x54>)
  400ffe:	47b0      	blx	r6
	pwm_enable(&PWM_1);
  401000:	4d0b      	ldr	r5, [pc, #44]	; (401030 <pwm_enable_all+0x58>)
  401002:	4628      	mov	r0, r5
  401004:	47b0      	blx	r6
		
	//set period and initial duty cycle
	//initial duty cycle = 0.5 * period <=> no current output for an H-bridge type driver
	pwm_set_parameters(&PWM_0, PWM_PERIOD, PWM_PERIOD-1);
  401006:	f240 32e7 	movw	r2, #999	; 0x3e7
  40100a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
  40100e:	4620      	mov	r0, r4
  401010:	4c08      	ldr	r4, [pc, #32]	; (401034 <pwm_enable_all+0x5c>)
  401012:	47a0      	blx	r4
	pwm_set_parameters(&PWM_1, PWM_PERIOD, PWM_PERIOD-1);
  401014:	f240 32e7 	movw	r2, #999	; 0x3e7
  401018:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
  40101c:	4628      	mov	r0, r5
  40101e:	47a0      	blx	r4
  401020:	bd70      	pop	{r4, r5, r6, pc}
  401022:	bf00      	nop
  401024:	40020000 	.word	0x40020000
  401028:	204005e0 	.word	0x204005e0
  40102c:	00401aa1 	.word	0x00401aa1
  401030:	20400784 	.word	0x20400784
  401034:	00401b25 	.word	0x00401b25

00401038 <pwm_set_duty>:
//sets individual channel pwm duty cycle
void pwm_set_duty(struct  pwm_descriptor * const descr, const uint8_t channel, const pwm_period_t duty_cycle){
	// based on available code from <hpl_pwm.h>
	// the default function doesn't allow to set the PWM cycle on individual channels
	
	hri_pwm_write_CDTYUPD_reg(descr->device.hw, channel, duty_cycle);
  401038:	6903      	ldr	r3, [r0, #16]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CDTYUPD = data;
  40103a:	eb03 1141 	add.w	r1, r3, r1, lsl #5
  40103e:	f8c1 2208 	str.w	r2, [r1, #520]	; 0x208
  401042:	4770      	bx	lr

00401044 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401044:	e7fe      	b.n	401044 <Dummy_Handler>
	...

00401048 <Reset_Handler>:
{
  401048:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
  40104a:	4b10      	ldr	r3, [pc, #64]	; (40108c <Reset_Handler+0x44>)
  40104c:	4a10      	ldr	r2, [pc, #64]	; (401090 <Reset_Handler+0x48>)
  40104e:	429a      	cmp	r2, r3
  401050:	d009      	beq.n	401066 <Reset_Handler+0x1e>
  401052:	4b0e      	ldr	r3, [pc, #56]	; (40108c <Reset_Handler+0x44>)
  401054:	4a0e      	ldr	r2, [pc, #56]	; (401090 <Reset_Handler+0x48>)
  401056:	e003      	b.n	401060 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
  401058:	6811      	ldr	r1, [r2, #0]
  40105a:	6019      	str	r1, [r3, #0]
  40105c:	3304      	adds	r3, #4
  40105e:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
  401060:	490c      	ldr	r1, [pc, #48]	; (401094 <Reset_Handler+0x4c>)
  401062:	428b      	cmp	r3, r1
  401064:	d3f8      	bcc.n	401058 <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
  401066:	4b0c      	ldr	r3, [pc, #48]	; (401098 <Reset_Handler+0x50>)
  401068:	e002      	b.n	401070 <Reset_Handler+0x28>
                *pDest++ = 0;
  40106a:	2200      	movs	r2, #0
  40106c:	601a      	str	r2, [r3, #0]
  40106e:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
  401070:	4a0a      	ldr	r2, [pc, #40]	; (40109c <Reset_Handler+0x54>)
  401072:	4293      	cmp	r3, r2
  401074:	d3f9      	bcc.n	40106a <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401076:	4a0a      	ldr	r2, [pc, #40]	; (4010a0 <Reset_Handler+0x58>)
  401078:	4b0a      	ldr	r3, [pc, #40]	; (4010a4 <Reset_Handler+0x5c>)
  40107a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  40107e:	6093      	str	r3, [r2, #8]
        __libc_init_array();
  401080:	4b09      	ldr	r3, [pc, #36]	; (4010a8 <Reset_Handler+0x60>)
  401082:	4798      	blx	r3
        main();
  401084:	4b09      	ldr	r3, [pc, #36]	; (4010ac <Reset_Handler+0x64>)
  401086:	4798      	blx	r3
  401088:	e7fe      	b.n	401088 <Reset_Handler+0x40>
  40108a:	bf00      	nop
  40108c:	20400000 	.word	0x20400000
  401090:	00408050 	.word	0x00408050
  401094:	20400218 	.word	0x20400218
  401098:	20400218 	.word	0x20400218
  40109c:	204007d0 	.word	0x204007d0
  4010a0:	e000ed00 	.word	0xe000ed00
  4010a4:	00400000 	.word	0x00400000
  4010a8:	00404e2d 	.word	0x00404e2d
  4010ac:	00402ee5 	.word	0x00402ee5

004010b0 <ADC_1_init>:
 * \brief ADC initialization function
 *
 * Enables ADC peripheral, clocks and initializes ADC driver
 */
static void ADC_1_init(void)
{
  4010b0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4010b2:	b085      	sub	sp, #20
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  4010b4:	4b20      	ldr	r3, [pc, #128]	; (401138 <ADC_1_init+0x88>)
  4010b6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  4010ba:	f413 7f80 	tst.w	r3, #256	; 0x100
  4010be:	d104      	bne.n	4010ca <ADC_1_init+0x1a>
	((Pmc *)hw)->PMC_PCER1 = mask;
  4010c0:	f44f 7280 	mov.w	r2, #256	; 0x100
  4010c4:	4b1c      	ldr	r3, [pc, #112]	; (401138 <ADC_1_init+0x88>)
  4010c6:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	_pmc_enable_periph_clock(ID_AFEC1);
#ifdef ADC_1_CH_MAX
	adc_async_init(&ADC_1, AFEC1, ADC_1_map, ADC_1_CH_MAX, ADC_1_CH_AMOUNT, &ADC_1_ch[0], (void *)NULL);
  4010ca:	4d1c      	ldr	r5, [pc, #112]	; (40113c <ADC_1_init+0x8c>)
  4010cc:	4c1c      	ldr	r4, [pc, #112]	; (401140 <ADC_1_init+0x90>)
  4010ce:	2600      	movs	r6, #0
  4010d0:	9602      	str	r6, [sp, #8]
  4010d2:	4b1c      	ldr	r3, [pc, #112]	; (401144 <ADC_1_init+0x94>)
  4010d4:	9301      	str	r3, [sp, #4]
  4010d6:	2304      	movs	r3, #4
  4010d8:	9300      	str	r3, [sp, #0]
  4010da:	2306      	movs	r3, #6
  4010dc:	462a      	mov	r2, r5
  4010de:	491a      	ldr	r1, [pc, #104]	; (401148 <ADC_1_init+0x98>)
  4010e0:	4620      	mov	r0, r4
  4010e2:	4f1a      	ldr	r7, [pc, #104]	; (40114c <ADC_1_init+0x9c>)
  4010e4:	47b8      	blx	r7
#endif
	adc_async_register_channel_buffer(&ADC_1, CONF_ADC_1_CHANNEL_0, ADC_1_ch0_buf, ADC_1_CH0_BUF_SIZE);
  4010e6:	2310      	movs	r3, #16
  4010e8:	f105 0208 	add.w	r2, r5, #8
  4010ec:	4631      	mov	r1, r6
  4010ee:	4620      	mov	r0, r4
  4010f0:	4e17      	ldr	r6, [pc, #92]	; (401150 <ADC_1_init+0xa0>)
  4010f2:	47b0      	blx	r6

	adc_async_register_channel_buffer(&ADC_1, CONF_ADC_1_CHANNEL_1, ADC_1_ch1_buf, ADC_1_CH1_BUF_SIZE);
  4010f4:	2310      	movs	r3, #16
  4010f6:	f105 0218 	add.w	r2, r5, #24
  4010fa:	2101      	movs	r1, #1
  4010fc:	4620      	mov	r0, r4
  4010fe:	47b0      	blx	r6

	adc_async_register_channel_buffer(&ADC_1, CONF_ADC_1_CHANNEL_5, ADC_1_ch5_buf, ADC_1_CH5_BUF_SIZE);
  401100:	2310      	movs	r3, #16
  401102:	f105 0228 	add.w	r2, r5, #40	; 0x28
  401106:	2105      	movs	r1, #5
  401108:	4620      	mov	r0, r4
  40110a:	47b0      	blx	r6

	adc_async_register_channel_buffer(&ADC_1, CONF_ADC_1_CHANNEL_6, ADC_1_ch6_buf, ADC_1_CH6_BUF_SIZE);
  40110c:	2310      	movs	r3, #16
  40110e:	f105 0238 	add.w	r2, r5, #56	; 0x38
  401112:	2106      	movs	r1, #6
  401114:	4620      	mov	r0, r4
  401116:	47b0      	blx	r6
	((Pio *)hw)->PIO_PER = mask;
  401118:	2202      	movs	r2, #2
  40111a:	4b0e      	ldr	r3, [pc, #56]	; (401154 <ADC_1_init+0xa4>)
  40111c:	601a      	str	r2, [r3, #0]
  40111e:	f503 7300 	add.w	r3, r3, #512	; 0x200
  401122:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  401126:	601a      	str	r2, [r3, #0]
  401128:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  40112c:	601a      	str	r2, [r3, #0]
  40112e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  401132:	601a      	str	r2, [r3, #0]
	gpio_set_pin_function(PIN_ADC_CURR_C, GPIO_PIN_FUNCTION_OFF);

	gpio_set_pin_function(PIN_ADC_TEMP_1, GPIO_PIN_FUNCTION_OFF);

	gpio_set_pin_function(PIN_ADC_SUPPL_VOLTAGE, GPIO_PIN_FUNCTION_OFF);
}
  401134:	b005      	add	sp, #20
  401136:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401138:	400e0600 	.word	0x400e0600
  40113c:	20400264 	.word	0x20400264
  401140:	204007a0 	.word	0x204007a0
  401144:	20400640 	.word	0x20400640
  401148:	40064000 	.word	0x40064000
  40114c:	004016b1 	.word	0x004016b1
  401150:	00401759 	.word	0x00401759
  401154:	400e1000 	.word	0x400e1000

00401158 <ADC_0_init>:
{
  401158:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40115c:	b084      	sub	sp, #16
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  40115e:	4b2a      	ldr	r3, [pc, #168]	; (401208 <ADC_0_init+0xb0>)
  401160:	699b      	ldr	r3, [r3, #24]
		if (!hri_pmc_get_PCSR0_reg(PMC, (1 << periph_id))) {
  401162:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
  401166:	d103      	bne.n	401170 <ADC_0_init+0x18>
	((Pmc *)hw)->PMC_PCER0 = mask;
  401168:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40116c:	4b26      	ldr	r3, [pc, #152]	; (401208 <ADC_0_init+0xb0>)
  40116e:	611a      	str	r2, [r3, #16]
	adc_async_init(&ADC_0, AFEC0, ADC_0_map, ADC_0_CH_MAX, ADC_0_CH_AMOUNT, &ADC_0_ch[0], (void *)NULL);
  401170:	4d26      	ldr	r5, [pc, #152]	; (40120c <ADC_0_init+0xb4>)
  401172:	4c27      	ldr	r4, [pc, #156]	; (401210 <ADC_0_init+0xb8>)
  401174:	2600      	movs	r6, #0
  401176:	9602      	str	r6, [sp, #8]
  401178:	4b26      	ldr	r3, [pc, #152]	; (401214 <ADC_0_init+0xbc>)
  40117a:	9301      	str	r3, [sp, #4]
  40117c:	2706      	movs	r7, #6
  40117e:	9700      	str	r7, [sp, #0]
  401180:	230a      	movs	r3, #10
  401182:	f105 0248 	add.w	r2, r5, #72	; 0x48
  401186:	4924      	ldr	r1, [pc, #144]	; (401218 <ADC_0_init+0xc0>)
  401188:	4620      	mov	r0, r4
  40118a:	f8df 809c 	ldr.w	r8, [pc, #156]	; 401228 <ADC_0_init+0xd0>
  40118e:	47c0      	blx	r8
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_0, ADC_0_ch0_buf, ADC_0_CH0_BUF_SIZE);
  401190:	2310      	movs	r3, #16
  401192:	f105 0254 	add.w	r2, r5, #84	; 0x54
  401196:	4631      	mov	r1, r6
  401198:	4620      	mov	r0, r4
  40119a:	4e20      	ldr	r6, [pc, #128]	; (40121c <ADC_0_init+0xc4>)
  40119c:	47b0      	blx	r6
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_2, ADC_0_ch2_buf, ADC_0_CH2_BUF_SIZE);
  40119e:	2310      	movs	r3, #16
  4011a0:	f105 0264 	add.w	r2, r5, #100	; 0x64
  4011a4:	2102      	movs	r1, #2
  4011a6:	4620      	mov	r0, r4
  4011a8:	47b0      	blx	r6
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_5, ADC_0_ch5_buf, ADC_0_CH5_BUF_SIZE);
  4011aa:	2310      	movs	r3, #16
  4011ac:	f105 0274 	add.w	r2, r5, #116	; 0x74
  4011b0:	2105      	movs	r1, #5
  4011b2:	4620      	mov	r0, r4
  4011b4:	47b0      	blx	r6
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_6, ADC_0_ch6_buf, ADC_0_CH6_BUF_SIZE);
  4011b6:	2310      	movs	r3, #16
  4011b8:	f105 0284 	add.w	r2, r5, #132	; 0x84
  4011bc:	4639      	mov	r1, r7
  4011be:	4620      	mov	r0, r4
  4011c0:	47b0      	blx	r6
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_8, ADC_0_ch8_buf, ADC_0_CH8_BUF_SIZE);
  4011c2:	2310      	movs	r3, #16
  4011c4:	f105 0294 	add.w	r2, r5, #148	; 0x94
  4011c8:	2108      	movs	r1, #8
  4011ca:	4620      	mov	r0, r4
  4011cc:	47b0      	blx	r6
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_10, ADC_0_ch10_buf, ADC_0_CH10_BUF_SIZE);
  4011ce:	2310      	movs	r3, #16
  4011d0:	f105 02a4 	add.w	r2, r5, #164	; 0xa4
  4011d4:	210a      	movs	r1, #10
  4011d6:	4620      	mov	r0, r4
  4011d8:	47b0      	blx	r6
  4011da:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  4011de:	4b10      	ldr	r3, [pc, #64]	; (401220 <ADC_0_init+0xc8>)
  4011e0:	601a      	str	r2, [r3, #0]
  4011e2:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  4011e6:	2208      	movs	r2, #8
  4011e8:	601a      	str	r2, [r3, #0]
  4011ea:	2204      	movs	r2, #4
  4011ec:	601a      	str	r2, [r3, #0]
  4011ee:	4a0d      	ldr	r2, [pc, #52]	; (401224 <ADC_0_init+0xcc>)
  4011f0:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  4011f4:	6011      	str	r1, [r2, #0]
  4011f6:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4011fa:	6011      	str	r1, [r2, #0]
  4011fc:	2201      	movs	r2, #1
  4011fe:	601a      	str	r2, [r3, #0]
}
  401200:	b004      	add	sp, #16
  401202:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401206:	bf00      	nop
  401208:	400e0600 	.word	0x400e0600
  40120c:	20400264 	.word	0x20400264
  401210:	204006c8 	.word	0x204006c8
  401214:	204006f4 	.word	0x204006f4
  401218:	4003c000 	.word	0x4003c000
  40121c:	00401759 	.word	0x00401759
  401220:	400e1400 	.word	0x400e1400
  401224:	400e0e00 	.word	0x400e0e00
  401228:	004016b1 	.word	0x004016b1

0040122c <EXTERNAL_IRQ_D_init>:
	((Pio *)hw)->PIO_ODR = mask;
  40122c:	4b04      	ldr	r3, [pc, #16]	; (401240 <EXTERNAL_IRQ_D_init+0x14>)
  40122e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  401232:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  401234:	661a      	str	r2, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  401236:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  40123a:	601a      	str	r2, [r3, #0]
  40123c:	4770      	bx	lr
  40123e:	bf00      	nop
  401240:	400e1400 	.word	0x400e1400

00401244 <EXTERNAL_IRQ_B_init>:
	((Pio *)hw)->PIO_ODR = mask;
  401244:	4b04      	ldr	r3, [pc, #16]	; (401258 <EXTERNAL_IRQ_B_init+0x14>)
  401246:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  40124a:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  40124c:	661a      	str	r2, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  40124e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  401252:	601a      	str	r2, [r3, #0]
  401254:	4770      	bx	lr
  401256:	bf00      	nop
  401258:	400e1000 	.word	0x400e1000

0040125c <EXTERNAL_IRQ_A_init>:
	((Pio *)hw)->PIO_ODR = mask;
  40125c:	4b06      	ldr	r3, [pc, #24]	; (401278 <EXTERNAL_IRQ_A_init+0x1c>)
  40125e:	2204      	movs	r2, #4
  401260:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  401262:	661a      	str	r2, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  401264:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  401268:	601a      	str	r2, [r3, #0]
	((Pio *)hw)->PIO_ODR = mask;
  40126a:	2220      	movs	r2, #32
  40126c:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  40126e:	661a      	str	r2, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  401270:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  401274:	601a      	str	r2, [r3, #0]
  401276:	4770      	bx	lr
  401278:	400e0e00 	.word	0x400e0e00

0040127c <PWM_0_PORT_init>:
}

static inline void hri_pio_set_ABCDSR_reg(const void *const hw, uint8_t index, hri_pio_abcdsr_reg_t mask)
{
	PIO_CRITICAL_SECTION_ENTER();
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  40127c:	4b16      	ldr	r3, [pc, #88]	; (4012d8 <PWM_0_PORT_init+0x5c>)
  40127e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401280:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
  401284:	671a      	str	r2, [r3, #112]	; 0x70
}

static inline void hri_pio_clear_ABCDSR_reg(const void *const hw, uint8_t index, hri_pio_abcdsr_reg_t mask)
{
	PIO_CRITICAL_SECTION_ENTER();
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  401286:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401288:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
  40128c:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  40128e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  401292:	605a      	str	r2, [r3, #4]
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  401294:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401296:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
  40129a:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  40129c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40129e:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
  4012a2:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  4012a4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4012a8:	605a      	str	r2, [r3, #4]
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  4012aa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4012ac:	f022 0202 	bic.w	r2, r2, #2
  4012b0:	671a      	str	r2, [r3, #112]	; 0x70
  4012b2:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4012b4:	f022 0202 	bic.w	r2, r2, #2
  4012b8:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  4012ba:	2202      	movs	r2, #2
  4012bc:	605a      	str	r2, [r3, #4]
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  4012be:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4012c0:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
  4012c4:	671a      	str	r2, [r3, #112]	; 0x70
  4012c6:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4012c8:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
  4012cc:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  4012ce:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  4012d2:	605a      	str	r2, [r3, #4]
  4012d4:	4770      	bx	lr
  4012d6:	bf00      	nop
  4012d8:	400e0e00 	.word	0x400e0e00

004012dc <PWM_0_CLOCK_init>:
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  4012dc:	4b04      	ldr	r3, [pc, #16]	; (4012f0 <PWM_0_CLOCK_init+0x14>)
  4012de:	699b      	ldr	r3, [r3, #24]
  4012e0:	2b00      	cmp	r3, #0
  4012e2:	db03      	blt.n	4012ec <PWM_0_CLOCK_init+0x10>
	((Pmc *)hw)->PMC_PCER0 = mask;
  4012e4:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  4012e8:	4b01      	ldr	r3, [pc, #4]	; (4012f0 <PWM_0_CLOCK_init+0x14>)
  4012ea:	611a      	str	r2, [r3, #16]
  4012ec:	4770      	bx	lr
  4012ee:	bf00      	nop
  4012f0:	400e0600 	.word	0x400e0600

004012f4 <PWM_0_init>:
{
	_pmc_enable_periph_clock(ID_PWM0);
}

void PWM_0_init(void)
{
  4012f4:	b508      	push	{r3, lr}
	PWM_0_CLOCK_init();
  4012f6:	4b06      	ldr	r3, [pc, #24]	; (401310 <PWM_0_init+0x1c>)
  4012f8:	4798      	blx	r3
	PWM_0_PORT_init();
  4012fa:	4b06      	ldr	r3, [pc, #24]	; (401314 <PWM_0_init+0x20>)
  4012fc:	4798      	blx	r3
	pwm_init(&PWM_0, PWM0, _pwm_get_pwm());
  4012fe:	4b06      	ldr	r3, [pc, #24]	; (401318 <PWM_0_init+0x24>)
  401300:	4798      	blx	r3
  401302:	4602      	mov	r2, r0
  401304:	4905      	ldr	r1, [pc, #20]	; (40131c <PWM_0_init+0x28>)
  401306:	4806      	ldr	r0, [pc, #24]	; (401320 <PWM_0_init+0x2c>)
  401308:	4b06      	ldr	r3, [pc, #24]	; (401324 <PWM_0_init+0x30>)
  40130a:	4798      	blx	r3
  40130c:	bd08      	pop	{r3, pc}
  40130e:	bf00      	nop
  401310:	004012dd 	.word	0x004012dd
  401314:	0040127d 	.word	0x0040127d
  401318:	0040292d 	.word	0x0040292d
  40131c:	40020000 	.word	0x40020000
  401320:	204005e0 	.word	0x204005e0
  401324:	00401a5d 	.word	0x00401a5d

00401328 <PWM_1_PORT_init>:
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  401328:	4b0c      	ldr	r3, [pc, #48]	; (40135c <PWM_1_PORT_init+0x34>)
  40132a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40132c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  401330:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  401332:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401334:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
  401338:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  40133a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  40133e:	605a      	str	r2, [r3, #4]
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  401340:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
  401344:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401346:	f042 0201 	orr.w	r2, r2, #1
  40134a:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  40134c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40134e:	f022 0201 	bic.w	r2, r2, #1
  401352:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  401354:	2201      	movs	r2, #1
  401356:	605a      	str	r2, [r3, #4]
  401358:	4770      	bx	lr
  40135a:	bf00      	nop
  40135c:	400e0e00 	.word	0x400e0e00

00401360 <PWM_1_CLOCK_init>:
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  401360:	4b05      	ldr	r3, [pc, #20]	; (401378 <PWM_1_CLOCK_init+0x18>)
  401362:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
		if (!hri_pmc_get_PCSR1_reg(PMC, (1 << periph_id))) {
  401366:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
  40136a:	d104      	bne.n	401376 <PWM_1_CLOCK_init+0x16>
	((Pmc *)hw)->PMC_PCER1 = mask;
  40136c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401370:	4b01      	ldr	r3, [pc, #4]	; (401378 <PWM_1_CLOCK_init+0x18>)
  401372:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  401376:	4770      	bx	lr
  401378:	400e0600 	.word	0x400e0600

0040137c <PWM_1_init>:
{
	_pmc_enable_periph_clock(ID_PWM1);
}

void PWM_1_init(void)
{
  40137c:	b508      	push	{r3, lr}
	PWM_1_CLOCK_init();
  40137e:	4b06      	ldr	r3, [pc, #24]	; (401398 <PWM_1_init+0x1c>)
  401380:	4798      	blx	r3
	PWM_1_PORT_init();
  401382:	4b06      	ldr	r3, [pc, #24]	; (40139c <PWM_1_init+0x20>)
  401384:	4798      	blx	r3
	pwm_init(&PWM_1, PWM1, _pwm_get_pwm());
  401386:	4b06      	ldr	r3, [pc, #24]	; (4013a0 <PWM_1_init+0x24>)
  401388:	4798      	blx	r3
  40138a:	4602      	mov	r2, r0
  40138c:	4905      	ldr	r1, [pc, #20]	; (4013a4 <PWM_1_init+0x28>)
  40138e:	4806      	ldr	r0, [pc, #24]	; (4013a8 <PWM_1_init+0x2c>)
  401390:	4b06      	ldr	r3, [pc, #24]	; (4013ac <PWM_1_init+0x30>)
  401392:	4798      	blx	r3
  401394:	bd08      	pop	{r3, pc}
  401396:	bf00      	nop
  401398:	00401361 	.word	0x00401361
  40139c:	00401329 	.word	0x00401329
  4013a0:	0040292d 	.word	0x0040292d
  4013a4:	4005c000 	.word	0x4005c000
  4013a8:	20400784 	.word	0x20400784
  4013ac:	00401a5d 	.word	0x00401a5d

004013b0 <ENCODER_A_PORT_init>:
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  4013b0:	4b06      	ldr	r3, [pc, #24]	; (4013cc <ENCODER_A_PORT_init+0x1c>)
  4013b2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4013b4:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  4013b8:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  4013ba:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4013bc:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
  4013c0:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  4013c2:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4013c6:	605a      	str	r2, [r3, #4]
  4013c8:	4770      	bx	lr
  4013ca:	bf00      	nop
  4013cc:	400e0e00 	.word	0x400e0e00

004013d0 <ENCODER_A_init>:
 * \brief Timer initialization function
 *
 * Enables Timer peripheral, clocks and initializes Timer driver
 */
static void ENCODER_A_init(void)
{
  4013d0:	b508      	push	{r3, lr}
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  4013d2:	4b09      	ldr	r3, [pc, #36]	; (4013f8 <ENCODER_A_init+0x28>)
  4013d4:	699b      	ldr	r3, [r3, #24]
		if (!hri_pmc_get_PCSR0_reg(PMC, (1 << periph_id))) {
  4013d6:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
  4013da:	d103      	bne.n	4013e4 <ENCODER_A_init+0x14>
	((Pmc *)hw)->PMC_PCER0 = mask;
  4013dc:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  4013e0:	4b05      	ldr	r3, [pc, #20]	; (4013f8 <ENCODER_A_init+0x28>)
  4013e2:	611a      	str	r2, [r3, #16]
	_pmc_enable_periph_clock(ID_TC0_CHANNEL0);
	ENCODER_A_PORT_init();
  4013e4:	4b05      	ldr	r3, [pc, #20]	; (4013fc <ENCODER_A_init+0x2c>)
  4013e6:	4798      	blx	r3
	timer_init(&ENCODER_A, TC0, _tc_get_timer());
  4013e8:	4b05      	ldr	r3, [pc, #20]	; (401400 <ENCODER_A_init+0x30>)
  4013ea:	4798      	blx	r3
  4013ec:	4602      	mov	r2, r0
  4013ee:	4905      	ldr	r1, [pc, #20]	; (401404 <ENCODER_A_init+0x34>)
  4013f0:	4805      	ldr	r0, [pc, #20]	; (401408 <ENCODER_A_init+0x38>)
  4013f2:	4b06      	ldr	r3, [pc, #24]	; (40140c <ENCODER_A_init+0x3c>)
  4013f4:	4798      	blx	r3
  4013f6:	bd08      	pop	{r3, pc}
  4013f8:	400e0600 	.word	0x400e0600
  4013fc:	004013b1 	.word	0x004013b1
  401400:	00402b03 	.word	0x00402b03
  401404:	4000c000 	.word	0x4000c000
  401408:	204006ac 	.word	0x204006ac
  40140c:	00401c0d 	.word	0x00401c0d

00401410 <ENCODER_B_PORT_init>:
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  401410:	4b06      	ldr	r3, [pc, #24]	; (40142c <ENCODER_B_PORT_init+0x1c>)
  401412:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401414:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  401418:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  40141a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40141c:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
  401420:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  401422:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  401426:	605a      	str	r2, [r3, #4]
  401428:	4770      	bx	lr
  40142a:	bf00      	nop
  40142c:	400e1400 	.word	0x400e1400

00401430 <ENCODER_B_init>:
 * \brief Timer initialization function
 *
 * Enables Timer peripheral, clocks and initializes Timer driver
 */
static void ENCODER_B_init(void)
{
  401430:	b508      	push	{r3, lr}
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  401432:	4b0a      	ldr	r3, [pc, #40]	; (40145c <ENCODER_B_init+0x2c>)
  401434:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
		if (!hri_pmc_get_PCSR1_reg(PMC, (1 << periph_id))) {
  401438:	f413 2f80 	tst.w	r3, #262144	; 0x40000
  40143c:	d104      	bne.n	401448 <ENCODER_B_init+0x18>
	((Pmc *)hw)->PMC_PCER1 = mask;
  40143e:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  401442:	4b06      	ldr	r3, [pc, #24]	; (40145c <ENCODER_B_init+0x2c>)
  401444:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	_pmc_enable_periph_clock(ID_TC3_CHANNEL0);
	ENCODER_B_PORT_init();
  401448:	4b05      	ldr	r3, [pc, #20]	; (401460 <ENCODER_B_init+0x30>)
  40144a:	4798      	blx	r3
	timer_init(&ENCODER_B, TC3, _tc_get_timer());
  40144c:	4b05      	ldr	r3, [pc, #20]	; (401464 <ENCODER_B_init+0x34>)
  40144e:	4798      	blx	r3
  401450:	4602      	mov	r2, r0
  401452:	4905      	ldr	r1, [pc, #20]	; (401468 <ENCODER_B_init+0x38>)
  401454:	4805      	ldr	r0, [pc, #20]	; (40146c <ENCODER_B_init+0x3c>)
  401456:	4b06      	ldr	r3, [pc, #24]	; (401470 <ENCODER_B_init+0x40>)
  401458:	4798      	blx	r3
  40145a:	bd08      	pop	{r3, pc}
  40145c:	400e0600 	.word	0x400e0600
  401460:	00401411 	.word	0x00401411
  401464:	00402b03 	.word	0x00402b03
  401468:	40054000 	.word	0x40054000
  40146c:	204005fc 	.word	0x204005fc
  401470:	00401c0d 	.word	0x00401c0d

00401474 <delay_driver_init>:
}

void delay_driver_init(void)
{
  401474:	b508      	push	{r3, lr}
	delay_init(SysTick);
  401476:	4802      	ldr	r0, [pc, #8]	; (401480 <delay_driver_init+0xc>)
  401478:	4b02      	ldr	r3, [pc, #8]	; (401484 <delay_driver_init+0x10>)
  40147a:	4798      	blx	r3
  40147c:	bd08      	pop	{r3, pc}
  40147e:	bf00      	nop
  401480:	e000e010 	.word	0xe000e010
  401484:	0040186d 	.word	0x0040186d

00401488 <EDBG_COM_PORT_init>:
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  401488:	4b0f      	ldr	r3, [pc, #60]	; (4014c8 <EDBG_COM_PORT_init+0x40>)
  40148a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40148c:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  401490:	671a      	str	r2, [r3, #112]	; 0x70
  401492:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401494:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  401498:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  40149a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  40149e:	605a      	str	r2, [r3, #4]
}

static inline void hri_matrix_set_CCFG_SYSIO_reg(const void *const hw, hri_matrix_ccfg_sysio_reg_t mask)
{
	MATRIX_CRITICAL_SECTION_ENTER();
	((Matrix *)hw)->CCFG_SYSIO |= mask;
  4014a0:	4a0a      	ldr	r2, [pc, #40]	; (4014cc <EDBG_COM_PORT_init+0x44>)
  4014a2:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  4014a6:	f043 0310 	orr.w	r3, r3, #16
  4014aa:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  4014ae:	4b08      	ldr	r3, [pc, #32]	; (4014d0 <EDBG_COM_PORT_init+0x48>)
  4014b0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4014b2:	f042 0210 	orr.w	r2, r2, #16
  4014b6:	671a      	str	r2, [r3, #112]	; 0x70
  4014b8:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4014ba:	f042 0210 	orr.w	r2, r2, #16
  4014be:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  4014c0:	2210      	movs	r2, #16
  4014c2:	605a      	str	r2, [r3, #4]
  4014c4:	4770      	bx	lr
  4014c6:	bf00      	nop
  4014c8:	400e0e00 	.word	0x400e0e00
  4014cc:	40088000 	.word	0x40088000
  4014d0:	400e1000 	.word	0x400e1000

004014d4 <EDBG_COM_CLOCK_init>:
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  4014d4:	4b04      	ldr	r3, [pc, #16]	; (4014e8 <EDBG_COM_CLOCK_init+0x14>)
  4014d6:	699b      	ldr	r3, [r3, #24]
		if (!hri_pmc_get_PCSR0_reg(PMC, (1 << periph_id))) {
  4014d8:	f413 4f80 	tst.w	r3, #16384	; 0x4000
  4014dc:	d103      	bne.n	4014e6 <EDBG_COM_CLOCK_init+0x12>
	((Pmc *)hw)->PMC_PCER0 = mask;
  4014de:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  4014e2:	4b01      	ldr	r3, [pc, #4]	; (4014e8 <EDBG_COM_CLOCK_init+0x14>)
  4014e4:	611a      	str	r2, [r3, #16]
  4014e6:	4770      	bx	lr
  4014e8:	400e0600 	.word	0x400e0600

004014ec <EDBG_COM_init>:
{
	_pmc_enable_periph_clock(ID_USART1);
}

void EDBG_COM_init(void)
{
  4014ec:	b508      	push	{r3, lr}
	EDBG_COM_CLOCK_init();
  4014ee:	4b06      	ldr	r3, [pc, #24]	; (401508 <EDBG_COM_init+0x1c>)
  4014f0:	4798      	blx	r3
	EDBG_COM_PORT_init();
  4014f2:	4b06      	ldr	r3, [pc, #24]	; (40150c <EDBG_COM_init+0x20>)
  4014f4:	4798      	blx	r3
	usart_sync_init(&EDBG_COM, USART1, _usart_get_usart_sync());
  4014f6:	4b06      	ldr	r3, [pc, #24]	; (401510 <EDBG_COM_init+0x24>)
  4014f8:	4798      	blx	r3
  4014fa:	4602      	mov	r2, r0
  4014fc:	4905      	ldr	r1, [pc, #20]	; (401514 <EDBG_COM_init+0x28>)
  4014fe:	4806      	ldr	r0, [pc, #24]	; (401518 <EDBG_COM_init+0x2c>)
  401500:	4b06      	ldr	r3, [pc, #24]	; (40151c <EDBG_COM_init+0x30>)
  401502:	4798      	blx	r3
  401504:	bd08      	pop	{r3, pc}
  401506:	bf00      	nop
  401508:	004014d5 	.word	0x004014d5
  40150c:	00401489 	.word	0x00401489
  401510:	00402d45 	.word	0x00402d45
  401514:	40028000 	.word	0x40028000
  401518:	204006a0 	.word	0x204006a0
  40151c:	00401d55 	.word	0x00401d55

00401520 <system_init>:
	CAN_1_PORT_init();
	can_async_init(&CAN_1, MCAN1);
}

void system_init(void)
{
  401520:	b508      	push	{r3, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
  401522:	4b37      	ldr	r3, [pc, #220]	; (401600 <system_init+0xe0>)
  401524:	4798      	blx	r3
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  401526:	4b37      	ldr	r3, [pc, #220]	; (401604 <system_init+0xe4>)
  401528:	699b      	ldr	r3, [r3, #24]
  40152a:	f413 6f80 	tst.w	r3, #1024	; 0x400
  40152e:	d103      	bne.n	401538 <system_init+0x18>
	((Pmc *)hw)->PMC_PCER0 = mask;
  401530:	f44f 6280 	mov.w	r2, #1024	; 0x400
  401534:	4b33      	ldr	r3, [pc, #204]	; (401604 <system_init+0xe4>)
  401536:	611a      	str	r2, [r3, #16]
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  401538:	4b32      	ldr	r3, [pc, #200]	; (401604 <system_init+0xe4>)
  40153a:	699b      	ldr	r3, [r3, #24]
  40153c:	f413 6f00 	tst.w	r3, #2048	; 0x800
  401540:	d103      	bne.n	40154a <system_init+0x2a>
	((Pmc *)hw)->PMC_PCER0 = mask;
  401542:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401546:	4b2f      	ldr	r3, [pc, #188]	; (401604 <system_init+0xe4>)
  401548:	611a      	str	r2, [r3, #16]
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  40154a:	4b2e      	ldr	r3, [pc, #184]	; (401604 <system_init+0xe4>)
  40154c:	699b      	ldr	r3, [r3, #24]
  40154e:	f413 5f80 	tst.w	r3, #4096	; 0x1000
  401552:	d103      	bne.n	40155c <system_init+0x3c>
	((Pmc *)hw)->PMC_PCER0 = mask;
  401554:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  401558:	4b2a      	ldr	r3, [pc, #168]	; (401604 <system_init+0xe4>)
  40155a:	611a      	str	r2, [r3, #16]
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  40155c:	4b29      	ldr	r3, [pc, #164]	; (401604 <system_init+0xe4>)
  40155e:	699b      	ldr	r3, [r3, #24]
  401560:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  401564:	d103      	bne.n	40156e <system_init+0x4e>
	((Pmc *)hw)->PMC_PCER0 = mask;
  401566:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  40156a:	4b26      	ldr	r3, [pc, #152]	; (401604 <system_init+0xe4>)
  40156c:	611a      	str	r2, [r3, #16]
}

static inline void hri_wdt_set_MR_WDDIS_bit(const void *const hw)
{
	WDT_CRITICAL_SECTION_ENTER();
	((Wdt *)hw)->WDT_MR |= WDT_MR_WDDIS;
  40156e:	4a26      	ldr	r2, [pc, #152]	; (401608 <system_init+0xe8>)
  401570:	6853      	ldr	r3, [r2, #4]
  401572:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  401576:	6053      	str	r3, [r2, #4]
	((Pio *)hw)->PIO_ODR = mask;
  401578:	4b24      	ldr	r3, [pc, #144]	; (40160c <system_init+0xec>)
  40157a:	f44f 6200 	mov.w	r2, #2048	; 0x800
  40157e:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PPDDR = mask;
  401580:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PUER = mask;
  401584:	665a      	str	r2, [r3, #100]	; 0x64
	((Pio *)hw)->PIO_PER = mask;
  401586:	601a      	str	r2, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  401588:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  40158c:	6359      	str	r1, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  40158e:	6119      	str	r1, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  401590:	6019      	str	r1, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  401592:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401596:	635a      	str	r2, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  401598:	611a      	str	r2, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  40159a:	601a      	str	r2, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  40159c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
  4015a0:	f44f 7080 	mov.w	r0, #256	; 0x100
  4015a4:	6358      	str	r0, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  4015a6:	6118      	str	r0, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  4015a8:	6018      	str	r0, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  4015aa:	f44f 7000 	mov.w	r0, #512	; 0x200
  4015ae:	6358      	str	r0, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  4015b0:	6118      	str	r0, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  4015b2:	6018      	str	r0, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  4015b4:	f503 7300 	add.w	r3, r3, #512	; 0x200
  4015b8:	6359      	str	r1, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  4015ba:	6119      	str	r1, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  4015bc:	6019      	str	r1, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  4015be:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4015c2:	6359      	str	r1, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  4015c4:	6119      	str	r1, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  4015c6:	6019      	str	r1, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  4015c8:	635a      	str	r2, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  4015ca:	611a      	str	r2, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  4015cc:	601a      	str	r2, [r3, #0]
	// Set pin direction to output
	gpio_set_pin_direction(PIN_GPIO_6, GPIO_DIRECTION_OUT);

	gpio_set_pin_function(PIN_GPIO_6, GPIO_PIN_FUNCTION_OFF);

	ADC_0_init();
  4015ce:	4b10      	ldr	r3, [pc, #64]	; (401610 <system_init+0xf0>)
  4015d0:	4798      	blx	r3
	ADC_1_init();
  4015d2:	4b10      	ldr	r3, [pc, #64]	; (401614 <system_init+0xf4>)
  4015d4:	4798      	blx	r3
	EXTERNAL_IRQ_D_init();
  4015d6:	4b10      	ldr	r3, [pc, #64]	; (401618 <system_init+0xf8>)
  4015d8:	4798      	blx	r3
	EXTERNAL_IRQ_B_init();
  4015da:	4b10      	ldr	r3, [pc, #64]	; (40161c <system_init+0xfc>)
  4015dc:	4798      	blx	r3
	EXTERNAL_IRQ_A_init();
  4015de:	4b10      	ldr	r3, [pc, #64]	; (401620 <system_init+0x100>)
  4015e0:	4798      	blx	r3

	PWM_0_init();
  4015e2:	4b10      	ldr	r3, [pc, #64]	; (401624 <system_init+0x104>)
  4015e4:	4798      	blx	r3

	PWM_1_init();
  4015e6:	4b10      	ldr	r3, [pc, #64]	; (401628 <system_init+0x108>)
  4015e8:	4798      	blx	r3
	ENCODER_A_init();
  4015ea:	4b10      	ldr	r3, [pc, #64]	; (40162c <system_init+0x10c>)
  4015ec:	4798      	blx	r3
	ENCODER_B_init();
  4015ee:	4b10      	ldr	r3, [pc, #64]	; (401630 <system_init+0x110>)
  4015f0:	4798      	blx	r3

	delay_driver_init();
  4015f2:	4b10      	ldr	r3, [pc, #64]	; (401634 <system_init+0x114>)
  4015f4:	4798      	blx	r3

	EDBG_COM_init();
  4015f6:	4b10      	ldr	r3, [pc, #64]	; (401638 <system_init+0x118>)
  4015f8:	4798      	blx	r3

	//CAN_1_init();

	ext_irq_init();
  4015fa:	4b10      	ldr	r3, [pc, #64]	; (40163c <system_init+0x11c>)
  4015fc:	4798      	blx	r3
  4015fe:	bd08      	pop	{r3, pc}
  401600:	00402195 	.word	0x00402195
  401604:	400e0600 	.word	0x400e0600
  401608:	400e1850 	.word	0x400e1850
  40160c:	400e0e00 	.word	0x400e0e00
  401610:	00401159 	.word	0x00401159
  401614:	004010b1 	.word	0x004010b1
  401618:	0040122d 	.word	0x0040122d
  40161c:	00401245 	.word	0x00401245
  401620:	0040125d 	.word	0x0040125d
  401624:	004012f5 	.word	0x004012f5
  401628:	0040137d 	.word	0x0040137d
  40162c:	004013d1 	.word	0x004013d1
  401630:	00401431 	.word	0x00401431
  401634:	00401475 	.word	0x00401475
  401638:	004014ed 	.word	0x004014ed
  40163c:	004018e5 	.word	0x004018e5

00401640 <adc_async_window_threshold_reached>:
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
	}
}

static void adc_async_window_threshold_reached(struct _adc_async_device *device, const uint8_t channel)
{
  401640:	b508      	push	{r3, lr}
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.monitor) {
  401642:	6983      	ldr	r3, [r0, #24]
  401644:	b103      	cbz	r3, 401648 <adc_async_window_threshold_reached+0x8>
		descr->adc_async_cb.monitor(descr, channel);
  401646:	4798      	blx	r3
  401648:	bd08      	pop	{r3, pc}

0040164a <adc_async_error_occured>:
	}
}

static void adc_async_error_occured(struct _adc_async_device *device, const uint8_t channel)
{
  40164a:	b508      	push	{r3, lr}
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.error) {
  40164c:	69c3      	ldr	r3, [r0, #28]
  40164e:	b103      	cbz	r3, 401652 <adc_async_error_occured+0x8>
		descr->adc_async_cb.error(descr, channel);
  401650:	4798      	blx	r3
  401652:	bd08      	pop	{r3, pc}

00401654 <adc_async_channel_conversion_done>:
{
  401654:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401658:	4605      	mov	r5, r0
  40165a:	4688      	mov	r8, r1
  40165c:	4691      	mov	r9, r2
	uint8_t                              index    = descr->channel_map[channel];
  40165e:	6a03      	ldr	r3, [r0, #32]
  401660:	5c5b      	ldrb	r3, [r3, r1]
	struct adc_async_channel_descriptor *descr_ch = &descr->descr_ch[index];
  401662:	6a87      	ldr	r7, [r0, #40]	; 0x28
  401664:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  401668:	00de      	lsls	r6, r3, #3
  40166a:	19bc      	adds	r4, r7, r6
	ringbuffer_put(&descr_ch->convert, data);
  40166c:	f104 0a04 	add.w	sl, r4, #4
  401670:	b2d1      	uxtb	r1, r2
  401672:	4650      	mov	r0, sl
  401674:	4b0c      	ldr	r3, [pc, #48]	; (4016a8 <adc_async_channel_conversion_done+0x54>)
  401676:	4798      	blx	r3
	if (1 < _adc_async_get_data_size(&descr->device)) {
  401678:	4628      	mov	r0, r5
  40167a:	4b0c      	ldr	r3, [pc, #48]	; (4016ac <adc_async_channel_conversion_done+0x58>)
  40167c:	4798      	blx	r3
  40167e:	2801      	cmp	r0, #1
  401680:	d907      	bls.n	401692 <adc_async_channel_conversion_done+0x3e>
		ringbuffer_put(&descr_ch->convert, data >> 8);
  401682:	ea4f 2119 	mov.w	r1, r9, lsr #8
  401686:	4650      	mov	r0, sl
  401688:	4b07      	ldr	r3, [pc, #28]	; (4016a8 <adc_async_channel_conversion_done+0x54>)
  40168a:	4798      	blx	r3
		++descr_ch->bytes_in_buffer;
  40168c:	8aa3      	ldrh	r3, [r4, #20]
  40168e:	3301      	adds	r3, #1
  401690:	82a3      	strh	r3, [r4, #20]
	++descr_ch->bytes_in_buffer;
  401692:	8aa3      	ldrh	r3, [r4, #20]
  401694:	3301      	adds	r3, #1
  401696:	82a3      	strh	r3, [r4, #20]
	if (descr_ch->adc_async_ch_cb.convert_done) {
  401698:	59bb      	ldr	r3, [r7, r6]
  40169a:	b113      	cbz	r3, 4016a2 <adc_async_channel_conversion_done+0x4e>
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
  40169c:	4641      	mov	r1, r8
  40169e:	4628      	mov	r0, r5
  4016a0:	4798      	blx	r3
  4016a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4016a6:	bf00      	nop
  4016a8:	00401e6d 	.word	0x00401e6d
  4016ac:	0040217d 	.word	0x0040217d

004016b0 <adc_async_init>:
{
  4016b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4016b4:	4616      	mov	r6, r2
  4016b6:	461c      	mov	r4, r3
  4016b8:	f89d 8028 	ldrb.w	r8, [sp, #40]	; 0x28
  4016bc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
	ASSERT(descr && hw && channel_map && channel_amount && descr_ch);
  4016be:	4607      	mov	r7, r0
  4016c0:	4689      	mov	r9, r1
  4016c2:	2800      	cmp	r0, #0
  4016c4:	bf18      	it	ne
  4016c6:	2900      	cmpne	r1, #0
  4016c8:	d00b      	beq.n	4016e2 <adc_async_init+0x32>
  4016ca:	1c13      	adds	r3, r2, #0
  4016cc:	bf18      	it	ne
  4016ce:	2301      	movne	r3, #1
  4016d0:	f1b8 0f00 	cmp.w	r8, #0
  4016d4:	d017      	beq.n	401706 <adc_async_init+0x56>
  4016d6:	b1b3      	cbz	r3, 401706 <adc_async_init+0x56>
  4016d8:	b10d      	cbz	r5, 4016de <adc_async_init+0x2e>
  4016da:	2001      	movs	r0, #1
  4016dc:	e002      	b.n	4016e4 <adc_async_init+0x34>
  4016de:	2000      	movs	r0, #0
  4016e0:	e000      	b.n	4016e4 <adc_async_init+0x34>
  4016e2:	2000      	movs	r0, #0
  4016e4:	f8df b068 	ldr.w	fp, [pc, #104]	; 401750 <adc_async_init+0xa0>
  4016e8:	223f      	movs	r2, #63	; 0x3f
  4016ea:	4659      	mov	r1, fp
  4016ec:	f8df a064 	ldr.w	sl, [pc, #100]	; 401754 <adc_async_init+0xa4>
  4016f0:	47d0      	blx	sl
	ASSERT(channel_amount <= (channel_max + 1));
  4016f2:	1c60      	adds	r0, r4, #1
  4016f4:	2240      	movs	r2, #64	; 0x40
  4016f6:	4659      	mov	r1, fp
  4016f8:	4580      	cmp	r8, r0
  4016fa:	bfcc      	ite	gt
  4016fc:	2000      	movgt	r0, #0
  4016fe:	2001      	movle	r0, #1
  401700:	47d0      	blx	sl
	for (uint8_t i = 0; i <= channel_max; i++) {
  401702:	2300      	movs	r3, #0
  401704:	e005      	b.n	401712 <adc_async_init+0x62>
	ASSERT(descr && hw && channel_map && channel_amount && descr_ch);
  401706:	2000      	movs	r0, #0
  401708:	e7ec      	b.n	4016e4 <adc_async_init+0x34>
		channel_map[i] = 0xFF;
  40170a:	22ff      	movs	r2, #255	; 0xff
  40170c:	54f2      	strb	r2, [r6, r3]
	for (uint8_t i = 0; i <= channel_max; i++) {
  40170e:	3301      	adds	r3, #1
  401710:	b2db      	uxtb	r3, r3
  401712:	42a3      	cmp	r3, r4
  401714:	d9f9      	bls.n	40170a <adc_async_init+0x5a>
	descr->channel_map    = channel_map;
  401716:	623e      	str	r6, [r7, #32]
	descr->channel_max    = channel_max;
  401718:	f887 4024 	strb.w	r4, [r7, #36]	; 0x24
	descr->channel_amount = channel_amount;
  40171c:	f887 8025 	strb.w	r8, [r7, #37]	; 0x25
	descr->descr_ch       = descr_ch;
  401720:	62bd      	str	r5, [r7, #40]	; 0x28
	init_status           = _adc_async_init(device, hw);
  401722:	4649      	mov	r1, r9
  401724:	4638      	mov	r0, r7
  401726:	4b06      	ldr	r3, [pc, #24]	; (401740 <adc_async_init+0x90>)
  401728:	4798      	blx	r3
	if (init_status) {
  40172a:	4603      	mov	r3, r0
  40172c:	b928      	cbnz	r0, 40173a <adc_async_init+0x8a>
	device->adc_async_ch_cb.convert_done = adc_async_channel_conversion_done;
  40172e:	4a05      	ldr	r2, [pc, #20]	; (401744 <adc_async_init+0x94>)
  401730:	60ba      	str	r2, [r7, #8]
	device->adc_async_cb.window_cb       = adc_async_window_threshold_reached;
  401732:	4a05      	ldr	r2, [pc, #20]	; (401748 <adc_async_init+0x98>)
  401734:	603a      	str	r2, [r7, #0]
	device->adc_async_cb.error_cb        = adc_async_error_occured;
  401736:	4a05      	ldr	r2, [pc, #20]	; (40174c <adc_async_init+0x9c>)
  401738:	607a      	str	r2, [r7, #4]
}
  40173a:	4618      	mov	r0, r3
  40173c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401740:	004020bd 	.word	0x004020bd
  401744:	00401655 	.word	0x00401655
  401748:	00401641 	.word	0x00401641
  40174c:	0040164b 	.word	0x0040164b
  401750:	0040777c 	.word	0x0040777c
  401754:	00401dc9 	.word	0x00401dc9

00401758 <adc_async_register_channel_buffer>:
{
  401758:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40175c:	460e      	mov	r6, r1
  40175e:	461f      	mov	r7, r3
	ASSERT(descr && convert_buffer && convert_buffer_length);
  401760:	4605      	mov	r5, r0
  401762:	4690      	mov	r8, r2
  401764:	2800      	cmp	r0, #0
  401766:	bf18      	it	ne
  401768:	2a00      	cmpne	r2, #0
  40176a:	d002      	beq.n	401772 <adc_async_register_channel_buffer+0x1a>
  40176c:	b9c3      	cbnz	r3, 4017a0 <adc_async_register_channel_buffer+0x48>
  40176e:	2000      	movs	r0, #0
  401770:	e000      	b.n	401774 <adc_async_register_channel_buffer+0x1c>
  401772:	2000      	movs	r0, #0
  401774:	f8df 9094 	ldr.w	r9, [pc, #148]	; 40180c <adc_async_register_channel_buffer+0xb4>
  401778:	2266      	movs	r2, #102	; 0x66
  40177a:	4649      	mov	r1, r9
  40177c:	4c21      	ldr	r4, [pc, #132]	; (401804 <adc_async_register_channel_buffer+0xac>)
  40177e:	47a0      	blx	r4
	ASSERT(descr->channel_max >= channel);
  401780:	f895 0024 	ldrb.w	r0, [r5, #36]	; 0x24
  401784:	2267      	movs	r2, #103	; 0x67
  401786:	4649      	mov	r1, r9
  401788:	42b0      	cmp	r0, r6
  40178a:	bf34      	ite	cc
  40178c:	2000      	movcc	r0, #0
  40178e:	2001      	movcs	r0, #1
  401790:	47a0      	blx	r4
	if (descr->channel_map[channel] != 0xFF) {
  401792:	6a29      	ldr	r1, [r5, #32]
  401794:	5d8b      	ldrb	r3, [r1, r6]
  401796:	2bff      	cmp	r3, #255	; 0xff
  401798:	d12b      	bne.n	4017f2 <adc_async_register_channel_buffer+0x9a>
  40179a:	2400      	movs	r4, #0
  40179c:	4623      	mov	r3, r4
  40179e:	e003      	b.n	4017a8 <adc_async_register_channel_buffer+0x50>
	ASSERT(descr && convert_buffer && convert_buffer_length);
  4017a0:	2001      	movs	r0, #1
  4017a2:	e7e7      	b.n	401774 <adc_async_register_channel_buffer+0x1c>
	for (i = 0; i <= descr->channel_max; i++) {
  4017a4:	3301      	adds	r3, #1
  4017a6:	b2db      	uxtb	r3, r3
  4017a8:	f895 2024 	ldrb.w	r2, [r5, #36]	; 0x24
  4017ac:	4293      	cmp	r3, r2
  4017ae:	d805      	bhi.n	4017bc <adc_async_register_channel_buffer+0x64>
		if (descr->channel_map[i] != 0xFF) {
  4017b0:	5cca      	ldrb	r2, [r1, r3]
  4017b2:	2aff      	cmp	r2, #255	; 0xff
  4017b4:	d0f6      	beq.n	4017a4 <adc_async_register_channel_buffer+0x4c>
			index++;
  4017b6:	3401      	adds	r4, #1
  4017b8:	b2e4      	uxtb	r4, r4
  4017ba:	e7f3      	b.n	4017a4 <adc_async_register_channel_buffer+0x4c>
	if (index > descr->channel_amount) {
  4017bc:	f895 3025 	ldrb.w	r3, [r5, #37]	; 0x25
  4017c0:	429c      	cmp	r4, r3
  4017c2:	d819      	bhi.n	4017f8 <adc_async_register_channel_buffer+0xa0>
	if (ERR_NONE != ringbuffer_init(&descr->descr_ch[index].convert, convert_buffer, convert_buffer_length)) {
  4017c4:	6aa8      	ldr	r0, [r5, #40]	; 0x28
  4017c6:	eb04 0344 	add.w	r3, r4, r4, lsl #1
  4017ca:	ea4f 09c3 	mov.w	r9, r3, lsl #3
  4017ce:	4448      	add	r0, r9
  4017d0:	463a      	mov	r2, r7
  4017d2:	4641      	mov	r1, r8
  4017d4:	3004      	adds	r0, #4
  4017d6:	4b0c      	ldr	r3, [pc, #48]	; (401808 <adc_async_register_channel_buffer+0xb0>)
  4017d8:	4798      	blx	r3
  4017da:	4602      	mov	r2, r0
  4017dc:	b978      	cbnz	r0, 4017fe <adc_async_register_channel_buffer+0xa6>
	descr->channel_map[channel]            = index;
  4017de:	6a2b      	ldr	r3, [r5, #32]
  4017e0:	559c      	strb	r4, [r3, r6]
	descr->descr_ch[index].bytes_in_buffer = 0;
  4017e2:	6aab      	ldr	r3, [r5, #40]	; 0x28
  4017e4:	4499      	add	r9, r3
  4017e6:	2300      	movs	r3, #0
  4017e8:	f8a9 3014 	strh.w	r3, [r9, #20]
}
  4017ec:	4610      	mov	r0, r2
  4017ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return ERR_INVALID_ARG;
  4017f2:	f06f 020c 	mvn.w	r2, #12
  4017f6:	e7f9      	b.n	4017ec <adc_async_register_channel_buffer+0x94>
		return ERR_NO_RESOURCE;
  4017f8:	f06f 021b 	mvn.w	r2, #27
  4017fc:	e7f6      	b.n	4017ec <adc_async_register_channel_buffer+0x94>
		return ERR_INVALID_ARG;
  4017fe:	f06f 020c 	mvn.w	r2, #12
  401802:	e7f3      	b.n	4017ec <adc_async_register_channel_buffer+0x94>
  401804:	00401dc9 	.word	0x00401dc9
  401808:	00401e29 	.word	0x00401e29
  40180c:	0040777c 	.word	0x0040777c

00401810 <adc_async_enable_channel>:
{
  401810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401812:	460d      	mov	r5, r1
	ASSERT(descr);
  401814:	4f0b      	ldr	r7, [pc, #44]	; (401844 <adc_async_enable_channel+0x34>)
  401816:	4604      	mov	r4, r0
  401818:	2283      	movs	r2, #131	; 0x83
  40181a:	4639      	mov	r1, r7
  40181c:	3000      	adds	r0, #0
  40181e:	bf18      	it	ne
  401820:	2001      	movne	r0, #1
  401822:	4e09      	ldr	r6, [pc, #36]	; (401848 <adc_async_enable_channel+0x38>)
  401824:	47b0      	blx	r6
	ASSERT(descr->channel_max >= channel);
  401826:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
  40182a:	2284      	movs	r2, #132	; 0x84
  40182c:	4639      	mov	r1, r7
  40182e:	42a8      	cmp	r0, r5
  401830:	bf34      	ite	cc
  401832:	2000      	movcc	r0, #0
  401834:	2001      	movcs	r0, #1
  401836:	47b0      	blx	r6
	_adc_async_enable_channel(&descr->device, channel);
  401838:	4629      	mov	r1, r5
  40183a:	4620      	mov	r0, r4
  40183c:	4b03      	ldr	r3, [pc, #12]	; (40184c <adc_async_enable_channel+0x3c>)
  40183e:	4798      	blx	r3
}
  401840:	2000      	movs	r0, #0
  401842:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401844:	0040777c 	.word	0x0040777c
  401848:	00401dc9 	.word	0x00401dc9
  40184c:	00402171 	.word	0x00402171

00401850 <atomic_enter_critical>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  401850:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
  401854:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  401856:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
  401858:	f3bf 8f5f 	dmb	sy
  40185c:	4770      	bx	lr

0040185e <atomic_leave_critical>:
  40185e:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
  401862:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
  401864:	f383 8810 	msr	PRIMASK, r3
  401868:	4770      	bx	lr
	...

0040186c <delay_init>:

/**
 * \brief Initialize Delay driver
 */
void delay_init(void *const hw)
{
  40186c:	b508      	push	{r3, lr}
	_delay_init(hardware = hw);
  40186e:	4b02      	ldr	r3, [pc, #8]	; (401878 <delay_init+0xc>)
  401870:	6018      	str	r0, [r3, #0]
  401872:	4b02      	ldr	r3, [pc, #8]	; (40187c <delay_init+0x10>)
  401874:	4798      	blx	r3
  401876:	bd08      	pop	{r3, pc}
  401878:	20400318 	.word	0x20400318
  40187c:	00402945 	.word	0x00402945

00401880 <delay_ms>:

/**
 * \brief Perform delay in ms
 */
void delay_ms(const uint16_t ms)
{
  401880:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
  401882:	4b04      	ldr	r3, [pc, #16]	; (401894 <delay_ms+0x14>)
  401884:	681c      	ldr	r4, [r3, #0]
  401886:	4b04      	ldr	r3, [pc, #16]	; (401898 <delay_ms+0x18>)
  401888:	4798      	blx	r3
  40188a:	4601      	mov	r1, r0
  40188c:	4620      	mov	r0, r4
  40188e:	4b03      	ldr	r3, [pc, #12]	; (40189c <delay_ms+0x1c>)
  401890:	4798      	blx	r3
  401892:	bd10      	pop	{r4, pc}
  401894:	20400318 	.word	0x20400318
  401898:	00402181 	.word	0x00402181
  40189c:	00402951 	.word	0x00402951

004018a0 <process_ext_irq>:
 * \brief Interrupt processing routine
 *
 * \param[in] pin The pin which triggered the interrupt
 */
static void process_ext_irq(const uint32_t pin)
{
  4018a0:	b538      	push	{r3, r4, r5, lr}
	uint8_t lower = 0, middle, upper = EXT_IRQ_AMOUNT;
  4018a2:	2504      	movs	r5, #4
  4018a4:	2400      	movs	r4, #0

	while (upper >= lower) {
  4018a6:	e007      	b.n	4018b8 <process_ext_irq+0x18>
		if (middle >= EXT_IRQ_AMOUNT) {
			return;
		}

		if (ext_irqs[middle].pin == pin) {
			if (ext_irqs[middle].cb) {
  4018a8:	4a0d      	ldr	r2, [pc, #52]	; (4018e0 <process_ext_irq+0x40>)
  4018aa:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
  4018ae:	b1b3      	cbz	r3, 4018de <process_ext_irq+0x3e>
				ext_irqs[middle].cb();
  4018b0:	4798      	blx	r3
  4018b2:	bd38      	pop	{r3, r4, r5, pc}
		}

		if (ext_irqs[middle].pin < pin) {
			lower = middle + 1;
		} else {
			upper = middle - 1;
  4018b4:	3a01      	subs	r2, #1
  4018b6:	b2d5      	uxtb	r5, r2
	while (upper >= lower) {
  4018b8:	42ac      	cmp	r4, r5
  4018ba:	d810      	bhi.n	4018de <process_ext_irq+0x3e>
		middle = (upper + lower) >> 1;
  4018bc:	192b      	adds	r3, r5, r4
  4018be:	105b      	asrs	r3, r3, #1
  4018c0:	b2da      	uxtb	r2, r3
		if (middle >= EXT_IRQ_AMOUNT) {
  4018c2:	2a03      	cmp	r2, #3
  4018c4:	d80b      	bhi.n	4018de <process_ext_irq+0x3e>
  4018c6:	4613      	mov	r3, r2
		if (ext_irqs[middle].pin == pin) {
  4018c8:	4905      	ldr	r1, [pc, #20]	; (4018e0 <process_ext_irq+0x40>)
  4018ca:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
  4018ce:	6849      	ldr	r1, [r1, #4]
  4018d0:	4281      	cmp	r1, r0
  4018d2:	d0e9      	beq.n	4018a8 <process_ext_irq+0x8>
		if (ext_irqs[middle].pin < pin) {
  4018d4:	4281      	cmp	r1, r0
  4018d6:	d2ed      	bcs.n	4018b4 <process_ext_irq+0x14>
			lower = middle + 1;
  4018d8:	3201      	adds	r2, #1
  4018da:	b2d4      	uxtb	r4, r2
  4018dc:	e7ec      	b.n	4018b8 <process_ext_irq+0x18>
  4018de:	bd38      	pop	{r3, r4, r5, pc}
  4018e0:	2040031c 	.word	0x2040031c

004018e4 <ext_irq_init>:
{
  4018e4:	b508      	push	{r3, lr}
	for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
  4018e6:	2300      	movs	r3, #0
  4018e8:	e00a      	b.n	401900 <ext_irq_init+0x1c>
		ext_irqs[i].pin = 0xFFFFFFFF;
  4018ea:	4a08      	ldr	r2, [pc, #32]	; (40190c <ext_irq_init+0x28>)
  4018ec:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
  4018f0:	f04f 30ff 	mov.w	r0, #4294967295
  4018f4:	6048      	str	r0, [r1, #4]
		ext_irqs[i].cb  = NULL;
  4018f6:	2100      	movs	r1, #0
  4018f8:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
	for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
  4018fc:	3301      	adds	r3, #1
  4018fe:	b29b      	uxth	r3, r3
  401900:	2b03      	cmp	r3, #3
  401902:	d9f2      	bls.n	4018ea <ext_irq_init+0x6>
	return _ext_irq_init(process_ext_irq);
  401904:	4802      	ldr	r0, [pc, #8]	; (401910 <ext_irq_init+0x2c>)
  401906:	4b03      	ldr	r3, [pc, #12]	; (401914 <ext_irq_init+0x30>)
  401908:	4798      	blx	r3
}
  40190a:	bd08      	pop	{r3, pc}
  40190c:	2040031c 	.word	0x2040031c
  401910:	004018a1 	.word	0x004018a1
  401914:	004024f1 	.word	0x004024f1

00401918 <ext_irq_register>:
{
  401918:	b5f0      	push	{r4, r5, r6, r7, lr}
  40191a:	b083      	sub	sp, #12
  40191c:	4605      	mov	r5, r0
	uint8_t i = 0, j = 0;
  40191e:	2300      	movs	r3, #0
	for (; i < EXT_IRQ_AMOUNT; i++) {
  401920:	2b03      	cmp	r3, #3
  401922:	d80e      	bhi.n	401942 <ext_irq_register+0x2a>
		if (ext_irqs[i].pin == pin) {
  401924:	4618      	mov	r0, r3
  401926:	4a2e      	ldr	r2, [pc, #184]	; (4019e0 <ext_irq_register+0xc8>)
  401928:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
  40192c:	6852      	ldr	r2, [r2, #4]
  40192e:	42aa      	cmp	r2, r5
  401930:	d002      	beq.n	401938 <ext_irq_register+0x20>
	for (; i < EXT_IRQ_AMOUNT; i++) {
  401932:	3301      	adds	r3, #1
  401934:	b2db      	uxtb	r3, r3
  401936:	e7f3      	b.n	401920 <ext_irq_register+0x8>
			ext_irqs[i].cb = cb;
  401938:	4b29      	ldr	r3, [pc, #164]	; (4019e0 <ext_irq_register+0xc8>)
  40193a:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
			found          = true;
  40193e:	2701      	movs	r7, #1
			break;
  401940:	e000      	b.n	401944 <ext_irq_register+0x2c>
	bool    found = false;
  401942:	2700      	movs	r7, #0
	if (NULL == cb) {
  401944:	b159      	cbz	r1, 40195e <ext_irq_register+0x46>
	if (!found) {
  401946:	2f00      	cmp	r7, #0
  401948:	d13d      	bne.n	4019c6 <ext_irq_register+0xae>
  40194a:	2600      	movs	r6, #0
		for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
  40194c:	2e03      	cmp	r6, #3
  40194e:	d813      	bhi.n	401978 <ext_irq_register+0x60>
			if (NULL == ext_irqs[i].cb) {
  401950:	4b23      	ldr	r3, [pc, #140]	; (4019e0 <ext_irq_register+0xc8>)
  401952:	f853 3036 	ldr.w	r3, [r3, r6, lsl #3]
  401956:	b143      	cbz	r3, 40196a <ext_irq_register+0x52>
		for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
  401958:	3601      	adds	r6, #1
  40195a:	b2f6      	uxtb	r6, r6
  40195c:	e7f6      	b.n	40194c <ext_irq_register+0x34>
		if (!found) {
  40195e:	2f00      	cmp	r7, #0
  401960:	d038      	beq.n	4019d4 <ext_irq_register+0xbc>
		return _ext_irq_enable(pin, false);
  401962:	4628      	mov	r0, r5
  401964:	4b1f      	ldr	r3, [pc, #124]	; (4019e4 <ext_irq_register+0xcc>)
  401966:	4798      	blx	r3
  401968:	e032      	b.n	4019d0 <ext_irq_register+0xb8>
				ext_irqs[i].cb  = cb;
  40196a:	4b1d      	ldr	r3, [pc, #116]	; (4019e0 <ext_irq_register+0xc8>)
  40196c:	f843 1036 	str.w	r1, [r3, r6, lsl #3]
				ext_irqs[i].pin = pin;
  401970:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  401974:	605d      	str	r5, [r3, #4]
				found           = true;
  401976:	2701      	movs	r7, #1
  401978:	2300      	movs	r3, #0
  40197a:	e001      	b.n	401980 <ext_irq_register+0x68>
		for (; (j < EXT_IRQ_AMOUNT) && (i < EXT_IRQ_AMOUNT); j++) {
  40197c:	3301      	adds	r3, #1
  40197e:	b2db      	uxtb	r3, r3
  401980:	2b03      	cmp	r3, #3
  401982:	bf98      	it	ls
  401984:	2e03      	cmpls	r6, #3
  401986:	d81e      	bhi.n	4019c6 <ext_irq_register+0xae>
			if ((ext_irqs[i].pin < ext_irqs[j].pin) && (ext_irqs[j].pin != 0xFFFFFFFF)) {
  401988:	46b6      	mov	lr, r6
  40198a:	4a15      	ldr	r2, [pc, #84]	; (4019e0 <ext_irq_register+0xc8>)
  40198c:	eb02 01c6 	add.w	r1, r2, r6, lsl #3
  401990:	6848      	ldr	r0, [r1, #4]
  401992:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
  401996:	6852      	ldr	r2, [r2, #4]
  401998:	4290      	cmp	r0, r2
  40199a:	d2ef      	bcs.n	40197c <ext_irq_register+0x64>
  40199c:	f1b2 3fff 	cmp.w	r2, #4294967295
  4019a0:	d0ec      	beq.n	40197c <ext_irq_register+0x64>
				struct ext_irq tmp = ext_irqs[j];
  4019a2:	4c0f      	ldr	r4, [pc, #60]	; (4019e0 <ext_irq_register+0xc8>)
  4019a4:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
  4019a8:	e892 0003 	ldmia.w	r2, {r0, r1}
  4019ac:	e88d 0003 	stmia.w	sp, {r0, r1}
				ext_irqs[j] = ext_irqs[i];
  4019b0:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
  4019b4:	e894 0003 	ldmia.w	r4, {r0, r1}
  4019b8:	e882 0003 	stmia.w	r2, {r0, r1}
				ext_irqs[i] = tmp;
  4019bc:	e89d 0003 	ldmia.w	sp, {r0, r1}
  4019c0:	e884 0003 	stmia.w	r4, {r0, r1}
  4019c4:	e7da      	b.n	40197c <ext_irq_register+0x64>
	if (!found) {
  4019c6:	b147      	cbz	r7, 4019da <ext_irq_register+0xc2>
	return _ext_irq_enable(pin, true);
  4019c8:	2101      	movs	r1, #1
  4019ca:	4628      	mov	r0, r5
  4019cc:	4b05      	ldr	r3, [pc, #20]	; (4019e4 <ext_irq_register+0xcc>)
  4019ce:	4798      	blx	r3
}
  4019d0:	b003      	add	sp, #12
  4019d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return ERR_INVALID_ARG;
  4019d4:	f06f 000c 	mvn.w	r0, #12
  4019d8:	e7fa      	b.n	4019d0 <ext_irq_register+0xb8>
		return ERR_INVALID_ARG;
  4019da:	f06f 000c 	mvn.w	r0, #12
  4019de:	e7f7      	b.n	4019d0 <ext_irq_register+0xb8>
  4019e0:	2040031c 	.word	0x2040031c
  4019e4:	00402521 	.word	0x00402521

004019e8 <io_write>:

/**
 * \brief I/O write interface
 */
int32_t io_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
  4019e8:	b570      	push	{r4, r5, r6, lr}
  4019ea:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
  4019ec:	4604      	mov	r4, r0
  4019ee:	460d      	mov	r5, r1
  4019f0:	2800      	cmp	r0, #0
  4019f2:	bf18      	it	ne
  4019f4:	2900      	cmpne	r1, #0
  4019f6:	bf14      	ite	ne
  4019f8:	2001      	movne	r0, #1
  4019fa:	2000      	moveq	r0, #0
  4019fc:	2234      	movs	r2, #52	; 0x34
  4019fe:	4904      	ldr	r1, [pc, #16]	; (401a10 <io_write+0x28>)
  401a00:	4b04      	ldr	r3, [pc, #16]	; (401a14 <io_write+0x2c>)
  401a02:	4798      	blx	r3
	return io_descr->write(io_descr, buf, length);
  401a04:	6823      	ldr	r3, [r4, #0]
  401a06:	4632      	mov	r2, r6
  401a08:	4629      	mov	r1, r5
  401a0a:	4620      	mov	r0, r4
  401a0c:	4798      	blx	r3
}
  401a0e:	bd70      	pop	{r4, r5, r6, pc}
  401a10:	00407798 	.word	0x00407798
  401a14:	00401dc9 	.word	0x00401dc9

00401a18 <io_read>:

/**
 * \brief I/O read interface
 */
int32_t io_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
  401a18:	b570      	push	{r4, r5, r6, lr}
  401a1a:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
  401a1c:	4604      	mov	r4, r0
  401a1e:	460d      	mov	r5, r1
  401a20:	2800      	cmp	r0, #0
  401a22:	bf18      	it	ne
  401a24:	2900      	cmpne	r1, #0
  401a26:	bf14      	ite	ne
  401a28:	2001      	movne	r0, #1
  401a2a:	2000      	moveq	r0, #0
  401a2c:	223d      	movs	r2, #61	; 0x3d
  401a2e:	4904      	ldr	r1, [pc, #16]	; (401a40 <io_read+0x28>)
  401a30:	4b04      	ldr	r3, [pc, #16]	; (401a44 <io_read+0x2c>)
  401a32:	4798      	blx	r3
	return io_descr->read(io_descr, buf, length);
  401a34:	6863      	ldr	r3, [r4, #4]
  401a36:	4632      	mov	r2, r6
  401a38:	4629      	mov	r1, r5
  401a3a:	4620      	mov	r0, r4
  401a3c:	4798      	blx	r3
}
  401a3e:	bd70      	pop	{r4, r5, r6, pc}
  401a40:	00407798 	.word	0x00407798
  401a44:	00401dc9 	.word	0x00401dc9

00401a48 <pwm_period_expired>:

/**
 * \internal Process interrupts caused by period experied
 */
static void pwm_period_expired(struct _pwm_device *device)
{
  401a48:	b508      	push	{r3, lr}
	struct pwm_descriptor *const descr = CONTAINER_OF(device, struct pwm_descriptor, device);

	if (descr->pwm_cb.period) {
  401a4a:	6943      	ldr	r3, [r0, #20]
  401a4c:	b103      	cbz	r3, 401a50 <pwm_period_expired+0x8>
		descr->pwm_cb.period(descr);
  401a4e:	4798      	blx	r3
  401a50:	bd08      	pop	{r3, pc}

00401a52 <pwm_detect_fault>:

/**
 * \internal Process interrupts caused by pwm fault
 */
static void pwm_detect_fault(struct _pwm_device *device)
{
  401a52:	b508      	push	{r3, lr}
	struct pwm_descriptor *const descr = CONTAINER_OF(device, struct pwm_descriptor, device);

	if (descr->pwm_cb.error) {
  401a54:	6983      	ldr	r3, [r0, #24]
  401a56:	b103      	cbz	r3, 401a5a <pwm_detect_fault+0x8>
		descr->pwm_cb.error(descr);
  401a58:	4798      	blx	r3
  401a5a:	bd08      	pop	{r3, pc}

00401a5c <pwm_init>:
{
  401a5c:	b538      	push	{r3, r4, r5, lr}
	ASSERT(descr && hw);
  401a5e:	4604      	mov	r4, r0
  401a60:	460d      	mov	r5, r1
  401a62:	2800      	cmp	r0, #0
  401a64:	bf18      	it	ne
  401a66:	2900      	cmpne	r1, #0
  401a68:	bf14      	ite	ne
  401a6a:	2001      	movne	r0, #1
  401a6c:	2000      	moveq	r0, #0
  401a6e:	2233      	movs	r2, #51	; 0x33
  401a70:	4906      	ldr	r1, [pc, #24]	; (401a8c <pwm_init+0x30>)
  401a72:	4b07      	ldr	r3, [pc, #28]	; (401a90 <pwm_init+0x34>)
  401a74:	4798      	blx	r3
	_pwm_init(&descr->device, hw);
  401a76:	4629      	mov	r1, r5
  401a78:	4620      	mov	r0, r4
  401a7a:	4b06      	ldr	r3, [pc, #24]	; (401a94 <pwm_init+0x38>)
  401a7c:	4798      	blx	r3
	descr->device.callback.pwm_period_cb = pwm_period_expired;
  401a7e:	4b06      	ldr	r3, [pc, #24]	; (401a98 <pwm_init+0x3c>)
  401a80:	6023      	str	r3, [r4, #0]
	descr->device.callback.pwm_error_cb  = pwm_detect_fault;
  401a82:	4b06      	ldr	r3, [pc, #24]	; (401a9c <pwm_init+0x40>)
  401a84:	6063      	str	r3, [r4, #4]
}
  401a86:	2000      	movs	r0, #0
  401a88:	bd38      	pop	{r3, r4, r5, pc}
  401a8a:	bf00      	nop
  401a8c:	004077ac 	.word	0x004077ac
  401a90:	00401dc9 	.word	0x00401dc9
  401a94:	004026c1 	.word	0x004026c1
  401a98:	00401a49 	.word	0x00401a49
  401a9c:	00401a53 	.word	0x00401a53

00401aa0 <pwm_enable>:
{
  401aa0:	b510      	push	{r4, lr}
	ASSERT(descr);
  401aa2:	4604      	mov	r4, r0
  401aa4:	224a      	movs	r2, #74	; 0x4a
  401aa6:	4909      	ldr	r1, [pc, #36]	; (401acc <pwm_enable+0x2c>)
  401aa8:	3000      	adds	r0, #0
  401aaa:	bf18      	it	ne
  401aac:	2001      	movne	r0, #1
  401aae:	4b08      	ldr	r3, [pc, #32]	; (401ad0 <pwm_enable+0x30>)
  401ab0:	4798      	blx	r3
	if (_pwm_is_enabled(&descr->device)) {
  401ab2:	4620      	mov	r0, r4
  401ab4:	4b07      	ldr	r3, [pc, #28]	; (401ad4 <pwm_enable+0x34>)
  401ab6:	4798      	blx	r3
  401ab8:	b920      	cbnz	r0, 401ac4 <pwm_enable+0x24>
	_pwm_enable(&descr->device);
  401aba:	4620      	mov	r0, r4
  401abc:	4b06      	ldr	r3, [pc, #24]	; (401ad8 <pwm_enable+0x38>)
  401abe:	4798      	blx	r3
	return ERR_NONE;
  401ac0:	2000      	movs	r0, #0
  401ac2:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
  401ac4:	f06f 0010 	mvn.w	r0, #16
}
  401ac8:	bd10      	pop	{r4, pc}
  401aca:	bf00      	nop
  401acc:	004077ac 	.word	0x004077ac
  401ad0:	00401dc9 	.word	0x00401dc9
  401ad4:	0040289d 	.word	0x0040289d
  401ad8:	004027f9 	.word	0x004027f9

00401adc <pwm_register_callback>:
{
  401adc:	b570      	push	{r4, r5, r6, lr}
	switch (type) {
  401ade:	460d      	mov	r5, r1
  401ae0:	b121      	cbz	r1, 401aec <pwm_register_callback+0x10>
  401ae2:	2901      	cmp	r1, #1
  401ae4:	d015      	beq.n	401b12 <pwm_register_callback+0x36>
		return ERR_INVALID_ARG;
  401ae6:	f06f 000c 	mvn.w	r0, #12
}
  401aea:	bd70      	pop	{r4, r5, r6, pc}
		descr->pwm_cb.period = cb;
  401aec:	6142      	str	r2, [r0, #20]
  401aee:	4616      	mov	r6, r2
  401af0:	4604      	mov	r4, r0
	ASSERT(descr);
  401af2:	2272      	movs	r2, #114	; 0x72
  401af4:	4908      	ldr	r1, [pc, #32]	; (401b18 <pwm_register_callback+0x3c>)
  401af6:	3000      	adds	r0, #0
  401af8:	bf18      	it	ne
  401afa:	2001      	movne	r0, #1
  401afc:	4b07      	ldr	r3, [pc, #28]	; (401b1c <pwm_register_callback+0x40>)
  401afe:	4798      	blx	r3
	_pwm_set_irq_state(&descr->device, (enum _pwm_callback_type)type, NULL != cb);
  401b00:	1c32      	adds	r2, r6, #0
  401b02:	bf18      	it	ne
  401b04:	2201      	movne	r2, #1
  401b06:	4629      	mov	r1, r5
  401b08:	4620      	mov	r0, r4
  401b0a:	4b05      	ldr	r3, [pc, #20]	; (401b20 <pwm_register_callback+0x44>)
  401b0c:	4798      	blx	r3
	return ERR_NONE;
  401b0e:	2000      	movs	r0, #0
  401b10:	bd70      	pop	{r4, r5, r6, pc}
		descr->pwm_cb.error = cb;
  401b12:	6182      	str	r2, [r0, #24]
		break;
  401b14:	e7eb      	b.n	401aee <pwm_register_callback+0x12>
  401b16:	bf00      	nop
  401b18:	004077ac 	.word	0x004077ac
  401b1c:	00401dc9 	.word	0x00401dc9
  401b20:	004028cd 	.word	0x004028cd

00401b24 <pwm_set_parameters>:
{
  401b24:	b570      	push	{r4, r5, r6, lr}
  401b26:	460d      	mov	r5, r1
  401b28:	4616      	mov	r6, r2
	ASSERT(descr);
  401b2a:	4604      	mov	r4, r0
  401b2c:	227c      	movs	r2, #124	; 0x7c
  401b2e:	4906      	ldr	r1, [pc, #24]	; (401b48 <pwm_set_parameters+0x24>)
  401b30:	3000      	adds	r0, #0
  401b32:	bf18      	it	ne
  401b34:	2001      	movne	r0, #1
  401b36:	4b05      	ldr	r3, [pc, #20]	; (401b4c <pwm_set_parameters+0x28>)
  401b38:	4798      	blx	r3
	_pwm_set_param(&descr->device, period, duty_cycle);
  401b3a:	4632      	mov	r2, r6
  401b3c:	4629      	mov	r1, r5
  401b3e:	4620      	mov	r0, r4
  401b40:	4b03      	ldr	r3, [pc, #12]	; (401b50 <pwm_set_parameters+0x2c>)
  401b42:	4798      	blx	r3
}
  401b44:	2000      	movs	r0, #0
  401b46:	bd70      	pop	{r4, r5, r6, pc}
  401b48:	004077ac 	.word	0x004077ac
  401b4c:	00401dc9 	.word	0x00401dc9
  401b50:	0040283d 	.word	0x0040283d

00401b54 <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
  401b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void *list_get_head(const struct list_descriptor *const list)
{
	return (void *)list->head;
  401b56:	6807      	ldr	r7, [r0, #0]
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);

	if (!head) {
  401b58:	b117      	cbz	r7, 401b60 <timer_add_timer_task+0xc>
  401b5a:	463c      	mov	r4, r7
  401b5c:	2600      	movs	r6, #0
  401b5e:	e00b      	b.n	401b78 <timer_add_timer_task+0x24>
		list_insert_as_head(list, new_task);
  401b60:	4b0e      	ldr	r3, [pc, #56]	; (401b9c <timer_add_timer_task+0x48>)
  401b62:	4798      	blx	r3
		return;
  401b64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t time_left;

		if (it->time_label <= time) {
			time_left = it->interval - (time - it->time_label);
		} else {
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
  401b66:	68a5      	ldr	r5, [r4, #8]
  401b68:	442b      	add	r3, r5
  401b6a:	1a9b      	subs	r3, r3, r2
  401b6c:	3301      	adds	r3, #1
		}
		if (time_left >= new_task->interval)
  401b6e:	688d      	ldr	r5, [r1, #8]
  401b70:	42ab      	cmp	r3, r5
  401b72:	d209      	bcs.n	401b88 <timer_add_timer_task+0x34>
			break;
		prev = it;
  401b74:	4626      	mov	r6, r4
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
  401b76:	6824      	ldr	r4, [r4, #0]
  401b78:	b134      	cbz	r4, 401b88 <timer_add_timer_task+0x34>
		if (it->time_label <= time) {
  401b7a:	6863      	ldr	r3, [r4, #4]
  401b7c:	4293      	cmp	r3, r2
  401b7e:	d8f2      	bhi.n	401b66 <timer_add_timer_task+0x12>
			time_left = it->interval - (time - it->time_label);
  401b80:	68a5      	ldr	r5, [r4, #8]
  401b82:	1a9b      	subs	r3, r3, r2
  401b84:	442b      	add	r3, r5
  401b86:	e7f2      	b.n	401b6e <timer_add_timer_task+0x1a>
	}

	if (it == head) {
  401b88:	42bc      	cmp	r4, r7
  401b8a:	d003      	beq.n	401b94 <timer_add_timer_task+0x40>
		list_insert_as_head(list, new_task);
	} else {
		list_insert_after(prev, new_task);
  401b8c:	4630      	mov	r0, r6
  401b8e:	4b04      	ldr	r3, [pc, #16]	; (401ba0 <timer_add_timer_task+0x4c>)
  401b90:	4798      	blx	r3
  401b92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		list_insert_as_head(list, new_task);
  401b94:	4b01      	ldr	r3, [pc, #4]	; (401b9c <timer_add_timer_task+0x48>)
  401b96:	4798      	blx	r3
  401b98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401b9a:	bf00      	nop
  401b9c:	00401de5 	.word	0x00401de5
  401ba0:	00401e11 	.word	0x00401e11

00401ba4 <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
  401ba4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401ba6:	6944      	ldr	r4, [r0, #20]
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
	uint32_t                 time  = ++timer->time;
  401ba8:	6906      	ldr	r6, [r0, #16]
  401baa:	3601      	adds	r6, #1
  401bac:	6106      	str	r6, [r0, #16]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
  401bae:	7e03      	ldrb	r3, [r0, #24]
  401bb0:	f013 0f01 	tst.w	r3, #1
  401bb4:	d105      	bne.n	401bc2 <timer_process_counted+0x1e>
  401bb6:	7e03      	ldrb	r3, [r0, #24]
  401bb8:	f013 0f02 	tst.w	r3, #2
  401bbc:	d101      	bne.n	401bc2 <timer_process_counted+0x1e>
  401bbe:	4605      	mov	r5, r0
  401bc0:	e009      	b.n	401bd6 <timer_process_counted+0x32>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
  401bc2:	7e03      	ldrb	r3, [r0, #24]
  401bc4:	f043 0302 	orr.w	r3, r3, #2
  401bc8:	7603      	strb	r3, [r0, #24]
		return;
  401bca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401bcc:	696f      	ldr	r7, [r5, #20]
			tmp->time_label = time;
			timer_add_timer_task(&timer->tasks, tmp, time);
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);

		tmp->cb(tmp);
  401bce:	68e3      	ldr	r3, [r4, #12]
  401bd0:	4620      	mov	r0, r4
  401bd2:	4798      	blx	r3
		it = (struct timer_task *)list_get_head(&timer->tasks);
  401bd4:	463c      	mov	r4, r7
	while (it && ((time - it->time_label) >= it->interval)) {
  401bd6:	b19c      	cbz	r4, 401c00 <timer_process_counted+0x5c>
  401bd8:	6863      	ldr	r3, [r4, #4]
  401bda:	1af3      	subs	r3, r6, r3
  401bdc:	68a2      	ldr	r2, [r4, #8]
  401bde:	4293      	cmp	r3, r2
  401be0:	d30e      	bcc.n	401c00 <timer_process_counted+0x5c>
		list_remove_head(&timer->tasks);
  401be2:	f105 0714 	add.w	r7, r5, #20
  401be6:	4638      	mov	r0, r7
  401be8:	4b06      	ldr	r3, [pc, #24]	; (401c04 <timer_process_counted+0x60>)
  401bea:	4798      	blx	r3
		if (TIMER_TASK_REPEAT == tmp->mode) {
  401bec:	7c23      	ldrb	r3, [r4, #16]
  401bee:	2b01      	cmp	r3, #1
  401bf0:	d1ec      	bne.n	401bcc <timer_process_counted+0x28>
			tmp->time_label = time;
  401bf2:	6066      	str	r6, [r4, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
  401bf4:	4632      	mov	r2, r6
  401bf6:	4621      	mov	r1, r4
  401bf8:	4638      	mov	r0, r7
  401bfa:	4b03      	ldr	r3, [pc, #12]	; (401c08 <timer_process_counted+0x64>)
  401bfc:	4798      	blx	r3
  401bfe:	e7e5      	b.n	401bcc <timer_process_counted+0x28>
  401c00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401c02:	bf00      	nop
  401c04:	00401e19 	.word	0x00401e19
  401c08:	00401b55 	.word	0x00401b55

00401c0c <timer_init>:
{
  401c0c:	b538      	push	{r3, r4, r5, lr}
	ASSERT(descr && hw);
  401c0e:	4604      	mov	r4, r0
  401c10:	460d      	mov	r5, r1
  401c12:	2800      	cmp	r0, #0
  401c14:	bf18      	it	ne
  401c16:	2900      	cmpne	r1, #0
  401c18:	bf14      	ite	ne
  401c1a:	2001      	movne	r0, #1
  401c1c:	2000      	moveq	r0, #0
  401c1e:	223b      	movs	r2, #59	; 0x3b
  401c20:	4905      	ldr	r1, [pc, #20]	; (401c38 <timer_init+0x2c>)
  401c22:	4b06      	ldr	r3, [pc, #24]	; (401c3c <timer_init+0x30>)
  401c24:	4798      	blx	r3
	_timer_init(&descr->device, hw);
  401c26:	4629      	mov	r1, r5
  401c28:	4620      	mov	r0, r4
  401c2a:	4b05      	ldr	r3, [pc, #20]	; (401c40 <timer_init+0x34>)
  401c2c:	4798      	blx	r3
	descr->time                           = 0;
  401c2e:	2000      	movs	r0, #0
  401c30:	6120      	str	r0, [r4, #16]
	descr->device.timer_cb.period_expired = timer_process_counted;
  401c32:	4b04      	ldr	r3, [pc, #16]	; (401c44 <timer_init+0x38>)
  401c34:	6023      	str	r3, [r4, #0]
}
  401c36:	bd38      	pop	{r3, r4, r5, pc}
  401c38:	004077c4 	.word	0x004077c4
  401c3c:	00401dc9 	.word	0x00401dc9
  401c40:	00402a09 	.word	0x00402a09
  401c44:	00401ba5 	.word	0x00401ba5

00401c48 <timer_start>:
{
  401c48:	b510      	push	{r4, lr}
	ASSERT(descr);
  401c4a:	4604      	mov	r4, r0
  401c4c:	2253      	movs	r2, #83	; 0x53
  401c4e:	4909      	ldr	r1, [pc, #36]	; (401c74 <timer_start+0x2c>)
  401c50:	3000      	adds	r0, #0
  401c52:	bf18      	it	ne
  401c54:	2001      	movne	r0, #1
  401c56:	4b08      	ldr	r3, [pc, #32]	; (401c78 <timer_start+0x30>)
  401c58:	4798      	blx	r3
	if (_timer_is_started(&descr->device)) {
  401c5a:	4620      	mov	r0, r4
  401c5c:	4b07      	ldr	r3, [pc, #28]	; (401c7c <timer_start+0x34>)
  401c5e:	4798      	blx	r3
  401c60:	b920      	cbnz	r0, 401c6c <timer_start+0x24>
	_timer_start(&descr->device);
  401c62:	4620      	mov	r0, r4
  401c64:	4b06      	ldr	r3, [pc, #24]	; (401c80 <timer_start+0x38>)
  401c66:	4798      	blx	r3
	return ERR_NONE;
  401c68:	2000      	movs	r0, #0
  401c6a:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
  401c6c:	f06f 0010 	mvn.w	r0, #16
}
  401c70:	bd10      	pop	{r4, pc}
  401c72:	bf00      	nop
  401c74:	004077c4 	.word	0x004077c4
  401c78:	00401dc9 	.word	0x00401dc9
  401c7c:	00402af1 	.word	0x00402af1
  401c80:	00402ae5 	.word	0x00402ae5

00401c84 <usart_sync_write>:
 * \param[in] length The number of bytes to write
 *
 * \return The number of bytes written.
 */
static int32_t usart_sync_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
  401c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401c86:	4616      	mov	r6, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
  401c88:	4605      	mov	r5, r0
  401c8a:	460f      	mov	r7, r1
  401c8c:	2800      	cmp	r0, #0
  401c8e:	bf18      	it	ne
  401c90:	2900      	cmpne	r1, #0
  401c92:	d002      	beq.n	401c9a <usart_sync_write+0x16>
  401c94:	bb0a      	cbnz	r2, 401cda <usart_sync_write+0x56>
  401c96:	2000      	movs	r0, #0
  401c98:	e000      	b.n	401c9c <usart_sync_write+0x18>
  401c9a:	2000      	movs	r0, #0
  401c9c:	22f1      	movs	r2, #241	; 0xf1
  401c9e:	4910      	ldr	r1, [pc, #64]	; (401ce0 <usart_sync_write+0x5c>)
  401ca0:	4b10      	ldr	r3, [pc, #64]	; (401ce4 <usart_sync_write+0x60>)
  401ca2:	4798      	blx	r3
	while (!_usart_sync_is_ready_to_send(&descr->device))
  401ca4:	f105 0408 	add.w	r4, r5, #8
  401ca8:	4620      	mov	r0, r4
  401caa:	4b0f      	ldr	r3, [pc, #60]	; (401ce8 <usart_sync_write+0x64>)
  401cac:	4798      	blx	r3
  401cae:	2800      	cmp	r0, #0
  401cb0:	d0f8      	beq.n	401ca4 <usart_sync_write+0x20>
  401cb2:	2500      	movs	r5, #0
		;
	do {
		_usart_sync_write_byte(&descr->device, buf[offset]);
  401cb4:	5d79      	ldrb	r1, [r7, r5]
  401cb6:	4620      	mov	r0, r4
  401cb8:	4b0c      	ldr	r3, [pc, #48]	; (401cec <usart_sync_write+0x68>)
  401cba:	4798      	blx	r3
		while (!_usart_sync_is_ready_to_send(&descr->device))
  401cbc:	4620      	mov	r0, r4
  401cbe:	4b0a      	ldr	r3, [pc, #40]	; (401ce8 <usart_sync_write+0x64>)
  401cc0:	4798      	blx	r3
  401cc2:	2800      	cmp	r0, #0
  401cc4:	d0fa      	beq.n	401cbc <usart_sync_write+0x38>
			;
	} while (++offset < length);
  401cc6:	3501      	adds	r5, #1
  401cc8:	42b5      	cmp	r5, r6
  401cca:	d3f3      	bcc.n	401cb4 <usart_sync_write+0x30>
	while (!_usart_sync_is_transmit_done(&descr->device))
  401ccc:	4620      	mov	r0, r4
  401cce:	4b08      	ldr	r3, [pc, #32]	; (401cf0 <usart_sync_write+0x6c>)
  401cd0:	4798      	blx	r3
  401cd2:	2800      	cmp	r0, #0
  401cd4:	d0fa      	beq.n	401ccc <usart_sync_write+0x48>
		;
	return (int32_t)offset;
}
  401cd6:	4628      	mov	r0, r5
  401cd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ASSERT(io_descr && buf && length);
  401cda:	2001      	movs	r0, #1
  401cdc:	e7de      	b.n	401c9c <usart_sync_write+0x18>
  401cde:	bf00      	nop
  401ce0:	004077dc 	.word	0x004077dc
  401ce4:	00401dc9 	.word	0x00401dc9
  401ce8:	00402ccd 	.word	0x00402ccd
  401cec:	00402c85 	.word	0x00402c85
  401cf0:	00402cf5 	.word	0x00402cf5

00401cf4 <usart_sync_read>:
 * \param[in] length The size of a buffer
 *
 * \return The number of bytes read.
 */
static int32_t usart_sync_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
  401cf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401cf8:	4617      	mov	r7, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
  401cfa:	4605      	mov	r5, r0
  401cfc:	4688      	mov	r8, r1
  401cfe:	2800      	cmp	r0, #0
  401d00:	bf18      	it	ne
  401d02:	2900      	cmpne	r1, #0
  401d04:	d002      	beq.n	401d0c <usart_sync_read+0x18>
  401d06:	b9d2      	cbnz	r2, 401d3e <usart_sync_read+0x4a>
  401d08:	2000      	movs	r0, #0
  401d0a:	e000      	b.n	401d0e <usart_sync_read+0x1a>
  401d0c:	2000      	movs	r0, #0
  401d0e:	f44f 7286 	mov.w	r2, #268	; 0x10c
  401d12:	490c      	ldr	r1, [pc, #48]	; (401d44 <usart_sync_read+0x50>)
  401d14:	4b0c      	ldr	r3, [pc, #48]	; (401d48 <usart_sync_read+0x54>)
  401d16:	4798      	blx	r3
	uint32_t                      offset = 0;
  401d18:	2600      	movs	r6, #0
	do {
		while (!_usart_sync_is_byte_received(&descr->device))
  401d1a:	f105 0408 	add.w	r4, r5, #8
  401d1e:	4620      	mov	r0, r4
  401d20:	4b0a      	ldr	r3, [pc, #40]	; (401d4c <usart_sync_read+0x58>)
  401d22:	4798      	blx	r3
  401d24:	2800      	cmp	r0, #0
  401d26:	d0f8      	beq.n	401d1a <usart_sync_read+0x26>
			;
		buf[offset] = _usart_sync_read_byte(&descr->device);
  401d28:	4620      	mov	r0, r4
  401d2a:	4b09      	ldr	r3, [pc, #36]	; (401d50 <usart_sync_read+0x5c>)
  401d2c:	4798      	blx	r3
  401d2e:	f808 0006 	strb.w	r0, [r8, r6]
	} while (++offset < length);
  401d32:	3601      	adds	r6, #1
  401d34:	42be      	cmp	r6, r7
  401d36:	d3f0      	bcc.n	401d1a <usart_sync_read+0x26>

	return (int32_t)offset;
}
  401d38:	4630      	mov	r0, r6
  401d3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	ASSERT(io_descr && buf && length);
  401d3e:	2001      	movs	r0, #1
  401d40:	e7e5      	b.n	401d0e <usart_sync_read+0x1a>
  401d42:	bf00      	nop
  401d44:	004077dc 	.word	0x004077dc
  401d48:	00401dc9 	.word	0x00401dc9
  401d4c:	00402d1d 	.word	0x00402d1d
  401d50:	00402ca9 	.word	0x00402ca9

00401d54 <usart_sync_init>:
{
  401d54:	b538      	push	{r3, r4, r5, lr}
	ASSERT(descr && hw);
  401d56:	4604      	mov	r4, r0
  401d58:	460d      	mov	r5, r1
  401d5a:	2800      	cmp	r0, #0
  401d5c:	bf18      	it	ne
  401d5e:	2900      	cmpne	r1, #0
  401d60:	bf14      	ite	ne
  401d62:	2001      	movne	r0, #1
  401d64:	2000      	moveq	r0, #0
  401d66:	2234      	movs	r2, #52	; 0x34
  401d68:	4907      	ldr	r1, [pc, #28]	; (401d88 <usart_sync_init+0x34>)
  401d6a:	4b08      	ldr	r3, [pc, #32]	; (401d8c <usart_sync_init+0x38>)
  401d6c:	4798      	blx	r3
	init_status = _usart_sync_init(&descr->device, hw);
  401d6e:	4629      	mov	r1, r5
  401d70:	f104 0008 	add.w	r0, r4, #8
  401d74:	4b06      	ldr	r3, [pc, #24]	; (401d90 <usart_sync_init+0x3c>)
  401d76:	4798      	blx	r3
	if (init_status) {
  401d78:	4603      	mov	r3, r0
  401d7a:	b918      	cbnz	r0, 401d84 <usart_sync_init+0x30>
	descr->io.read  = usart_sync_read;
  401d7c:	4a05      	ldr	r2, [pc, #20]	; (401d94 <usart_sync_init+0x40>)
  401d7e:	6062      	str	r2, [r4, #4]
	descr->io.write = usart_sync_write;
  401d80:	4a05      	ldr	r2, [pc, #20]	; (401d98 <usart_sync_init+0x44>)
  401d82:	6022      	str	r2, [r4, #0]
}
  401d84:	4618      	mov	r0, r3
  401d86:	bd38      	pop	{r3, r4, r5, pc}
  401d88:	004077dc 	.word	0x004077dc
  401d8c:	00401dc9 	.word	0x00401dc9
  401d90:	00402c19 	.word	0x00402c19
  401d94:	00401cf5 	.word	0x00401cf5
  401d98:	00401c85 	.word	0x00401c85

00401d9c <usart_sync_enable>:
{
  401d9c:	b510      	push	{r4, lr}
	ASSERT(descr);
  401d9e:	4604      	mov	r4, r0
  401da0:	2253      	movs	r2, #83	; 0x53
  401da2:	4906      	ldr	r1, [pc, #24]	; (401dbc <usart_sync_enable+0x20>)
  401da4:	3000      	adds	r0, #0
  401da6:	bf18      	it	ne
  401da8:	2001      	movne	r0, #1
  401daa:	4b05      	ldr	r3, [pc, #20]	; (401dc0 <usart_sync_enable+0x24>)
  401dac:	4798      	blx	r3
	_usart_sync_enable(&descr->device);
  401dae:	f104 0008 	add.w	r0, r4, #8
  401db2:	4b04      	ldr	r3, [pc, #16]	; (401dc4 <usart_sync_enable+0x28>)
  401db4:	4798      	blx	r3
}
  401db6:	2000      	movs	r0, #0
  401db8:	bd10      	pop	{r4, pc}
  401dba:	bf00      	nop
  401dbc:	004077dc 	.word	0x004077dc
  401dc0:	00401dc9 	.word	0x00401dc9
  401dc4:	00402c51 	.word	0x00402c51

00401dc8 <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
  401dc8:	b900      	cbnz	r0, 401dcc <assert+0x4>
		__asm("BKPT #0");
  401dca:	be00      	bkpt	0x0000
  401dcc:	4770      	bx	lr

00401dce <is_list_element>:
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
  401dce:	6803      	ldr	r3, [r0, #0]
  401dd0:	b11b      	cbz	r3, 401dda <is_list_element+0xc>
		if (it == element) {
  401dd2:	428b      	cmp	r3, r1
  401dd4:	d003      	beq.n	401dde <is_list_element+0x10>
	for (it = list->head; it; it = it->next) {
  401dd6:	681b      	ldr	r3, [r3, #0]
  401dd8:	e7fa      	b.n	401dd0 <is_list_element+0x2>
			return true;
		}
	}

	return false;
  401dda:	2000      	movs	r0, #0
  401ddc:	4770      	bx	lr
			return true;
  401dde:	2001      	movs	r0, #1
}
  401de0:	4770      	bx	lr
	...

00401de4 <list_insert_as_head>:

/**
 * \brief Insert an element as list head
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
  401de4:	b538      	push	{r3, r4, r5, lr}
  401de6:	4604      	mov	r4, r0
  401de8:	460d      	mov	r5, r1
	ASSERT(!is_list_element(list, element));
  401dea:	4b06      	ldr	r3, [pc, #24]	; (401e04 <list_insert_as_head+0x20>)
  401dec:	4798      	blx	r3
  401dee:	f080 0001 	eor.w	r0, r0, #1
  401df2:	2239      	movs	r2, #57	; 0x39
  401df4:	4904      	ldr	r1, [pc, #16]	; (401e08 <list_insert_as_head+0x24>)
  401df6:	b2c0      	uxtb	r0, r0
  401df8:	4b04      	ldr	r3, [pc, #16]	; (401e0c <list_insert_as_head+0x28>)
  401dfa:	4798      	blx	r3

	((struct list_element *)element)->next = list->head;
  401dfc:	6823      	ldr	r3, [r4, #0]
  401dfe:	602b      	str	r3, [r5, #0]
	list->head                             = (struct list_element *)element;
  401e00:	6025      	str	r5, [r4, #0]
  401e02:	bd38      	pop	{r3, r4, r5, pc}
  401e04:	00401dcf 	.word	0x00401dcf
  401e08:	004077f8 	.word	0x004077f8
  401e0c:	00401dc9 	.word	0x00401dc9

00401e10 <list_insert_after>:
/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
  401e10:	6803      	ldr	r3, [r0, #0]
  401e12:	600b      	str	r3, [r1, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
  401e14:	6001      	str	r1, [r0, #0]
  401e16:	4770      	bx	lr

00401e18 <list_remove_head>:
/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
	if (list->head) {
  401e18:	6803      	ldr	r3, [r0, #0]
  401e1a:	b11b      	cbz	r3, 401e24 <list_remove_head+0xc>
		struct list_element *tmp = list->head;

		list->head = list->head->next;
  401e1c:	681a      	ldr	r2, [r3, #0]
  401e1e:	6002      	str	r2, [r0, #0]
		return (void *)tmp;
  401e20:	4618      	mov	r0, r3
  401e22:	4770      	bx	lr
	}

	return NULL;
  401e24:	2000      	movs	r0, #0
}
  401e26:	4770      	bx	lr

00401e28 <ringbuffer_init>:

/**
 * \brief Ringbuffer init
 */
int32_t ringbuffer_init(struct ringbuffer *const rb, void *buf, uint32_t size)
{
  401e28:	b570      	push	{r4, r5, r6, lr}
  401e2a:	4615      	mov	r5, r2
	ASSERT(rb && buf && size);
  401e2c:	4604      	mov	r4, r0
  401e2e:	460e      	mov	r6, r1
  401e30:	2800      	cmp	r0, #0
  401e32:	bf18      	it	ne
  401e34:	2900      	cmpne	r1, #0
  401e36:	d002      	beq.n	401e3e <ringbuffer_init+0x16>
  401e38:	b97a      	cbnz	r2, 401e5a <ringbuffer_init+0x32>
  401e3a:	2000      	movs	r0, #0
  401e3c:	e000      	b.n	401e40 <ringbuffer_init+0x18>
  401e3e:	2000      	movs	r0, #0
  401e40:	2228      	movs	r2, #40	; 0x28
  401e42:	4908      	ldr	r1, [pc, #32]	; (401e64 <ringbuffer_init+0x3c>)
  401e44:	4b08      	ldr	r3, [pc, #32]	; (401e68 <ringbuffer_init+0x40>)
  401e46:	4798      	blx	r3

	/*
	 * buf size must be aligned to power of 2
	 */
	if ((size & (size - 1)) != 0) {
  401e48:	1e6b      	subs	r3, r5, #1
  401e4a:	421d      	tst	r5, r3
  401e4c:	d107      	bne.n	401e5e <ringbuffer_init+0x36>
		return ERR_INVALID_ARG;
	}

	/* size - 1 is faster in calculation */
	rb->size        = size - 1;
  401e4e:	6063      	str	r3, [r4, #4]
	rb->read_index  = 0;
  401e50:	2000      	movs	r0, #0
  401e52:	60a0      	str	r0, [r4, #8]
	rb->write_index = rb->read_index;
  401e54:	60e0      	str	r0, [r4, #12]
	rb->buf         = (uint8_t *)buf;
  401e56:	6026      	str	r6, [r4, #0]

	return ERR_NONE;
  401e58:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
  401e5a:	2001      	movs	r0, #1
  401e5c:	e7f0      	b.n	401e40 <ringbuffer_init+0x18>
		return ERR_INVALID_ARG;
  401e5e:	f06f 000c 	mvn.w	r0, #12
}
  401e62:	bd70      	pop	{r4, r5, r6, pc}
  401e64:	00407818 	.word	0x00407818
  401e68:	00401dc9 	.word	0x00401dc9

00401e6c <ringbuffer_put>:
/**
 * \brief Put one byte to ringbuffer
 *
 */
int32_t ringbuffer_put(struct ringbuffer *const rb, uint8_t data)
{
  401e6c:	b538      	push	{r3, r4, r5, lr}
  401e6e:	460d      	mov	r5, r1
	ASSERT(rb);
  401e70:	4604      	mov	r4, r0
  401e72:	2251      	movs	r2, #81	; 0x51
  401e74:	490b      	ldr	r1, [pc, #44]	; (401ea4 <ringbuffer_put+0x38>)
  401e76:	3000      	adds	r0, #0
  401e78:	bf18      	it	ne
  401e7a:	2001      	movne	r0, #1
  401e7c:	4b0a      	ldr	r3, [pc, #40]	; (401ea8 <ringbuffer_put+0x3c>)
  401e7e:	4798      	blx	r3

	rb->buf[rb->write_index & rb->size] = data;
  401e80:	6822      	ldr	r2, [r4, #0]
  401e82:	68e3      	ldr	r3, [r4, #12]
  401e84:	6861      	ldr	r1, [r4, #4]
  401e86:	400b      	ands	r3, r1
  401e88:	54d5      	strb	r5, [r2, r3]

	/*
	 * buffer full strategy: new data will overwrite the oldest data in
	 * the buffer
	 */
	if ((rb->write_index - rb->read_index) > rb->size) {
  401e8a:	68e3      	ldr	r3, [r4, #12]
  401e8c:	68a2      	ldr	r2, [r4, #8]
  401e8e:	1a9a      	subs	r2, r3, r2
  401e90:	6861      	ldr	r1, [r4, #4]
  401e92:	428a      	cmp	r2, r1
  401e94:	d901      	bls.n	401e9a <ringbuffer_put+0x2e>
		rb->read_index = rb->write_index - rb->size;
  401e96:	1a59      	subs	r1, r3, r1
  401e98:	60a1      	str	r1, [r4, #8]
	}

	rb->write_index++;
  401e9a:	3301      	adds	r3, #1
  401e9c:	60e3      	str	r3, [r4, #12]

	return ERR_NONE;
}
  401e9e:	2000      	movs	r0, #0
  401ea0:	bd38      	pop	{r3, r4, r5, pc}
  401ea2:	bf00      	nop
  401ea4:	00407818 	.word	0x00407818
  401ea8:	00401dc9 	.word	0x00401dc9

00401eac <_sbrk>:

/**
 * \brief Replacement of C library of _sbrk
 */
extern caddr_t _sbrk(int incr)
{
  401eac:	4603      	mov	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *       prev_heap;

	if (heap == NULL) {
  401eae:	4a06      	ldr	r2, [pc, #24]	; (401ec8 <_sbrk+0x1c>)
  401eb0:	6812      	ldr	r2, [r2, #0]
  401eb2:	b122      	cbz	r2, 401ebe <_sbrk+0x12>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  401eb4:	4a04      	ldr	r2, [pc, #16]	; (401ec8 <_sbrk+0x1c>)
  401eb6:	6810      	ldr	r0, [r2, #0]

	heap += incr;
  401eb8:	4403      	add	r3, r0
  401eba:	6013      	str	r3, [r2, #0]

	return (caddr_t)prev_heap;
}
  401ebc:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  401ebe:	4903      	ldr	r1, [pc, #12]	; (401ecc <_sbrk+0x20>)
  401ec0:	4a01      	ldr	r2, [pc, #4]	; (401ec8 <_sbrk+0x1c>)
  401ec2:	6011      	str	r1, [r2, #0]
  401ec4:	e7f6      	b.n	401eb4 <_sbrk+0x8>
  401ec6:	bf00      	nop
  401ec8:	2040033c 	.word	0x2040033c
  401ecc:	20400dd0 	.word	0x20400dd0

00401ed0 <_close>:
 */
extern int _close(int file)
{
	(void)file;
	return -1;
}
  401ed0:	f04f 30ff 	mov.w	r0, #4294967295
  401ed4:	4770      	bx	lr

00401ed6 <_fstat>:
 * \brief Replacement of C library of _fstat
 */
extern int _fstat(int file, struct stat *st)
{
	(void)file;
	st->st_mode = S_IFCHR;
  401ed6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  401eda:	604b      	str	r3, [r1, #4]

	return 0;
}
  401edc:	2000      	movs	r0, #0
  401ede:	4770      	bx	lr

00401ee0 <_isatty>:
 */
extern int _isatty(int file)
{
	(void)file;
	return 1;
}
  401ee0:	2001      	movs	r0, #1
  401ee2:	4770      	bx	lr

00401ee4 <_lseek>:
 */
extern int _lseek(int file, int ptr, int dir)
{
	(void)file, (void)ptr, (void)dir;
	return 0;
}
  401ee4:	2000      	movs	r0, #0
  401ee6:	4770      	bx	lr

00401ee8 <_afec_get_irq_num>:
/**
 * \brief Retrieve IRQ number for the given hardware instance
 */
static IRQn_Type _afec_get_irq_num(const struct _adc_async_device *const device)
{
	if (device->hw == AFEC0) {
  401ee8:	6943      	ldr	r3, [r0, #20]
  401eea:	4a07      	ldr	r2, [pc, #28]	; (401f08 <_afec_get_irq_num+0x20>)
  401eec:	4293      	cmp	r3, r2
  401eee:	d005      	beq.n	401efc <_afec_get_irq_num+0x14>
		return AFEC0_IRQn;
	} else if (device->hw == AFEC1) {
  401ef0:	f502 3220 	add.w	r2, r2, #163840	; 0x28000
  401ef4:	4293      	cmp	r3, r2
  401ef6:	d103      	bne.n	401f00 <_afec_get_irq_num+0x18>
		return AFEC1_IRQn;
  401ef8:	2028      	movs	r0, #40	; 0x28
  401efa:	4770      	bx	lr
		return AFEC0_IRQn;
  401efc:	201d      	movs	r0, #29
  401efe:	4770      	bx	lr
	}

	return (IRQn_Type)-1;
  401f00:	f04f 30ff 	mov.w	r0, #4294967295
}
  401f04:	4770      	bx	lr
  401f06:	bf00      	nop
  401f08:	4003c000 	.word	0x4003c000

00401f0c <_afec_init_irq_param>:
/**
 * \brief Init irq param with the given afec hardware instance
 */
static void _afec_init_irq_param(const void *const hw, struct _adc_async_device *dev)
{
	if (hw == AFEC0) {
  401f0c:	4b06      	ldr	r3, [pc, #24]	; (401f28 <_afec_init_irq_param+0x1c>)
  401f0e:	4298      	cmp	r0, r3
  401f10:	d003      	beq.n	401f1a <_afec_init_irq_param+0xe>
		_afec0_dev = dev;
	}
	if (hw == AFEC1) {
  401f12:	4b06      	ldr	r3, [pc, #24]	; (401f2c <_afec_init_irq_param+0x20>)
  401f14:	4298      	cmp	r0, r3
  401f16:	d003      	beq.n	401f20 <_afec_init_irq_param+0x14>
  401f18:	4770      	bx	lr
		_afec0_dev = dev;
  401f1a:	4b05      	ldr	r3, [pc, #20]	; (401f30 <_afec_init_irq_param+0x24>)
  401f1c:	6019      	str	r1, [r3, #0]
  401f1e:	e7f8      	b.n	401f12 <_afec_init_irq_param+0x6>
		_afec1_dev = dev;
  401f20:	4b03      	ldr	r3, [pc, #12]	; (401f30 <_afec_init_irq_param+0x24>)
  401f22:	6059      	str	r1, [r3, #4]
	}
}
  401f24:	e7f8      	b.n	401f18 <_afec_init_irq_param+0xc>
  401f26:	bf00      	nop
  401f28:	4003c000 	.word	0x4003c000
  401f2c:	40064000 	.word	0x40064000
  401f30:	20400340 	.word	0x20400340

00401f34 <_afec_init>:
 */
static int32_t _afec_init(void *const hw, const uint8_t i)
{
	uint8_t cnt;

	hri_afec_write_MR_reg(hw, _afecs[i].mr);
  401f34:	2364      	movs	r3, #100	; 0x64
  401f36:	4a1d      	ldr	r2, [pc, #116]	; (401fac <_afec_init+0x78>)
  401f38:	fb03 2301 	mla	r3, r3, r1, r2
  401f3c:	685a      	ldr	r2, [r3, #4]
}

static inline void hri_afec_write_MR_reg(const void *const hw, hri_afec_mr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_MR = data;
  401f3e:	6042      	str	r2, [r0, #4]
	hri_afec_write_EMR_reg(hw, _afecs[i].emr);
  401f40:	689a      	ldr	r2, [r3, #8]
}

static inline void hri_afec_write_EMR_reg(const void *const hw, hri_afec_emr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_EMR = data;
  401f42:	6082      	str	r2, [r0, #8]
	hri_afec_write_SEQ1R_reg(hw, _afecs[i].seq1r);
  401f44:	68da      	ldr	r2, [r3, #12]
}

static inline void hri_afec_write_SEQ1R_reg(const void *const hw, hri_afec_seq1r_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_SEQ1R = data;
  401f46:	60c2      	str	r2, [r0, #12]
	hri_afec_write_SEQ2R_reg(hw, _afecs[i].seq2r);
  401f48:	691a      	ldr	r2, [r3, #16]
}

static inline void hri_afec_write_SEQ2R_reg(const void *const hw, hri_afec_seq2r_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_SEQ2R = data;
  401f4a:	6102      	str	r2, [r0, #16]
	hri_afec_write_CWR_reg(hw, _afecs[i].cwr);
  401f4c:	695a      	ldr	r2, [r3, #20]
}

static inline void hri_afec_write_CWR_reg(const void *const hw, hri_afec_cwr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_CWR = data;
  401f4e:	6502      	str	r2, [r0, #80]	; 0x50
	hri_afec_write_CGR_reg(hw, _afecs[i].cgr);
  401f50:	699a      	ldr	r2, [r3, #24]
}

static inline void hri_afec_write_CGR_reg(const void *const hw, hri_afec_cgr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_CGR = data;
  401f52:	6542      	str	r2, [r0, #84]	; 0x54
	hri_afec_write_DIFFR_reg(hw, _afecs[i].diffr);
  401f54:	69da      	ldr	r2, [r3, #28]
}

static inline void hri_afec_write_DIFFR_reg(const void *const hw, hri_afec_diffr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_DIFFR = data;
  401f56:	6602      	str	r2, [r0, #96]	; 0x60
	hri_afec_write_ACR_reg(hw, _afecs[i].acr);
  401f58:	6a1a      	ldr	r2, [r3, #32]
}

static inline void hri_afec_write_ACR_reg(const void *const hw, hri_afec_acr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_ACR = data;
  401f5a:	f8c0 2094 	str.w	r2, [r0, #148]	; 0x94
	hri_afec_write_SHMR_reg(hw, _afecs[i].shmr);
  401f5e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
}

static inline void hri_afec_write_SHMR_reg(const void *const hw, hri_afec_shmr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_SHMR = data;
  401f60:	f8c0 20a0 	str.w	r2, [r0, #160]	; 0xa0
	hri_afec_write_COSR_reg(hw, _afecs[i].cosr);
  401f64:	6a9a      	ldr	r2, [r3, #40]	; 0x28
}

static inline void hri_afec_write_COSR_reg(const void *const hw, hri_afec_cosr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_COSR = data;
  401f66:	f8c0 20d0 	str.w	r2, [r0, #208]	; 0xd0
	hri_afec_write_CVR_reg(hw, _afecs[i].cvr);
  401f6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
}

static inline void hri_afec_write_CVR_reg(const void *const hw, hri_afec_cvr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_CVR = data;
  401f6c:	f8c0 20d4 	str.w	r2, [r0, #212]	; 0xd4
	hri_afec_write_CECR_reg(hw, _afecs[i].cecr);
  401f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}

static inline void hri_afec_write_CECR_reg(const void *const hw, hri_afec_cecr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_CECR = data;
  401f72:	f8c0 30d8 	str.w	r3, [r0, #216]	; 0xd8

	for (cnt = 0; cnt < AFEC_CHANNEL_AMOUNT; cnt++) {
  401f76:	2200      	movs	r2, #0
  401f78:	2a0b      	cmp	r2, #11
  401f7a:	d814      	bhi.n	401fa6 <_afec_init+0x72>
{
  401f7c:	b410      	push	{r4}
	((Afec *)hw)->AFEC_CSELR = data;
  401f7e:	6642      	str	r2, [r0, #100]	; 0x64
		hri_afec_write_CSELR_reg(hw, cnt);
		hri_afec_write_COCR_reg(hw, _afecs[i].cocr[cnt]);
  401f80:	eb01 0381 	add.w	r3, r1, r1, lsl #2
  401f84:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  401f88:	4413      	add	r3, r2
  401f8a:	330c      	adds	r3, #12
  401f8c:	4c07      	ldr	r4, [pc, #28]	; (401fac <_afec_init+0x78>)
  401f8e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
  401f92:	685b      	ldr	r3, [r3, #4]
	((Afec *)hw)->AFEC_COCR = data;
  401f94:	66c3      	str	r3, [r0, #108]	; 0x6c
	for (cnt = 0; cnt < AFEC_CHANNEL_AMOUNT; cnt++) {
  401f96:	3201      	adds	r2, #1
  401f98:	b2d2      	uxtb	r2, r2
  401f9a:	2a0b      	cmp	r2, #11
  401f9c:	d9ef      	bls.n	401f7e <_afec_init+0x4a>
	}

	return ERR_NONE;
}
  401f9e:	2000      	movs	r0, #0
  401fa0:	f85d 4b04 	ldr.w	r4, [sp], #4
  401fa4:	4770      	bx	lr
  401fa6:	2000      	movs	r0, #0
  401fa8:	4770      	bx	lr
  401faa:	bf00      	nop
  401fac:	0040783c 	.word	0x0040783c

00401fb0 <_afec_interrupt_handler>:
 * \internal ADC interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _afec_interrupt_handler(struct _adc_async_device *device)
{
  401fb0:	b530      	push	{r4, r5, lr}
  401fb2:	b083      	sub	sp, #12
  401fb4:	4605      	mov	r5, r0
	void *const       hw = device->hw;
  401fb6:	6942      	ldr	r2, [r0, #20]
	return ((Afec *)hw)->AFEC_ISR;
  401fb8:	6b11      	ldr	r1, [r2, #48]	; 0x30
	return ((Afec *)hw)->AFEC_IMR;
  401fba:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
	volatile uint32_t status;
	uint8_t           cnt = 0;

	status = hri_afec_read_ISR_reg(hw) & hri_afec_read_IMR_reg(hw);
  401fbc:	400b      	ands	r3, r1
  401fbe:	9301      	str	r3, [sp, #4]
	if (status & AFEC_IMR_COMPE) {
  401fc0:	9b01      	ldr	r3, [sp, #4]
  401fc2:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
  401fc6:	d10e      	bne.n	401fe6 <_afec_interrupt_handler+0x36>
		device->adc_async_cb.window_cb(device, cnt);
	}
	if (status & AFEC_IMR_GOVRE) {
  401fc8:	9b01      	ldr	r3, [sp, #4]
  401fca:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
  401fce:	d10e      	bne.n	401fee <_afec_interrupt_handler+0x3e>
		device->adc_async_cb.error_cb(device, cnt);
	}
	status &= 0xFFFu;
  401fd0:	9b01      	ldr	r3, [sp, #4]
  401fd2:	f3c3 030b 	ubfx	r3, r3, #0, #12
  401fd6:	9301      	str	r3, [sp, #4]
	cnt = 32 - clz(status);
  401fd8:	9c01      	ldr	r4, [sp, #4]
  401fda:	fab4 f484 	clz	r4, r4
  401fde:	f1c4 0420 	rsb	r4, r4, #32
  401fe2:	b2e4      	uxtb	r4, r4
	while (cnt) {
  401fe4:	e01f      	b.n	402026 <_afec_interrupt_handler+0x76>
		device->adc_async_cb.window_cb(device, cnt);
  401fe6:	6803      	ldr	r3, [r0, #0]
  401fe8:	2100      	movs	r1, #0
  401fea:	4798      	blx	r3
  401fec:	e7ec      	b.n	401fc8 <_afec_interrupt_handler+0x18>
		device->adc_async_cb.error_cb(device, cnt);
  401fee:	686b      	ldr	r3, [r5, #4]
  401ff0:	2100      	movs	r1, #0
  401ff2:	4628      	mov	r0, r5
  401ff4:	4798      	blx	r3
  401ff6:	e7eb      	b.n	401fd0 <_afec_interrupt_handler+0x20>
		cnt--;
  401ff8:	3c01      	subs	r4, #1
  401ffa:	b2e4      	uxtb	r4, r4
		hri_afec_write_CSELR_reg(device->hw, cnt);
  401ffc:	696b      	ldr	r3, [r5, #20]
	((Afec *)hw)->AFEC_CSELR = data;
  401ffe:	665c      	str	r4, [r3, #100]	; 0x64
		device->adc_async_ch_cb.convert_done(device, cnt, hri_afec_read_CDR_reg(device->hw));
  402000:	68ab      	ldr	r3, [r5, #8]
  402002:	696a      	ldr	r2, [r5, #20]
	return ((Afec *)hw)->AFEC_CDR;
  402004:	6e92      	ldr	r2, [r2, #104]	; 0x68
  402006:	b292      	uxth	r2, r2
  402008:	4621      	mov	r1, r4
  40200a:	4628      	mov	r0, r5
  40200c:	4798      	blx	r3
		status &= ~(1 << cnt);
  40200e:	2301      	movs	r3, #1
  402010:	40a3      	lsls	r3, r4
  402012:	9c01      	ldr	r4, [sp, #4]
  402014:	ea24 0403 	bic.w	r4, r4, r3
  402018:	9401      	str	r4, [sp, #4]
		cnt = 32 - clz(status);
  40201a:	9c01      	ldr	r4, [sp, #4]
  40201c:	fab4 f484 	clz	r4, r4
  402020:	f1c4 0420 	rsb	r4, r4, #32
  402024:	b2e4      	uxtb	r4, r4
	while (cnt) {
  402026:	2c00      	cmp	r4, #0
  402028:	d1e6      	bne.n	401ff8 <_afec_interrupt_handler+0x48>
	}
}
  40202a:	b003      	add	sp, #12
  40202c:	bd30      	pop	{r4, r5, pc}
	...

00402030 <_afec_get_hardware_index>:
{
  402030:	b508      	push	{r3, lr}
	if (hw == AFEC0) {
  402032:	4b09      	ldr	r3, [pc, #36]	; (402058 <_afec_get_hardware_index+0x28>)
  402034:	4298      	cmp	r0, r3
  402036:	d00a      	beq.n	40204e <_afec_get_hardware_index+0x1e>
	} else if (hw == AFEC1) {
  402038:	f503 3320 	add.w	r3, r3, #163840	; 0x28000
  40203c:	4298      	cmp	r0, r3
  40203e:	d008      	beq.n	402052 <_afec_get_hardware_index+0x22>
	ASSERT(false);
  402040:	22a7      	movs	r2, #167	; 0xa7
  402042:	4906      	ldr	r1, [pc, #24]	; (40205c <_afec_get_hardware_index+0x2c>)
  402044:	2000      	movs	r0, #0
  402046:	4b06      	ldr	r3, [pc, #24]	; (402060 <_afec_get_hardware_index+0x30>)
  402048:	4798      	blx	r3
	return 0;
  40204a:	2000      	movs	r0, #0
  40204c:	bd08      	pop	{r3, pc}
		return 0;
  40204e:	2000      	movs	r0, #0
  402050:	bd08      	pop	{r3, pc}
		return 1;
  402052:	2001      	movs	r0, #1
}
  402054:	bd08      	pop	{r3, pc}
  402056:	bf00      	nop
  402058:	4003c000 	.word	0x4003c000
  40205c:	00407904 	.word	0x00407904
  402060:	00401dc9 	.word	0x00401dc9

00402064 <_afec_get_regs>:
{
  402064:	b508      	push	{r3, lr}
	uint8_t n = _afec_get_hardware_index((const void *)hw_addr);
  402066:	4b09      	ldr	r3, [pc, #36]	; (40208c <_afec_get_regs+0x28>)
  402068:	4798      	blx	r3
	for (i = 0; i < sizeof(_afecs) / sizeof(struct afec_configuration); i++) {
  40206a:	2300      	movs	r3, #0
  40206c:	2b01      	cmp	r3, #1
  40206e:	d809      	bhi.n	402084 <_afec_get_regs+0x20>
		if (_afecs[i].number == n) {
  402070:	2264      	movs	r2, #100	; 0x64
  402072:	fb02 f203 	mul.w	r2, r2, r3
  402076:	4906      	ldr	r1, [pc, #24]	; (402090 <_afec_get_regs+0x2c>)
  402078:	5c8a      	ldrb	r2, [r1, r2]
  40207a:	4290      	cmp	r0, r2
  40207c:	d003      	beq.n	402086 <_afec_get_regs+0x22>
	for (i = 0; i < sizeof(_afecs) / sizeof(struct afec_configuration); i++) {
  40207e:	3301      	adds	r3, #1
  402080:	b2db      	uxtb	r3, r3
  402082:	e7f3      	b.n	40206c <_afec_get_regs+0x8>
	return 0;
  402084:	2300      	movs	r3, #0
}
  402086:	4618      	mov	r0, r3
  402088:	bd08      	pop	{r3, pc}
  40208a:	bf00      	nop
  40208c:	00402031 	.word	0x00402031
  402090:	0040783c 	.word	0x0040783c

00402094 <AFEC0_Handler>:

/**
 * \internal ADC interrupt handler
 */
void AFEC0_Handler(void)
{
  402094:	b508      	push	{r3, lr}
	_afec_interrupt_handler(_afec0_dev);
  402096:	4b02      	ldr	r3, [pc, #8]	; (4020a0 <AFEC0_Handler+0xc>)
  402098:	6818      	ldr	r0, [r3, #0]
  40209a:	4b02      	ldr	r3, [pc, #8]	; (4020a4 <AFEC0_Handler+0x10>)
  40209c:	4798      	blx	r3
  40209e:	bd08      	pop	{r3, pc}
  4020a0:	20400340 	.word	0x20400340
  4020a4:	00401fb1 	.word	0x00401fb1

004020a8 <AFEC1_Handler>:

/**
 * \internal ADC interrupt handler
 */
void AFEC1_Handler(void)
{
  4020a8:	b508      	push	{r3, lr}
	_afec_interrupt_handler(_afec1_dev);
  4020aa:	4b02      	ldr	r3, [pc, #8]	; (4020b4 <AFEC1_Handler+0xc>)
  4020ac:	6858      	ldr	r0, [r3, #4]
  4020ae:	4b02      	ldr	r3, [pc, #8]	; (4020b8 <AFEC1_Handler+0x10>)
  4020b0:	4798      	blx	r3
  4020b2:	bd08      	pop	{r3, pc}
  4020b4:	20400340 	.word	0x20400340
  4020b8:	00401fb1 	.word	0x00401fb1

004020bc <_adc_async_init>:

/**
 * \brief Initialize ADC
 */
int32_t _adc_async_init(struct _adc_async_device *const device, void *const hw)
{
  4020bc:	b570      	push	{r4, r5, r6, lr}
  4020be:	460c      	mov	r4, r1
	int32_t init_status;

	ASSERT(device);
  4020c0:	4605      	mov	r5, r0
  4020c2:	f44f 72a1 	mov.w	r2, #322	; 0x142
  4020c6:	4923      	ldr	r1, [pc, #140]	; (402154 <_adc_async_init+0x98>)
  4020c8:	3000      	adds	r0, #0
  4020ca:	bf18      	it	ne
  4020cc:	2001      	movne	r0, #1
  4020ce:	4b22      	ldr	r3, [pc, #136]	; (402158 <_adc_async_init+0x9c>)
  4020d0:	4798      	blx	r3

	init_status = _afec_init(hw, _afec_get_regs((uint32_t)hw));
  4020d2:	4620      	mov	r0, r4
  4020d4:	4b21      	ldr	r3, [pc, #132]	; (40215c <_adc_async_init+0xa0>)
  4020d6:	4798      	blx	r3
  4020d8:	4601      	mov	r1, r0
  4020da:	4620      	mov	r0, r4
  4020dc:	4b20      	ldr	r3, [pc, #128]	; (402160 <_adc_async_init+0xa4>)
  4020de:	4798      	blx	r3
	if (init_status) {
  4020e0:	4606      	mov	r6, r0
  4020e2:	b108      	cbz	r0, 4020e8 <_adc_async_init+0x2c>
	NVIC_DisableIRQ(_afec_get_irq_num(device));
	NVIC_ClearPendingIRQ(_afec_get_irq_num(device));
	NVIC_EnableIRQ(_afec_get_irq_num(device));

	return ERR_NONE;
}
  4020e4:	4630      	mov	r0, r6
  4020e6:	bd70      	pop	{r4, r5, r6, pc}
	device->hw = hw;
  4020e8:	616c      	str	r4, [r5, #20]
	_afec_init_irq_param(hw, device);
  4020ea:	4629      	mov	r1, r5
  4020ec:	4620      	mov	r0, r4
  4020ee:	4b1d      	ldr	r3, [pc, #116]	; (402164 <_adc_async_init+0xa8>)
  4020f0:	4798      	blx	r3
	NVIC_DisableIRQ(_afec_get_irq_num(device));
  4020f2:	4628      	mov	r0, r5
  4020f4:	4b1c      	ldr	r3, [pc, #112]	; (402168 <_adc_async_init+0xac>)
  4020f6:	4798      	blx	r3
  if ((int32_t)(IRQn) >= 0)
  4020f8:	2800      	cmp	r0, #0
  4020fa:	db0d      	blt.n	402118 <_adc_async_init+0x5c>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4020fc:	0943      	lsrs	r3, r0, #5
  4020fe:	f000 001f 	and.w	r0, r0, #31
  402102:	2201      	movs	r2, #1
  402104:	fa02 f000 	lsl.w	r0, r2, r0
  402108:	3320      	adds	r3, #32
  40210a:	4a18      	ldr	r2, [pc, #96]	; (40216c <_adc_async_init+0xb0>)
  40210c:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  402110:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  402114:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_afec_get_irq_num(device));
  402118:	4628      	mov	r0, r5
  40211a:	4b13      	ldr	r3, [pc, #76]	; (402168 <_adc_async_init+0xac>)
  40211c:	4798      	blx	r3
  if ((int32_t)(IRQn) >= 0)
  40211e:	2800      	cmp	r0, #0
  402120:	db09      	blt.n	402136 <_adc_async_init+0x7a>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402122:	0943      	lsrs	r3, r0, #5
  402124:	f000 001f 	and.w	r0, r0, #31
  402128:	2201      	movs	r2, #1
  40212a:	fa02 f000 	lsl.w	r0, r2, r0
  40212e:	3360      	adds	r3, #96	; 0x60
  402130:	4a0e      	ldr	r2, [pc, #56]	; (40216c <_adc_async_init+0xb0>)
  402132:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
	NVIC_EnableIRQ(_afec_get_irq_num(device));
  402136:	4628      	mov	r0, r5
  402138:	4b0b      	ldr	r3, [pc, #44]	; (402168 <_adc_async_init+0xac>)
  40213a:	4798      	blx	r3
  if ((int32_t)(IRQn) >= 0)
  40213c:	2800      	cmp	r0, #0
  40213e:	dbd1      	blt.n	4020e4 <_adc_async_init+0x28>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402140:	0942      	lsrs	r2, r0, #5
  402142:	f000 001f 	and.w	r0, r0, #31
  402146:	2301      	movs	r3, #1
  402148:	fa03 f000 	lsl.w	r0, r3, r0
  40214c:	4b07      	ldr	r3, [pc, #28]	; (40216c <_adc_async_init+0xb0>)
  40214e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  402152:	e7c7      	b.n	4020e4 <_adc_async_init+0x28>
  402154:	00407904 	.word	0x00407904
  402158:	00401dc9 	.word	0x00401dc9
  40215c:	00402065 	.word	0x00402065
  402160:	00401f35 	.word	0x00401f35
  402164:	00401f0d 	.word	0x00401f0d
  402168:	00401ee9 	.word	0x00401ee9
  40216c:	e000e100 	.word	0xe000e100

00402170 <_adc_async_enable_channel>:
/**
 * \brief Enable ADC
 */
void _adc_async_enable_channel(struct _adc_async_device *const device, const uint8_t channel)
{
	hri_afec_set_CHSR_reg(device->hw, (1 << channel));
  402170:	6942      	ldr	r2, [r0, #20]
  402172:	2301      	movs	r3, #1
  402174:	fa03 f101 	lsl.w	r1, r3, r1
	((Afec *)hw)->AFEC_CHER = mask;
  402178:	6151      	str	r1, [r2, #20]
  40217a:	4770      	bx	lr

0040217c <_adc_async_get_data_size>:
uint8_t _adc_async_get_data_size(const struct _adc_async_device *const device)
{
	(void)device;

	return 2;
}
  40217c:	2002      	movs	r0, #2
  40217e:	4770      	bx	lr

00402180 <_get_cycles_for_ms>:
 */
static inline uint32_t _get_cycles_for_ms_internal(const uint16_t ms, const uint32_t freq, const uint8_t power)
{
	switch (power) {
	case 9:
		return (ms * (freq / 1000000)) * 1000;
  402180:	f44f 7396 	mov.w	r3, #300	; 0x12c
  402184:	fb03 f000 	mul.w	r0, r3, r0
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
uint32_t _get_cycles_for_ms(const uint16_t ms)
{
	return _get_cycles_for_ms_internal(ms, CONF_HCLK_FREQUENCY, HCLK_FREQ_POWER);
}
  402188:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  40218c:	fb03 f000 	mul.w	r0, r3, r0
  402190:	4770      	bx	lr
	...

00402194 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
  402194:	b500      	push	{lr}
  402196:	b083      	sub	sp, #12
/**
 * \brief Enable FPU
 */
static inline void _fpu_enable(void)
{
	CRITICAL_SECTION_ENTER()
  402198:	a801      	add	r0, sp, #4
  40219a:	4b14      	ldr	r3, [pc, #80]	; (4021ec <_init_chip+0x58>)
  40219c:	4798      	blx	r3
	/** Set bits 20-23 to enable CP10 and CP11 coprocessors */
	SCB->CPACR |= (0xFu << 20);
  40219e:	4a14      	ldr	r2, [pc, #80]	; (4021f0 <_init_chip+0x5c>)
  4021a0:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
  4021a4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4021a8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  __ASM volatile ("dsb 0xF":::"memory");
  4021ac:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4021b0:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	CRITICAL_SECTION_LEAVE()
  4021b4:	a801      	add	r0, sp, #4
  4021b6:	4b0f      	ldr	r3, [pc, #60]	; (4021f4 <_init_chip+0x60>)
  4021b8:	4798      	blx	r3

static inline void hri_efc_write_EEFC_FMR_FWS_bf(const void *const hw, hri_efc_eefc_fmr_reg_t data)
{
	uint32_t tmp;
	EFC_CRITICAL_SECTION_ENTER();
	tmp = ((Efc *)hw)->EEFC_FMR;
  4021ba:	4a0f      	ldr	r2, [pc, #60]	; (4021f8 <_init_chip+0x64>)
  4021bc:	6813      	ldr	r3, [r2, #0]
	tmp &= ~EEFC_FMR_FWS_Msk;
  4021be:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
	tmp |= EEFC_FMR_FWS(data);
  4021c2:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
	((Efc *)hw)->EEFC_FMR = tmp;
  4021c6:	6013      	str	r3, [r2, #0]
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  4021c8:	4b0c      	ldr	r3, [pc, #48]	; (4021fc <_init_chip+0x68>)
  4021ca:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
		if (!hri_pmc_get_PCSR1_reg(PMC, (1 << periph_id))) {
  4021ce:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
  4021d2:	d104      	bne.n	4021de <_init_chip+0x4a>
	((Pmc *)hw)->PMC_PCER1 = mask;
  4021d4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4021d8:	4b08      	ldr	r3, [pc, #32]	; (4021fc <_init_chip+0x68>)
  4021da:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	_fpu_enable();
	hri_efc_write_EEFC_FMR_FWS_bf(EFC, CONF_EFC_WAIT_STATE);

#if CONF_DMA_ENABLE
	_pmc_enable_periph_clock(ID_XDMAC);
	_dma_init();
  4021de:	4b08      	ldr	r3, [pc, #32]	; (402200 <_init_chip+0x6c>)
  4021e0:	4798      	blx	r3

#endif
	_pmc_init();
  4021e2:	4b08      	ldr	r3, [pc, #32]	; (402204 <_init_chip+0x70>)
  4021e4:	4798      	blx	r3
}
  4021e6:	b003      	add	sp, #12
  4021e8:	f85d fb04 	ldr.w	pc, [sp], #4
  4021ec:	00401851 	.word	0x00401851
  4021f0:	e000ed00 	.word	0xe000ed00
  4021f4:	0040185f 	.word	0x0040185f
  4021f8:	400e0c00 	.word	0x400e0c00
  4021fc:	400e0600 	.word	0x400e0600
  402200:	00402d49 	.word	0x00402d49
  402204:	0040261d 	.word	0x0040261d

00402208 <_can_irq_handler>:
 * \brief CAN interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _can_irq_handler(struct _can_async_device *dev)
{
  402208:	b538      	push	{r3, r4, r5, lr}
  40220a:	4605      	mov	r5, r0
	uint32_t ir;
	ir = hri_mcan_read_IR_reg(dev->hw);
  40220c:	6803      	ldr	r3, [r0, #0]
	MCAN_CRITICAL_SECTION_LEAVE();
}

static inline hri_mcan_ir_reg_t hri_mcan_read_IR_reg(const void *const hw)
{
	return ((Mcan *)hw)->MCAN_IR;
  40220e:	6d1c      	ldr	r4, [r3, #80]	; 0x50

	if (ir & MCAN_IR_RF0N) {
  402210:	f014 0f01 	tst.w	r4, #1
  402214:	d11a      	bne.n	40224c <_can_irq_handler+0x44>
		dev->cb.rx_done(dev);
	}

	if (ir & MCAN_IR_TC) {
  402216:	f414 7f00 	tst.w	r4, #512	; 0x200
  40221a:	d11a      	bne.n	402252 <_can_irq_handler+0x4a>
		dev->cb.tx_done(dev);
	}

	if (ir & MCAN_IR_BO) {
  40221c:	f014 7f00 	tst.w	r4, #33554432	; 0x2000000
  402220:	d11b      	bne.n	40225a <_can_irq_handler+0x52>
		dev->cb.irq_handler(dev, CAN_IRQ_BO);
	}

	if (ir & MCAN_IR_EW) {
  402222:	f014 7f80 	tst.w	r4, #16777216	; 0x1000000
  402226:	d11d      	bne.n	402264 <_can_irq_handler+0x5c>
		dev->cb.irq_handler(dev, CAN_IRQ_EW);
	}

	if (ir & MCAN_IR_EP) {
  402228:	f414 0f00 	tst.w	r4, #8388608	; 0x800000
  40222c:	d008      	beq.n	402240 <_can_irq_handler+0x38>
		dev->cb.irq_handler(dev, hri_mcan_get_PSR_EP_bit(dev->hw) ? CAN_IRQ_EP : CAN_IRQ_EA);
  40222e:	68eb      	ldr	r3, [r5, #12]
  402230:	682a      	ldr	r2, [r5, #0]
	return (((Mcan *)hw)->MCAN_PSR & MCAN_PSR_EP) > 0;
  402232:	6c52      	ldr	r2, [r2, #68]	; 0x44
  402234:	f012 0f20 	tst.w	r2, #32
  402238:	d019      	beq.n	40226e <_can_irq_handler+0x66>
  40223a:	2102      	movs	r1, #2
  40223c:	4628      	mov	r0, r5
  40223e:	4798      	blx	r3
	}

	if (ir & MCAN_IR_RF0L) {
  402240:	f014 0f08 	tst.w	r4, #8
  402244:	d115      	bne.n	402272 <_can_irq_handler+0x6a>
		dev->cb.irq_handler(dev, CAN_IRQ_DO);
	}

	hri_mcan_write_IR_reg(dev->hw, ir);
  402246:	682b      	ldr	r3, [r5, #0]
	((Mcan *)hw)->MCAN_IR = data;
  402248:	651c      	str	r4, [r3, #80]	; 0x50
  40224a:	bd38      	pop	{r3, r4, r5, pc}
		dev->cb.rx_done(dev);
  40224c:	6883      	ldr	r3, [r0, #8]
  40224e:	4798      	blx	r3
  402250:	e7e1      	b.n	402216 <_can_irq_handler+0xe>
		dev->cb.tx_done(dev);
  402252:	686b      	ldr	r3, [r5, #4]
  402254:	4628      	mov	r0, r5
  402256:	4798      	blx	r3
  402258:	e7e0      	b.n	40221c <_can_irq_handler+0x14>
		dev->cb.irq_handler(dev, CAN_IRQ_BO);
  40225a:	68eb      	ldr	r3, [r5, #12]
  40225c:	2103      	movs	r1, #3
  40225e:	4628      	mov	r0, r5
  402260:	4798      	blx	r3
  402262:	e7de      	b.n	402222 <_can_irq_handler+0x1a>
		dev->cb.irq_handler(dev, CAN_IRQ_EW);
  402264:	68eb      	ldr	r3, [r5, #12]
  402266:	2100      	movs	r1, #0
  402268:	4628      	mov	r0, r5
  40226a:	4798      	blx	r3
  40226c:	e7dc      	b.n	402228 <_can_irq_handler+0x20>
		dev->cb.irq_handler(dev, hri_mcan_get_PSR_EP_bit(dev->hw) ? CAN_IRQ_EP : CAN_IRQ_EA);
  40226e:	2101      	movs	r1, #1
  402270:	e7e4      	b.n	40223c <_can_irq_handler+0x34>
		dev->cb.irq_handler(dev, CAN_IRQ_DO);
  402272:	68eb      	ldr	r3, [r5, #12]
  402274:	2104      	movs	r1, #4
  402276:	4628      	mov	r0, r5
  402278:	4798      	blx	r3
  40227a:	e7e4      	b.n	402246 <_can_irq_handler+0x3e>

0040227c <MCAN1_INT0_Handler>:

/**
 * \internal CAN interrupt handler
 */
void MCAN1_INT0_Handler(void)
{
  40227c:	b508      	push	{r3, lr}
	_can_irq_handler(_can1_dev);
  40227e:	4b02      	ldr	r3, [pc, #8]	; (402288 <MCAN1_INT0_Handler+0xc>)
  402280:	6a98      	ldr	r0, [r3, #40]	; 0x28
  402282:	4b02      	ldr	r3, [pc, #8]	; (40228c <MCAN1_INT0_Handler+0x10>)
  402284:	4798      	blx	r3
  402286:	bd08      	pop	{r3, pc}
  402288:	20400348 	.word	0x20400348
  40228c:	00402209 	.word	0x00402209

00402290 <_ffs>:
};
#endif

/* Find the first bit set */
static int _ffs(uint32_t *v, uint8_t len)
{
  402290:	b430      	push	{r4, r5}
	uint32_t i, j, bit;

	for (i = 0; i < len; i++) {
  402292:	2500      	movs	r5, #0
  402294:	428d      	cmp	r5, r1
  402296:	d210      	bcs.n	4022ba <_ffs+0x2a>
  402298:	2201      	movs	r2, #1
  40229a:	2300      	movs	r3, #0
		bit = 1;
		for (j = 0; j < sizeof(uint32_t) * 8; j++) {
  40229c:	2b1f      	cmp	r3, #31
  40229e:	d80a      	bhi.n	4022b6 <_ffs+0x26>
			if (v[i] & bit) {
  4022a0:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
  4022a4:	4222      	tst	r2, r4
  4022a6:	d102      	bne.n	4022ae <_ffs+0x1e>
				return i * 32 + j;
			}
			bit <<= 1;
  4022a8:	0052      	lsls	r2, r2, #1
		for (j = 0; j < sizeof(uint32_t) * 8; j++) {
  4022aa:	3301      	adds	r3, #1
  4022ac:	e7f6      	b.n	40229c <_ffs+0xc>
				return i * 32 + j;
  4022ae:	eb03 1045 	add.w	r0, r3, r5, lsl #5
		}
	}

	return -1;
}
  4022b2:	bc30      	pop	{r4, r5}
  4022b4:	4770      	bx	lr
	for (i = 0; i < len; i++) {
  4022b6:	3501      	adds	r5, #1
  4022b8:	e7ec      	b.n	402294 <_ffs+0x4>
	return -1;
  4022ba:	f04f 30ff 	mov.w	r0, #4294967295
  4022be:	e7f8      	b.n	4022b2 <_ffs+0x22>

004022c0 <_ext_irq_handler>:

/**
 * \brief External interrupt handler
 */
static void _ext_irq_handler(void)
{
  4022c0:	b510      	push	{r4, lr}
  4022c2:	b086      	sub	sp, #24
	uint32_t flag_total = 0, flags[5] = {
  4022c4:	2300      	movs	r3, #0
  4022c6:	9301      	str	r3, [sp, #4]
  4022c8:	9302      	str	r3, [sp, #8]
  4022ca:	9303      	str	r3, [sp, #12]
  4022cc:	9304      	str	r3, [sp, #16]
  4022ce:	9305      	str	r3, [sp, #20]
	                             0,
	                         };
	int pos;

	ASSERT(callback);
  4022d0:	4b28      	ldr	r3, [pc, #160]	; (402374 <_ext_irq_handler+0xb4>)
  4022d2:	6818      	ldr	r0, [r3, #0]
  4022d4:	22f8      	movs	r2, #248	; 0xf8
  4022d6:	4928      	ldr	r1, [pc, #160]	; (402378 <_ext_irq_handler+0xb8>)
  4022d8:	3000      	adds	r0, #0
  4022da:	bf18      	it	ne
  4022dc:	2001      	movne	r0, #1
  4022de:	4b27      	ldr	r3, [pc, #156]	; (40237c <_ext_irq_handler+0xbc>)
  4022e0:	4798      	blx	r3
	return ((Pio *)hw)->PIO_ISR;
  4022e2:	4b27      	ldr	r3, [pc, #156]	; (402380 <_ext_irq_handler+0xc0>)
  4022e4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  4022e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48

#if CONF_EXTIRQ_0_ENABLE == 1 && defined(PIOA)
	flags[0] = hri_pio_read_ISR_reg(PIOA);
	flags[0] &= hri_pio_read_IMR_reg(PIOA);
  4022e8:	4013      	ands	r3, r2
  4022ea:	9301      	str	r3, [sp, #4]
	return ((Pio *)hw)->PIO_ISR;
  4022ec:	4a25      	ldr	r2, [pc, #148]	; (402384 <_ext_irq_handler+0xc4>)
  4022ee:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  4022f0:	6c92      	ldr	r2, [r2, #72]	; 0x48
	flag_total |= flags[0];
#endif

#if CONF_EXTIRQ_1_ENABLE == 1 && defined(PIOB)
	flags[1] = hri_pio_read_ISR_reg(PIOB);
	flags[1] &= hri_pio_read_IMR_reg(PIOB);
  4022f2:	400a      	ands	r2, r1
  4022f4:	9202      	str	r2, [sp, #8]
	flag_total |= flags[1];
  4022f6:	4313      	orrs	r3, r2
	return ((Pio *)hw)->PIO_ISR;
  4022f8:	4923      	ldr	r1, [pc, #140]	; (402388 <_ext_irq_handler+0xc8>)
  4022fa:	6cca      	ldr	r2, [r1, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  4022fc:	6c89      	ldr	r1, [r1, #72]	; 0x48
	flag_total |= flags[2];
#endif

#if CONF_EXTIRQ_3_ENABLE == 1 && defined(PIOD)
	flags[3] = hri_pio_read_ISR_reg(PIOD);
	flags[3] &= hri_pio_read_IMR_reg(PIOD);
  4022fe:	400a      	ands	r2, r1
  402300:	9204      	str	r2, [sp, #16]
	flag_total |= flags[3];
  402302:	4313      	orrs	r3, r2
	flags[4] = hri_pio_read_ISR_reg(PIOE);
	flags[4] &= hri_pio_read_IMR_reg(PIOE);
	flag_total |= flags[4];
#endif

	while (flag_total) {
  402304:	e02c      	b.n	402360 <_ext_irq_handler+0xa0>
		pos = _ffs(flags, 5);
		while (-1 != pos) {
			callback(pos);
  402306:	4b1b      	ldr	r3, [pc, #108]	; (402374 <_ext_irq_handler+0xb4>)
  402308:	681b      	ldr	r3, [r3, #0]
  40230a:	4620      	mov	r0, r4
  40230c:	4798      	blx	r3

			flags[pos >> 5] &= ~(1 << (pos & 31));
  40230e:	1163      	asrs	r3, r4, #5
  402310:	f004 041f 	and.w	r4, r4, #31
  402314:	2201      	movs	r2, #1
  402316:	fa02 f404 	lsl.w	r4, r2, r4
  40231a:	aa06      	add	r2, sp, #24
  40231c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  402320:	f853 2c14 	ldr.w	r2, [r3, #-20]
  402324:	ea22 0204 	bic.w	r2, r2, r4
  402328:	f843 2c14 	str.w	r2, [r3, #-20]
			pos = _ffs(flags, 5);
  40232c:	2105      	movs	r1, #5
  40232e:	a801      	add	r0, sp, #4
  402330:	4b16      	ldr	r3, [pc, #88]	; (40238c <_ext_irq_handler+0xcc>)
  402332:	4798      	blx	r3
  402334:	4604      	mov	r4, r0
		while (-1 != pos) {
  402336:	f1b4 3fff 	cmp.w	r4, #4294967295
  40233a:	d1e4      	bne.n	402306 <_ext_irq_handler+0x46>
	return ((Pio *)hw)->PIO_ISR;
  40233c:	4a10      	ldr	r2, [pc, #64]	; (402380 <_ext_irq_handler+0xc0>)
  40233e:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  402340:	6c93      	ldr	r3, [r2, #72]	; 0x48
		}
		flag_total = 0;

#if CONF_EXTIRQ_0_ENABLE == 1 && defined(PIOA)
		flags[0] = hri_pio_read_ISR_reg(PIOA);
		flags[0] &= hri_pio_read_IMR_reg(PIOA);
  402342:	400b      	ands	r3, r1
  402344:	9301      	str	r3, [sp, #4]
	return ((Pio *)hw)->PIO_ISR;
  402346:	490f      	ldr	r1, [pc, #60]	; (402384 <_ext_irq_handler+0xc4>)
  402348:	6cc8      	ldr	r0, [r1, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  40234a:	6c8a      	ldr	r2, [r1, #72]	; 0x48
		flag_total |= flags[0];
#endif

#if CONF_EXTIRQ_1_ENABLE == 1 && defined(PIOB)
		flags[1] = hri_pio_read_ISR_reg(PIOB);
		flags[1] &= hri_pio_read_IMR_reg(PIOB);
  40234c:	4002      	ands	r2, r0
  40234e:	9202      	str	r2, [sp, #8]
		flag_total |= flags[1];
  402350:	4313      	orrs	r3, r2
	return ((Pio *)hw)->PIO_ISR;
  402352:	f501 6180 	add.w	r1, r1, #1024	; 0x400
  402356:	6cc8      	ldr	r0, [r1, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  402358:	6c8a      	ldr	r2, [r1, #72]	; 0x48
		flag_total |= flags[2];
#endif

#if CONF_EXTIRQ_3_ENABLE == 1 && defined(PIOD)
		flags[3] = hri_pio_read_ISR_reg(PIOD);
		flags[3] &= hri_pio_read_IMR_reg(PIOD);
  40235a:	4002      	ands	r2, r0
  40235c:	9204      	str	r2, [sp, #16]
		flag_total |= flags[3];
  40235e:	4313      	orrs	r3, r2
	while (flag_total) {
  402360:	b12b      	cbz	r3, 40236e <_ext_irq_handler+0xae>
		pos = _ffs(flags, 5);
  402362:	2105      	movs	r1, #5
  402364:	a801      	add	r0, sp, #4
  402366:	4b09      	ldr	r3, [pc, #36]	; (40238c <_ext_irq_handler+0xcc>)
  402368:	4798      	blx	r3
  40236a:	4604      	mov	r4, r0
		while (-1 != pos) {
  40236c:	e7e3      	b.n	402336 <_ext_irq_handler+0x76>
		flags[4] = hri_pio_read_ISR_reg(PIOE);
		flags[4] &= hri_pio_read_IMR_reg(PIOE);
		flag_total |= flags[4];
#endif
	}
}
  40236e:	b006      	add	sp, #24
  402370:	bd10      	pop	{r4, pc}
  402372:	bf00      	nop
  402374:	20400374 	.word	0x20400374
  402378:	00407978 	.word	0x00407978
  40237c:	00401dc9 	.word	0x00401dc9
  402380:	400e0e00 	.word	0x400e0e00
  402384:	400e1000 	.word	0x400e1000
  402388:	400e1400 	.word	0x400e1400
  40238c:	00402291 	.word	0x00402291

00402390 <_pio_get_hardware_index>:
{
  402390:	b510      	push	{r4, lr}
	ASSERT(hw);
  402392:	4604      	mov	r4, r0
  402394:	22d2      	movs	r2, #210	; 0xd2
  402396:	4905      	ldr	r1, [pc, #20]	; (4023ac <_pio_get_hardware_index+0x1c>)
  402398:	3000      	adds	r0, #0
  40239a:	bf18      	it	ne
  40239c:	2001      	movne	r0, #1
  40239e:	4b04      	ldr	r3, [pc, #16]	; (4023b0 <_pio_get_hardware_index+0x20>)
  4023a0:	4798      	blx	r3
	return ((uint32_t)hw - (uint32_t)PIOA) >> 9;
  4023a2:	4804      	ldr	r0, [pc, #16]	; (4023b4 <_pio_get_hardware_index+0x24>)
  4023a4:	4420      	add	r0, r4
}
  4023a6:	f3c0 2047 	ubfx	r0, r0, #9, #8
  4023aa:	bd10      	pop	{r4, pc}
  4023ac:	00407978 	.word	0x00407978
  4023b0:	00401dc9 	.word	0x00401dc9
  4023b4:	bff1f200 	.word	0xbff1f200

004023b8 <_pio_get_index>:
{
  4023b8:	b510      	push	{r4, lr}
	ASSERT(hw);
  4023ba:	4604      	mov	r4, r0
  4023bc:	22e0      	movs	r2, #224	; 0xe0
  4023be:	490d      	ldr	r1, [pc, #52]	; (4023f4 <_pio_get_index+0x3c>)
  4023c0:	3000      	adds	r0, #0
  4023c2:	bf18      	it	ne
  4023c4:	2001      	movne	r0, #1
  4023c6:	4b0c      	ldr	r3, [pc, #48]	; (4023f8 <_pio_get_index+0x40>)
  4023c8:	4798      	blx	r3
	uint8_t offset = _pio_get_hardware_index(hw);
  4023ca:	4620      	mov	r0, r4
  4023cc:	4b0b      	ldr	r3, [pc, #44]	; (4023fc <_pio_get_index+0x44>)
  4023ce:	4798      	blx	r3
	for (i = 0; i < ARRAY_SIZE(_ext_irq); i++) {
  4023d0:	2300      	movs	r3, #0
  4023d2:	2b02      	cmp	r3, #2
  4023d4:	d80b      	bhi.n	4023ee <_pio_get_index+0x36>
		if (_ext_irq[i].number == offset) {
  4023d6:	ebc3 01c3 	rsb	r1, r3, r3, lsl #3
  4023da:	008a      	lsls	r2, r1, #2
  4023dc:	4908      	ldr	r1, [pc, #32]	; (402400 <_pio_get_index+0x48>)
  4023de:	5c8a      	ldrb	r2, [r1, r2]
  4023e0:	4290      	cmp	r0, r2
  4023e2:	d002      	beq.n	4023ea <_pio_get_index+0x32>
	for (i = 0; i < ARRAY_SIZE(_ext_irq); i++) {
  4023e4:	3301      	adds	r3, #1
  4023e6:	b2db      	uxtb	r3, r3
  4023e8:	e7f3      	b.n	4023d2 <_pio_get_index+0x1a>
			return i;
  4023ea:	b258      	sxtb	r0, r3
  4023ec:	bd10      	pop	{r4, pc}
	return ERR_INVALID_DATA;
  4023ee:	f04f 30ff 	mov.w	r0, #4294967295
}
  4023f2:	bd10      	pop	{r4, pc}
  4023f4:	00407978 	.word	0x00407978
  4023f8:	00401dc9 	.word	0x00401dc9
  4023fc:	00402391 	.word	0x00402391
  402400:	0040791c 	.word	0x0040791c

00402404 <_pio_init>:
 * \return The status of instance initial
 * \retval ERR_NONE Initial status OK
 * \retval ERR_DENIED No need to initial
 */
static int32_t _pio_init(void *const hw)
{
  402404:	b538      	push	{r3, r4, r5, lr}
	int8_t i;

	ASSERT(hw);
  402406:	4604      	mov	r4, r0
  402408:	f44f 72af 	mov.w	r2, #350	; 0x15e
  40240c:	4929      	ldr	r1, [pc, #164]	; (4024b4 <_pio_init+0xb0>)
  40240e:	3000      	adds	r0, #0
  402410:	bf18      	it	ne
  402412:	2001      	movne	r0, #1
  402414:	4b28      	ldr	r3, [pc, #160]	; (4024b8 <_pio_init+0xb4>)
  402416:	4798      	blx	r3

	i = _pio_get_index(hw);
  402418:	4620      	mov	r0, r4
  40241a:	4b28      	ldr	r3, [pc, #160]	; (4024bc <_pio_init+0xb8>)
  40241c:	4798      	blx	r3
	if (i < 0) {
  40241e:	2800      	cmp	r0, #0
  402420:	db43      	blt.n	4024aa <_pio_init+0xa6>
		return ERR_DENIED;
	}

	hri_pio_set_AIMMR_reg(hw, _ext_irq[i].add_irq_enable);
  402422:	4d27      	ldr	r5, [pc, #156]	; (4024c0 <_pio_init+0xbc>)
  402424:	00c2      	lsls	r2, r0, #3
  402426:	1a11      	subs	r1, r2, r0
  402428:	008b      	lsls	r3, r1, #2
  40242a:	442b      	add	r3, r5
  40242c:	6899      	ldr	r1, [r3, #8]
	((Pio *)hw)->PIO_AIMER = mask;
  40242e:	f8c4 10b0 	str.w	r1, [r4, #176]	; 0xb0
	hri_pio_clear_ELSR_reg(hw, _ext_irq[i].esr);
  402432:	68d9      	ldr	r1, [r3, #12]
	((Pio *)hw)->PIO_ESR = mask;
  402434:	f8c4 10c0 	str.w	r1, [r4, #192]	; 0xc0
	hri_pio_set_ELSR_reg(hw, _ext_irq[i].lsr);
  402438:	6919      	ldr	r1, [r3, #16]
	((Pio *)hw)->PIO_LSR = mask;
  40243a:	f8c4 10c4 	str.w	r1, [r4, #196]	; 0xc4
	hri_pio_clear_FRLHSR_reg(hw, _ext_irq[i].fellsr);
  40243e:	699b      	ldr	r3, [r3, #24]
	((Pio *)hw)->PIO_FELLSR = mask;
  402440:	f8c4 30d0 	str.w	r3, [r4, #208]	; 0xd0
	hri_pio_set_FRLHSR_reg(hw, _ext_irq[i].rehlsr);
  402444:	1a10      	subs	r0, r2, r0
  402446:	0083      	lsls	r3, r0, #2
  402448:	442b      	add	r3, r5
  40244a:	695b      	ldr	r3, [r3, #20]
	((Pio *)hw)->PIO_REHLSR = mask;
  40244c:	f8c4 30d4 	str.w	r3, [r4, #212]	; 0xd4

	i = _pio_irq_n[_pio_get_hardware_index(hw)];
  402450:	4620      	mov	r0, r4
  402452:	4b1c      	ldr	r3, [pc, #112]	; (4024c4 <_pio_init+0xc0>)
  402454:	4798      	blx	r3
  402456:	4428      	add	r0, r5
  402458:	f990 3054 	ldrsb.w	r3, [r0, #84]	; 0x54
  if ((int32_t)(IRQn) >= 0)
  40245c:	2b00      	cmp	r3, #0
  40245e:	db0c      	blt.n	40247a <_pio_init+0x76>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402460:	095a      	lsrs	r2, r3, #5
  402462:	f003 001f 	and.w	r0, r3, #31
  402466:	2101      	movs	r1, #1
  402468:	4081      	lsls	r1, r0
  40246a:	3220      	adds	r2, #32
  40246c:	4816      	ldr	r0, [pc, #88]	; (4024c8 <_pio_init+0xc4>)
  40246e:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  402472:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  402476:	f3bf 8f6f 	isb	sy
  if ((int32_t)(IRQn) >= 0)
  40247a:	2b00      	cmp	r3, #0
  40247c:	db08      	blt.n	402490 <_pio_init+0x8c>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40247e:	095a      	lsrs	r2, r3, #5
  402480:	f003 001f 	and.w	r0, r3, #31
  402484:	2101      	movs	r1, #1
  402486:	4081      	lsls	r1, r0
  402488:	3260      	adds	r2, #96	; 0x60
  40248a:	480f      	ldr	r0, [pc, #60]	; (4024c8 <_pio_init+0xc4>)
  40248c:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
  if ((int32_t)(IRQn) >= 0)
  402490:	2b00      	cmp	r3, #0
  402492:	db0d      	blt.n	4024b0 <_pio_init+0xac>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402494:	0959      	lsrs	r1, r3, #5
  402496:	f003 031f 	and.w	r3, r3, #31
  40249a:	2201      	movs	r2, #1
  40249c:	fa02 f303 	lsl.w	r3, r2, r3
  4024a0:	4a09      	ldr	r2, [pc, #36]	; (4024c8 <_pio_init+0xc4>)
  4024a2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	NVIC_DisableIRQ((IRQn_Type)i);
	NVIC_ClearPendingIRQ((IRQn_Type)i);
	NVIC_EnableIRQ((IRQn_Type)i);

	return ERR_NONE;
  4024a6:	2000      	movs	r0, #0
  4024a8:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_DENIED;
  4024aa:	f06f 0010 	mvn.w	r0, #16
  4024ae:	bd38      	pop	{r3, r4, r5, pc}
	return ERR_NONE;
  4024b0:	2000      	movs	r0, #0
}
  4024b2:	bd38      	pop	{r3, r4, r5, pc}
  4024b4:	00407978 	.word	0x00407978
  4024b8:	00401dc9 	.word	0x00401dc9
  4024bc:	004023b9 	.word	0x004023b9
  4024c0:	0040791c 	.word	0x0040791c
  4024c4:	00402391 	.word	0x00402391
  4024c8:	e000e100 	.word	0xe000e100

004024cc <PIOD_Handler>:
{
  4024cc:	b508      	push	{r3, lr}
	_ext_irq_handler();
  4024ce:	4b01      	ldr	r3, [pc, #4]	; (4024d4 <PIOD_Handler+0x8>)
  4024d0:	4798      	blx	r3
  4024d2:	bd08      	pop	{r3, pc}
  4024d4:	004022c1 	.word	0x004022c1

004024d8 <PIOB_Handler>:
{
  4024d8:	b508      	push	{r3, lr}
	_ext_irq_handler();
  4024da:	4b01      	ldr	r3, [pc, #4]	; (4024e0 <PIOB_Handler+0x8>)
  4024dc:	4798      	blx	r3
  4024de:	bd08      	pop	{r3, pc}
  4024e0:	004022c1 	.word	0x004022c1

004024e4 <PIOA_Handler>:
{
  4024e4:	b508      	push	{r3, lr}
	_ext_irq_handler();
  4024e6:	4b01      	ldr	r3, [pc, #4]	; (4024ec <PIOA_Handler+0x8>)
  4024e8:	4798      	blx	r3
  4024ea:	bd08      	pop	{r3, pc}
  4024ec:	004022c1 	.word	0x004022c1

004024f0 <_ext_irq_init>:

int32_t _ext_irq_init(void (*cb)(const uint32_t pin))
{
  4024f0:	b538      	push	{r3, r4, r5, lr}
  4024f2:	4605      	mov	r5, r0

#if CONF_EXTIRQ_0_ENABLE == 1 && defined(PIOA)
	_pio_init(PIOA);
  4024f4:	4805      	ldr	r0, [pc, #20]	; (40250c <_ext_irq_init+0x1c>)
  4024f6:	4c06      	ldr	r4, [pc, #24]	; (402510 <_ext_irq_init+0x20>)
  4024f8:	47a0      	blx	r4
#endif

#if CONF_EXTIRQ_1_ENABLE == 1 && defined(PIOB)
	_pio_init(PIOB);
  4024fa:	4806      	ldr	r0, [pc, #24]	; (402514 <_ext_irq_init+0x24>)
  4024fc:	47a0      	blx	r4
#if CONF_EXTIRQ_2_ENABLE == 1 && defined(PIOC)
	_pio_init(PIOC);
#endif

#if CONF_EXTIRQ_3_ENABLE == 1 && defined(PIOD)
	_pio_init(PIOD);
  4024fe:	4806      	ldr	r0, [pc, #24]	; (402518 <_ext_irq_init+0x28>)
  402500:	47a0      	blx	r4

#if CONF_EXTIRQ_4_ENABLE == 1 && defined(PIOE)
	_pio_init(PIOE);
#endif

	callback = cb;
  402502:	4b06      	ldr	r3, [pc, #24]	; (40251c <_ext_irq_init+0x2c>)
  402504:	601d      	str	r5, [r3, #0]

	return ERR_NONE;
}
  402506:	2000      	movs	r0, #0
  402508:	bd38      	pop	{r3, r4, r5, pc}
  40250a:	bf00      	nop
  40250c:	400e0e00 	.word	0x400e0e00
  402510:	00402405 	.word	0x00402405
  402514:	400e1000 	.word	0x400e1000
  402518:	400e1400 	.word	0x400e1400
  40251c:	20400374 	.word	0x20400374

00402520 <_ext_irq_enable>:

	return ERR_NONE;
}

int32_t _ext_irq_enable(const uint32_t pin, const bool enable)
{
  402520:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402524:	4604      	mov	r4, r0
  402526:	460f      	mov	r7, r1
	void *   hw   = PIOA;
	uint32_t temp = 0;

	ASSERT(pin < 160);
  402528:	f8df 8050 	ldr.w	r8, [pc, #80]	; 40257c <_ext_irq_enable+0x5c>
  40252c:	f240 12ab 	movw	r2, #427	; 0x1ab
  402530:	4641      	mov	r1, r8
  402532:	289f      	cmp	r0, #159	; 0x9f
  402534:	bf8c      	ite	hi
  402536:	2000      	movhi	r0, #0
  402538:	2001      	movls	r0, #1
  40253a:	4e0e      	ldr	r6, [pc, #56]	; (402574 <_ext_irq_enable+0x54>)
  40253c:	47b0      	blx	r6

	hw   = _get_hardware_instance(pin);
  40253e:	b2e5      	uxtb	r5, r4
	ASSERT(pin < 160);
  402540:	22c3      	movs	r2, #195	; 0xc3
  402542:	4641      	mov	r1, r8
  402544:	2d9f      	cmp	r5, #159	; 0x9f
  402546:	bf8c      	ite	hi
  402548:	2000      	movhi	r0, #0
  40254a:	2001      	movls	r0, #1
  40254c:	47b0      	blx	r6
	return (void *)((uint32_t)PIOA + (pin >> 5) * 0x200);
  40254e:	096d      	lsrs	r5, r5, #5
  402550:	4b09      	ldr	r3, [pc, #36]	; (402578 <_ext_irq_enable+0x58>)
  402552:	eb03 2545 	add.w	r5, r3, r5, lsl #9
	temp = pin & 31;
  402556:	f004 041f 	and.w	r4, r4, #31

	if (enable) {
  40255a:	b937      	cbnz	r7, 40256a <_ext_irq_enable+0x4a>
		hri_pio_set_IMR_reg(hw, 1ul << temp);
	} else {
		hri_pio_clear_IMR_reg(hw, 1ul << temp);
  40255c:	2301      	movs	r3, #1
  40255e:	fa03 f404 	lsl.w	r4, r3, r4
	((Pio *)hw)->PIO_IDR = mask;
  402562:	646c      	str	r4, [r5, #68]	; 0x44
	}

	return ERR_NONE;
}
  402564:	2000      	movs	r0, #0
  402566:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		hri_pio_set_IMR_reg(hw, 1ul << temp);
  40256a:	2301      	movs	r3, #1
  40256c:	fa03 f404 	lsl.w	r4, r3, r4
	((Pio *)hw)->PIO_IER = mask;
  402570:	642c      	str	r4, [r5, #64]	; 0x40
  402572:	e7f7      	b.n	402564 <_ext_irq_enable+0x44>
  402574:	00401dc9 	.word	0x00401dc9
  402578:	400e0e00 	.word	0x400e0e00
  40257c:	00407978 	.word	0x00407978

00402580 <_pmc_init_sources>:
	PMC_CRITICAL_SECTION_LEAVE();
}

static inline hri_pmc_ckgr_mor_reg_t hri_pmc_read_CKGR_MOR_reg(const void *const hw)
{
	return ((Pmc *)hw)->CKGR_MOR;
  402580:	490e      	ldr	r1, [pc, #56]	; (4025bc <_pmc_init_sources+0x3c>)
  402582:	6a0a      	ldr	r2, [r1, #32]
	/* Enable Main XTAL oscillator */
	data = hri_pmc_read_CKGR_MOR_reg(PMC) & ~CKGR_MOR_MOSCXTEN;
	data |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY | CKGR_MOR_MOSCSEL;
	hri_pmc_write_CKGR_MOR_reg(PMC, data);
#else
	data = hri_pmc_read_CKGR_MOR_reg(PMC) & ~CKGR_MOR_MOSCXTBY;
  402584:	f022 0202 	bic.w	r2, r2, #2
	data |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCXTST(CONF_XOSC20M_STARTUP_TIME);
  402588:	4b0d      	ldr	r3, [pc, #52]	; (4025c0 <_pmc_init_sources+0x40>)
  40258a:	4313      	orrs	r3, r2
	((Pmc *)hw)->CKGR_MOR = data;
  40258c:	620b      	str	r3, [r1, #32]
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MOSCXTS) > 0;
  40258e:	4b0b      	ldr	r3, [pc, #44]	; (4025bc <_pmc_init_sources+0x3c>)
  402590:	6e9b      	ldr	r3, [r3, #104]	; 0x68
	hri_pmc_write_CKGR_MOR_reg(PMC, data);
	while (!hri_pmc_get_SR_MOSCXTS_bit(PMC)) {
  402592:	f013 0f01 	tst.w	r3, #1
  402596:	d0fa      	beq.n	40258e <_pmc_init_sources+0xe>
	((Pmc *)hw)->CKGR_MOR |= mask;
  402598:	4b08      	ldr	r3, [pc, #32]	; (4025bc <_pmc_init_sources+0x3c>)
  40259a:	6a19      	ldr	r1, [r3, #32]
  40259c:	4a09      	ldr	r2, [pc, #36]	; (4025c4 <_pmc_init_sources+0x44>)
  40259e:	430a      	orrs	r2, r1
  4025a0:	621a      	str	r2, [r3, #32]

static inline void hri_pmc_write_CKGR_PLLAR_MULA_bf(const void *const hw, hri_pmc_ckgr_pllar_reg_t data)
{
	uint32_t tmp;
	PMC_CRITICAL_SECTION_ENTER();
	tmp = ((Pmc *)hw)->CKGR_PLLAR;
  4025a2:	6a99      	ldr	r1, [r3, #40]	; 0x28
	tmp &= ~CKGR_PLLAR_MULA_Msk;
  4025a4:	4a08      	ldr	r2, [pc, #32]	; (4025c8 <_pmc_init_sources+0x48>)
  4025a6:	400a      	ands	r2, r1
	tmp |= CKGR_PLLAR_MULA(data);
	((Pmc *)hw)->CKGR_PLLAR = tmp;
  4025a8:	629a      	str	r2, [r3, #40]	; 0x28
}

static inline void hri_pmc_write_CKGR_PLLAR_reg(const void *const hw, hri_pmc_ckgr_pllar_reg_t data)
{
	PMC_CRITICAL_SECTION_ENTER();
	((Pmc *)hw)->CKGR_PLLAR = data;
  4025aa:	4a08      	ldr	r2, [pc, #32]	; (4025cc <_pmc_init_sources+0x4c>)
  4025ac:	629a      	str	r2, [r3, #40]	; 0x28
	return (((Pmc *)hw)->PMC_SR & PMC_SR_LOCKA) > 0;
  4025ae:	4b03      	ldr	r3, [pc, #12]	; (4025bc <_pmc_init_sources+0x3c>)
  4025b0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
#if (CONF_PLLACK_ENABLE == 1)
	data = CKGR_PLLAR_MULA(CONF_PLLACK_MUL - 1) | CKGR_PLLAR_DIVA(CONF_PLLACK_DIV) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
	/* Stop PLL first */
	hri_pmc_write_CKGR_PLLAR_MULA_bf(PMC, 0);
	hri_pmc_write_CKGR_PLLAR_reg(PMC, (CKGR_PLLAR_ONE | data));
	while (!hri_pmc_get_SR_LOCKA_bit(PMC)) {
  4025b2:	f013 0f02 	tst.w	r3, #2
  4025b6:	d0fa      	beq.n	4025ae <_pmc_init_sources+0x2e>
#if (CONF_CLK_CFDEN_ENABLE == 1)
	/* Enable main clock failure detection */
	hri_pmc_set_CKGR_MOR_CFDEN_bit(PMC);
#endif
#endif
}
  4025b8:	4770      	bx	lr
  4025ba:	bf00      	nop
  4025bc:	400e0600 	.word	0x400e0600
  4025c0:	00373e01 	.word	0x00373e01
  4025c4:	01370000 	.word	0x01370000
  4025c8:	f800ffff 	.word	0xf800ffff
  4025cc:	20183f01 	.word	0x20183f01

004025d0 <_pmc_init_master_clock>:

static inline void hri_pmc_write_MCKR_PRES_bf(const void *const hw, hri_pmc_mckr_reg_t data)
{
	uint32_t tmp;
	PMC_CRITICAL_SECTION_ENTER();
	tmp = ((Pmc *)hw)->PMC_MCKR;
  4025d0:	4a11      	ldr	r2, [pc, #68]	; (402618 <_pmc_init_master_clock+0x48>)
  4025d2:	6b13      	ldr	r3, [r2, #48]	; 0x30
	tmp &= ~PMC_MCKR_PRES_Msk;
  4025d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
	tmp |= PMC_MCKR_PRES(data);
	((Pmc *)hw)->PMC_MCKR = tmp;
  4025d8:	6313      	str	r3, [r2, #48]	; 0x30
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MCKRDY) > 0;
  4025da:	4b0f      	ldr	r3, [pc, #60]	; (402618 <_pmc_init_master_clock+0x48>)
  4025dc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
		/* Wait until master clock is ready */
	}
#elif ((CONF_CLK_GEN_MCKR_SRC == CLK_SRC_OPTION_PLLACK) || (CONF_CLK_GEN_MCKR_SRC == CLK_SRC_OPTION_UPLLCKDIV))
	hri_pmc_write_MCKR_PRES_bf(PMC, CONF_MCKR_PRESC);
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
  4025de:	f013 0f08 	tst.w	r3, #8
  4025e2:	d0fa      	beq.n	4025da <_pmc_init_master_clock+0xa>

static inline void hri_pmc_write_MCKR_MDIV_bf(const void *const hw, hri_pmc_mckr_reg_t data)
{
	uint32_t tmp;
	PMC_CRITICAL_SECTION_ENTER();
	tmp = ((Pmc *)hw)->PMC_MCKR;
  4025e4:	4a0c      	ldr	r2, [pc, #48]	; (402618 <_pmc_init_master_clock+0x48>)
  4025e6:	6b13      	ldr	r3, [r2, #48]	; 0x30
	tmp &= ~PMC_MCKR_MDIV_Msk;
  4025e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
	tmp |= PMC_MCKR_MDIV(data);
  4025ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
	((Pmc *)hw)->PMC_MCKR = tmp;
  4025f0:	6313      	str	r3, [r2, #48]	; 0x30
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MCKRDY) > 0;
  4025f2:	4b09      	ldr	r3, [pc, #36]	; (402618 <_pmc_init_master_clock+0x48>)
  4025f4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
		/* Wait until master clock is ready */
	}
	hri_pmc_write_MCKR_MDIV_bf(PMC, CONF_MCK_DIV);
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
  4025f6:	f013 0f08 	tst.w	r3, #8
  4025fa:	d0fa      	beq.n	4025f2 <_pmc_init_master_clock+0x22>
	tmp = ((Pmc *)hw)->PMC_MCKR;
  4025fc:	4a06      	ldr	r2, [pc, #24]	; (402618 <_pmc_init_master_clock+0x48>)
  4025fe:	6b13      	ldr	r3, [r2, #48]	; 0x30
	tmp &= ~PMC_MCKR_CSS_Msk;
  402600:	f023 0303 	bic.w	r3, r3, #3
	tmp |= PMC_MCKR_CSS(data);
  402604:	f043 0302 	orr.w	r3, r3, #2
	((Pmc *)hw)->PMC_MCKR = tmp;
  402608:	6313      	str	r3, [r2, #48]	; 0x30
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MCKRDY) > 0;
  40260a:	4b03      	ldr	r3, [pc, #12]	; (402618 <_pmc_init_master_clock+0x48>)
  40260c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
		/* Wait until master clock is ready */
	}
	hri_pmc_write_MCKR_CSS_bf(PMC, CONF_CLK_GEN_MCKR_SRC);
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
  40260e:	f013 0f08 	tst.w	r3, #8
  402612:	d0fa      	beq.n	40260a <_pmc_init_master_clock+0x3a>
		/* Wait until master clock is ready */
	}
#endif
#endif
}
  402614:	4770      	bx	lr
  402616:	bf00      	nop
  402618:	400e0600 	.word	0x400e0600

0040261c <_pmc_init>:
/**
 * \brief Initializes cortex M7 core clock
 *
 */
void _pmc_init(void)
{
  40261c:	b508      	push	{r3, lr}
	_pmc_init_sources();
  40261e:	4b02      	ldr	r3, [pc, #8]	; (402628 <_pmc_init+0xc>)
  402620:	4798      	blx	r3
	_pmc_init_master_clock();
  402622:	4b02      	ldr	r3, [pc, #8]	; (40262c <_pmc_init+0x10>)
  402624:	4798      	blx	r3
  402626:	bd08      	pop	{r3, pc}
  402628:	00402581 	.word	0x00402581
  40262c:	004025d1 	.word	0x004025d1

00402630 <_pwm_get_cfg>:
 */
static const struct _pwm_cfg *_pwm_get_cfg(void *const hw)
{
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_pwms); i++) {
  402630:	2300      	movs	r3, #0
  402632:	2b01      	cmp	r3, #1
  402634:	d80f      	bhi.n	402656 <_pwm_get_cfg+0x26>
		if (_pwms[i].hw == hw) {
  402636:	ebc3 1103 	rsb	r1, r3, r3, lsl #4
  40263a:	008a      	lsls	r2, r1, #2
  40263c:	4907      	ldr	r1, [pc, #28]	; (40265c <_pwm_get_cfg+0x2c>)
  40263e:	588a      	ldr	r2, [r1, r2]
  402640:	4282      	cmp	r2, r0
  402642:	d002      	beq.n	40264a <_pwm_get_cfg+0x1a>
	for (i = 0; i < ARRAY_SIZE(_pwms); i++) {
  402644:	3301      	adds	r3, #1
  402646:	b2db      	uxtb	r3, r3
  402648:	e7f3      	b.n	402632 <_pwm_get_cfg+0x2>
			return (_pwms + i);
  40264a:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
  40264e:	009a      	lsls	r2, r3, #2
  402650:	4608      	mov	r0, r1
  402652:	4410      	add	r0, r2
  402654:	4770      	bx	lr
		}
	}

	return NULL;
  402656:	2000      	movs	r0, #0
}
  402658:	4770      	bx	lr
  40265a:	bf00      	nop
  40265c:	00407994 	.word	0x00407994

00402660 <_pwm_init_irq_param>:
/**
 * \brief Init irq param with the given pwm hardware instance
 */
static void _pwm_init_irq_param(const void *const hw, struct _pwm_device *dev)
{
	if (hw == PWM0) {
  402660:	4b06      	ldr	r3, [pc, #24]	; (40267c <_pwm_init_irq_param+0x1c>)
  402662:	4298      	cmp	r0, r3
  402664:	d003      	beq.n	40266e <_pwm_init_irq_param+0xe>
		_pwm0_dev = dev;
	}
	if (hw == PWM1) {
  402666:	4b06      	ldr	r3, [pc, #24]	; (402680 <_pwm_init_irq_param+0x20>)
  402668:	4298      	cmp	r0, r3
  40266a:	d003      	beq.n	402674 <_pwm_init_irq_param+0x14>
  40266c:	4770      	bx	lr
		_pwm0_dev = dev;
  40266e:	4b05      	ldr	r3, [pc, #20]	; (402684 <_pwm_init_irq_param+0x24>)
  402670:	6019      	str	r1, [r3, #0]
  402672:	e7f8      	b.n	402666 <_pwm_init_irq_param+0x6>
		_pwm1_dev = dev;
  402674:	4b03      	ldr	r3, [pc, #12]	; (402684 <_pwm_init_irq_param+0x24>)
  402676:	6059      	str	r1, [r3, #4]
	}
}
  402678:	e7f8      	b.n	40266c <_pwm_init_irq_param+0xc>
  40267a:	bf00      	nop
  40267c:	40020000 	.word	0x40020000
  402680:	4005c000 	.word	0x4005c000
  402684:	20400378 	.word	0x20400378

00402688 <_pwm_interrupt_handler>:
 * \internal interrupt handler for PWM
 *
 * \param[in] instance PWM instance number
 */
static void _pwm_interrupt_handler(struct _pwm_device *device)
{
  402688:	b508      	push	{r3, lr}
	if (hri_pwm_read_ISR1_reg(device->hw)) {
  40268a:	6903      	ldr	r3, [r0, #16]
	return ((Pwm *)hw)->PWM_ISR1;
  40268c:	69db      	ldr	r3, [r3, #28]
  40268e:	b113      	cbz	r3, 402696 <_pwm_interrupt_handler+0xe>
		if (NULL != device->callback.pwm_period_cb) {
  402690:	6803      	ldr	r3, [r0, #0]
  402692:	b103      	cbz	r3, 402696 <_pwm_interrupt_handler+0xe>
			device->callback.pwm_period_cb(device);
  402694:	4798      	blx	r3
  402696:	bd08      	pop	{r3, pc}

00402698 <PWM0_Handler>:

/**
 * \internal PWM interrupt handler
 */
void PWM0_Handler(void)
{
  402698:	b508      	push	{r3, lr}
	_pwm_interrupt_handler(_pwm0_dev);
  40269a:	4b02      	ldr	r3, [pc, #8]	; (4026a4 <PWM0_Handler+0xc>)
  40269c:	6818      	ldr	r0, [r3, #0]
  40269e:	4b02      	ldr	r3, [pc, #8]	; (4026a8 <PWM0_Handler+0x10>)
  4026a0:	4798      	blx	r3
  4026a2:	bd08      	pop	{r3, pc}
  4026a4:	20400378 	.word	0x20400378
  4026a8:	00402689 	.word	0x00402689

004026ac <PWM1_Handler>:

/**
 * \internal PWM interrupt handler
 */
void PWM1_Handler(void)
{
  4026ac:	b508      	push	{r3, lr}
	_pwm_interrupt_handler(_pwm1_dev);
  4026ae:	4b02      	ldr	r3, [pc, #8]	; (4026b8 <PWM1_Handler+0xc>)
  4026b0:	6858      	ldr	r0, [r3, #4]
  4026b2:	4b02      	ldr	r3, [pc, #8]	; (4026bc <PWM1_Handler+0x10>)
  4026b4:	4798      	blx	r3
  4026b6:	bd08      	pop	{r3, pc}
  4026b8:	20400378 	.word	0x20400378
  4026bc:	00402689 	.word	0x00402689

004026c0 <_pwm_init>:
}

int32_t _pwm_init(struct _pwm_device *const device, void *const hw)
{
  4026c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4026c2:	4606      	mov	r6, r0
	ASSERT(hw);
  4026c4:	460c      	mov	r4, r1
  4026c6:	1c08      	adds	r0, r1, #0
  4026c8:	bf18      	it	ne
  4026ca:	2001      	movne	r0, #1
  4026cc:	f44f 72bf 	mov.w	r2, #382	; 0x17e
  4026d0:	4944      	ldr	r1, [pc, #272]	; (4027e4 <_pwm_init+0x124>)
  4026d2:	4b45      	ldr	r3, [pc, #276]	; (4027e8 <_pwm_init+0x128>)
  4026d4:	4798      	blx	r3
	int8_t                      i;
	const struct _pwm_cfg *     cfg;
	const struct _pwm_ch_cfg *  ch;
	const struct _pwm_comp_cfg *comp;

	cfg = _pwm_get_cfg(hw);
  4026d6:	4620      	mov	r0, r4
  4026d8:	4b44      	ldr	r3, [pc, #272]	; (4027ec <_pwm_init+0x12c>)
  4026da:	4798      	blx	r3
  4026dc:	4605      	mov	r5, r0

	device->hw = hw;
  4026de:	6134      	str	r4, [r6, #16]
	/* Init PMW */
	hri_pwm_write_CLK_reg(hw, cfg->pwm_clk);
  4026e0:	6883      	ldr	r3, [r0, #8]
}

static inline void hri_pwm_write_CLK_reg(const void *const hw, hri_pwm_clk_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_CLK = data;
  4026e2:	6023      	str	r3, [r4, #0]
	hri_pwm_write_ELMR_reg(hw, 0, cfg->pwm_elmr0);
  4026e4:	68c3      	ldr	r3, [r0, #12]
}

static inline void hri_pwm_write_ELMR_reg(const void *const hw, uint8_t index, hri_pwm_elmr_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_ELMR[index] = data;
  4026e6:	67e3      	str	r3, [r4, #124]	; 0x7c
	hri_pwm_write_ELMR_reg(hw, 1, cfg->pwm_elmr1);
  4026e8:	6903      	ldr	r3, [r0, #16]
  4026ea:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
	hri_pwm_write_FMR_reg(hw, cfg->pwm_fmr);
  4026ee:	6943      	ldr	r3, [r0, #20]
	((Pwm *)hw)->PWM_FMR = data;
  4026f0:	65e3      	str	r3, [r4, #92]	; 0x5c
	hri_pwm_write_FPV1_reg(hw, cfg->pwm_fpv1);
  4026f2:	6983      	ldr	r3, [r0, #24]
	((Pwm *)hw)->PWM_FPV1 = data;
  4026f4:	66a3      	str	r3, [r4, #104]	; 0x68
	hri_pwm_write_FPV2_reg(hw, cfg->pwm_fpv2);
  4026f6:	69c3      	ldr	r3, [r0, #28]
}

static inline void hri_pwm_write_FPV2_reg(const void *const hw, hri_pwm_fpv2_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_FPV2 = data;
  4026f8:	f8c4 30c0 	str.w	r3, [r4, #192]	; 0xc0
	hri_pwm_write_FPE_reg(hw, cfg->pwm_fpe);
  4026fc:	6a03      	ldr	r3, [r0, #32]
	((Pwm *)hw)->PWM_FPE = data;
  4026fe:	66e3      	str	r3, [r4, #108]	; 0x6c
	hri_pwm_write_ETRG1_reg(hw, cfg->pwm_etrg1);
  402700:	6a43      	ldr	r3, [r0, #36]	; 0x24
}

static inline void hri_pwm_write_ETRG1_reg(const void *const hw, hri_pwm_etrg1_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_ETRG1 = data;
  402702:	f8c4 342c 	str.w	r3, [r4, #1068]	; 0x42c
	hri_pwm_write_ETRG2_reg(hw, cfg->pwm_etrg2);
  402706:	6a83      	ldr	r3, [r0, #40]	; 0x28
}

static inline void hri_pwm_write_ETRG2_reg(const void *const hw, hri_pwm_etrg2_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_ETRG2 = data;
  402708:	f8c4 344c 	str.w	r3, [r4, #1100]	; 0x44c

	/* Init Channel */
	for (i = 0; i < cfg->ch_num; i++) {
  40270c:	2300      	movs	r3, #0
  40270e:	e019      	b.n	402744 <_pwm_init+0x84>
		ch = cfg->ch + i;
  402710:	6b2f      	ldr	r7, [r5, #48]	; 0x30
  402712:	0118      	lsls	r0, r3, #4
  402714:	eb07 0e00 	add.w	lr, r7, r0
		hri_pwm_write_CMR_reg(hw, ch->index, ch->mode);
  402718:	5c3a      	ldrb	r2, [r7, r0]
  40271a:	f8de 1004 	ldr.w	r1, [lr, #4]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CMR = data;
  40271e:	3210      	adds	r2, #16
  402720:	0152      	lsls	r2, r2, #5
  402722:	50a1      	str	r1, [r4, r2]
		hri_pwm_write_CDTY_reg(hw, ch->index, ch->duty_cycle);
  402724:	5c3a      	ldrb	r2, [r7, r0]
  402726:	f8de 100c 	ldr.w	r1, [lr, #12]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CDTY = data;
  40272a:	3210      	adds	r2, #16
  40272c:	eb04 1242 	add.w	r2, r4, r2, lsl #5
  402730:	6051      	str	r1, [r2, #4]
		hri_pwm_write_CPRD_reg(hw, ch->index, ch->period);
  402732:	5c3a      	ldrb	r2, [r7, r0]
  402734:	f8de 1008 	ldr.w	r1, [lr, #8]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CPRD = data;
  402738:	eb04 1242 	add.w	r2, r4, r2, lsl #5
  40273c:	f8c2 120c 	str.w	r1, [r2, #524]	; 0x20c
	for (i = 0; i < cfg->ch_num; i++) {
  402740:	3301      	adds	r3, #1
  402742:	b25b      	sxtb	r3, r3
  402744:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  402746:	4293      	cmp	r3, r2
  402748:	d3e2      	bcc.n	402710 <_pwm_init+0x50>
  40274a:	2300      	movs	r3, #0
  40274c:	e014      	b.n	402778 <_pwm_init+0xb8>
	}
	/* Init comparison */
	for (i = 0; i < cfg->comp_num; i++) {
		comp = cfg->comp + i;
  40274e:	6ba9      	ldr	r1, [r5, #56]	; 0x38
  402750:	eb03 0043 	add.w	r0, r3, r3, lsl #1
  402754:	0082      	lsls	r2, r0, #2
  402756:	eb01 0e02 	add.w	lr, r1, r2
		hri_pwm_write_CMPM_reg(hw, comp->index, comp->comp_cmpm);
  40275a:	5c88      	ldrb	r0, [r1, r2]
  40275c:	f8de 7004 	ldr.w	r7, [lr, #4]
	((Pwm *)hw)->PwmCmp[submodule_index].PWM_CMPM = data;
  402760:	eb04 1000 	add.w	r0, r4, r0, lsl #4
  402764:	f8c0 7138 	str.w	r7, [r0, #312]	; 0x138
		hri_pwm_write_CMPV_reg(hw, comp->index, comp->comp_cmpv);
  402768:	5c8a      	ldrb	r2, [r1, r2]
  40276a:	f8de 1008 	ldr.w	r1, [lr, #8]
	((Pwm *)hw)->PwmCmp[submodule_index].PWM_CMPV = data;
  40276e:	3213      	adds	r2, #19
  402770:	0112      	lsls	r2, r2, #4
  402772:	50a1      	str	r1, [r4, r2]
	for (i = 0; i < cfg->comp_num; i++) {
  402774:	3301      	adds	r3, #1
  402776:	b25b      	sxtb	r3, r3
  402778:	6b6a      	ldr	r2, [r5, #52]	; 0x34
  40277a:	4293      	cmp	r3, r2
  40277c:	d3e7      	bcc.n	40274e <_pwm_init+0x8e>
	}

	_pwm_init_irq_param(hw, device);
  40277e:	4631      	mov	r1, r6
  402780:	4620      	mov	r0, r4
  402782:	4b1b      	ldr	r3, [pc, #108]	; (4027f0 <_pwm_init+0x130>)
  402784:	4798      	blx	r3
	NVIC_DisableIRQ(cfg->irq);
  402786:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  40278a:	2b00      	cmp	r3, #0
  40278c:	db0d      	blt.n	4027aa <_pwm_init+0xea>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40278e:	095a      	lsrs	r2, r3, #5
  402790:	f003 031f 	and.w	r3, r3, #31
  402794:	2101      	movs	r1, #1
  402796:	fa01 f303 	lsl.w	r3, r1, r3
  40279a:	3220      	adds	r2, #32
  40279c:	4915      	ldr	r1, [pc, #84]	; (4027f4 <_pwm_init+0x134>)
  40279e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  4027a2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4027a6:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(cfg->irq);
  4027aa:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  4027ae:	2b00      	cmp	r3, #0
  4027b0:	db09      	blt.n	4027c6 <_pwm_init+0x106>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4027b2:	095a      	lsrs	r2, r3, #5
  4027b4:	f003 031f 	and.w	r3, r3, #31
  4027b8:	2101      	movs	r1, #1
  4027ba:	fa01 f303 	lsl.w	r3, r1, r3
  4027be:	3260      	adds	r2, #96	; 0x60
  4027c0:	490c      	ldr	r1, [pc, #48]	; (4027f4 <_pwm_init+0x134>)
  4027c2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
	NVIC_EnableIRQ(cfg->irq);
  4027c6:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  4027ca:	2b00      	cmp	r3, #0
  4027cc:	db08      	blt.n	4027e0 <_pwm_init+0x120>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4027ce:	0959      	lsrs	r1, r3, #5
  4027d0:	f003 031f 	and.w	r3, r3, #31
  4027d4:	2201      	movs	r2, #1
  4027d6:	fa02 f303 	lsl.w	r3, r2, r3
  4027da:	4a06      	ldr	r2, [pc, #24]	; (4027f4 <_pwm_init+0x134>)
  4027dc:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

	return ERR_NONE;
}
  4027e0:	2000      	movs	r0, #0
  4027e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4027e4:	00407a3c 	.word	0x00407a3c
  4027e8:	00401dc9 	.word	0x00401dc9
  4027ec:	00402631 	.word	0x00402631
  4027f0:	00402661 	.word	0x00402661
  4027f4:	e000e100 	.word	0xe000e100

004027f8 <_pwm_enable>:

	hri_pwm_write_DIS_reg(device->hw, PWM_DIS_MASK);
}

void _pwm_enable(struct _pwm_device *const device)
{
  4027f8:	b538      	push	{r3, r4, r5, lr}
	ASSERT(device);
  4027fa:	4604      	mov	r4, r0
  4027fc:	f240 12b5 	movw	r2, #437	; 0x1b5
  402800:	490b      	ldr	r1, [pc, #44]	; (402830 <_pwm_enable+0x38>)
  402802:	3000      	adds	r0, #0
  402804:	bf18      	it	ne
  402806:	2001      	movne	r0, #1
  402808:	4b0a      	ldr	r3, [pc, #40]	; (402834 <_pwm_enable+0x3c>)
  40280a:	4798      	blx	r3
	int8_t                 i;
	const struct _pwm_cfg *cfg;

	cfg = _pwm_get_cfg(device->hw);
  40280c:	6920      	ldr	r0, [r4, #16]
  40280e:	4b0a      	ldr	r3, [pc, #40]	; (402838 <_pwm_enable+0x40>)
  402810:	4798      	blx	r3

	for (i = 0; i < cfg->ch_num; i++) {
  402812:	2300      	movs	r3, #0
  402814:	e008      	b.n	402828 <_pwm_enable+0x30>
		hri_pwm_write_ENA_reg(device->hw, 0x1u << cfg->ch[i].index);
  402816:	6921      	ldr	r1, [r4, #16]
  402818:	6b05      	ldr	r5, [r0, #48]	; 0x30
  40281a:	011a      	lsls	r2, r3, #4
  40281c:	5cad      	ldrb	r5, [r5, r2]
  40281e:	2201      	movs	r2, #1
  402820:	40aa      	lsls	r2, r5
}

static inline void hri_pwm_write_ENA_reg(const void *const hw, hri_pwm_ena_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_ENA = data;
  402822:	604a      	str	r2, [r1, #4]
	for (i = 0; i < cfg->ch_num; i++) {
  402824:	3301      	adds	r3, #1
  402826:	b25b      	sxtb	r3, r3
  402828:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  40282a:	4293      	cmp	r3, r2
  40282c:	d3f3      	bcc.n	402816 <_pwm_enable+0x1e>
	}
}
  40282e:	bd38      	pop	{r3, r4, r5, pc}
  402830:	00407a3c 	.word	0x00407a3c
  402834:	00401dc9 	.word	0x00401dc9
  402838:	00402631 	.word	0x00402631

0040283c <_pwm_set_param>:
		hri_pwm_write_DIS_reg(device->hw, 0x1u << cfg->ch[i].index);
	}
}

void _pwm_set_param(struct _pwm_device *const device, const pwm_period_t period, const pwm_period_t duty_cycle)
{
  40283c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40283e:	460d      	mov	r5, r1
  402840:	4616      	mov	r6, r2
	uint8_t                i;
	const struct _pwm_cfg *cfg;

	ASSERT(device && (duty_cycle < period));
  402842:	4604      	mov	r4, r0
  402844:	f44f 72e9 	mov.w	r2, #466	; 0x1d2
  402848:	4911      	ldr	r1, [pc, #68]	; (402890 <_pwm_set_param+0x54>)
  40284a:	2800      	cmp	r0, #0
  40284c:	bf18      	it	ne
  40284e:	42ae      	cmpne	r6, r5
  402850:	bf34      	ite	cc
  402852:	2001      	movcc	r0, #1
  402854:	2000      	movcs	r0, #0
  402856:	4b0f      	ldr	r3, [pc, #60]	; (402894 <_pwm_set_param+0x58>)
  402858:	4798      	blx	r3

	cfg = _pwm_get_cfg(device->hw);
  40285a:	6920      	ldr	r0, [r4, #16]
  40285c:	4b0e      	ldr	r3, [pc, #56]	; (402898 <_pwm_set_param+0x5c>)
  40285e:	4798      	blx	r3

	for (i = 0; i < cfg->ch_num; i++) {
  402860:	2300      	movs	r3, #0
  402862:	e010      	b.n	402886 <_pwm_set_param+0x4a>
		hri_pwm_write_CDTYUPD_reg(device->hw, cfg->ch[i].index, duty_cycle);
  402864:	6922      	ldr	r2, [r4, #16]
  402866:	6b07      	ldr	r7, [r0, #48]	; 0x30
  402868:	0119      	lsls	r1, r3, #4
  40286a:	5c7f      	ldrb	r7, [r7, r1]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CDTYUPD = data;
  40286c:	eb02 1247 	add.w	r2, r2, r7, lsl #5
  402870:	f8c2 6208 	str.w	r6, [r2, #520]	; 0x208
		hri_pwm_write_CPRDUPD_reg(device->hw, cfg->ch[i].index, period);
  402874:	6922      	ldr	r2, [r4, #16]
  402876:	6b07      	ldr	r7, [r0, #48]	; 0x30
  402878:	5c79      	ldrb	r1, [r7, r1]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CPRDUPD = data;
  40287a:	eb02 1241 	add.w	r2, r2, r1, lsl #5
  40287e:	f8c2 5210 	str.w	r5, [r2, #528]	; 0x210
	for (i = 0; i < cfg->ch_num; i++) {
  402882:	3301      	adds	r3, #1
  402884:	b2db      	uxtb	r3, r3
  402886:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  402888:	4293      	cmp	r3, r2
  40288a:	d3eb      	bcc.n	402864 <_pwm_set_param+0x28>
	}
}
  40288c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40288e:	bf00      	nop
  402890:	00407a3c 	.word	0x00407a3c
  402894:	00401dc9 	.word	0x00401dc9
  402898:	00402631 	.word	0x00402631

0040289c <_pwm_is_enabled>:

bool _pwm_is_enabled(const struct _pwm_device *const device)
{
  40289c:	b510      	push	{r4, lr}
	ASSERT(device);
  40289e:	4604      	mov	r4, r0
  4028a0:	f44f 72ef 	mov.w	r2, #478	; 0x1de
  4028a4:	4907      	ldr	r1, [pc, #28]	; (4028c4 <_pwm_is_enabled+0x28>)
  4028a6:	3000      	adds	r0, #0
  4028a8:	bf18      	it	ne
  4028aa:	2001      	movne	r0, #1
  4028ac:	4b06      	ldr	r3, [pc, #24]	; (4028c8 <_pwm_is_enabled+0x2c>)
  4028ae:	4798      	blx	r3
	uint8_t status = hri_pwm_get_SR_reg(device->hw, 0x0F);
  4028b0:	6923      	ldr	r3, [r4, #16]
	tmp = ((Pwm *)hw)->PWM_SR;
  4028b2:	68db      	ldr	r3, [r3, #12]
	if (status == 0) {
  4028b4:	f013 0f0f 	tst.w	r3, #15
  4028b8:	d001      	beq.n	4028be <_pwm_is_enabled+0x22>
		return false;
	} else {
		return true;
  4028ba:	2001      	movs	r0, #1
	}
}
  4028bc:	bd10      	pop	{r4, pc}
		return false;
  4028be:	2000      	movs	r0, #0
  4028c0:	bd10      	pop	{r4, pc}
  4028c2:	bf00      	nop
  4028c4:	00407a3c 	.word	0x00407a3c
  4028c8:	00401dc9 	.word	0x00401dc9

004028cc <_pwm_set_irq_state>:

	return hri_pwm_read_CDTY_reg(device->hw, cfg->ch[0].index);
}

void _pwm_set_irq_state(struct _pwm_device *const device, const enum _pwm_callback_type type, const bool disable)
{
  4028cc:	b538      	push	{r3, r4, r5, lr}
  4028ce:	460d      	mov	r5, r1
	uint8_t                i;
	const struct _pwm_cfg *cfg;

	ASSERT(device);
  4028d0:	4604      	mov	r4, r0
  4028d2:	f44f 7200 	mov.w	r2, #512	; 0x200
  4028d6:	4912      	ldr	r1, [pc, #72]	; (402920 <_pwm_set_irq_state+0x54>)
  4028d8:	3000      	adds	r0, #0
  4028da:	bf18      	it	ne
  4028dc:	2001      	movne	r0, #1
  4028de:	4b11      	ldr	r3, [pc, #68]	; (402924 <_pwm_set_irq_state+0x58>)
  4028e0:	4798      	blx	r3

	cfg = _pwm_get_cfg(device->hw);
  4028e2:	6920      	ldr	r0, [r4, #16]
  4028e4:	4b10      	ldr	r3, [pc, #64]	; (402928 <_pwm_set_irq_state+0x5c>)
  4028e6:	4798      	blx	r3

	if (PWM_DEVICE_PERIOD_CB == type) {
  4028e8:	b18d      	cbz	r5, 40290e <_pwm_set_irq_state+0x42>
		for (i = 0; i < cfg->ch_num; i++) {
			hri_pwm_write_IMR1_reg(device->hw, 0x1u << cfg->ch[i].index);
		}
	} else if (PWM_DEVICE_ERROR_CB == type) {
  4028ea:	2d01      	cmp	r5, #1
  4028ec:	d011      	beq.n	402912 <_pwm_set_irq_state+0x46>
  4028ee:	bd38      	pop	{r3, r4, r5, pc}
			hri_pwm_write_IMR1_reg(device->hw, 0x1u << cfg->ch[i].index);
  4028f0:	6921      	ldr	r1, [r4, #16]
  4028f2:	6b05      	ldr	r5, [r0, #48]	; 0x30
  4028f4:	0113      	lsls	r3, r2, #4
  4028f6:	5ced      	ldrb	r5, [r5, r3]
  4028f8:	2301      	movs	r3, #1
  4028fa:	40ab      	lsls	r3, r5
	((Pwm *)hw)->PWM_IER1 = data;
  4028fc:	610b      	str	r3, [r1, #16]
	((Pwm *)hw)->PWM_IDR1 = ~data;
  4028fe:	43db      	mvns	r3, r3
  402900:	614b      	str	r3, [r1, #20]
		for (i = 0; i < cfg->ch_num; i++) {
  402902:	3201      	adds	r2, #1
  402904:	b2d2      	uxtb	r2, r2
  402906:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  402908:	429a      	cmp	r2, r3
  40290a:	d3f1      	bcc.n	4028f0 <_pwm_set_irq_state+0x24>
  40290c:	bd38      	pop	{r3, r4, r5, pc}
  40290e:	2200      	movs	r2, #0
  402910:	e7f9      	b.n	402906 <_pwm_set_irq_state+0x3a>
		ASSERT(false);
  402912:	f240 2209 	movw	r2, #521	; 0x209
  402916:	4902      	ldr	r1, [pc, #8]	; (402920 <_pwm_set_irq_state+0x54>)
  402918:	2000      	movs	r0, #0
  40291a:	4b02      	ldr	r3, [pc, #8]	; (402924 <_pwm_set_irq_state+0x58>)
  40291c:	4798      	blx	r3
	}
}
  40291e:	e7e6      	b.n	4028ee <_pwm_set_irq_state+0x22>
  402920:	00407a3c 	.word	0x00407a3c
  402924:	00401dc9 	.word	0x00401dc9
  402928:	00402631 	.word	0x00402631

0040292c <_pwm_get_pwm>:
 * \brief Retrieve pwm helper functions
 */
struct _pwm_hpl_interface *_pwm_get_pwm(void)
{
	return NULL;
}
  40292c:	2000      	movs	r0, #0
  40292e:	4770      	bx	lr

00402930 <_system_time_init>:
 * \brief Initialize system time module
 */
void _system_time_init(void *const hw)
{
	(void)hw;
	SysTick->LOAD = (0xFFFFFF << SysTick_LOAD_RELOAD_Pos);
  402930:	4b03      	ldr	r3, [pc, #12]	; (402940 <_system_time_init+0x10>)
  402932:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
  402936:	605a      	str	r2, [r3, #4]
	SysTick->CTRL = (1 << SysTick_CTRL_ENABLE_Pos) | (CONF_SYSTICK_TICKINT << SysTick_CTRL_TICKINT_Pos)
  402938:	2205      	movs	r2, #5
  40293a:	601a      	str	r2, [r3, #0]
  40293c:	4770      	bx	lr
  40293e:	bf00      	nop
  402940:	e000e010 	.word	0xe000e010

00402944 <_delay_init>:
}
/**
 * \brief Initialize delay functionality
 */
void _delay_init(void *const hw)
{
  402944:	b508      	push	{r3, lr}
	_system_time_init(hw);
  402946:	4b01      	ldr	r3, [pc, #4]	; (40294c <_delay_init+0x8>)
  402948:	4798      	blx	r3
  40294a:	bd08      	pop	{r3, pc}
  40294c:	00402931 	.word	0x00402931

00402950 <_delay_cycles>:
 * \brief Delay loop to delay n number of cycles
 */
void _delay_cycles(void *const hw, uint32_t cycles)
{
	(void)hw;
	uint8_t  n   = cycles >> 24;
  402950:	0e08      	lsrs	r0, r1, #24
	uint32_t buf = cycles;

	while (n--) {
  402952:	e00d      	b.n	402970 <_delay_cycles+0x20>
		SysTick->LOAD = 0xFFFFFF;
  402954:	4b0d      	ldr	r3, [pc, #52]	; (40298c <_delay_cycles+0x3c>)
  402956:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  40295a:	6058      	str	r0, [r3, #4]
		SysTick->VAL  = 0xFFFFFF;
  40295c:	6098      	str	r0, [r3, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
  40295e:	4b0b      	ldr	r3, [pc, #44]	; (40298c <_delay_cycles+0x3c>)
  402960:	681b      	ldr	r3, [r3, #0]
  402962:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  402966:	d0fa      	beq.n	40295e <_delay_cycles+0xe>
			;
		buf -= 0xFFFFFF;
  402968:	f101 417f 	add.w	r1, r1, #4278190080	; 0xff000000
  40296c:	3101      	adds	r1, #1
	while (n--) {
  40296e:	4610      	mov	r0, r2
  402970:	1e43      	subs	r3, r0, #1
  402972:	b2da      	uxtb	r2, r3
  402974:	2800      	cmp	r0, #0
  402976:	d1ed      	bne.n	402954 <_delay_cycles+0x4>
	}

	SysTick->LOAD = buf;
  402978:	4b04      	ldr	r3, [pc, #16]	; (40298c <_delay_cycles+0x3c>)
  40297a:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
  40297c:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
  40297e:	4b03      	ldr	r3, [pc, #12]	; (40298c <_delay_cycles+0x3c>)
  402980:	681b      	ldr	r3, [r3, #0]
  402982:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  402986:	d0fa      	beq.n	40297e <_delay_cycles+0x2e>
		;
}
  402988:	4770      	bx	lr
  40298a:	bf00      	nop
  40298c:	e000e010 	.word	0xe000e010

00402990 <get_cfg>:

static struct tc_configuration *get_cfg(void *hw)
{
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
  402990:	2300      	movs	r3, #0
  402992:	2b01      	cmp	r3, #1
  402994:	d815      	bhi.n	4029c2 <get_cfg+0x32>
{
  402996:	b410      	push	{r4}
		if (_tcs[i].hw == hw) {
  402998:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
  40299c:	008a      	lsls	r2, r1, #2
  40299e:	490a      	ldr	r1, [pc, #40]	; (4029c8 <get_cfg+0x38>)
  4029a0:	588a      	ldr	r2, [r1, r2]
  4029a2:	4282      	cmp	r2, r0
  4029a4:	d007      	beq.n	4029b6 <get_cfg+0x26>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
  4029a6:	3301      	adds	r3, #1
  4029a8:	b2db      	uxtb	r3, r3
  4029aa:	2b01      	cmp	r3, #1
  4029ac:	d9f4      	bls.n	402998 <get_cfg+0x8>
			return &(_tcs[i]);
		}
	}

	return NULL;
  4029ae:	2000      	movs	r0, #0
}
  4029b0:	f85d 4b04 	ldr.w	r4, [sp], #4
  4029b4:	4770      	bx	lr
			return &(_tcs[i]);
  4029b6:	eb03 04c3 	add.w	r4, r3, r3, lsl #3
  4029ba:	00a3      	lsls	r3, r4, #2
  4029bc:	4608      	mov	r0, r1
  4029be:	4418      	add	r0, r3
  4029c0:	e7f6      	b.n	4029b0 <get_cfg+0x20>
	return NULL;
  4029c2:	2000      	movs	r0, #0
  4029c4:	4770      	bx	lr
  4029c6:	bf00      	nop
  4029c8:	20400000 	.word	0x20400000

004029cc <_tc_init_irq_param>:
/**
 * \brief Init irq param with the given tc hardware instance
 */
static void _tc_init_irq_param(const void *const hw, void *dev)
{
	if (hw == TC0) {
  4029cc:	4b06      	ldr	r3, [pc, #24]	; (4029e8 <_tc_init_irq_param+0x1c>)
  4029ce:	4298      	cmp	r0, r3
  4029d0:	d003      	beq.n	4029da <_tc_init_irq_param+0xe>
		_tc0_dev = (struct _timer_device *)dev;
	}
	if (hw == TC3) {
  4029d2:	4b06      	ldr	r3, [pc, #24]	; (4029ec <_tc_init_irq_param+0x20>)
  4029d4:	4298      	cmp	r0, r3
  4029d6:	d003      	beq.n	4029e0 <_tc_init_irq_param+0x14>
  4029d8:	4770      	bx	lr
		_tc0_dev = (struct _timer_device *)dev;
  4029da:	4b05      	ldr	r3, [pc, #20]	; (4029f0 <_tc_init_irq_param+0x24>)
  4029dc:	6019      	str	r1, [r3, #0]
  4029de:	e7f8      	b.n	4029d2 <_tc_init_irq_param+0x6>
		_tc3_dev = (struct _timer_device *)dev;
  4029e0:	4b03      	ldr	r3, [pc, #12]	; (4029f0 <_tc_init_irq_param+0x24>)
  4029e2:	6059      	str	r1, [r3, #4]
	}
}
  4029e4:	e7f8      	b.n	4029d8 <_tc_init_irq_param+0xc>
  4029e6:	bf00      	nop
  4029e8:	4000c000 	.word	0x4000c000
  4029ec:	40054000 	.word	0x40054000
  4029f0:	20400398 	.word	0x20400398

004029f4 <tc_interrupt_handler>:
 * \internal TC interrupt handler
 *
 * \param[in] instance TC instance number
 */
static void tc_interrupt_handler(struct _timer_device *device)
{
  4029f4:	b508      	push	{r3, lr}
	void *const hw = device->hw;
  4029f6:	68c3      	ldr	r3, [r0, #12]
	return (((Tc *)hw)->TcChannel[submodule_index].TC_SR & TC_SR_CPBS) > 0;
}

static inline bool hri_tc_get_SR_CPCS_bit(const void *const hw, uint8_t submodule_index)
{
	return (((Tc *)hw)->TcChannel[submodule_index].TC_SR & TC_SR_CPCS) > 0;
  4029f8:	6a1b      	ldr	r3, [r3, #32]

	if (hri_tc_get_SR_CPCS_bit(hw, 0)) {
  4029fa:	f013 0f10 	tst.w	r3, #16
  4029fe:	d100      	bne.n	402a02 <tc_interrupt_handler+0xe>
  402a00:	bd08      	pop	{r3, pc}
		device->timer_cb.period_expired(device);
  402a02:	6803      	ldr	r3, [r0, #0]
  402a04:	4798      	blx	r3
	}
}
  402a06:	e7fb      	b.n	402a00 <tc_interrupt_handler+0xc>

00402a08 <_timer_init>:
{
  402a08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402a0c:	4606      	mov	r6, r0
  402a0e:	460c      	mov	r4, r1
		struct tc_configuration *cfg     = get_cfg(hw);
  402a10:	4608      	mov	r0, r1
  402a12:	4b2f      	ldr	r3, [pc, #188]	; (402ad0 <_timer_init+0xc8>)
  402a14:	4798      	blx	r3
  402a16:	4605      	mov	r5, r0
		uint32_t ra = cfg->ra;
  402a18:	f8d0 a014 	ldr.w	sl, [r0, #20]
		uint32_t rb = cfg->rb;
  402a1c:	f8d0 9018 	ldr.w	r9, [r0, #24]
		uint32_t rc = cfg->rc;
  402a20:	69c7      	ldr	r7, [r0, #28]
		uint32_t ext_mode = cfg->ext_mode;
  402a22:	f8d0 800c 	ldr.w	r8, [r0, #12]
		device->hw = hw;
  402a26:	60f4      	str	r4, [r6, #12]
		ASSERT(ARRAY_SIZE(_tcs));
  402a28:	22c3      	movs	r2, #195	; 0xc3
  402a2a:	492a      	ldr	r1, [pc, #168]	; (402ad4 <_timer_init+0xcc>)
  402a2c:	2001      	movs	r0, #1
  402a2e:	4b2a      	ldr	r3, [pc, #168]	; (402ad8 <_timer_init+0xd0>)
  402a30:	4798      	blx	r3
}

static inline void hri_tc_write_CMR_reg(const void *const hw, uint8_t submodule_index, hri_tc_cmr_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TcChannel[submodule_index].TC_CMR = data;
  402a32:	f248 0307 	movw	r3, #32775	; 0x8007
  402a36:	6063      	str	r3, [r4, #4]
}

static inline void hri_tc_write_RA_reg(const void *const hw, uint8_t submodule_index, hri_tc_ra_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TcChannel[submodule_index].TC_RA = data;
  402a38:	f8c4 a014 	str.w	sl, [r4, #20]
}

static inline void hri_tc_write_RB_reg(const void *const hw, uint8_t submodule_index, hri_tc_rb_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TcChannel[submodule_index].TC_RB = data;
  402a3c:	f8c4 9018 	str.w	r9, [r4, #24]
}

static inline void hri_tc_write_EMR_reg(const void *const hw, uint8_t submodule_index, hri_tc_emr_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TcChannel[submodule_index].TC_EMR = data;
  402a40:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
	((Tc *)hw)->TcChannel[submodule_index].TC_RC = data;
  402a44:	61e7      	str	r7, [r4, #28]
	((Tc *)hw)->TcChannel[submodule_index].TC_IER = mask;
  402a46:	2300      	movs	r3, #0
  402a48:	6263      	str	r3, [r4, #36]	; 0x24
	((Tc *)hw)->TcChannel[submodule_index].TC_CMR = data;
  402a4a:	f248 020f 	movw	r2, #32783	; 0x800f
  402a4e:	6462      	str	r2, [r4, #68]	; 0x44
	((Tc *)hw)->TcChannel[submodule_index].TC_RA = data;
  402a50:	f8c4 a054 	str.w	sl, [r4, #84]	; 0x54
	((Tc *)hw)->TcChannel[submodule_index].TC_RB = data;
  402a54:	f8c4 9058 	str.w	r9, [r4, #88]	; 0x58
	((Tc *)hw)->TcChannel[submodule_index].TC_EMR = data;
  402a58:	f8c4 8070 	str.w	r8, [r4, #112]	; 0x70
	((Tc *)hw)->TcChannel[submodule_index].TC_RC = data;
  402a5c:	65e7      	str	r7, [r4, #92]	; 0x5c
	((Tc *)hw)->TcChannel[submodule_index].TC_IER = mask;
  402a5e:	6663      	str	r3, [r4, #100]	; 0x64
		hri_tc_write_FMR_reg(hw, cfg->fmr);
  402a60:	692b      	ldr	r3, [r5, #16]
}

static inline void hri_tc_write_FMR_reg(const void *const hw, hri_tc_fmr_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TC_FMR = data;
  402a62:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
		_tc_init_irq_param(hw, device);
  402a66:	4631      	mov	r1, r6
  402a68:	4620      	mov	r0, r4
  402a6a:	4b1c      	ldr	r3, [pc, #112]	; (402adc <_timer_init+0xd4>)
  402a6c:	4798      	blx	r3
		NVIC_DisableIRQ(cfg->irq);
  402a6e:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  402a72:	2b00      	cmp	r3, #0
  402a74:	db0d      	blt.n	402a92 <_timer_init+0x8a>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402a76:	095a      	lsrs	r2, r3, #5
  402a78:	f003 031f 	and.w	r3, r3, #31
  402a7c:	2101      	movs	r1, #1
  402a7e:	fa01 f303 	lsl.w	r3, r1, r3
  402a82:	3220      	adds	r2, #32
  402a84:	4916      	ldr	r1, [pc, #88]	; (402ae0 <_timer_init+0xd8>)
  402a86:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  402a8a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  402a8e:	f3bf 8f6f 	isb	sy
		NVIC_ClearPendingIRQ(cfg->irq);
  402a92:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  402a96:	2b00      	cmp	r3, #0
  402a98:	db09      	blt.n	402aae <_timer_init+0xa6>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402a9a:	095a      	lsrs	r2, r3, #5
  402a9c:	f003 031f 	and.w	r3, r3, #31
  402aa0:	2101      	movs	r1, #1
  402aa2:	fa01 f303 	lsl.w	r3, r1, r3
  402aa6:	3260      	adds	r2, #96	; 0x60
  402aa8:	490d      	ldr	r1, [pc, #52]	; (402ae0 <_timer_init+0xd8>)
  402aaa:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
		NVIC_EnableIRQ(cfg->irq);
  402aae:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  402ab2:	2b00      	cmp	r3, #0
  402ab4:	db08      	blt.n	402ac8 <_timer_init+0xc0>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402ab6:	0959      	lsrs	r1, r3, #5
  402ab8:	f003 031f 	and.w	r3, r3, #31
  402abc:	2201      	movs	r2, #1
  402abe:	fa02 f303 	lsl.w	r3, r2, r3
  402ac2:	4a07      	ldr	r2, [pc, #28]	; (402ae0 <_timer_init+0xd8>)
  402ac4:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
  402ac8:	2000      	movs	r0, #0
  402aca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402ace:	bf00      	nop
  402ad0:	00402991 	.word	0x00402991
  402ad4:	00407a54 	.word	0x00407a54
  402ad8:	00401dc9 	.word	0x00401dc9
  402adc:	004029cd 	.word	0x004029cd
  402ae0:	e000e100 	.word	0xe000e100

00402ae4 <_timer_start>:
	hri_tc_write_CCR_reg(device->hw, 0, TC_CCR_CLKEN | TC_CCR_SWTRG);
  402ae4:	68c2      	ldr	r2, [r0, #12]
	((Tc *)hw)->TcChannel[submodule_index].TC_CCR = data;
  402ae6:	2305      	movs	r3, #5
  402ae8:	6013      	str	r3, [r2, #0]
	hri_tc_write_CCR_reg(device->hw, 1, TC_CCR_CLKEN | TC_CCR_SWTRG);
  402aea:	68c2      	ldr	r2, [r0, #12]
  402aec:	6413      	str	r3, [r2, #64]	; 0x40
  402aee:	4770      	bx	lr

00402af0 <_timer_is_started>:
	return hri_tc_get_SR_CLKSTA_bit(device->hw, 0) | hri_tc_get_SR_CLKSTA_bit(device->hw, 1);
  402af0:	68c2      	ldr	r2, [r0, #12]
	return (((Tc *)hw)->TcChannel[submodule_index].TC_SR & TC_SR_CLKSTA) > 0;
  402af2:	6a13      	ldr	r3, [r2, #32]
  402af4:	f3c3 4300 	ubfx	r3, r3, #16, #1
  402af8:	6e10      	ldr	r0, [r2, #96]	; 0x60
  402afa:	f3c0 4000 	ubfx	r0, r0, #16, #1
}
  402afe:	4318      	orrs	r0, r3
  402b00:	4770      	bx	lr

00402b02 <_tc_get_timer>:
 * \brief Retrieve timer helper functions
 */
struct _timer_hpl_interface *_tc_get_timer(void)
{
	return NULL;
}
  402b02:	2000      	movs	r0, #0
  402b04:	4770      	bx	lr
	...

00402b08 <TC0_Handler>:

/**
 * \brief TC interrupt handler
 */
void TC0_Handler(void)
{
  402b08:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc0_dev);
  402b0a:	4b02      	ldr	r3, [pc, #8]	; (402b14 <TC0_Handler+0xc>)
  402b0c:	6818      	ldr	r0, [r3, #0]
  402b0e:	4b02      	ldr	r3, [pc, #8]	; (402b18 <TC0_Handler+0x10>)
  402b10:	4798      	blx	r3
  402b12:	bd08      	pop	{r3, pc}
  402b14:	20400398 	.word	0x20400398
  402b18:	004029f5 	.word	0x004029f5

00402b1c <TC9_Handler>:

/**
 * \brief TC interrupt handler
 */
void TC9_Handler(void)
{
  402b1c:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc3_dev);
  402b1e:	4b02      	ldr	r3, [pc, #8]	; (402b28 <TC9_Handler+0xc>)
  402b20:	6858      	ldr	r0, [r3, #4]
  402b22:	4b02      	ldr	r3, [pc, #8]	; (402b2c <TC9_Handler+0x10>)
  402b24:	4798      	blx	r3
  402b26:	bd08      	pop	{r3, pc}
  402b28:	20400398 	.word	0x20400398
  402b2c:	004029f5 	.word	0x004029f5

00402b30 <_usart_get_hardware_index>:

/**
 * \brief Retrieve ordinal number of the given usart hardware instance
 */
static uint8_t _usart_get_hardware_index(const void *const hw)
{
  402b30:	b510      	push	{r4, lr}
	ASSERT(hw);
  402b32:	4604      	mov	r4, r0
  402b34:	f240 222b 	movw	r2, #555	; 0x22b
  402b38:	4905      	ldr	r1, [pc, #20]	; (402b50 <_usart_get_hardware_index+0x20>)
  402b3a:	3000      	adds	r0, #0
  402b3c:	bf18      	it	ne
  402b3e:	2001      	movne	r0, #1
  402b40:	4b04      	ldr	r3, [pc, #16]	; (402b54 <_usart_get_hardware_index+0x24>)
  402b42:	4798      	blx	r3

#ifdef _UNIT_TEST_
	return ((uint32_t)hw - (uint32_t)USART0) / sizeof(Usart);
#endif

	return ((uint32_t)hw - (uint32_t)USART0) >> 14;
  402b44:	4804      	ldr	r0, [pc, #16]	; (402b58 <_usart_get_hardware_index+0x28>)
  402b46:	4420      	add	r0, r4
}
  402b48:	f3c0 3087 	ubfx	r0, r0, #14, #8
  402b4c:	bd10      	pop	{r4, pc}
  402b4e:	bf00      	nop
  402b50:	00407a74 	.word	0x00407a74
  402b54:	00401dc9 	.word	0x00401dc9
  402b58:	bffdc000 	.word	0xbffdc000

00402b5c <_get_usart_index>:
 * \param[in] hw The pointer to hardware instance

 * \return The ordinal number of the given usart hardware instance
 */
static uint8_t _get_usart_index(const void *const hw)
{
  402b5c:	b510      	push	{r4, lr}
	ASSERT(hw);
  402b5e:	4604      	mov	r4, r0
  402b60:	f240 2287 	movw	r2, #647	; 0x287
  402b64:	490e      	ldr	r1, [pc, #56]	; (402ba0 <_get_usart_index+0x44>)
  402b66:	3000      	adds	r0, #0
  402b68:	bf18      	it	ne
  402b6a:	2001      	movne	r0, #1
  402b6c:	4b0d      	ldr	r3, [pc, #52]	; (402ba4 <_get_usart_index+0x48>)
  402b6e:	4798      	blx	r3
	uint8_t usart_offset = _usart_get_hardware_index(hw);
  402b70:	4620      	mov	r0, r4
  402b72:	4b0d      	ldr	r3, [pc, #52]	; (402ba8 <_get_usart_index+0x4c>)
  402b74:	4798      	blx	r3
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
  402b76:	2300      	movs	r3, #0
  402b78:	b143      	cbz	r3, 402b8c <_get_usart_index+0x30>
		if (_usarts[i].number == usart_offset) {
			return i;
		}
	}

	ASSERT(false);
  402b7a:	f240 2291 	movw	r2, #657	; 0x291
  402b7e:	4908      	ldr	r1, [pc, #32]	; (402ba0 <_get_usart_index+0x44>)
  402b80:	2000      	movs	r0, #0
  402b82:	4b08      	ldr	r3, [pc, #32]	; (402ba4 <_get_usart_index+0x48>)
  402b84:	4798      	blx	r3
	return 0;
  402b86:	2300      	movs	r3, #0
}
  402b88:	4618      	mov	r0, r3
  402b8a:	bd10      	pop	{r4, pc}
		if (_usarts[i].number == usart_offset) {
  402b8c:	eb03 0143 	add.w	r1, r3, r3, lsl #1
  402b90:	008a      	lsls	r2, r1, #2
  402b92:	4906      	ldr	r1, [pc, #24]	; (402bac <_get_usart_index+0x50>)
  402b94:	5c8a      	ldrb	r2, [r1, r2]
  402b96:	4290      	cmp	r0, r2
  402b98:	d0f6      	beq.n	402b88 <_get_usart_index+0x2c>
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
  402b9a:	3301      	adds	r3, #1
  402b9c:	b2db      	uxtb	r3, r3
  402b9e:	e7eb      	b.n	402b78 <_get_usart_index+0x1c>
  402ba0:	00407a74 	.word	0x00407a74
  402ba4:	00401dc9 	.word	0x00401dc9
  402ba8:	00402b31 	.word	0x00402b31
  402bac:	00407a68 	.word	0x00407a68

00402bb0 <_usart_init>:
 * \param[in] hw The pointer to hardware instance
 *
 * \return The status of initialization
 */
static int32_t _usart_init(void *const hw)
{
  402bb0:	b510      	push	{r4, lr}
	ASSERT(hw);
  402bb2:	4604      	mov	r4, r0
  402bb4:	f240 229e 	movw	r2, #670	; 0x29e
  402bb8:	4911      	ldr	r1, [pc, #68]	; (402c00 <_usart_init+0x50>)
  402bba:	3000      	adds	r0, #0
  402bbc:	bf18      	it	ne
  402bbe:	2001      	movne	r0, #1
  402bc0:	4b10      	ldr	r3, [pc, #64]	; (402c04 <_usart_init+0x54>)
  402bc2:	4798      	blx	r3
	uint8_t i = _get_usart_index(hw);
  402bc4:	4620      	mov	r0, r4
  402bc6:	4b10      	ldr	r3, [pc, #64]	; (402c08 <_usart_init+0x58>)
  402bc8:	4798      	blx	r3
}

static inline void hri_usart_write_US_WPMR_reg(const void *const hw, hri_usart_us_wpmr_reg_t data)
{
	USART_CRITICAL_SECTION_ENTER();
	((Usart *)hw)->US_WPMR = data;
  402bca:	4b10      	ldr	r3, [pc, #64]	; (402c0c <_usart_init+0x5c>)
  402bcc:	f8c4 30e4 	str.w	r3, [r4, #228]	; 0xe4
	((Usart *)hw)->US_MR = data;
  402bd0:	2300      	movs	r3, #0
  402bd2:	6063      	str	r3, [r4, #4]
	((Usart *)hw)->US_RTOR = data;
  402bd4:	6263      	str	r3, [r4, #36]	; 0x24
	((Usart *)hw)->US_TTGR = data;
  402bd6:	62a3      	str	r3, [r4, #40]	; 0x28
}

static inline void hri_usart_write_US_CR_reg(const void *const hw, hri_usart_us_cr_reg_t data)
{
	USART_CRITICAL_SECTION_ENTER();
	((Usart *)hw)->US_CR = data;
  402bd8:	22ac      	movs	r2, #172	; 0xac
  402bda:	6022      	str	r2, [r4, #0]
  402bdc:	f44f 7280 	mov.w	r2, #256	; 0x100
  402be0:	6022      	str	r2, [r4, #0]
  402be2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  402be6:	6022      	str	r2, [r4, #0]
	/* Reset status bits. */
	hri_usart_write_US_CR_reg(hw, US_CR_RSTSTA);
	/* Turn off RTS and DTR if exist. */
	hri_usart_write_US_CR_reg(hw, US_CR_USART_RTSDIS);

	hri_usart_write_US_MR_reg(hw, _usarts[i].us_mr);
  402be8:	eb00 0040 	add.w	r0, r0, r0, lsl #1
  402bec:	0081      	lsls	r1, r0, #2
  402bee:	4a08      	ldr	r2, [pc, #32]	; (402c10 <_usart_init+0x60>)
  402bf0:	440a      	add	r2, r1
  402bf2:	6852      	ldr	r2, [r2, #4]
	((Usart *)hw)->US_MR = data;
  402bf4:	6062      	str	r2, [r4, #4]
	((Usart *)hw)->US_BRGR = data;
  402bf6:	4a07      	ldr	r2, [pc, #28]	; (402c14 <_usart_init+0x64>)
  402bf8:	6222      	str	r2, [r4, #32]
	hri_usart_write_US_BRGR_reg(hw, _usarts[i].us_brgr);

	return ERR_NONE;
}
  402bfa:	4618      	mov	r0, r3
  402bfc:	bd10      	pop	{r4, pc}
  402bfe:	bf00      	nop
  402c00:	00407a74 	.word	0x00407a74
  402c04:	00401dc9 	.word	0x00401dc9
  402c08:	00402b5d 	.word	0x00402b5d
  402c0c:	55534100 	.word	0x55534100
  402c10:	00407a68 	.word	0x00407a68
  402c14:	000100f4 	.word	0x000100f4

00402c18 <_usart_sync_init>:
{
  402c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402c1a:	460c      	mov	r4, r1
	ASSERT(device);
  402c1c:	4e09      	ldr	r6, [pc, #36]	; (402c44 <_usart_sync_init+0x2c>)
  402c1e:	4607      	mov	r7, r0
  402c20:	22bd      	movs	r2, #189	; 0xbd
  402c22:	4631      	mov	r1, r6
  402c24:	3000      	adds	r0, #0
  402c26:	bf18      	it	ne
  402c28:	2001      	movne	r0, #1
  402c2a:	4d07      	ldr	r5, [pc, #28]	; (402c48 <_usart_sync_init+0x30>)
  402c2c:	47a8      	blx	r5
	ASSERT(hw);
  402c2e:	22be      	movs	r2, #190	; 0xbe
  402c30:	4631      	mov	r1, r6
  402c32:	1c20      	adds	r0, r4, #0
  402c34:	bf18      	it	ne
  402c36:	2001      	movne	r0, #1
  402c38:	47a8      	blx	r5
	device->hw = hw;
  402c3a:	603c      	str	r4, [r7, #0]
	return _usart_init(hw);
  402c3c:	4620      	mov	r0, r4
  402c3e:	4b03      	ldr	r3, [pc, #12]	; (402c4c <_usart_sync_init+0x34>)
  402c40:	4798      	blx	r3
}
  402c42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402c44:	00407a74 	.word	0x00407a74
  402c48:	00401dc9 	.word	0x00401dc9
  402c4c:	00402bb1 	.word	0x00402bb1

00402c50 <_usart_sync_enable>:
{
  402c50:	b570      	push	{r4, r5, r6, lr}
	ASSERT(device);
  402c52:	4e0a      	ldr	r6, [pc, #40]	; (402c7c <_usart_sync_enable+0x2c>)
  402c54:	4604      	mov	r4, r0
  402c56:	f240 1205 	movw	r2, #261	; 0x105
  402c5a:	4631      	mov	r1, r6
  402c5c:	3000      	adds	r0, #0
  402c5e:	bf18      	it	ne
  402c60:	2001      	movne	r0, #1
  402c62:	4d07      	ldr	r5, [pc, #28]	; (402c80 <_usart_sync_enable+0x30>)
  402c64:	47a8      	blx	r5
	_usart_enable(device->hw);
  402c66:	6824      	ldr	r4, [r4, #0]
 *
 * \param[in] hw The pointer to hardware instance
 */
static inline void _usart_enable(void *const hw)
{
	ASSERT(hw);
  402c68:	f240 22c7 	movw	r2, #711	; 0x2c7
  402c6c:	4631      	mov	r1, r6
  402c6e:	1c20      	adds	r0, r4, #0
  402c70:	bf18      	it	ne
  402c72:	2001      	movne	r0, #1
  402c74:	47a8      	blx	r5
	((Usart *)hw)->US_CR = data;
  402c76:	2350      	movs	r3, #80	; 0x50
  402c78:	6023      	str	r3, [r4, #0]
  402c7a:	bd70      	pop	{r4, r5, r6, pc}
  402c7c:	00407a74 	.word	0x00407a74
  402c80:	00401dc9 	.word	0x00401dc9

00402c84 <_usart_sync_write_byte>:
{
  402c84:	b538      	push	{r3, r4, r5, lr}
  402c86:	460c      	mov	r4, r1
	ASSERT(device);
  402c88:	4605      	mov	r5, r0
  402c8a:	f44f 72d4 	mov.w	r2, #424	; 0x1a8
  402c8e:	4904      	ldr	r1, [pc, #16]	; (402ca0 <_usart_sync_write_byte+0x1c>)
  402c90:	3000      	adds	r0, #0
  402c92:	bf18      	it	ne
  402c94:	2001      	movne	r0, #1
  402c96:	4b03      	ldr	r3, [pc, #12]	; (402ca4 <_usart_sync_write_byte+0x20>)
  402c98:	4798      	blx	r3
	hri_usart_write_US_THR_reg(device->hw, (hri_usart_us_thr_reg_t)data);
  402c9a:	682b      	ldr	r3, [r5, #0]
}

static inline void hri_usart_write_US_THR_reg(const void *const hw, hri_usart_us_thr_reg_t data)
{
	USART_CRITICAL_SECTION_ENTER();
	((Usart *)hw)->US_THR = data;
  402c9c:	61dc      	str	r4, [r3, #28]
  402c9e:	bd38      	pop	{r3, r4, r5, pc}
  402ca0:	00407a74 	.word	0x00407a74
  402ca4:	00401dc9 	.word	0x00401dc9

00402ca8 <_usart_sync_read_byte>:
{
  402ca8:	b510      	push	{r4, lr}
	ASSERT(device);
  402caa:	4604      	mov	r4, r0
  402cac:	f44f 72dd 	mov.w	r2, #442	; 0x1ba
  402cb0:	4904      	ldr	r1, [pc, #16]	; (402cc4 <_usart_sync_read_byte+0x1c>)
  402cb2:	3000      	adds	r0, #0
  402cb4:	bf18      	it	ne
  402cb6:	2001      	movne	r0, #1
  402cb8:	4b03      	ldr	r3, [pc, #12]	; (402cc8 <_usart_sync_read_byte+0x20>)
  402cba:	4798      	blx	r3
	return (uint8_t)(hri_usart_read_US_RHR_reg(device->hw) & 0xff);
  402cbc:	6823      	ldr	r3, [r4, #0]
	return ((Usart *)hw)->US_RHR;
  402cbe:	6998      	ldr	r0, [r3, #24]
}
  402cc0:	b2c0      	uxtb	r0, r0
  402cc2:	bd10      	pop	{r4, pc}
  402cc4:	00407a74 	.word	0x00407a74
  402cc8:	00401dc9 	.word	0x00401dc9

00402ccc <_usart_sync_is_ready_to_send>:
{
  402ccc:	b510      	push	{r4, lr}
	ASSERT(device);
  402cce:	4604      	mov	r4, r0
  402cd0:	f240 12c3 	movw	r2, #451	; 0x1c3
  402cd4:	4905      	ldr	r1, [pc, #20]	; (402cec <_usart_sync_is_ready_to_send+0x20>)
  402cd6:	3000      	adds	r0, #0
  402cd8:	bf18      	it	ne
  402cda:	2001      	movne	r0, #1
  402cdc:	4b04      	ldr	r3, [pc, #16]	; (402cf0 <_usart_sync_is_ready_to_send+0x24>)
  402cde:	4798      	blx	r3
	return hri_usart_get_US_CSR_TXRDY_bit(device->hw);
  402ce0:	6823      	ldr	r3, [r4, #0]
	return (((Usart *)hw)->US_CSR & US_CSR_TXRDY) > 0;
  402ce2:	6958      	ldr	r0, [r3, #20]
}
  402ce4:	f3c0 0040 	ubfx	r0, r0, #1, #1
  402ce8:	bd10      	pop	{r4, pc}
  402cea:	bf00      	nop
  402cec:	00407a74 	.word	0x00407a74
  402cf0:	00401dc9 	.word	0x00401dc9

00402cf4 <_usart_sync_is_transmit_done>:
{
  402cf4:	b510      	push	{r4, lr}
	ASSERT(device);
  402cf6:	4604      	mov	r4, r0
  402cf8:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
  402cfc:	4905      	ldr	r1, [pc, #20]	; (402d14 <_usart_sync_is_transmit_done+0x20>)
  402cfe:	3000      	adds	r0, #0
  402d00:	bf18      	it	ne
  402d02:	2001      	movne	r0, #1
  402d04:	4b04      	ldr	r3, [pc, #16]	; (402d18 <_usart_sync_is_transmit_done+0x24>)
  402d06:	4798      	blx	r3
	return hri_usart_get_US_CSR_TXEMPTY_bit(device->hw);
  402d08:	6823      	ldr	r3, [r4, #0]
	return (((Usart *)hw)->US_CSR & US_CSR_TXEMPTY) > 0;
  402d0a:	6958      	ldr	r0, [r3, #20]
}
  402d0c:	f3c0 2040 	ubfx	r0, r0, #9, #1
  402d10:	bd10      	pop	{r4, pc}
  402d12:	bf00      	nop
  402d14:	00407a74 	.word	0x00407a74
  402d18:	00401dc9 	.word	0x00401dc9

00402d1c <_usart_sync_is_byte_received>:
{
  402d1c:	b510      	push	{r4, lr}
	ASSERT(device);
  402d1e:	4604      	mov	r4, r0
  402d20:	f44f 72ef 	mov.w	r2, #478	; 0x1de
  402d24:	4905      	ldr	r1, [pc, #20]	; (402d3c <_usart_sync_is_byte_received+0x20>)
  402d26:	3000      	adds	r0, #0
  402d28:	bf18      	it	ne
  402d2a:	2001      	movne	r0, #1
  402d2c:	4b04      	ldr	r3, [pc, #16]	; (402d40 <_usart_sync_is_byte_received+0x24>)
  402d2e:	4798      	blx	r3
	return hri_usart_get_US_CSR_RXRDY_bit(device->hw);
  402d30:	6823      	ldr	r3, [r4, #0]
	return (((Usart *)hw)->US_CSR & US_CSR_RXRDY) > 0;
  402d32:	6958      	ldr	r0, [r3, #20]
  402d34:	f000 0001 	and.w	r0, r0, #1
}
  402d38:	bd10      	pop	{r4, pc}
  402d3a:	bf00      	nop
  402d3c:	00407a74 	.word	0x00407a74
  402d40:	00401dc9 	.word	0x00401dc9

00402d44 <_usart_get_usart_sync>:
}
  402d44:	2000      	movs	r0, #0
  402d46:	4770      	bx	lr

00402d48 <_dma_init>:

/* DMAC channel configurations */
const static struct dmac_channel_cfg _cfgs[] = {REPEAT_MACRO(DMAC_CHANNEL_CFG, i, DMAC_CH_NUM)};

int32_t _dma_init(void)
{
  402d48:	b430      	push	{r4, r5}
	uint8_t i;

	/* Clear the pending Interrupt Status bit */
	for (i = 0; i < DMAC_CH_NUM; i++) {
  402d4a:	2300      	movs	r3, #0
  402d4c:	e004      	b.n	402d58 <_dma_init+0x10>
	return tmp;
}

static inline hri_xdmac_cis_reg_t hri_xdmac_read_CIS_reg(const void *const hw, uint8_t submodule_index)
{
	return ((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CIS;
  402d4e:	0199      	lsls	r1, r3, #6
  402d50:	4a16      	ldr	r2, [pc, #88]	; (402dac <_dma_init+0x64>)
  402d52:	5852      	ldr	r2, [r2, r1]
  402d54:	3301      	adds	r3, #1
  402d56:	b2db      	uxtb	r3, r3
  402d58:	2b17      	cmp	r3, #23
  402d5a:	d9f8      	bls.n	402d4e <_dma_init+0x6>
  402d5c:	2300      	movs	r3, #0
  402d5e:	e014      	b.n	402d8a <_dma_init+0x42>
}

static inline void hri_xdmac_write_CNDC_reg(const void *const hw, uint8_t submodule_index, hri_xdmac_cndc_reg_t data)
{
	XDMAC_CRITICAL_SECTION_ENTER();
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CNDC = data;
  402d60:	4c13      	ldr	r4, [pc, #76]	; (402db0 <_dma_init+0x68>)
  402d62:	eb04 1283 	add.w	r2, r4, r3, lsl #6
  402d66:	2100      	movs	r1, #0
  402d68:	66d1      	str	r1, [r2, #108]	; 0x6c
}

static inline void hri_xdmac_write_CBC_reg(const void *const hw, uint8_t submodule_index, hri_xdmac_cbc_reg_t data)
{
	XDMAC_CRITICAL_SECTION_ENTER();
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CBC = data;
  402d6a:	6751      	str	r1, [r2, #116]	; 0x74
}

static inline void hri_xdmac_write_CSUS_reg(const void *const hw, uint8_t submodule_index, hri_xdmac_csus_reg_t data)
{
	XDMAC_CRITICAL_SECTION_ENTER();
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CSUS = data;
  402d6c:	1c98      	adds	r0, r3, #2
  402d6e:	0180      	lsls	r0, r0, #6
  402d70:	1825      	adds	r5, r4, r0
  402d72:	5021      	str	r1, [r4, r0]
}

static inline void hri_xdmac_write_CDUS_reg(const void *const hw, uint8_t submodule_index, hri_xdmac_cdus_reg_t data)
{
	XDMAC_CRITICAL_SECTION_ENTER();
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CDUS = data;
  402d74:	6069      	str	r1, [r5, #4]
	for (i = 0; i < DMAC_CH_NUM; i++) {
		hri_xdmac_write_CNDC_reg(XDMAC, i, 0x0);
		hri_xdmac_write_CBC_reg(XDMAC, i, 0x0);
		hri_xdmac_write_CSUS_reg(XDMAC, i, 0x0);
		hri_xdmac_write_CDUS_reg(XDMAC, i, 0x0);
		hri_xdmac_write_CC_reg(XDMAC, i, _cfgs[i].config_reg);
  402d76:	490f      	ldr	r1, [pc, #60]	; (402db4 <_dma_init+0x6c>)
  402d78:	f851 0033 	ldr.w	r0, [r1, r3, lsl #3]
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CC = data;
  402d7c:	6790      	str	r0, [r2, #120]	; 0x78
		hri_xdmac_write_CDS_MSP_reg(XDMAC, i, _cfgs[i].cds_msp);
  402d7e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  402d82:	6849      	ldr	r1, [r1, #4]
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CDS_MSP = data;
  402d84:	67d1      	str	r1, [r2, #124]	; 0x7c
	for (i = 0; i < DMAC_CH_NUM; i++) {
  402d86:	3301      	adds	r3, #1
  402d88:	b2db      	uxtb	r3, r3
  402d8a:	2b17      	cmp	r3, #23
  402d8c:	d9e8      	bls.n	402d60 <_dma_init+0x18>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402d8e:	4b0a      	ldr	r3, [pc, #40]	; (402db8 <_dma_init+0x70>)
  402d90:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  402d94:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  402d98:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  402d9c:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402da0:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402da4:	605a      	str	r2, [r3, #4]
	NVIC_DisableIRQ(XDMAC_IRQn);
	NVIC_ClearPendingIRQ(XDMAC_IRQn);
	NVIC_EnableIRQ(XDMAC_IRQn);

	return ERR_NONE;
}
  402da6:	2000      	movs	r0, #0
  402da8:	bc30      	pop	{r4, r5}
  402daa:	4770      	bx	lr
  402dac:	4007805c 	.word	0x4007805c
  402db0:	40078000 	.word	0x40078000
  402db4:	00407a90 	.word	0x00407a90
  402db8:	e000e100 	.word	0xe000e100

00402dbc <_dma_set_destination_address>:
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CDA = data;
  402dbc:	0180      	lsls	r0, r0, #6
  402dbe:	4b02      	ldr	r3, [pc, #8]	; (402dc8 <_dma_set_destination_address+0xc>)
  402dc0:	5019      	str	r1, [r3, r0]
int32_t _dma_set_destination_address(const uint8_t channel, const void *const dst)
{
	hri_xdmac_write_CDA_reg(XDMAC, channel, (uint32_t)dst);

	return ERR_NONE;
}
  402dc2:	2000      	movs	r0, #0
  402dc4:	4770      	bx	lr
  402dc6:	bf00      	nop
  402dc8:	40078064 	.word	0x40078064

00402dcc <_dma_set_source_address>:
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CSA = data;
  402dcc:	0180      	lsls	r0, r0, #6
  402dce:	4b02      	ldr	r3, [pc, #8]	; (402dd8 <_dma_set_source_address+0xc>)
  402dd0:	5019      	str	r1, [r3, r0]
int32_t _dma_set_source_address(const uint8_t channel, const void *const src)
{
	hri_xdmac_write_CSA_reg(XDMAC, channel, (uint32_t)src);

	return ERR_NONE;
}
  402dd2:	2000      	movs	r0, #0
  402dd4:	4770      	bx	lr
  402dd6:	bf00      	nop
  402dd8:	40078060 	.word	0x40078060

00402ddc <_dma_set_data_amount>:
	tmp = ((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CC;
  402ddc:	0180      	lsls	r0, r0, #6
  402dde:	4a04      	ldr	r2, [pc, #16]	; (402df0 <_dma_set_data_amount+0x14>)
  402de0:	4402      	add	r2, r0
  402de2:	6f93      	ldr	r3, [r2, #120]	; 0x78
	tmp = (tmp & XDMAC_CC_DWIDTH(mask)) >> XDMAC_CC_DWIDTH_Pos;
  402de4:	f3c3 23c1 	ubfx	r3, r3, #11, #2
int32_t _dma_set_data_amount(const uint8_t channel, const uint32_t amount)
{
	uint8_t width;

	width = hri_xdmac_get_CC_DWIDTH_bf(XDMAC, channel, 0x3);
	hri_xdmac_write_CUBC_reg(XDMAC, channel, amount >> width);
  402de8:	40d9      	lsrs	r1, r3
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CUBC = data;
  402dea:	6711      	str	r1, [r2, #112]	; 0x70

	return ERR_NONE;
}
  402dec:	2000      	movs	r0, #0
  402dee:	4770      	bx	lr
  402df0:	40078000 	.word	0x40078000

00402df4 <_dma_enable_transaction>:

int32_t _dma_enable_transaction(const uint8_t channel, const bool software_trigger)
{
	hri_xdmac_set_GS_reg(XDMAC, 1 << channel);
  402df4:	2301      	movs	r3, #1
  402df6:	fa03 f000 	lsl.w	r0, r3, r0
	((Xdmac *)hw)->XDMAC_GD = XDMAC_GS_ST23;
}

static inline void hri_xdmac_set_GS_reg(const void *const hw, hri_xdmac_gs_reg_t mask)
{
	((Xdmac *)hw)->XDMAC_GE = mask;
  402dfa:	4b03      	ldr	r3, [pc, #12]	; (402e08 <_dma_enable_transaction+0x14>)
  402dfc:	61d8      	str	r0, [r3, #28]

	if (software_trigger) {
  402dfe:	b101      	cbz	r1, 402e02 <_dma_enable_transaction+0xe>
}

static inline void hri_xdmac_write_GSWR_reg(const void *const hw, hri_xdmac_gswr_reg_t data)
{
	XDMAC_CRITICAL_SECTION_ENTER();
	((Xdmac *)hw)->XDMAC_GSWR = data;
  402e00:	6398      	str	r0, [r3, #56]	; 0x38
		hri_xdmac_write_GSWR_reg(XDMAC, 1 << channel);
	}

	return ERR_NONE;
}
  402e02:	2000      	movs	r0, #0
  402e04:	4770      	bx	lr
  402e06:	bf00      	nop
  402e08:	40078000 	.word	0x40078000

00402e0c <_dma_get_channel_resource>:

int32_t _dma_get_channel_resource(struct _dma_resource **resource, const uint8_t channel)
{
	*resource = &_resources[channel];
  402e0c:	eb01 0141 	add.w	r1, r1, r1, lsl #1
  402e10:	008a      	lsls	r2, r1, #2
  402e12:	4b02      	ldr	r3, [pc, #8]	; (402e1c <_dma_get_channel_resource+0x10>)
  402e14:	4413      	add	r3, r2
  402e16:	6003      	str	r3, [r0, #0]

	return ERR_NONE;
}
  402e18:	2000      	movs	r0, #0
  402e1a:	4770      	bx	lr
  402e1c:	204003a0 	.word	0x204003a0

00402e20 <_dma_set_irq_state>:

void _dma_set_irq_state(const uint8_t channel, const enum _dma_callback_type type, const bool state)
{
	if (state) {
  402e20:	b19a      	cbz	r2, 402e4a <_dma_set_irq_state+0x2a>
		if (type == DMA_TRANSFER_COMPLETE_CB) {
  402e22:	b951      	cbnz	r1, 402e3a <_dma_set_irq_state+0x1a>
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CIE = mask;
  402e24:	0182      	lsls	r2, r0, #6
  402e26:	4b13      	ldr	r3, [pc, #76]	; (402e74 <_dma_set_irq_state+0x54>)
  402e28:	4413      	add	r3, r2
  402e2a:	2201      	movs	r2, #1
  402e2c:	651a      	str	r2, [r3, #80]	; 0x50
			hri_xdmac_set_CIM_reg(XDMAC, channel, XDMAC_CIE_BIE);
		} else if (type == DMA_TRANSFER_ERROR_CB) {
			hri_xdmac_set_CIM_reg(XDMAC, channel, XDMAC_CIE_RBIE | XDMAC_CIE_WBIE | XDMAC_CIE_ROIE);
		}
		hri_xdmac_set_GIM_reg(XDMAC, (1 << channel));
  402e2e:	2301      	movs	r3, #1
  402e30:	fa03 f000 	lsl.w	r0, r3, r0
	((Xdmac *)hw)->XDMAC_GIE = mask;
  402e34:	4b0f      	ldr	r3, [pc, #60]	; (402e74 <_dma_set_irq_state+0x54>)
  402e36:	60d8      	str	r0, [r3, #12]
  402e38:	4770      	bx	lr
		} else if (type == DMA_TRANSFER_ERROR_CB) {
  402e3a:	2901      	cmp	r1, #1
  402e3c:	d1f7      	bne.n	402e2e <_dma_set_irq_state+0xe>
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CIE = mask;
  402e3e:	0182      	lsls	r2, r0, #6
  402e40:	4b0c      	ldr	r3, [pc, #48]	; (402e74 <_dma_set_irq_state+0x54>)
  402e42:	4413      	add	r3, r2
  402e44:	2270      	movs	r2, #112	; 0x70
  402e46:	651a      	str	r2, [r3, #80]	; 0x50
  402e48:	e7f1      	b.n	402e2e <_dma_set_irq_state+0xe>
	} else {
		if (type == DMA_TRANSFER_COMPLETE_CB) {
  402e4a:	b951      	cbnz	r1, 402e62 <_dma_set_irq_state+0x42>
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CID = mask;
  402e4c:	0182      	lsls	r2, r0, #6
  402e4e:	4b09      	ldr	r3, [pc, #36]	; (402e74 <_dma_set_irq_state+0x54>)
  402e50:	4413      	add	r3, r2
  402e52:	2201      	movs	r2, #1
  402e54:	655a      	str	r2, [r3, #84]	; 0x54
			hri_xdmac_clear_CIM_reg(XDMAC, channel, XDMAC_CID_BID);
		} else if (type == DMA_TRANSFER_ERROR_CB) {
			hri_xdmac_clear_CIM_reg(XDMAC, channel, XDMAC_CID_RBEID | XDMAC_CID_WBEID | XDMAC_CID_ROID);
		}
		hri_xdmac_clear_GIM_reg(XDMAC, (1 << channel));
  402e56:	2301      	movs	r3, #1
  402e58:	fa03 f000 	lsl.w	r0, r3, r0
	((Xdmac *)hw)->XDMAC_GID = mask;
  402e5c:	4b05      	ldr	r3, [pc, #20]	; (402e74 <_dma_set_irq_state+0x54>)
  402e5e:	6118      	str	r0, [r3, #16]
  402e60:	4770      	bx	lr
		} else if (type == DMA_TRANSFER_ERROR_CB) {
  402e62:	2901      	cmp	r1, #1
  402e64:	d1f7      	bne.n	402e56 <_dma_set_irq_state+0x36>
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CID = mask;
  402e66:	0182      	lsls	r2, r0, #6
  402e68:	4b02      	ldr	r3, [pc, #8]	; (402e74 <_dma_set_irq_state+0x54>)
  402e6a:	4413      	add	r3, r2
  402e6c:	2270      	movs	r2, #112	; 0x70
  402e6e:	655a      	str	r2, [r3, #84]	; 0x54
  402e70:	e7f1      	b.n	402e56 <_dma_set_irq_state+0x36>
  402e72:	bf00      	nop
  402e74:	40078000 	.word	0x40078000

00402e78 <XDMAC_Handler>:
	return ((Xdmac *)hw)->XDMAC_GIS;
  402e78:	4b17      	ldr	r3, [pc, #92]	; (402ed8 <XDMAC_Handler+0x60>)
  402e7a:	6999      	ldr	r1, [r3, #24]
	uint32_t              pend;

	pend = hri_xdmac_read_GIS_reg(XDMAC);

	/* Get the first pending channel ID */
	for (uint8_t i = 0; i < DMAC_CH_NUM; i++) {
  402e7c:	2300      	movs	r3, #0
  402e7e:	2b17      	cmp	r3, #23
  402e80:	d81b      	bhi.n	402eba <XDMAC_Handler+0x42>
		if ((pend >> i) & 1) {
  402e82:	fa21 f203 	lsr.w	r2, r1, r3
  402e86:	f012 0f01 	tst.w	r2, #1
  402e8a:	d102      	bne.n	402e92 <XDMAC_Handler+0x1a>
	for (uint8_t i = 0; i < DMAC_CH_NUM; i++) {
  402e8c:	3301      	adds	r3, #1
  402e8e:	b2db      	uxtb	r3, r3
  402e90:	e7f5      	b.n	402e7e <XDMAC_Handler+0x6>
			channel = i;
  402e92:	b25b      	sxtb	r3, r3
			break;
		}
	}

	if (channel < 0) {
  402e94:	2b00      	cmp	r3, #0
  402e96:	db1d      	blt.n	402ed4 <XDMAC_Handler+0x5c>
{
  402e98:	b510      	push	{r4, lr}
		return;
	}

	tmp_resource = &_resources[channel];
  402e9a:	eb03 0243 	add.w	r2, r3, r3, lsl #1
  402e9e:	0090      	lsls	r0, r2, #2
  402ea0:	4a0e      	ldr	r2, [pc, #56]	; (402edc <XDMAC_Handler+0x64>)
  402ea2:	4410      	add	r0, r2
	status       = hri_xdmac_read_CIS_reg(XDMAC, channel);
  402ea4:	b2d9      	uxtb	r1, r3
	return ((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CIS;
  402ea6:	0189      	lsls	r1, r1, #6
  402ea8:	4a0d      	ldr	r2, [pc, #52]	; (402ee0 <XDMAC_Handler+0x68>)
  402eaa:	5852      	ldr	r2, [r2, r1]

	if (status & (XDMAC_CIS_RBEIS | XDMAC_CIS_WBEIS | XDMAC_CIS_ROIS)) {
  402eac:	f012 0f70 	tst.w	r2, #112	; 0x70
  402eb0:	d106      	bne.n	402ec0 <XDMAC_Handler+0x48>
		tmp_resource->dma_cb.error(tmp_resource);
	} else if (status & XDMAC_CIS_BIS) {
  402eb2:	f012 0f01 	tst.w	r2, #1
  402eb6:	d106      	bne.n	402ec6 <XDMAC_Handler+0x4e>
  402eb8:	bd10      	pop	{r4, pc}
	int8_t                channel = -1;
  402eba:	f04f 33ff 	mov.w	r3, #4294967295
  402ebe:	e7e9      	b.n	402e94 <XDMAC_Handler+0x1c>
		tmp_resource->dma_cb.error(tmp_resource);
  402ec0:	6843      	ldr	r3, [r0, #4]
  402ec2:	4798      	blx	r3
  402ec4:	bd10      	pop	{r4, pc}
		tmp_resource->dma_cb.transfer_done(tmp_resource);
  402ec6:	eb03 0443 	add.w	r4, r3, r3, lsl #1
  402eca:	00a3      	lsls	r3, r4, #2
  402ecc:	4a03      	ldr	r2, [pc, #12]	; (402edc <XDMAC_Handler+0x64>)
  402ece:	58d3      	ldr	r3, [r2, r3]
  402ed0:	4798      	blx	r3
  402ed2:	e7f1      	b.n	402eb8 <XDMAC_Handler+0x40>
  402ed4:	4770      	bx	lr
  402ed6:	bf00      	nop
  402ed8:	40078000 	.word	0x40078000
  402edc:	204003a0 	.word	0x204003a0
  402ee0:	4007805c 	.word	0x4007805c

00402ee4 <main>:




int main(void)
{
  402ee4:	b508      	push	{r3, lr}
	
	
	
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
  402ee6:	4b1c      	ldr	r3, [pc, #112]	; (402f58 <main+0x74>)
  402ee8:	4798      	blx	r3
	//CAN is currently disabled
	//Temp 3 currently disabled as pin is shared with edbg com
	
	/* Additional User initialisation */
	dma_adc_init();
  402eea:	4b1c      	ldr	r3, [pc, #112]	; (402f5c <main+0x78>)
  402eec:	4798      	blx	r3
	pwm_init_user();
  402eee:	4b1c      	ldr	r3, [pc, #112]	; (402f60 <main+0x7c>)
  402ef0:	4798      	blx	r3
	encoder_init();
  402ef2:	4b1c      	ldr	r3, [pc, #112]	; (402f64 <main+0x80>)
  402ef4:	4798      	blx	r3
	pos_sens_init();
  402ef6:	4b1c      	ldr	r3, [pc, #112]	; (402f68 <main+0x84>)
  402ef8:	4798      	blx	r3
	
	/* Enable all devices */
	pwm_enable_all();
  402efa:	4b1c      	ldr	r3, [pc, #112]	; (402f6c <main+0x88>)
  402efc:	4798      	blx	r3
	adc_enable_all();
  402efe:	4b1c      	ldr	r3, [pc, #112]	; (402f70 <main+0x8c>)
  402f00:	4798      	blx	r3
	calibrate_curr_sensors();	//both PWM and ADC need to be enabled to calibrate the current sensors
  402f02:	4b1c      	ldr	r3, [pc, #112]	; (402f74 <main+0x90>)
  402f04:	4798      	blx	r3
	((Pio *)hw)->PIO_SODR = mask;
  402f06:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  402f0a:	4b1b      	ldr	r3, [pc, #108]	; (402f78 <main+0x94>)
  402f0c:	631a      	str	r2, [r3, #48]	; 0x30
	gpio_set_pin_level(PIN_GPIO_DCDC_ON_OFF, true);		//enables the DC-DC converter for the HV side
	
	timer_start(&ENCODER_A);
  402f0e:	481b      	ldr	r0, [pc, #108]	; (402f7c <main+0x98>)
  402f10:	4c1b      	ldr	r4, [pc, #108]	; (402f80 <main+0x9c>)
  402f12:	47a0      	blx	r4
	timer_start(&ENCODER_B);
  402f14:	481b      	ldr	r0, [pc, #108]	; (402f84 <main+0xa0>)
  402f16:	47a0      	blx	r4
	
	dma_adc_0_enable_continuously();
  402f18:	4b1b      	ldr	r3, [pc, #108]	; (402f88 <main+0xa4>)
  402f1a:	4798      	blx	r3
	dma_adc_1_enable_continuously();
  402f1c:	4b1b      	ldr	r3, [pc, #108]	; (402f8c <main+0xa8>)
  402f1e:	4798      	blx	r3
	//enable_control();
	//----------------------------------------End of Startup Code--------------------------------------------------
	
	delay_ms(500);
  402f20:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  402f24:	4d1a      	ldr	r5, [pc, #104]	; (402f90 <main+0xac>)
  402f26:	47a8      	blx	r5
	printf("Initiated \n");
  402f28:	481a      	ldr	r0, [pc, #104]	; (402f94 <main+0xb0>)
  402f2a:	4c1b      	ldr	r4, [pc, #108]	; (402f98 <main+0xb4>)
  402f2c:	47a0      	blx	r4
	//first_slow_spin();
	
	printf("30 seconds \n");
  402f2e:	481b      	ldr	r0, [pc, #108]	; (402f9c <main+0xb8>)
  402f30:	47a0      	blx	r4
	delay_ms(10000);
  402f32:	f242 7010 	movw	r0, #10000	; 0x2710
  402f36:	47a8      	blx	r5
	printf("20 seconds \n");
  402f38:	4819      	ldr	r0, [pc, #100]	; (402fa0 <main+0xbc>)
  402f3a:	47a0      	blx	r4
	delay_ms(10000);
  402f3c:	f242 7010 	movw	r0, #10000	; 0x2710
  402f40:	47a8      	blx	r5
	printf("10 seconds \n");
  402f42:	4818      	ldr	r0, [pc, #96]	; (402fa4 <main+0xc0>)
  402f44:	47a0      	blx	r4
	delay_ms(10000);
  402f46:	f242 7010 	movw	r0, #10000	; 0x2710
  402f4a:	47a8      	blx	r5
	printf("Let Go \n");
  402f4c:	4816      	ldr	r0, [pc, #88]	; (402fa8 <main+0xc4>)
  402f4e:	47a0      	blx	r4
	
	enable_control();
  402f50:	4b16      	ldr	r3, [pc, #88]	; (402fac <main+0xc8>)
  402f52:	4798      	blx	r3
  402f54:	e7fe      	b.n	402f54 <main+0x70>
  402f56:	bf00      	nop
  402f58:	004001d5 	.word	0x004001d5
  402f5c:	00400d41 	.word	0x00400d41
  402f60:	00400f05 	.word	0x00400f05
  402f64:	004006d5 	.word	0x004006d5
  402f68:	00400a39 	.word	0x00400a39
  402f6c:	00400fd9 	.word	0x00400fd9
  402f70:	00400e2d 	.word	0x00400e2d
  402f74:	00400589 	.word	0x00400589
  402f78:	400e0e00 	.word	0x400e0e00
  402f7c:	204006ac 	.word	0x204006ac
  402f80:	00401c49 	.word	0x00401c49
  402f84:	204005fc 	.word	0x204005fc
  402f88:	00400cf9 	.word	0x00400cf9
  402f8c:	00400d11 	.word	0x00400d11
  402f90:	00401881 	.word	0x00401881
  402f94:	00407b50 	.word	0x00407b50
  402f98:	00405759 	.word	0x00405759
  402f9c:	00407b5c 	.word	0x00407b5c
  402fa0:	00407b6c 	.word	0x00407b6c
  402fa4:	00407b7c 	.word	0x00407b7c
  402fa8:	00407b8c 	.word	0x00407b8c
  402fac:	00400b5d 	.word	0x00400b5d

00402fb0 <_read>:

int __attribute__((weak)) _read(int file, char *ptr, int len)
{
	int n = 0;

	if (file != 0) {
  402fb0:	b958      	cbnz	r0, 402fca <_read+0x1a>
{
  402fb2:	b508      	push	{r3, lr}
  402fb4:	460b      	mov	r3, r1
  402fb6:	4611      	mov	r1, r2
  402fb8:	4618      	mov	r0, r3
		return -1;
	}

	n = stdio_io_read((uint8_t *)ptr, len);
  402fba:	4b05      	ldr	r3, [pc, #20]	; (402fd0 <_read+0x20>)
  402fbc:	4798      	blx	r3
	if (n < 0) {
  402fbe:	2800      	cmp	r0, #0
  402fc0:	db00      	blt.n	402fc4 <_read+0x14>
		return -1;
	}

	return n;
}
  402fc2:	bd08      	pop	{r3, pc}
		return -1;
  402fc4:	f04f 30ff 	mov.w	r0, #4294967295
  402fc8:	bd08      	pop	{r3, pc}
		return -1;
  402fca:	f04f 30ff 	mov.w	r0, #4294967295
  402fce:	4770      	bx	lr
  402fd0:	00403029 	.word	0x00403029

00402fd4 <_write>:

int __attribute__((weak)) _write(int file, char *ptr, int len)
{
	int n = 0;

	if ((file != 1) && (file != 2) && (file != 3)) {
  402fd4:	3801      	subs	r0, #1
  402fd6:	2802      	cmp	r0, #2
  402fd8:	d80b      	bhi.n	402ff2 <_write+0x1e>
{
  402fda:	b508      	push	{r3, lr}
  402fdc:	460b      	mov	r3, r1
  402fde:	4611      	mov	r1, r2
  402fe0:	4618      	mov	r0, r3
		return -1;
	}

	n = stdio_io_write((const uint8_t *)ptr, len);
  402fe2:	4b05      	ldr	r3, [pc, #20]	; (402ff8 <_write+0x24>)
  402fe4:	4798      	blx	r3
	if (n < 0) {
  402fe6:	2800      	cmp	r0, #0
  402fe8:	db00      	blt.n	402fec <_write+0x18>
		return -1;
	}

	return n;
}
  402fea:	bd08      	pop	{r3, pc}
		return -1;
  402fec:	f04f 30ff 	mov.w	r0, #4294967295
  402ff0:	bd08      	pop	{r3, pc}
		return -1;
  402ff2:	f04f 30ff 	mov.w	r0, #4294967295
  402ff6:	4770      	bx	lr
  402ff8:	0040304d 	.word	0x0040304d

00402ffc <stdio_io_init>:

/** IO descriptor for STDIO access. */
static struct io_descriptor *stdio_io = NULL;

void stdio_io_init(struct io_descriptor *io)
{
  402ffc:	b570      	push	{r4, r5, r6, lr}
  402ffe:	4606      	mov	r6, r0
#if defined(__GNUC__)
	/* Specify that stdout and stdin should not be buffered. */
	setbuf(stdout, NULL);
  403000:	4d06      	ldr	r5, [pc, #24]	; (40301c <stdio_io_init+0x20>)
  403002:	682b      	ldr	r3, [r5, #0]
  403004:	2100      	movs	r1, #0
  403006:	6898      	ldr	r0, [r3, #8]
  403008:	4c05      	ldr	r4, [pc, #20]	; (403020 <stdio_io_init+0x24>)
  40300a:	47a0      	blx	r4
	setbuf(stdin, NULL);
  40300c:	682b      	ldr	r3, [r5, #0]
  40300e:	2100      	movs	r1, #0
  403010:	6858      	ldr	r0, [r3, #4]
  403012:	47a0      	blx	r4
	 * and AVR GCC library:
	 * - printf() emits one character at a time.
	 * - getchar() requests only 1 byte to exit.
	 */
#endif
	stdio_io = io;
  403014:	4b03      	ldr	r3, [pc, #12]	; (403024 <stdio_io_init+0x28>)
  403016:	601e      	str	r6, [r3, #0]
  403018:	bd70      	pop	{r4, r5, r6, pc}
  40301a:	bf00      	nop
  40301c:	20400048 	.word	0x20400048
  403020:	00405789 	.word	0x00405789
  403024:	204004c0 	.word	0x204004c0

00403028 <stdio_io_read>:
{
	stdio_io = io;
}

int32_t stdio_io_read(uint8_t *buf, const int32_t len)
{
  403028:	b508      	push	{r3, lr}
	if (stdio_io == NULL) {
  40302a:	4b06      	ldr	r3, [pc, #24]	; (403044 <stdio_io_read+0x1c>)
  40302c:	681b      	ldr	r3, [r3, #0]
  40302e:	b133      	cbz	r3, 40303e <stdio_io_read+0x16>
  403030:	460a      	mov	r2, r1
  403032:	4601      	mov	r1, r0
		return 0;
	}
	return io_read(stdio_io, buf, len);
  403034:	b292      	uxth	r2, r2
  403036:	4618      	mov	r0, r3
  403038:	4b03      	ldr	r3, [pc, #12]	; (403048 <stdio_io_read+0x20>)
  40303a:	4798      	blx	r3
  40303c:	bd08      	pop	{r3, pc}
		return 0;
  40303e:	2000      	movs	r0, #0
}
  403040:	bd08      	pop	{r3, pc}
  403042:	bf00      	nop
  403044:	204004c0 	.word	0x204004c0
  403048:	00401a19 	.word	0x00401a19

0040304c <stdio_io_write>:

int32_t stdio_io_write(const uint8_t *buf, const int32_t len)
{
  40304c:	b508      	push	{r3, lr}
	if (stdio_io == NULL) {
  40304e:	4b06      	ldr	r3, [pc, #24]	; (403068 <stdio_io_write+0x1c>)
  403050:	681b      	ldr	r3, [r3, #0]
  403052:	b133      	cbz	r3, 403062 <stdio_io_write+0x16>
  403054:	460a      	mov	r2, r1
  403056:	4601      	mov	r1, r0
		return 0;
	}
	return io_write(stdio_io, buf, len);
  403058:	b292      	uxth	r2, r2
  40305a:	4618      	mov	r0, r3
  40305c:	4b03      	ldr	r3, [pc, #12]	; (40306c <stdio_io_write+0x20>)
  40305e:	4798      	blx	r3
  403060:	bd08      	pop	{r3, pc}
		return 0;
  403062:	2000      	movs	r0, #0
}
  403064:	bd08      	pop	{r3, pc}
  403066:	bf00      	nop
  403068:	204004c0 	.word	0x204004c0
  40306c:	004019e9 	.word	0x004019e9

00403070 <stdio_redirect_init>:
	/* Print welcome message */
	printf("\r\nHello ATMEL World!\r\n");
}

void stdio_redirect_init(void)
{
  403070:	b510      	push	{r4, lr}

	usart_sync_enable(&EDBG_COM);
  403072:	4c04      	ldr	r4, [pc, #16]	; (403084 <stdio_redirect_init+0x14>)
  403074:	4620      	mov	r0, r4
  403076:	4b04      	ldr	r3, [pc, #16]	; (403088 <stdio_redirect_init+0x18>)
  403078:	4798      	blx	r3
	stdio_io_init(&EDBG_COM.io);
  40307a:	4620      	mov	r0, r4
  40307c:	4b03      	ldr	r3, [pc, #12]	; (40308c <stdio_redirect_init+0x1c>)
  40307e:	4798      	blx	r3
  403080:	bd10      	pop	{r4, pc}
  403082:	bf00      	nop
  403084:	204006a0 	.word	0x204006a0
  403088:	00401d9d 	.word	0x00401d9d
  40308c:	00402ffd 	.word	0x00402ffd

00403090 <cos>:
  403090:	b530      	push	{r4, r5, lr}
  403092:	4a22      	ldr	r2, [pc, #136]	; (40311c <cos+0x8c>)
  403094:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  403098:	4293      	cmp	r3, r2
  40309a:	b087      	sub	sp, #28
  40309c:	dd1b      	ble.n	4030d6 <cos+0x46>
  40309e:	4a20      	ldr	r2, [pc, #128]	; (403120 <cos+0x90>)
  4030a0:	4293      	cmp	r3, r2
  4030a2:	dd05      	ble.n	4030b0 <cos+0x20>
  4030a4:	4602      	mov	r2, r0
  4030a6:	460b      	mov	r3, r1
  4030a8:	f001 f9e4 	bl	404474 <__aeabi_dsub>
  4030ac:	b007      	add	sp, #28
  4030ae:	bd30      	pop	{r4, r5, pc}
  4030b0:	aa02      	add	r2, sp, #8
  4030b2:	f000 f87d 	bl	4031b0 <__ieee754_rem_pio2>
  4030b6:	f000 0303 	and.w	r3, r0, #3
  4030ba:	2b01      	cmp	r3, #1
  4030bc:	d01a      	beq.n	4030f4 <cos+0x64>
  4030be:	2b02      	cmp	r3, #2
  4030c0:	d00f      	beq.n	4030e2 <cos+0x52>
  4030c2:	b31b      	cbz	r3, 40310c <cos+0x7c>
  4030c4:	2401      	movs	r4, #1
  4030c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4030ca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4030ce:	9400      	str	r4, [sp, #0]
  4030d0:	f000 fffe 	bl	4040d0 <__kernel_sin>
  4030d4:	e7ea      	b.n	4030ac <cos+0x1c>
  4030d6:	2200      	movs	r2, #0
  4030d8:	2300      	movs	r3, #0
  4030da:	f000 fa8d 	bl	4035f8 <__kernel_cos>
  4030de:	b007      	add	sp, #28
  4030e0:	bd30      	pop	{r4, r5, pc}
  4030e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4030e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4030ea:	f000 fa85 	bl	4035f8 <__kernel_cos>
  4030ee:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  4030f2:	e7db      	b.n	4030ac <cos+0x1c>
  4030f4:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
  4030f8:	9300      	str	r3, [sp, #0]
  4030fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4030fe:	4622      	mov	r2, r4
  403100:	462b      	mov	r3, r5
  403102:	f000 ffe5 	bl	4040d0 <__kernel_sin>
  403106:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  40310a:	e7cf      	b.n	4030ac <cos+0x1c>
  40310c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  403110:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403114:	f000 fa70 	bl	4035f8 <__kernel_cos>
  403118:	e7c8      	b.n	4030ac <cos+0x1c>
  40311a:	bf00      	nop
  40311c:	3fe921fb 	.word	0x3fe921fb
  403120:	7fefffff 	.word	0x7fefffff

00403124 <sin>:
  403124:	b530      	push	{r4, r5, lr}
  403126:	4a1f      	ldr	r2, [pc, #124]	; (4031a4 <sin+0x80>)
  403128:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  40312c:	4293      	cmp	r3, r2
  40312e:	b087      	sub	sp, #28
  403130:	dd1b      	ble.n	40316a <sin+0x46>
  403132:	4a1d      	ldr	r2, [pc, #116]	; (4031a8 <sin+0x84>)
  403134:	4293      	cmp	r3, r2
  403136:	dd05      	ble.n	403144 <sin+0x20>
  403138:	4602      	mov	r2, r0
  40313a:	460b      	mov	r3, r1
  40313c:	f001 f99a 	bl	404474 <__aeabi_dsub>
  403140:	b007      	add	sp, #28
  403142:	bd30      	pop	{r4, r5, pc}
  403144:	aa02      	add	r2, sp, #8
  403146:	f000 f833 	bl	4031b0 <__ieee754_rem_pio2>
  40314a:	f000 0003 	and.w	r0, r0, #3
  40314e:	2801      	cmp	r0, #1
  403150:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  403154:	d01a      	beq.n	40318c <sin+0x68>
  403156:	2802      	cmp	r0, #2
  403158:	d00f      	beq.n	40317a <sin+0x56>
  40315a:	b1e0      	cbz	r0, 403196 <sin+0x72>
  40315c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403160:	f000 fa4a 	bl	4035f8 <__kernel_cos>
  403164:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  403168:	e7ea      	b.n	403140 <sin+0x1c>
  40316a:	2300      	movs	r3, #0
  40316c:	9300      	str	r3, [sp, #0]
  40316e:	2200      	movs	r2, #0
  403170:	2300      	movs	r3, #0
  403172:	f000 ffad 	bl	4040d0 <__kernel_sin>
  403176:	b007      	add	sp, #28
  403178:	bd30      	pop	{r4, r5, pc}
  40317a:	2401      	movs	r4, #1
  40317c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403180:	9400      	str	r4, [sp, #0]
  403182:	f000 ffa5 	bl	4040d0 <__kernel_sin>
  403186:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  40318a:	e7d9      	b.n	403140 <sin+0x1c>
  40318c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403190:	f000 fa32 	bl	4035f8 <__kernel_cos>
  403194:	e7d4      	b.n	403140 <sin+0x1c>
  403196:	2401      	movs	r4, #1
  403198:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40319c:	9400      	str	r4, [sp, #0]
  40319e:	f000 ff97 	bl	4040d0 <__kernel_sin>
  4031a2:	e7cd      	b.n	403140 <sin+0x1c>
  4031a4:	3fe921fb 	.word	0x3fe921fb
  4031a8:	7fefffff 	.word	0x7fefffff
  4031ac:	00000000 	.word	0x00000000

004031b0 <__ieee754_rem_pio2>:
  4031b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4031b4:	4e9a      	ldr	r6, [pc, #616]	; (403420 <__ieee754_rem_pio2+0x270>)
  4031b6:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
  4031ba:	42b7      	cmp	r7, r6
  4031bc:	b091      	sub	sp, #68	; 0x44
  4031be:	f340 808e 	ble.w	4032de <__ieee754_rem_pio2+0x12e>
  4031c2:	4692      	mov	sl, r2
  4031c4:	4a97      	ldr	r2, [pc, #604]	; (403424 <__ieee754_rem_pio2+0x274>)
  4031c6:	4297      	cmp	r7, r2
  4031c8:	460c      	mov	r4, r1
  4031ca:	dc26      	bgt.n	40321a <__ieee754_rem_pio2+0x6a>
  4031cc:	2900      	cmp	r1, #0
  4031ce:	a38a      	add	r3, pc, #552	; (adr r3, 4033f8 <__ieee754_rem_pio2+0x248>)
  4031d0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4031d4:	f340 81b4 	ble.w	403540 <__ieee754_rem_pio2+0x390>
  4031d8:	f001 f94c 	bl	404474 <__aeabi_dsub>
  4031dc:	4b92      	ldr	r3, [pc, #584]	; (403428 <__ieee754_rem_pio2+0x278>)
  4031de:	429f      	cmp	r7, r3
  4031e0:	4604      	mov	r4, r0
  4031e2:	460d      	mov	r5, r1
  4031e4:	f000 8090 	beq.w	403308 <__ieee754_rem_pio2+0x158>
  4031e8:	a385      	add	r3, pc, #532	; (adr r3, 403400 <__ieee754_rem_pio2+0x250>)
  4031ea:	e9d3 2300 	ldrd	r2, r3, [r3]
  4031ee:	f001 f941 	bl	404474 <__aeabi_dsub>
  4031f2:	4602      	mov	r2, r0
  4031f4:	460b      	mov	r3, r1
  4031f6:	e9ca 2300 	strd	r2, r3, [sl]
  4031fa:	4620      	mov	r0, r4
  4031fc:	4629      	mov	r1, r5
  4031fe:	f001 f939 	bl	404474 <__aeabi_dsub>
  403202:	a37f      	add	r3, pc, #508	; (adr r3, 403400 <__ieee754_rem_pio2+0x250>)
  403204:	e9d3 2300 	ldrd	r2, r3, [r3]
  403208:	f001 f934 	bl	404474 <__aeabi_dsub>
  40320c:	2501      	movs	r5, #1
  40320e:	e9ca 0102 	strd	r0, r1, [sl, #8]
  403212:	4628      	mov	r0, r5
  403214:	b011      	add	sp, #68	; 0x44
  403216:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40321a:	4a84      	ldr	r2, [pc, #528]	; (40342c <__ieee754_rem_pio2+0x27c>)
  40321c:	4297      	cmp	r7, r2
  40321e:	f340 8090 	ble.w	403342 <__ieee754_rem_pio2+0x192>
  403222:	4a83      	ldr	r2, [pc, #524]	; (403430 <__ieee754_rem_pio2+0x280>)
  403224:	4297      	cmp	r7, r2
  403226:	dc65      	bgt.n	4032f4 <__ieee754_rem_pio2+0x144>
  403228:	153d      	asrs	r5, r7, #20
  40322a:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
  40322e:	eba7 5305 	sub.w	r3, r7, r5, lsl #20
  403232:	4619      	mov	r1, r3
  403234:	461f      	mov	r7, r3
  403236:	4606      	mov	r6, r0
  403238:	f001 fd80 	bl	404d3c <__aeabi_d2iz>
  40323c:	f001 fa68 	bl	404710 <__aeabi_i2d>
  403240:	4680      	mov	r8, r0
  403242:	4689      	mov	r9, r1
  403244:	4602      	mov	r2, r0
  403246:	460b      	mov	r3, r1
  403248:	4630      	mov	r0, r6
  40324a:	4639      	mov	r1, r7
  40324c:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
  403250:	f001 f910 	bl	404474 <__aeabi_dsub>
  403254:	2200      	movs	r2, #0
  403256:	4b77      	ldr	r3, [pc, #476]	; (403434 <__ieee754_rem_pio2+0x284>)
  403258:	f001 fac0 	bl	4047dc <__aeabi_dmul>
  40325c:	4689      	mov	r9, r1
  40325e:	4680      	mov	r8, r0
  403260:	f001 fd6c 	bl	404d3c <__aeabi_d2iz>
  403264:	f001 fa54 	bl	404710 <__aeabi_i2d>
  403268:	4602      	mov	r2, r0
  40326a:	460b      	mov	r3, r1
  40326c:	4606      	mov	r6, r0
  40326e:	460f      	mov	r7, r1
  403270:	4640      	mov	r0, r8
  403272:	4649      	mov	r1, r9
  403274:	e9cd 670c 	strd	r6, r7, [sp, #48]	; 0x30
  403278:	f001 f8fc 	bl	404474 <__aeabi_dsub>
  40327c:	2200      	movs	r2, #0
  40327e:	4b6d      	ldr	r3, [pc, #436]	; (403434 <__ieee754_rem_pio2+0x284>)
  403280:	f001 faac 	bl	4047dc <__aeabi_dmul>
  403284:	2200      	movs	r2, #0
  403286:	2300      	movs	r3, #0
  403288:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
  40328c:	f001 fd0e 	bl	404cac <__aeabi_dcmpeq>
  403290:	2800      	cmp	r0, #0
  403292:	f000 8173 	beq.w	40357c <__ieee754_rem_pio2+0x3cc>
  403296:	2300      	movs	r3, #0
  403298:	4630      	mov	r0, r6
  40329a:	4639      	mov	r1, r7
  40329c:	2200      	movs	r2, #0
  40329e:	f001 fd05 	bl	404cac <__aeabi_dcmpeq>
  4032a2:	2800      	cmp	r0, #0
  4032a4:	bf14      	ite	ne
  4032a6:	2301      	movne	r3, #1
  4032a8:	2302      	moveq	r3, #2
  4032aa:	4a63      	ldr	r2, [pc, #396]	; (403438 <__ieee754_rem_pio2+0x288>)
  4032ac:	9201      	str	r2, [sp, #4]
  4032ae:	2102      	movs	r1, #2
  4032b0:	462a      	mov	r2, r5
  4032b2:	9100      	str	r1, [sp, #0]
  4032b4:	a80a      	add	r0, sp, #40	; 0x28
  4032b6:	4651      	mov	r1, sl
  4032b8:	f000 fac2 	bl	403840 <__kernel_rem_pio2>
  4032bc:	2c00      	cmp	r4, #0
  4032be:	4605      	mov	r5, r0
  4032c0:	da14      	bge.n	4032ec <__ieee754_rem_pio2+0x13c>
  4032c2:	f8da 2004 	ldr.w	r2, [sl, #4]
  4032c6:	f8da 300c 	ldr.w	r3, [sl, #12]
  4032ca:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  4032ce:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  4032d2:	4245      	negs	r5, r0
  4032d4:	f8ca 2004 	str.w	r2, [sl, #4]
  4032d8:	f8ca 300c 	str.w	r3, [sl, #12]
  4032dc:	e006      	b.n	4032ec <__ieee754_rem_pio2+0x13c>
  4032de:	e9c2 0100 	strd	r0, r1, [r2]
  4032e2:	2500      	movs	r5, #0
  4032e4:	2400      	movs	r4, #0
  4032e6:	e9c2 4502 	strd	r4, r5, [r2, #8]
  4032ea:	2500      	movs	r5, #0
  4032ec:	4628      	mov	r0, r5
  4032ee:	b011      	add	sp, #68	; 0x44
  4032f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4032f4:	4602      	mov	r2, r0
  4032f6:	460b      	mov	r3, r1
  4032f8:	f001 f8bc 	bl	404474 <__aeabi_dsub>
  4032fc:	2500      	movs	r5, #0
  4032fe:	e9ca 0102 	strd	r0, r1, [sl, #8]
  403302:	e9ca 0100 	strd	r0, r1, [sl]
  403306:	e7f1      	b.n	4032ec <__ieee754_rem_pio2+0x13c>
  403308:	a33f      	add	r3, pc, #252	; (adr r3, 403408 <__ieee754_rem_pio2+0x258>)
  40330a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40330e:	f001 f8b1 	bl	404474 <__aeabi_dsub>
  403312:	a33f      	add	r3, pc, #252	; (adr r3, 403410 <__ieee754_rem_pio2+0x260>)
  403314:	e9d3 2300 	ldrd	r2, r3, [r3]
  403318:	460d      	mov	r5, r1
  40331a:	4604      	mov	r4, r0
  40331c:	f001 f8aa 	bl	404474 <__aeabi_dsub>
  403320:	4602      	mov	r2, r0
  403322:	460b      	mov	r3, r1
  403324:	e9ca 2300 	strd	r2, r3, [sl]
  403328:	4629      	mov	r1, r5
  40332a:	4620      	mov	r0, r4
  40332c:	f001 f8a2 	bl	404474 <__aeabi_dsub>
  403330:	a337      	add	r3, pc, #220	; (adr r3, 403410 <__ieee754_rem_pio2+0x260>)
  403332:	e9d3 2300 	ldrd	r2, r3, [r3]
  403336:	f001 f89d 	bl	404474 <__aeabi_dsub>
  40333a:	2501      	movs	r5, #1
  40333c:	e9ca 0102 	strd	r0, r1, [sl, #8]
  403340:	e7d4      	b.n	4032ec <__ieee754_rem_pio2+0x13c>
  403342:	f000 ff7b 	bl	40423c <fabs>
  403346:	a334      	add	r3, pc, #208	; (adr r3, 403418 <__ieee754_rem_pio2+0x268>)
  403348:	e9d3 2300 	ldrd	r2, r3, [r3]
  40334c:	4680      	mov	r8, r0
  40334e:	4689      	mov	r9, r1
  403350:	f001 fa44 	bl	4047dc <__aeabi_dmul>
  403354:	2200      	movs	r2, #0
  403356:	4b39      	ldr	r3, [pc, #228]	; (40343c <__ieee754_rem_pio2+0x28c>)
  403358:	f001 f88e 	bl	404478 <__adddf3>
  40335c:	f001 fcee 	bl	404d3c <__aeabi_d2iz>
  403360:	4605      	mov	r5, r0
  403362:	f001 f9d5 	bl	404710 <__aeabi_i2d>
  403366:	a324      	add	r3, pc, #144	; (adr r3, 4033f8 <__ieee754_rem_pio2+0x248>)
  403368:	e9d3 2300 	ldrd	r2, r3, [r3]
  40336c:	e9cd 0104 	strd	r0, r1, [sp, #16]
  403370:	f001 fa34 	bl	4047dc <__aeabi_dmul>
  403374:	4602      	mov	r2, r0
  403376:	460b      	mov	r3, r1
  403378:	4640      	mov	r0, r8
  40337a:	4649      	mov	r1, r9
  40337c:	f001 f87a 	bl	404474 <__aeabi_dsub>
  403380:	a31f      	add	r3, pc, #124	; (adr r3, 403400 <__ieee754_rem_pio2+0x250>)
  403382:	e9d3 2300 	ldrd	r2, r3, [r3]
  403386:	4680      	mov	r8, r0
  403388:	4689      	mov	r9, r1
  40338a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40338e:	f001 fa25 	bl	4047dc <__aeabi_dmul>
  403392:	2d1f      	cmp	r5, #31
  403394:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403398:	dc54      	bgt.n	403444 <__ieee754_rem_pio2+0x294>
  40339a:	4b29      	ldr	r3, [pc, #164]	; (403440 <__ieee754_rem_pio2+0x290>)
  40339c:	1e6a      	subs	r2, r5, #1
  40339e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4033a2:	429f      	cmp	r7, r3
  4033a4:	d04e      	beq.n	403444 <__ieee754_rem_pio2+0x294>
  4033a6:	4602      	mov	r2, r0
  4033a8:	460b      	mov	r3, r1
  4033aa:	4640      	mov	r0, r8
  4033ac:	4649      	mov	r1, r9
  4033ae:	f001 f861 	bl	404474 <__aeabi_dsub>
  4033b2:	4602      	mov	r2, r0
  4033b4:	460b      	mov	r3, r1
  4033b6:	e9ca 2300 	strd	r2, r3, [sl]
  4033ba:	4683      	mov	fp, r0
  4033bc:	460e      	mov	r6, r1
  4033be:	465a      	mov	r2, fp
  4033c0:	4633      	mov	r3, r6
  4033c2:	4640      	mov	r0, r8
  4033c4:	4649      	mov	r1, r9
  4033c6:	f001 f855 	bl	404474 <__aeabi_dsub>
  4033ca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4033ce:	f001 f851 	bl	404474 <__aeabi_dsub>
  4033d2:	2c00      	cmp	r4, #0
  4033d4:	4602      	mov	r2, r0
  4033d6:	460b      	mov	r3, r1
  4033d8:	e9ca 2302 	strd	r2, r3, [sl, #8]
  4033dc:	da86      	bge.n	4032ec <__ieee754_rem_pio2+0x13c>
  4033de:	465b      	mov	r3, fp
  4033e0:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
  4033e4:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  4033e8:	e88a 0048 	stmia.w	sl, {r3, r6}
  4033ec:	f8ca 100c 	str.w	r1, [sl, #12]
  4033f0:	f8ca 0008 	str.w	r0, [sl, #8]
  4033f4:	426d      	negs	r5, r5
  4033f6:	e779      	b.n	4032ec <__ieee754_rem_pio2+0x13c>
  4033f8:	54400000 	.word	0x54400000
  4033fc:	3ff921fb 	.word	0x3ff921fb
  403400:	1a626331 	.word	0x1a626331
  403404:	3dd0b461 	.word	0x3dd0b461
  403408:	1a600000 	.word	0x1a600000
  40340c:	3dd0b461 	.word	0x3dd0b461
  403410:	2e037073 	.word	0x2e037073
  403414:	3ba3198a 	.word	0x3ba3198a
  403418:	6dc9c883 	.word	0x6dc9c883
  40341c:	3fe45f30 	.word	0x3fe45f30
  403420:	3fe921fb 	.word	0x3fe921fb
  403424:	4002d97b 	.word	0x4002d97b
  403428:	3ff921fb 	.word	0x3ff921fb
  40342c:	413921fb 	.word	0x413921fb
  403430:	7fefffff 	.word	0x7fefffff
  403434:	41700000 	.word	0x41700000
  403438:	00407c18 	.word	0x00407c18
  40343c:	3fe00000 	.word	0x3fe00000
  403440:	00407b98 	.word	0x00407b98
  403444:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403448:	4640      	mov	r0, r8
  40344a:	4649      	mov	r1, r9
  40344c:	f001 f812 	bl	404474 <__aeabi_dsub>
  403450:	153a      	asrs	r2, r7, #20
  403452:	f3c1 530a 	ubfx	r3, r1, #20, #11
  403456:	1ad3      	subs	r3, r2, r3
  403458:	2b10      	cmp	r3, #16
  40345a:	4683      	mov	fp, r0
  40345c:	460e      	mov	r6, r1
  40345e:	9209      	str	r2, [sp, #36]	; 0x24
  403460:	e9ca 0100 	strd	r0, r1, [sl]
  403464:	ddab      	ble.n	4033be <__ieee754_rem_pio2+0x20e>
  403466:	a358      	add	r3, pc, #352	; (adr r3, 4035c8 <__ieee754_rem_pio2+0x418>)
  403468:	e9d3 2300 	ldrd	r2, r3, [r3]
  40346c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403470:	f001 f9b4 	bl	4047dc <__aeabi_dmul>
  403474:	4606      	mov	r6, r0
  403476:	460f      	mov	r7, r1
  403478:	4602      	mov	r2, r0
  40347a:	460b      	mov	r3, r1
  40347c:	4640      	mov	r0, r8
  40347e:	4649      	mov	r1, r9
  403480:	f000 fff8 	bl	404474 <__aeabi_dsub>
  403484:	e9cd 0106 	strd	r0, r1, [sp, #24]
  403488:	4602      	mov	r2, r0
  40348a:	460b      	mov	r3, r1
  40348c:	4640      	mov	r0, r8
  40348e:	4649      	mov	r1, r9
  403490:	f000 fff0 	bl	404474 <__aeabi_dsub>
  403494:	4632      	mov	r2, r6
  403496:	463b      	mov	r3, r7
  403498:	f000 ffec 	bl	404474 <__aeabi_dsub>
  40349c:	a34c      	add	r3, pc, #304	; (adr r3, 4035d0 <__ieee754_rem_pio2+0x420>)
  40349e:	e9d3 2300 	ldrd	r2, r3, [r3]
  4034a2:	4606      	mov	r6, r0
  4034a4:	460f      	mov	r7, r1
  4034a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4034aa:	f001 f997 	bl	4047dc <__aeabi_dmul>
  4034ae:	4632      	mov	r2, r6
  4034b0:	463b      	mov	r3, r7
  4034b2:	f000 ffdf 	bl	404474 <__aeabi_dsub>
  4034b6:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
  4034ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4034be:	4602      	mov	r2, r0
  4034c0:	460b      	mov	r3, r1
  4034c2:	4640      	mov	r0, r8
  4034c4:	4649      	mov	r1, r9
  4034c6:	f000 ffd5 	bl	404474 <__aeabi_dsub>
  4034ca:	460b      	mov	r3, r1
  4034cc:	f3c1 570a 	ubfx	r7, r1, #20, #11
  4034d0:	460e      	mov	r6, r1
  4034d2:	9909      	ldr	r1, [sp, #36]	; 0x24
  4034d4:	1bcf      	subs	r7, r1, r7
  4034d6:	4602      	mov	r2, r0
  4034d8:	2f31      	cmp	r7, #49	; 0x31
  4034da:	4683      	mov	fp, r0
  4034dc:	e9ca 2300 	strd	r2, r3, [sl]
  4034e0:	dd6c      	ble.n	4035bc <__ieee754_rem_pio2+0x40c>
  4034e2:	a33d      	add	r3, pc, #244	; (adr r3, 4035d8 <__ieee754_rem_pio2+0x428>)
  4034e4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4034e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4034ec:	f001 f976 	bl	4047dc <__aeabi_dmul>
  4034f0:	4606      	mov	r6, r0
  4034f2:	460f      	mov	r7, r1
  4034f4:	4602      	mov	r2, r0
  4034f6:	460b      	mov	r3, r1
  4034f8:	4640      	mov	r0, r8
  4034fa:	4649      	mov	r1, r9
  4034fc:	e9cd 8906 	strd	r8, r9, [sp, #24]
  403500:	f000 ffb8 	bl	404474 <__aeabi_dsub>
  403504:	4602      	mov	r2, r0
  403506:	460b      	mov	r3, r1
  403508:	4680      	mov	r8, r0
  40350a:	4689      	mov	r9, r1
  40350c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  403510:	f000 ffb0 	bl	404474 <__aeabi_dsub>
  403514:	4632      	mov	r2, r6
  403516:	463b      	mov	r3, r7
  403518:	f000 ffac 	bl	404474 <__aeabi_dsub>
  40351c:	a330      	add	r3, pc, #192	; (adr r3, 4035e0 <__ieee754_rem_pio2+0x430>)
  40351e:	e9d3 2300 	ldrd	r2, r3, [r3]
  403522:	4606      	mov	r6, r0
  403524:	460f      	mov	r7, r1
  403526:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40352a:	f001 f957 	bl	4047dc <__aeabi_dmul>
  40352e:	4632      	mov	r2, r6
  403530:	463b      	mov	r3, r7
  403532:	f000 ff9f 	bl	404474 <__aeabi_dsub>
  403536:	4602      	mov	r2, r0
  403538:	460b      	mov	r3, r1
  40353a:	e9cd 2302 	strd	r2, r3, [sp, #8]
  40353e:	e734      	b.n	4033aa <__ieee754_rem_pio2+0x1fa>
  403540:	f000 ff9a 	bl	404478 <__adddf3>
  403544:	4b2a      	ldr	r3, [pc, #168]	; (4035f0 <__ieee754_rem_pio2+0x440>)
  403546:	429f      	cmp	r7, r3
  403548:	4604      	mov	r4, r0
  40354a:	460d      	mov	r5, r1
  40354c:	d018      	beq.n	403580 <__ieee754_rem_pio2+0x3d0>
  40354e:	a326      	add	r3, pc, #152	; (adr r3, 4035e8 <__ieee754_rem_pio2+0x438>)
  403550:	e9d3 2300 	ldrd	r2, r3, [r3]
  403554:	f000 ff90 	bl	404478 <__adddf3>
  403558:	4602      	mov	r2, r0
  40355a:	460b      	mov	r3, r1
  40355c:	e9ca 2300 	strd	r2, r3, [sl]
  403560:	4629      	mov	r1, r5
  403562:	4620      	mov	r0, r4
  403564:	f000 ff86 	bl	404474 <__aeabi_dsub>
  403568:	a31f      	add	r3, pc, #124	; (adr r3, 4035e8 <__ieee754_rem_pio2+0x438>)
  40356a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40356e:	f000 ff83 	bl	404478 <__adddf3>
  403572:	f04f 35ff 	mov.w	r5, #4294967295
  403576:	e9ca 0102 	strd	r0, r1, [sl, #8]
  40357a:	e6b7      	b.n	4032ec <__ieee754_rem_pio2+0x13c>
  40357c:	2303      	movs	r3, #3
  40357e:	e694      	b.n	4032aa <__ieee754_rem_pio2+0xfa>
  403580:	a311      	add	r3, pc, #68	; (adr r3, 4035c8 <__ieee754_rem_pio2+0x418>)
  403582:	e9d3 2300 	ldrd	r2, r3, [r3]
  403586:	f000 ff77 	bl	404478 <__adddf3>
  40358a:	a311      	add	r3, pc, #68	; (adr r3, 4035d0 <__ieee754_rem_pio2+0x420>)
  40358c:	e9d3 2300 	ldrd	r2, r3, [r3]
  403590:	460d      	mov	r5, r1
  403592:	4604      	mov	r4, r0
  403594:	f000 ff70 	bl	404478 <__adddf3>
  403598:	4602      	mov	r2, r0
  40359a:	460b      	mov	r3, r1
  40359c:	e9ca 2300 	strd	r2, r3, [sl]
  4035a0:	4629      	mov	r1, r5
  4035a2:	4620      	mov	r0, r4
  4035a4:	f000 ff66 	bl	404474 <__aeabi_dsub>
  4035a8:	a309      	add	r3, pc, #36	; (adr r3, 4035d0 <__ieee754_rem_pio2+0x420>)
  4035aa:	e9d3 2300 	ldrd	r2, r3, [r3]
  4035ae:	f000 ff63 	bl	404478 <__adddf3>
  4035b2:	f04f 35ff 	mov.w	r5, #4294967295
  4035b6:	e9ca 0102 	strd	r0, r1, [sl, #8]
  4035ba:	e697      	b.n	4032ec <__ieee754_rem_pio2+0x13c>
  4035bc:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
  4035c0:	e6fd      	b.n	4033be <__ieee754_rem_pio2+0x20e>
  4035c2:	bf00      	nop
  4035c4:	f3af 8000 	nop.w
  4035c8:	1a600000 	.word	0x1a600000
  4035cc:	3dd0b461 	.word	0x3dd0b461
  4035d0:	2e037073 	.word	0x2e037073
  4035d4:	3ba3198a 	.word	0x3ba3198a
  4035d8:	2e000000 	.word	0x2e000000
  4035dc:	3ba3198a 	.word	0x3ba3198a
  4035e0:	252049c1 	.word	0x252049c1
  4035e4:	397b839a 	.word	0x397b839a
  4035e8:	1a626331 	.word	0x1a626331
  4035ec:	3dd0b461 	.word	0x3dd0b461
  4035f0:	3ff921fb 	.word	0x3ff921fb
  4035f4:	00000000 	.word	0x00000000

004035f8 <__kernel_cos>:
  4035f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4035fc:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  403600:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
  403604:	b085      	sub	sp, #20
  403606:	460c      	mov	r4, r1
  403608:	4692      	mov	sl, r2
  40360a:	469b      	mov	fp, r3
  40360c:	4605      	mov	r5, r0
  40360e:	da6b      	bge.n	4036e8 <__kernel_cos+0xf0>
  403610:	f001 fb94 	bl	404d3c <__aeabi_d2iz>
  403614:	2800      	cmp	r0, #0
  403616:	f000 80e8 	beq.w	4037ea <__kernel_cos+0x1f2>
  40361a:	462a      	mov	r2, r5
  40361c:	4623      	mov	r3, r4
  40361e:	4628      	mov	r0, r5
  403620:	4621      	mov	r1, r4
  403622:	f001 f8db 	bl	4047dc <__aeabi_dmul>
  403626:	a374      	add	r3, pc, #464	; (adr r3, 4037f8 <__kernel_cos+0x200>)
  403628:	e9d3 2300 	ldrd	r2, r3, [r3]
  40362c:	4680      	mov	r8, r0
  40362e:	4689      	mov	r9, r1
  403630:	f001 f8d4 	bl	4047dc <__aeabi_dmul>
  403634:	a372      	add	r3, pc, #456	; (adr r3, 403800 <__kernel_cos+0x208>)
  403636:	e9d3 2300 	ldrd	r2, r3, [r3]
  40363a:	f000 ff1d 	bl	404478 <__adddf3>
  40363e:	4642      	mov	r2, r8
  403640:	464b      	mov	r3, r9
  403642:	f001 f8cb 	bl	4047dc <__aeabi_dmul>
  403646:	a370      	add	r3, pc, #448	; (adr r3, 403808 <__kernel_cos+0x210>)
  403648:	e9d3 2300 	ldrd	r2, r3, [r3]
  40364c:	f000 ff12 	bl	404474 <__aeabi_dsub>
  403650:	4642      	mov	r2, r8
  403652:	464b      	mov	r3, r9
  403654:	f001 f8c2 	bl	4047dc <__aeabi_dmul>
  403658:	a36d      	add	r3, pc, #436	; (adr r3, 403810 <__kernel_cos+0x218>)
  40365a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40365e:	f000 ff0b 	bl	404478 <__adddf3>
  403662:	4642      	mov	r2, r8
  403664:	464b      	mov	r3, r9
  403666:	f001 f8b9 	bl	4047dc <__aeabi_dmul>
  40366a:	a36b      	add	r3, pc, #428	; (adr r3, 403818 <__kernel_cos+0x220>)
  40366c:	e9d3 2300 	ldrd	r2, r3, [r3]
  403670:	f000 ff00 	bl	404474 <__aeabi_dsub>
  403674:	4642      	mov	r2, r8
  403676:	464b      	mov	r3, r9
  403678:	f001 f8b0 	bl	4047dc <__aeabi_dmul>
  40367c:	a368      	add	r3, pc, #416	; (adr r3, 403820 <__kernel_cos+0x228>)
  40367e:	e9d3 2300 	ldrd	r2, r3, [r3]
  403682:	f000 fef9 	bl	404478 <__adddf3>
  403686:	4642      	mov	r2, r8
  403688:	464b      	mov	r3, r9
  40368a:	f001 f8a7 	bl	4047dc <__aeabi_dmul>
  40368e:	e9cd 0100 	strd	r0, r1, [sp]
  403692:	2200      	movs	r2, #0
  403694:	4b64      	ldr	r3, [pc, #400]	; (403828 <__kernel_cos+0x230>)
  403696:	4640      	mov	r0, r8
  403698:	4649      	mov	r1, r9
  40369a:	f001 f89f 	bl	4047dc <__aeabi_dmul>
  40369e:	e9dd 2300 	ldrd	r2, r3, [sp]
  4036a2:	4606      	mov	r6, r0
  4036a4:	460f      	mov	r7, r1
  4036a6:	4640      	mov	r0, r8
  4036a8:	4649      	mov	r1, r9
  4036aa:	f001 f897 	bl	4047dc <__aeabi_dmul>
  4036ae:	4652      	mov	r2, sl
  4036b0:	4680      	mov	r8, r0
  4036b2:	4689      	mov	r9, r1
  4036b4:	465b      	mov	r3, fp
  4036b6:	4628      	mov	r0, r5
  4036b8:	4621      	mov	r1, r4
  4036ba:	f001 f88f 	bl	4047dc <__aeabi_dmul>
  4036be:	4602      	mov	r2, r0
  4036c0:	460b      	mov	r3, r1
  4036c2:	4640      	mov	r0, r8
  4036c4:	4649      	mov	r1, r9
  4036c6:	f000 fed5 	bl	404474 <__aeabi_dsub>
  4036ca:	4602      	mov	r2, r0
  4036cc:	460b      	mov	r3, r1
  4036ce:	4630      	mov	r0, r6
  4036d0:	4639      	mov	r1, r7
  4036d2:	f000 fecf 	bl	404474 <__aeabi_dsub>
  4036d6:	4602      	mov	r2, r0
  4036d8:	460b      	mov	r3, r1
  4036da:	2000      	movs	r0, #0
  4036dc:	4953      	ldr	r1, [pc, #332]	; (40382c <__kernel_cos+0x234>)
  4036de:	f000 fec9 	bl	404474 <__aeabi_dsub>
  4036e2:	b005      	add	sp, #20
  4036e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4036e8:	4602      	mov	r2, r0
  4036ea:	460b      	mov	r3, r1
  4036ec:	f001 f876 	bl	4047dc <__aeabi_dmul>
  4036f0:	a341      	add	r3, pc, #260	; (adr r3, 4037f8 <__kernel_cos+0x200>)
  4036f2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4036f6:	4680      	mov	r8, r0
  4036f8:	4689      	mov	r9, r1
  4036fa:	f001 f86f 	bl	4047dc <__aeabi_dmul>
  4036fe:	a340      	add	r3, pc, #256	; (adr r3, 403800 <__kernel_cos+0x208>)
  403700:	e9d3 2300 	ldrd	r2, r3, [r3]
  403704:	f000 feb8 	bl	404478 <__adddf3>
  403708:	4642      	mov	r2, r8
  40370a:	464b      	mov	r3, r9
  40370c:	f001 f866 	bl	4047dc <__aeabi_dmul>
  403710:	a33d      	add	r3, pc, #244	; (adr r3, 403808 <__kernel_cos+0x210>)
  403712:	e9d3 2300 	ldrd	r2, r3, [r3]
  403716:	f000 fead 	bl	404474 <__aeabi_dsub>
  40371a:	4642      	mov	r2, r8
  40371c:	464b      	mov	r3, r9
  40371e:	f001 f85d 	bl	4047dc <__aeabi_dmul>
  403722:	a33b      	add	r3, pc, #236	; (adr r3, 403810 <__kernel_cos+0x218>)
  403724:	e9d3 2300 	ldrd	r2, r3, [r3]
  403728:	f000 fea6 	bl	404478 <__adddf3>
  40372c:	4642      	mov	r2, r8
  40372e:	464b      	mov	r3, r9
  403730:	f001 f854 	bl	4047dc <__aeabi_dmul>
  403734:	a338      	add	r3, pc, #224	; (adr r3, 403818 <__kernel_cos+0x220>)
  403736:	e9d3 2300 	ldrd	r2, r3, [r3]
  40373a:	f000 fe9b 	bl	404474 <__aeabi_dsub>
  40373e:	4642      	mov	r2, r8
  403740:	464b      	mov	r3, r9
  403742:	f001 f84b 	bl	4047dc <__aeabi_dmul>
  403746:	a336      	add	r3, pc, #216	; (adr r3, 403820 <__kernel_cos+0x228>)
  403748:	e9d3 2300 	ldrd	r2, r3, [r3]
  40374c:	f000 fe94 	bl	404478 <__adddf3>
  403750:	464b      	mov	r3, r9
  403752:	4642      	mov	r2, r8
  403754:	f001 f842 	bl	4047dc <__aeabi_dmul>
  403758:	4b35      	ldr	r3, [pc, #212]	; (403830 <__kernel_cos+0x238>)
  40375a:	429e      	cmp	r6, r3
  40375c:	e9cd 0100 	strd	r0, r1, [sp]
  403760:	dd97      	ble.n	403692 <__kernel_cos+0x9a>
  403762:	4b34      	ldr	r3, [pc, #208]	; (403834 <__kernel_cos+0x23c>)
  403764:	429e      	cmp	r6, r3
  403766:	f04f 0200 	mov.w	r2, #0
  40376a:	dc38      	bgt.n	4037de <__kernel_cos+0x1e6>
  40376c:	f5a6 1300 	sub.w	r3, r6, #2097152	; 0x200000
  403770:	2000      	movs	r0, #0
  403772:	492e      	ldr	r1, [pc, #184]	; (40382c <__kernel_cos+0x234>)
  403774:	4616      	mov	r6, r2
  403776:	461f      	mov	r7, r3
  403778:	f000 fe7c 	bl	404474 <__aeabi_dsub>
  40377c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403780:	2200      	movs	r2, #0
  403782:	4b29      	ldr	r3, [pc, #164]	; (403828 <__kernel_cos+0x230>)
  403784:	4640      	mov	r0, r8
  403786:	4649      	mov	r1, r9
  403788:	f001 f828 	bl	4047dc <__aeabi_dmul>
  40378c:	4632      	mov	r2, r6
  40378e:	463b      	mov	r3, r7
  403790:	f000 fe70 	bl	404474 <__aeabi_dsub>
  403794:	e9dd 2300 	ldrd	r2, r3, [sp]
  403798:	4606      	mov	r6, r0
  40379a:	460f      	mov	r7, r1
  40379c:	4640      	mov	r0, r8
  40379e:	4649      	mov	r1, r9
  4037a0:	f001 f81c 	bl	4047dc <__aeabi_dmul>
  4037a4:	4652      	mov	r2, sl
  4037a6:	4680      	mov	r8, r0
  4037a8:	4689      	mov	r9, r1
  4037aa:	465b      	mov	r3, fp
  4037ac:	4628      	mov	r0, r5
  4037ae:	4621      	mov	r1, r4
  4037b0:	f001 f814 	bl	4047dc <__aeabi_dmul>
  4037b4:	4602      	mov	r2, r0
  4037b6:	460b      	mov	r3, r1
  4037b8:	4640      	mov	r0, r8
  4037ba:	4649      	mov	r1, r9
  4037bc:	f000 fe5a 	bl	404474 <__aeabi_dsub>
  4037c0:	4602      	mov	r2, r0
  4037c2:	460b      	mov	r3, r1
  4037c4:	4630      	mov	r0, r6
  4037c6:	4639      	mov	r1, r7
  4037c8:	f000 fe54 	bl	404474 <__aeabi_dsub>
  4037cc:	4602      	mov	r2, r0
  4037ce:	460b      	mov	r3, r1
  4037d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4037d4:	f000 fe4e 	bl	404474 <__aeabi_dsub>
  4037d8:	b005      	add	sp, #20
  4037da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4037de:	4b16      	ldr	r3, [pc, #88]	; (403838 <__kernel_cos+0x240>)
  4037e0:	4f16      	ldr	r7, [pc, #88]	; (40383c <__kernel_cos+0x244>)
  4037e2:	e9cd 2302 	strd	r2, r3, [sp, #8]
  4037e6:	2600      	movs	r6, #0
  4037e8:	e7ca      	b.n	403780 <__kernel_cos+0x188>
  4037ea:	4910      	ldr	r1, [pc, #64]	; (40382c <__kernel_cos+0x234>)
  4037ec:	2000      	movs	r0, #0
  4037ee:	b005      	add	sp, #20
  4037f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4037f4:	f3af 8000 	nop.w
  4037f8:	be8838d4 	.word	0xbe8838d4
  4037fc:	bda8fae9 	.word	0xbda8fae9
  403800:	bdb4b1c4 	.word	0xbdb4b1c4
  403804:	3e21ee9e 	.word	0x3e21ee9e
  403808:	809c52ad 	.word	0x809c52ad
  40380c:	3e927e4f 	.word	0x3e927e4f
  403810:	19cb1590 	.word	0x19cb1590
  403814:	3efa01a0 	.word	0x3efa01a0
  403818:	16c15177 	.word	0x16c15177
  40381c:	3f56c16c 	.word	0x3f56c16c
  403820:	5555554c 	.word	0x5555554c
  403824:	3fa55555 	.word	0x3fa55555
  403828:	3fe00000 	.word	0x3fe00000
  40382c:	3ff00000 	.word	0x3ff00000
  403830:	3fd33332 	.word	0x3fd33332
  403834:	3fe90000 	.word	0x3fe90000
  403838:	3fe70000 	.word	0x3fe70000
  40383c:	3fd20000 	.word	0x3fd20000

00403840 <__kernel_rem_pio2>:
  403840:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403844:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
  403848:	4c9c      	ldr	r4, [pc, #624]	; (403abc <__kernel_rem_pio2+0x27c>)
  40384a:	9ea2      	ldr	r6, [sp, #648]	; 0x288
  40384c:	4d9c      	ldr	r5, [pc, #624]	; (403ac0 <__kernel_rem_pio2+0x280>)
  40384e:	f854 4026 	ldr.w	r4, [r4, r6, lsl #2]
  403852:	9405      	str	r4, [sp, #20]
  403854:	4626      	mov	r6, r4
  403856:	1ed4      	subs	r4, r2, #3
  403858:	fb85 7504 	smull	r7, r5, r5, r4
  40385c:	17e4      	asrs	r4, r4, #31
  40385e:	ebc4 04a5 	rsb	r4, r4, r5, asr #2
  403862:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
  403866:	461d      	mov	r5, r3
  403868:	9308      	str	r3, [sp, #32]
  40386a:	1c63      	adds	r3, r4, #1
  40386c:	eba3 0383 	sub.w	r3, r3, r3, lsl #2
  403870:	3d01      	subs	r5, #1
  403872:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  403876:	9304      	str	r3, [sp, #16]
  403878:	462b      	mov	r3, r5
  40387a:	9409      	str	r4, [sp, #36]	; 0x24
  40387c:	9502      	str	r5, [sp, #8]
  40387e:	1b65      	subs	r5, r4, r5
  403880:	18f4      	adds	r4, r6, r3
  403882:	9003      	str	r0, [sp, #12]
  403884:	9106      	str	r1, [sp, #24]
  403886:	d41a      	bmi.n	4038be <__kernel_rem_pio2+0x7e>
  403888:	442c      	add	r4, r5
  40388a:	3401      	adds	r4, #1
  40388c:	f10d 0878 	add.w	r8, sp, #120	; 0x78
  403890:	2600      	movs	r6, #0
  403892:	2700      	movs	r7, #0
  403894:	f8dd 928c 	ldr.w	r9, [sp, #652]	; 0x28c
  403898:	e008      	b.n	4038ac <__kernel_rem_pio2+0x6c>
  40389a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
  40389e:	f000 ff37 	bl	404710 <__aeabi_i2d>
  4038a2:	3501      	adds	r5, #1
  4038a4:	42a5      	cmp	r5, r4
  4038a6:	e9e8 0102 	strd	r0, r1, [r8, #8]!
  4038aa:	d008      	beq.n	4038be <__kernel_rem_pio2+0x7e>
  4038ac:	2d00      	cmp	r5, #0
  4038ae:	daf4      	bge.n	40389a <__kernel_rem_pio2+0x5a>
  4038b0:	3501      	adds	r5, #1
  4038b2:	4630      	mov	r0, r6
  4038b4:	4639      	mov	r1, r7
  4038b6:	42a5      	cmp	r5, r4
  4038b8:	e9e8 0102 	strd	r0, r1, [r8, #8]!
  4038bc:	d1f6      	bne.n	4038ac <__kernel_rem_pio2+0x6c>
  4038be:	9b05      	ldr	r3, [sp, #20]
  4038c0:	2b00      	cmp	r3, #0
  4038c2:	db2e      	blt.n	403922 <__kernel_rem_pio2+0xe2>
  4038c4:	9b08      	ldr	r3, [sp, #32]
  4038c6:	ea4f 09c3 	mov.w	r9, r3, lsl #3
  4038ca:	9b03      	ldr	r3, [sp, #12]
  4038cc:	f1a9 0808 	sub.w	r8, r9, #8
  4038d0:	4498      	add	r8, r3
  4038d2:	ab20      	add	r3, sp, #128	; 0x80
  4038d4:	4499      	add	r9, r3
  4038d6:	9b05      	ldr	r3, [sp, #20]
  4038d8:	aa70      	add	r2, sp, #448	; 0x1c0
  4038da:	eb02 0bc3 	add.w	fp, r2, r3, lsl #3
  4038de:	f50d 7adc 	add.w	sl, sp, #440	; 0x1b8
  4038e2:	9b02      	ldr	r3, [sp, #8]
  4038e4:	2b00      	cmp	r3, #0
  4038e6:	f2c0 830f 	blt.w	403f08 <__kernel_rem_pio2+0x6c8>
  4038ea:	9b03      	ldr	r3, [sp, #12]
  4038ec:	464d      	mov	r5, r9
  4038ee:	f1a3 0408 	sub.w	r4, r3, #8
  4038f2:	2600      	movs	r6, #0
  4038f4:	2700      	movs	r7, #0
  4038f6:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
  4038fa:	e9f4 0102 	ldrd	r0, r1, [r4, #8]!
  4038fe:	f000 ff6d 	bl	4047dc <__aeabi_dmul>
  403902:	4602      	mov	r2, r0
  403904:	460b      	mov	r3, r1
  403906:	4630      	mov	r0, r6
  403908:	4639      	mov	r1, r7
  40390a:	f000 fdb5 	bl	404478 <__adddf3>
  40390e:	4544      	cmp	r4, r8
  403910:	4606      	mov	r6, r0
  403912:	460f      	mov	r7, r1
  403914:	d1ef      	bne.n	4038f6 <__kernel_rem_pio2+0xb6>
  403916:	e9ea 6702 	strd	r6, r7, [sl, #8]!
  40391a:	45da      	cmp	sl, fp
  40391c:	f109 0908 	add.w	r9, r9, #8
  403920:	d1df      	bne.n	4038e2 <__kernel_rem_pio2+0xa2>
  403922:	9805      	ldr	r0, [sp, #20]
  403924:	9a08      	ldr	r2, [sp, #32]
  403926:	9000      	str	r0, [sp, #0]
  403928:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
  40392c:	3b01      	subs	r3, #1
  40392e:	009b      	lsls	r3, r3, #2
  403930:	ac0c      	add	r4, sp, #48	; 0x30
  403932:	1f19      	subs	r1, r3, #4
  403934:	4423      	add	r3, r4
  403936:	f102 5200 	add.w	r2, r2, #536870912	; 0x20000000
  40393a:	930b      	str	r3, [sp, #44]	; 0x2c
  40393c:	9b03      	ldr	r3, [sp, #12]
  40393e:	3a01      	subs	r2, #1
  403940:	4421      	add	r1, r4
  403942:	910a      	str	r1, [sp, #40]	; 0x28
  403944:	eb03 0bc2 	add.w	fp, r3, r2, lsl #3
  403948:	9a00      	ldr	r2, [sp, #0]
  40394a:	a998      	add	r1, sp, #608	; 0x260
  40394c:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
  403950:	2a00      	cmp	r2, #0
  403952:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
  403956:	4613      	mov	r3, r2
  403958:	dd2b      	ble.n	4039b2 <__kernel_rem_pio2+0x172>
  40395a:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
  40395e:	f1a8 08a8 	sub.w	r8, r8, #168	; 0xa8
  403962:	f10d 092c 	add.w	r9, sp, #44	; 0x2c
  403966:	f50d 7adc 	add.w	sl, sp, #440	; 0x1b8
  40396a:	2200      	movs	r2, #0
  40396c:	4b55      	ldr	r3, [pc, #340]	; (403ac4 <__kernel_rem_pio2+0x284>)
  40396e:	4620      	mov	r0, r4
  403970:	4629      	mov	r1, r5
  403972:	f000 ff33 	bl	4047dc <__aeabi_dmul>
  403976:	f001 f9e1 	bl	404d3c <__aeabi_d2iz>
  40397a:	f000 fec9 	bl	404710 <__aeabi_i2d>
  40397e:	2200      	movs	r2, #0
  403980:	4b51      	ldr	r3, [pc, #324]	; (403ac8 <__kernel_rem_pio2+0x288>)
  403982:	4606      	mov	r6, r0
  403984:	460f      	mov	r7, r1
  403986:	f000 ff29 	bl	4047dc <__aeabi_dmul>
  40398a:	4602      	mov	r2, r0
  40398c:	460b      	mov	r3, r1
  40398e:	4620      	mov	r0, r4
  403990:	4629      	mov	r1, r5
  403992:	f000 fd6f 	bl	404474 <__aeabi_dsub>
  403996:	f001 f9d1 	bl	404d3c <__aeabi_d2iz>
  40399a:	e878 2302 	ldrd	r2, r3, [r8], #-8
  40399e:	f849 0f04 	str.w	r0, [r9, #4]!
  4039a2:	4639      	mov	r1, r7
  4039a4:	4630      	mov	r0, r6
  4039a6:	f000 fd67 	bl	404478 <__adddf3>
  4039aa:	45d0      	cmp	r8, sl
  4039ac:	4604      	mov	r4, r0
  4039ae:	460d      	mov	r5, r1
  4039b0:	d1db      	bne.n	40396a <__kernel_rem_pio2+0x12a>
  4039b2:	f8dd 9010 	ldr.w	r9, [sp, #16]
  4039b6:	4620      	mov	r0, r4
  4039b8:	4629      	mov	r1, r5
  4039ba:	464a      	mov	r2, r9
  4039bc:	f000 fcd0 	bl	404360 <scalbn>
  4039c0:	2200      	movs	r2, #0
  4039c2:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
  4039c6:	4604      	mov	r4, r0
  4039c8:	460d      	mov	r5, r1
  4039ca:	f000 ff07 	bl	4047dc <__aeabi_dmul>
  4039ce:	f000 fc3b 	bl	404248 <floor>
  4039d2:	2200      	movs	r2, #0
  4039d4:	4b3d      	ldr	r3, [pc, #244]	; (403acc <__kernel_rem_pio2+0x28c>)
  4039d6:	f000 ff01 	bl	4047dc <__aeabi_dmul>
  4039da:	4602      	mov	r2, r0
  4039dc:	460b      	mov	r3, r1
  4039de:	4620      	mov	r0, r4
  4039e0:	4629      	mov	r1, r5
  4039e2:	f000 fd47 	bl	404474 <__aeabi_dsub>
  4039e6:	460d      	mov	r5, r1
  4039e8:	4604      	mov	r4, r0
  4039ea:	f001 f9a7 	bl	404d3c <__aeabi_d2iz>
  4039ee:	4680      	mov	r8, r0
  4039f0:	f000 fe8e 	bl	404710 <__aeabi_i2d>
  4039f4:	460b      	mov	r3, r1
  4039f6:	4602      	mov	r2, r0
  4039f8:	4629      	mov	r1, r5
  4039fa:	4620      	mov	r0, r4
  4039fc:	f000 fd3a 	bl	404474 <__aeabi_dsub>
  403a00:	464b      	mov	r3, r9
  403a02:	2b00      	cmp	r3, #0
  403a04:	4606      	mov	r6, r0
  403a06:	460f      	mov	r7, r1
  403a08:	f340 80f7 	ble.w	403bfa <__kernel_rem_pio2+0x3ba>
  403a0c:	9a00      	ldr	r2, [sp, #0]
  403a0e:	a90c      	add	r1, sp, #48	; 0x30
  403a10:	3a01      	subs	r2, #1
  403a12:	f1c9 0318 	rsb	r3, r9, #24
  403a16:	f851 5022 	ldr.w	r5, [r1, r2, lsl #2]
  403a1a:	fa45 f103 	asr.w	r1, r5, r3
  403a1e:	fa01 f303 	lsl.w	r3, r1, r3
  403a22:	a80c      	add	r0, sp, #48	; 0x30
  403a24:	1aeb      	subs	r3, r5, r3
  403a26:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  403a2a:	f1c9 0517 	rsb	r5, r9, #23
  403a2e:	4488      	add	r8, r1
  403a30:	fa43 f505 	asr.w	r5, r3, r5
  403a34:	2d00      	cmp	r5, #0
  403a36:	dd63      	ble.n	403b00 <__kernel_rem_pio2+0x2c0>
  403a38:	9b00      	ldr	r3, [sp, #0]
  403a3a:	2b00      	cmp	r3, #0
  403a3c:	f108 0801 	add.w	r8, r8, #1
  403a40:	f340 8281 	ble.w	403f46 <__kernel_rem_pio2+0x706>
  403a44:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403a46:	2c00      	cmp	r4, #0
  403a48:	f000 8318 	beq.w	40407c <__kernel_rem_pio2+0x83c>
  403a4c:	2001      	movs	r0, #1
  403a4e:	2300      	movs	r3, #0
  403a50:	aa0c      	add	r2, sp, #48	; 0x30
  403a52:	f1c4 7480 	rsb	r4, r4, #16777216	; 0x1000000
  403a56:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
  403a5a:	9a00      	ldr	r2, [sp, #0]
  403a5c:	4282      	cmp	r2, r0
  403a5e:	dd19      	ble.n	403a94 <__kernel_rem_pio2+0x254>
  403a60:	aa0c      	add	r2, sp, #48	; 0x30
  403a62:	ac0c      	add	r4, sp, #48	; 0x30
  403a64:	f852 1020 	ldr.w	r1, [r2, r0, lsl #2]
  403a68:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
  403a6c:	1a51      	subs	r1, r2, r1
  403a6e:	f844 1020 	str.w	r1, [r4, r0, lsl #2]
  403a72:	9900      	ldr	r1, [sp, #0]
  403a74:	3302      	adds	r3, #2
  403a76:	4299      	cmp	r1, r3
  403a78:	dd0c      	ble.n	403a94 <__kernel_rem_pio2+0x254>
  403a7a:	4610      	mov	r0, r2
  403a7c:	9a00      	ldr	r2, [sp, #0]
  403a7e:	a90c      	add	r1, sp, #48	; 0x30
  403a80:	eb01 0383 	add.w	r3, r1, r3, lsl #2
  403a84:	eb01 0182 	add.w	r1, r1, r2, lsl #2
  403a88:	681a      	ldr	r2, [r3, #0]
  403a8a:	1a82      	subs	r2, r0, r2
  403a8c:	f843 2b04 	str.w	r2, [r3], #4
  403a90:	428b      	cmp	r3, r1
  403a92:	d1f9      	bne.n	403a88 <__kernel_rem_pio2+0x248>
  403a94:	9b04      	ldr	r3, [sp, #16]
  403a96:	2b00      	cmp	r3, #0
  403a98:	dd1a      	ble.n	403ad0 <__kernel_rem_pio2+0x290>
  403a9a:	9b04      	ldr	r3, [sp, #16]
  403a9c:	2b01      	cmp	r3, #1
  403a9e:	f04f 0401 	mov.w	r4, #1
  403aa2:	f040 8258 	bne.w	403f56 <__kernel_rem_pio2+0x716>
  403aa6:	9b00      	ldr	r3, [sp, #0]
  403aa8:	1e5a      	subs	r2, r3, #1
  403aaa:	ab0c      	add	r3, sp, #48	; 0x30
  403aac:	a90c      	add	r1, sp, #48	; 0x30
  403aae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403ab2:	f3c3 0316 	ubfx	r3, r3, #0, #23
  403ab6:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  403aba:	e258      	b.n	403f6e <__kernel_rem_pio2+0x72e>
  403abc:	00407d60 	.word	0x00407d60
  403ac0:	2aaaaaab 	.word	0x2aaaaaab
  403ac4:	3e700000 	.word	0x3e700000
  403ac8:	41700000 	.word	0x41700000
  403acc:	40200000 	.word	0x40200000
  403ad0:	2d02      	cmp	r5, #2
  403ad2:	d115      	bne.n	403b00 <__kernel_rem_pio2+0x2c0>
  403ad4:	4632      	mov	r2, r6
  403ad6:	463b      	mov	r3, r7
  403ad8:	2000      	movs	r0, #0
  403ada:	4997      	ldr	r1, [pc, #604]	; (403d38 <__kernel_rem_pio2+0x4f8>)
  403adc:	f000 fcca 	bl	404474 <__aeabi_dsub>
  403ae0:	4606      	mov	r6, r0
  403ae2:	460f      	mov	r7, r1
  403ae4:	9a04      	ldr	r2, [sp, #16]
  403ae6:	4994      	ldr	r1, [pc, #592]	; (403d38 <__kernel_rem_pio2+0x4f8>)
  403ae8:	2000      	movs	r0, #0
  403aea:	f000 fc39 	bl	404360 <scalbn>
  403aee:	4602      	mov	r2, r0
  403af0:	460b      	mov	r3, r1
  403af2:	4630      	mov	r0, r6
  403af4:	4639      	mov	r1, r7
  403af6:	f000 fcbd 	bl	404474 <__aeabi_dsub>
  403afa:	2502      	movs	r5, #2
  403afc:	4606      	mov	r6, r0
  403afe:	460f      	mov	r7, r1
  403b00:	2200      	movs	r2, #0
  403b02:	2300      	movs	r3, #0
  403b04:	4630      	mov	r0, r6
  403b06:	4639      	mov	r1, r7
  403b08:	f001 f8d0 	bl	404cac <__aeabi_dcmpeq>
  403b0c:	2800      	cmp	r0, #0
  403b0e:	f000 8252 	beq.w	403fb6 <__kernel_rem_pio2+0x776>
  403b12:	9a00      	ldr	r2, [sp, #0]
  403b14:	9b05      	ldr	r3, [sp, #20]
  403b16:	1e50      	subs	r0, r2, #1
  403b18:	4283      	cmp	r3, r0
  403b1a:	dc0f      	bgt.n	403b3c <__kernel_rem_pio2+0x2fc>
  403b1c:	f102 4380 	add.w	r3, r2, #1073741824	; 0x40000000
  403b20:	3b01      	subs	r3, #1
  403b22:	aa0c      	add	r2, sp, #48	; 0x30
  403b24:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  403b26:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  403b2a:	2200      	movs	r2, #0
  403b2c:	f853 1904 	ldr.w	r1, [r3], #-4
  403b30:	42a3      	cmp	r3, r4
  403b32:	ea42 0201 	orr.w	r2, r2, r1
  403b36:	d1f9      	bne.n	403b2c <__kernel_rem_pio2+0x2ec>
  403b38:	2a00      	cmp	r2, #0
  403b3a:	d16f      	bne.n	403c1c <__kernel_rem_pio2+0x3dc>
  403b3c:	9b05      	ldr	r3, [sp, #20]
  403b3e:	aa0c      	add	r2, sp, #48	; 0x30
  403b40:	3b01      	subs	r3, #1
  403b42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403b46:	2b00      	cmp	r3, #0
  403b48:	f040 8233 	bne.w	403fb2 <__kernel_rem_pio2+0x772>
  403b4c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403b4e:	2301      	movs	r3, #1
  403b50:	f852 1904 	ldr.w	r1, [r2], #-4
  403b54:	3301      	adds	r3, #1
  403b56:	2900      	cmp	r1, #0
  403b58:	d0fa      	beq.n	403b50 <__kernel_rem_pio2+0x310>
  403b5a:	9a00      	ldr	r2, [sp, #0]
  403b5c:	18d3      	adds	r3, r2, r3
  403b5e:	f102 0a01 	add.w	sl, r2, #1
  403b62:	459a      	cmp	sl, r3
  403b64:	9307      	str	r3, [sp, #28]
  403b66:	dc3d      	bgt.n	403be4 <__kernel_rem_pio2+0x3a4>
  403b68:	9b00      	ldr	r3, [sp, #0]
  403b6a:	9908      	ldr	r1, [sp, #32]
  403b6c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403b6e:	440b      	add	r3, r1
  403b70:	9907      	ldr	r1, [sp, #28]
  403b72:	eb0a 0802 	add.w	r8, sl, r2
  403b76:	4699      	mov	r9, r3
  403b78:	ab20      	add	r3, sp, #128	; 0x80
  403b7a:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
  403b7e:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
  403b82:	188b      	adds	r3, r1, r2
  403b84:	9aa3      	ldr	r2, [sp, #652]	; 0x28c
  403b86:	f108 38ff 	add.w	r8, r8, #4294967295
  403b8a:	eb02 0888 	add.w	r8, r2, r8, lsl #2
  403b8e:	aa70      	add	r2, sp, #448	; 0x1c0
  403b90:	eb02 0aca 	add.w	sl, r2, sl, lsl #3
  403b94:	9aa3      	ldr	r2, [sp, #652]	; 0x28c
  403b96:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  403b9a:	9300      	str	r3, [sp, #0]
  403b9c:	f858 0f04 	ldr.w	r0, [r8, #4]!
  403ba0:	f000 fdb6 	bl	404710 <__aeabi_i2d>
  403ba4:	9b02      	ldr	r3, [sp, #8]
  403ba6:	2b00      	cmp	r3, #0
  403ba8:	e8e9 0102 	strd	r0, r1, [r9], #8
  403bac:	db1d      	blt.n	403bea <__kernel_rem_pio2+0x3aa>
  403bae:	9b03      	ldr	r3, [sp, #12]
  403bb0:	464d      	mov	r5, r9
  403bb2:	f1a3 0408 	sub.w	r4, r3, #8
  403bb6:	2600      	movs	r6, #0
  403bb8:	2700      	movs	r7, #0
  403bba:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
  403bbe:	e9f4 0102 	ldrd	r0, r1, [r4, #8]!
  403bc2:	f000 fe0b 	bl	4047dc <__aeabi_dmul>
  403bc6:	4602      	mov	r2, r0
  403bc8:	460b      	mov	r3, r1
  403bca:	4630      	mov	r0, r6
  403bcc:	4639      	mov	r1, r7
  403bce:	f000 fc53 	bl	404478 <__adddf3>
  403bd2:	455c      	cmp	r4, fp
  403bd4:	4606      	mov	r6, r0
  403bd6:	460f      	mov	r7, r1
  403bd8:	d1ef      	bne.n	403bba <__kernel_rem_pio2+0x37a>
  403bda:	9b00      	ldr	r3, [sp, #0]
  403bdc:	4598      	cmp	r8, r3
  403bde:	e8ea 6702 	strd	r6, r7, [sl], #8
  403be2:	d1db      	bne.n	403b9c <__kernel_rem_pio2+0x35c>
  403be4:	9b07      	ldr	r3, [sp, #28]
  403be6:	9300      	str	r3, [sp, #0]
  403be8:	e6ae      	b.n	403948 <__kernel_rem_pio2+0x108>
  403bea:	9b00      	ldr	r3, [sp, #0]
  403bec:	2600      	movs	r6, #0
  403bee:	2700      	movs	r7, #0
  403bf0:	4598      	cmp	r8, r3
  403bf2:	e8ea 6702 	strd	r6, r7, [sl], #8
  403bf6:	d1d1      	bne.n	403b9c <__kernel_rem_pio2+0x35c>
  403bf8:	e7f4      	b.n	403be4 <__kernel_rem_pio2+0x3a4>
  403bfa:	d106      	bne.n	403c0a <__kernel_rem_pio2+0x3ca>
  403bfc:	9b00      	ldr	r3, [sp, #0]
  403bfe:	aa0c      	add	r2, sp, #48	; 0x30
  403c00:	3b01      	subs	r3, #1
  403c02:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
  403c06:	15ed      	asrs	r5, r5, #23
  403c08:	e714      	b.n	403a34 <__kernel_rem_pio2+0x1f4>
  403c0a:	2200      	movs	r2, #0
  403c0c:	4b4b      	ldr	r3, [pc, #300]	; (403d3c <__kernel_rem_pio2+0x4fc>)
  403c0e:	f001 f86b 	bl	404ce8 <__aeabi_dcmpge>
  403c12:	2800      	cmp	r0, #0
  403c14:	f040 8182 	bne.w	403f1c <__kernel_rem_pio2+0x6dc>
  403c18:	4605      	mov	r5, r0
  403c1a:	e771      	b.n	403b00 <__kernel_rem_pio2+0x2c0>
  403c1c:	a90c      	add	r1, sp, #48	; 0x30
  403c1e:	9502      	str	r5, [sp, #8]
  403c20:	f851 3020 	ldr.w	r3, [r1, r0, lsl #2]
  403c24:	9904      	ldr	r1, [sp, #16]
  403c26:	f8cd 801c 	str.w	r8, [sp, #28]
  403c2a:	3918      	subs	r1, #24
  403c2c:	4602      	mov	r2, r0
  403c2e:	9000      	str	r0, [sp, #0]
  403c30:	9104      	str	r1, [sp, #16]
  403c32:	b96b      	cbnz	r3, 403c50 <__kernel_rem_pio2+0x410>
  403c34:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
  403c38:	3b01      	subs	r3, #1
  403c3a:	a80c      	add	r0, sp, #48	; 0x30
  403c3c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
  403c40:	f853 0904 	ldr.w	r0, [r3], #-4
  403c44:	3a01      	subs	r2, #1
  403c46:	3918      	subs	r1, #24
  403c48:	2800      	cmp	r0, #0
  403c4a:	d0f9      	beq.n	403c40 <__kernel_rem_pio2+0x400>
  403c4c:	9200      	str	r2, [sp, #0]
  403c4e:	9104      	str	r1, [sp, #16]
  403c50:	9a04      	ldr	r2, [sp, #16]
  403c52:	4939      	ldr	r1, [pc, #228]	; (403d38 <__kernel_rem_pio2+0x4f8>)
  403c54:	2000      	movs	r0, #0
  403c56:	f000 fb83 	bl	404360 <scalbn>
  403c5a:	9b00      	ldr	r3, [sp, #0]
  403c5c:	2b00      	cmp	r3, #0
  403c5e:	4604      	mov	r4, r0
  403c60:	460d      	mov	r5, r1
  403c62:	f2c0 8203 	blt.w	40406c <__kernel_rem_pio2+0x82c>
  403c66:	00da      	lsls	r2, r3, #3
  403c68:	a970      	add	r1, sp, #448	; 0x1c0
  403c6a:	eb01 0b02 	add.w	fp, r1, r2
  403c6e:	9204      	str	r2, [sp, #16]
  403c70:	aa0c      	add	r2, sp, #48	; 0x30
  403c72:	eb02 0683 	add.w	r6, r2, r3, lsl #2
  403c76:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 403d40 <__kernel_rem_pio2+0x500>
  403c7a:	f10b 0708 	add.w	r7, fp, #8
  403c7e:	3604      	adds	r6, #4
  403c80:	f04f 0800 	mov.w	r8, #0
  403c84:	f856 0d04 	ldr.w	r0, [r6, #-4]!
  403c88:	f000 fd42 	bl	404710 <__aeabi_i2d>
  403c8c:	4622      	mov	r2, r4
  403c8e:	462b      	mov	r3, r5
  403c90:	f000 fda4 	bl	4047dc <__aeabi_dmul>
  403c94:	464b      	mov	r3, r9
  403c96:	e967 0102 	strd	r0, r1, [r7, #-8]!
  403c9a:	4642      	mov	r2, r8
  403c9c:	4620      	mov	r0, r4
  403c9e:	4629      	mov	r1, r5
  403ca0:	f000 fd9c 	bl	4047dc <__aeabi_dmul>
  403ca4:	ab0c      	add	r3, sp, #48	; 0x30
  403ca6:	429e      	cmp	r6, r3
  403ca8:	4604      	mov	r4, r0
  403caa:	460d      	mov	r5, r1
  403cac:	d1ea      	bne.n	403c84 <__kernel_rem_pio2+0x444>
  403cae:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
  403cb2:	f8cd a00c 	str.w	sl, [sp, #12]
  403cb6:	f8dd a014 	ldr.w	sl, [sp, #20]
  403cba:	f04f 0900 	mov.w	r9, #0
  403cbe:	f1ba 0f00 	cmp.w	sl, #0
  403cc2:	f2c0 813d 	blt.w	403f40 <__kernel_rem_pio2+0x700>
  403cc6:	f8df 807c 	ldr.w	r8, [pc, #124]	; 403d44 <__kernel_rem_pio2+0x504>
  403cca:	465d      	mov	r5, fp
  403ccc:	a118      	add	r1, pc, #96	; (adr r1, 403d30 <__kernel_rem_pio2+0x4f0>)
  403cce:	e9d1 0100 	ldrd	r0, r1, [r1]
  403cd2:	2600      	movs	r6, #0
  403cd4:	2700      	movs	r7, #0
  403cd6:	2400      	movs	r4, #0
  403cd8:	e003      	b.n	403ce2 <__kernel_rem_pio2+0x4a2>
  403cda:	454c      	cmp	r4, r9
  403cdc:	dc10      	bgt.n	403d00 <__kernel_rem_pio2+0x4c0>
  403cde:	e8f8 0102 	ldrd	r0, r1, [r8], #8
  403ce2:	e8f5 2302 	ldrd	r2, r3, [r5], #8
  403ce6:	f000 fd79 	bl	4047dc <__aeabi_dmul>
  403cea:	4602      	mov	r2, r0
  403cec:	460b      	mov	r3, r1
  403cee:	4630      	mov	r0, r6
  403cf0:	4639      	mov	r1, r7
  403cf2:	f000 fbc1 	bl	404478 <__adddf3>
  403cf6:	3401      	adds	r4, #1
  403cf8:	45a2      	cmp	sl, r4
  403cfa:	4606      	mov	r6, r0
  403cfc:	460f      	mov	r7, r1
  403cfe:	daec      	bge.n	403cda <__kernel_rem_pio2+0x49a>
  403d00:	9b03      	ldr	r3, [sp, #12]
  403d02:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
  403d06:	f1ab 0b08 	sub.w	fp, fp, #8
  403d0a:	e9c3 6700 	strd	r6, r7, [r3]
  403d0e:	ab6e      	add	r3, sp, #440	; 0x1b8
  403d10:	455b      	cmp	r3, fp
  403d12:	f109 0901 	add.w	r9, r9, #1
  403d16:	d1d2      	bne.n	403cbe <__kernel_rem_pio2+0x47e>
  403d18:	9ba2      	ldr	r3, [sp, #648]	; 0x288
  403d1a:	f8dd a00c 	ldr.w	sl, [sp, #12]
  403d1e:	2b03      	cmp	r3, #3
  403d20:	f200 808b 	bhi.w	403e3a <__kernel_rem_pio2+0x5fa>
  403d24:	e8df f013 	tbh	[pc, r3, lsl #1]
  403d28:	009000d1 	.word	0x009000d1
  403d2c:	00100090 	.word	0x00100090
  403d30:	40000000 	.word	0x40000000
  403d34:	3ff921fb 	.word	0x3ff921fb
  403d38:	3ff00000 	.word	0x3ff00000
  403d3c:	3fe00000 	.word	0x3fe00000
  403d40:	3e700000 	.word	0x3e700000
  403d44:	00407d28 	.word	0x00407d28
  403d48:	9b00      	ldr	r3, [sp, #0]
  403d4a:	2b00      	cmp	r3, #0
  403d4c:	f340 81a4 	ble.w	404098 <__kernel_rem_pio2+0x858>
  403d50:	9b04      	ldr	r3, [sp, #16]
  403d52:	eb0a 0803 	add.w	r8, sl, r3
  403d56:	e9d8 6700 	ldrd	r6, r7, [r8]
  403d5a:	46d3      	mov	fp, sl
  403d5c:	e958 9a02 	ldrd	r9, sl, [r8, #-8]
  403d60:	4632      	mov	r2, r6
  403d62:	463b      	mov	r3, r7
  403d64:	4648      	mov	r0, r9
  403d66:	4651      	mov	r1, sl
  403d68:	f000 fb86 	bl	404478 <__adddf3>
  403d6c:	4604      	mov	r4, r0
  403d6e:	460d      	mov	r5, r1
  403d70:	4602      	mov	r2, r0
  403d72:	460b      	mov	r3, r1
  403d74:	4648      	mov	r0, r9
  403d76:	4651      	mov	r1, sl
  403d78:	f000 fb7c 	bl	404474 <__aeabi_dsub>
  403d7c:	4632      	mov	r2, r6
  403d7e:	463b      	mov	r3, r7
  403d80:	f000 fb7a 	bl	404478 <__adddf3>
  403d84:	e9c8 0100 	strd	r0, r1, [r8]
  403d88:	e968 4502 	strd	r4, r5, [r8, #-8]!
  403d8c:	45c3      	cmp	fp, r8
  403d8e:	4626      	mov	r6, r4
  403d90:	462f      	mov	r7, r5
  403d92:	d1e3      	bne.n	403d5c <__kernel_rem_pio2+0x51c>
  403d94:	9b00      	ldr	r3, [sp, #0]
  403d96:	2b01      	cmp	r3, #1
  403d98:	46da      	mov	sl, fp
  403d9a:	f340 817d 	ble.w	404098 <__kernel_rem_pio2+0x858>
  403d9e:	9b04      	ldr	r3, [sp, #16]
  403da0:	445b      	add	r3, fp
  403da2:	e9d3 6700 	ldrd	r6, r7, [r3]
  403da6:	4698      	mov	r8, r3
  403da8:	4699      	mov	r9, r3
  403daa:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
  403dae:	e959 3402 	ldrd	r3, r4, [r9, #-8]
  403db2:	4632      	mov	r2, r6
  403db4:	4618      	mov	r0, r3
  403db6:	4621      	mov	r1, r4
  403db8:	463b      	mov	r3, r7
  403dba:	e9cd 0100 	strd	r0, r1, [sp]
  403dbe:	f000 fb5b 	bl	404478 <__adddf3>
  403dc2:	4604      	mov	r4, r0
  403dc4:	460d      	mov	r5, r1
  403dc6:	4602      	mov	r2, r0
  403dc8:	460b      	mov	r3, r1
  403dca:	e9dd 0100 	ldrd	r0, r1, [sp]
  403dce:	f000 fb51 	bl	404474 <__aeabi_dsub>
  403dd2:	4632      	mov	r2, r6
  403dd4:	463b      	mov	r3, r7
  403dd6:	f000 fb4f 	bl	404478 <__adddf3>
  403dda:	e9c9 0100 	strd	r0, r1, [r9]
  403dde:	e969 4502 	strd	r4, r5, [r9, #-8]!
  403de2:	45cb      	cmp	fp, r9
  403de4:	4626      	mov	r6, r4
  403de6:	462f      	mov	r7, r5
  403de8:	d1e1      	bne.n	403dae <__kernel_rem_pio2+0x56e>
  403dea:	2300      	movs	r3, #0
  403dec:	f108 0808 	add.w	r8, r8, #8
  403df0:	461d      	mov	r5, r3
  403df2:	ac4c      	add	r4, sp, #304	; 0x130
  403df4:	4618      	mov	r0, r3
  403df6:	4629      	mov	r1, r5
  403df8:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
  403dfc:	f000 fb3c 	bl	404478 <__adddf3>
  403e00:	4544      	cmp	r4, r8
  403e02:	4603      	mov	r3, r0
  403e04:	460d      	mov	r5, r1
  403e06:	d1f5      	bne.n	403df4 <__kernel_rem_pio2+0x5b4>
  403e08:	9a02      	ldr	r2, [sp, #8]
  403e0a:	2a00      	cmp	r2, #0
  403e0c:	f000 8120 	beq.w	404050 <__kernel_rem_pio2+0x810>
  403e10:	f8da 4004 	ldr.w	r4, [sl, #4]
  403e14:	f8da 200c 	ldr.w	r2, [sl, #12]
  403e18:	9f06      	ldr	r7, [sp, #24]
  403e1a:	f8da 1000 	ldr.w	r1, [sl]
  403e1e:	f8da 0008 	ldr.w	r0, [sl, #8]
  403e22:	613b      	str	r3, [r7, #16]
  403e24:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
  403e28:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
  403e2c:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  403e30:	617d      	str	r5, [r7, #20]
  403e32:	607c      	str	r4, [r7, #4]
  403e34:	60fa      	str	r2, [r7, #12]
  403e36:	6039      	str	r1, [r7, #0]
  403e38:	60b8      	str	r0, [r7, #8]
  403e3a:	9b07      	ldr	r3, [sp, #28]
  403e3c:	f003 0007 	and.w	r0, r3, #7
  403e40:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
  403e44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403e48:	9c04      	ldr	r4, [sp, #16]
  403e4a:	2600      	movs	r6, #0
  403e4c:	3408      	adds	r4, #8
  403e4e:	4454      	add	r4, sl
  403e50:	4633      	mov	r3, r6
  403e52:	4630      	mov	r0, r6
  403e54:	4619      	mov	r1, r3
  403e56:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
  403e5a:	f000 fb0d 	bl	404478 <__adddf3>
  403e5e:	4554      	cmp	r4, sl
  403e60:	4606      	mov	r6, r0
  403e62:	460b      	mov	r3, r1
  403e64:	d1f5      	bne.n	403e52 <__kernel_rem_pio2+0x612>
  403e66:	9a02      	ldr	r2, [sp, #8]
  403e68:	4630      	mov	r0, r6
  403e6a:	4619      	mov	r1, r3
  403e6c:	2a00      	cmp	r2, #0
  403e6e:	f000 80da 	beq.w	404026 <__kernel_rem_pio2+0x7e6>
  403e72:	9806      	ldr	r0, [sp, #24]
  403e74:	f103 4400 	add.w	r4, r3, #2147483648	; 0x80000000
  403e78:	4632      	mov	r2, r6
  403e7a:	6044      	str	r4, [r0, #4]
  403e7c:	6006      	str	r6, [r0, #0]
  403e7e:	e9da 0100 	ldrd	r0, r1, [sl]
  403e82:	f000 faf7 	bl	404474 <__aeabi_dsub>
  403e86:	460b      	mov	r3, r1
  403e88:	9900      	ldr	r1, [sp, #0]
  403e8a:	2900      	cmp	r1, #0
  403e8c:	4602      	mov	r2, r0
  403e8e:	dd0e      	ble.n	403eae <__kernel_rem_pio2+0x66e>
  403e90:	2401      	movs	r4, #1
  403e92:	4610      	mov	r0, r2
  403e94:	4619      	mov	r1, r3
  403e96:	e9fa 2302 	ldrd	r2, r3, [sl, #8]!
  403e9a:	f000 faed 	bl	404478 <__adddf3>
  403e9e:	460b      	mov	r3, r1
  403ea0:	9900      	ldr	r1, [sp, #0]
  403ea2:	3401      	adds	r4, #1
  403ea4:	42a1      	cmp	r1, r4
  403ea6:	4602      	mov	r2, r0
  403ea8:	daf3      	bge.n	403e92 <__kernel_rem_pio2+0x652>
  403eaa:	9902      	ldr	r1, [sp, #8]
  403eac:	b109      	cbz	r1, 403eb2 <__kernel_rem_pio2+0x672>
  403eae:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  403eb2:	4619      	mov	r1, r3
  403eb4:	9b06      	ldr	r3, [sp, #24]
  403eb6:	4610      	mov	r0, r2
  403eb8:	e9c3 0102 	strd	r0, r1, [r3, #8]
  403ebc:	9b07      	ldr	r3, [sp, #28]
  403ebe:	f003 0007 	and.w	r0, r3, #7
  403ec2:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
  403ec6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403eca:	9c04      	ldr	r4, [sp, #16]
  403ecc:	2200      	movs	r2, #0
  403ece:	3408      	adds	r4, #8
  403ed0:	4454      	add	r4, sl
  403ed2:	4613      	mov	r3, r2
  403ed4:	4610      	mov	r0, r2
  403ed6:	4619      	mov	r1, r3
  403ed8:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
  403edc:	f000 facc 	bl	404478 <__adddf3>
  403ee0:	45a2      	cmp	sl, r4
  403ee2:	4602      	mov	r2, r0
  403ee4:	460b      	mov	r3, r1
  403ee6:	d1f5      	bne.n	403ed4 <__kernel_rem_pio2+0x694>
  403ee8:	9902      	ldr	r1, [sp, #8]
  403eea:	b109      	cbz	r1, 403ef0 <__kernel_rem_pio2+0x6b0>
  403eec:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  403ef0:	4619      	mov	r1, r3
  403ef2:	9b06      	ldr	r3, [sp, #24]
  403ef4:	4610      	mov	r0, r2
  403ef6:	e9c3 0100 	strd	r0, r1, [r3]
  403efa:	9b07      	ldr	r3, [sp, #28]
  403efc:	f003 0007 	and.w	r0, r3, #7
  403f00:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
  403f04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f08:	2600      	movs	r6, #0
  403f0a:	2700      	movs	r7, #0
  403f0c:	e9ea 6702 	strd	r6, r7, [sl, #8]!
  403f10:	45da      	cmp	sl, fp
  403f12:	f109 0908 	add.w	r9, r9, #8
  403f16:	f47f ace4 	bne.w	4038e2 <__kernel_rem_pio2+0xa2>
  403f1a:	e502      	b.n	403922 <__kernel_rem_pio2+0xe2>
  403f1c:	9b00      	ldr	r3, [sp, #0]
  403f1e:	2b00      	cmp	r3, #0
  403f20:	f108 0801 	add.w	r8, r8, #1
  403f24:	bfc8      	it	gt
  403f26:	2502      	movgt	r5, #2
  403f28:	f73f ad8c 	bgt.w	403a44 <__kernel_rem_pio2+0x204>
  403f2c:	4632      	mov	r2, r6
  403f2e:	463b      	mov	r3, r7
  403f30:	2000      	movs	r0, #0
  403f32:	4963      	ldr	r1, [pc, #396]	; (4040c0 <__kernel_rem_pio2+0x880>)
  403f34:	f000 fa9e 	bl	404474 <__aeabi_dsub>
  403f38:	2502      	movs	r5, #2
  403f3a:	4606      	mov	r6, r0
  403f3c:	460f      	mov	r7, r1
  403f3e:	e5df      	b.n	403b00 <__kernel_rem_pio2+0x2c0>
  403f40:	2600      	movs	r6, #0
  403f42:	2700      	movs	r7, #0
  403f44:	e6dc      	b.n	403d00 <__kernel_rem_pio2+0x4c0>
  403f46:	9b04      	ldr	r3, [sp, #16]
  403f48:	2b00      	cmp	r3, #0
  403f4a:	dd26      	ble.n	403f9a <__kernel_rem_pio2+0x75a>
  403f4c:	2400      	movs	r4, #0
  403f4e:	9b04      	ldr	r3, [sp, #16]
  403f50:	2b01      	cmp	r3, #1
  403f52:	f43f ada8 	beq.w	403aa6 <__kernel_rem_pio2+0x266>
  403f56:	2b02      	cmp	r3, #2
  403f58:	d109      	bne.n	403f6e <__kernel_rem_pio2+0x72e>
  403f5a:	9b00      	ldr	r3, [sp, #0]
  403f5c:	1e5a      	subs	r2, r3, #1
  403f5e:	ab0c      	add	r3, sp, #48	; 0x30
  403f60:	a90c      	add	r1, sp, #48	; 0x30
  403f62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403f66:	f3c3 0315 	ubfx	r3, r3, #0, #22
  403f6a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  403f6e:	2d02      	cmp	r5, #2
  403f70:	f47f adc6 	bne.w	403b00 <__kernel_rem_pio2+0x2c0>
  403f74:	4632      	mov	r2, r6
  403f76:	463b      	mov	r3, r7
  403f78:	2000      	movs	r0, #0
  403f7a:	4951      	ldr	r1, [pc, #324]	; (4040c0 <__kernel_rem_pio2+0x880>)
  403f7c:	f000 fa7a 	bl	404474 <__aeabi_dsub>
  403f80:	4606      	mov	r6, r0
  403f82:	460f      	mov	r7, r1
  403f84:	2c00      	cmp	r4, #0
  403f86:	f43f adbb 	beq.w	403b00 <__kernel_rem_pio2+0x2c0>
  403f8a:	e5ab      	b.n	403ae4 <__kernel_rem_pio2+0x2a4>
  403f8c:	9900      	ldr	r1, [sp, #0]
  403f8e:	3301      	adds	r3, #1
  403f90:	4299      	cmp	r1, r3
  403f92:	d178      	bne.n	404086 <__kernel_rem_pio2+0x846>
  403f94:	9b04      	ldr	r3, [sp, #16]
  403f96:	2b00      	cmp	r3, #0
  403f98:	dcd9      	bgt.n	403f4e <__kernel_rem_pio2+0x70e>
  403f9a:	2d02      	cmp	r5, #2
  403f9c:	f47f adb0 	bne.w	403b00 <__kernel_rem_pio2+0x2c0>
  403fa0:	4632      	mov	r2, r6
  403fa2:	463b      	mov	r3, r7
  403fa4:	2000      	movs	r0, #0
  403fa6:	4946      	ldr	r1, [pc, #280]	; (4040c0 <__kernel_rem_pio2+0x880>)
  403fa8:	f000 fa64 	bl	404474 <__aeabi_dsub>
  403fac:	4606      	mov	r6, r0
  403fae:	460f      	mov	r7, r1
  403fb0:	e5a6      	b.n	403b00 <__kernel_rem_pio2+0x2c0>
  403fb2:	2301      	movs	r3, #1
  403fb4:	e5d1      	b.n	403b5a <__kernel_rem_pio2+0x31a>
  403fb6:	4639      	mov	r1, r7
  403fb8:	9f04      	ldr	r7, [sp, #16]
  403fba:	9502      	str	r5, [sp, #8]
  403fbc:	427a      	negs	r2, r7
  403fbe:	4630      	mov	r0, r6
  403fc0:	f8cd 801c 	str.w	r8, [sp, #28]
  403fc4:	f000 f9cc 	bl	404360 <scalbn>
  403fc8:	2200      	movs	r2, #0
  403fca:	4b3e      	ldr	r3, [pc, #248]	; (4040c4 <__kernel_rem_pio2+0x884>)
  403fcc:	4604      	mov	r4, r0
  403fce:	460d      	mov	r5, r1
  403fd0:	f000 fe8a 	bl	404ce8 <__aeabi_dcmpge>
  403fd4:	2800      	cmp	r0, #0
  403fd6:	d062      	beq.n	40409e <__kernel_rem_pio2+0x85e>
  403fd8:	2200      	movs	r2, #0
  403fda:	4b3b      	ldr	r3, [pc, #236]	; (4040c8 <__kernel_rem_pio2+0x888>)
  403fdc:	4620      	mov	r0, r4
  403fde:	4629      	mov	r1, r5
  403fe0:	f000 fbfc 	bl	4047dc <__aeabi_dmul>
  403fe4:	f000 feaa 	bl	404d3c <__aeabi_d2iz>
  403fe8:	4606      	mov	r6, r0
  403fea:	f000 fb91 	bl	404710 <__aeabi_i2d>
  403fee:	2200      	movs	r2, #0
  403ff0:	4b34      	ldr	r3, [pc, #208]	; (4040c4 <__kernel_rem_pio2+0x884>)
  403ff2:	f000 fbf3 	bl	4047dc <__aeabi_dmul>
  403ff6:	4602      	mov	r2, r0
  403ff8:	460b      	mov	r3, r1
  403ffa:	4620      	mov	r0, r4
  403ffc:	4629      	mov	r1, r5
  403ffe:	f000 fa39 	bl	404474 <__aeabi_dsub>
  404002:	f000 fe9b 	bl	404d3c <__aeabi_d2iz>
  404006:	9900      	ldr	r1, [sp, #0]
  404008:	460b      	mov	r3, r1
  40400a:	3301      	adds	r3, #1
  40400c:	461a      	mov	r2, r3
  40400e:	9300      	str	r3, [sp, #0]
  404010:	463b      	mov	r3, r7
  404012:	3318      	adds	r3, #24
  404014:	9304      	str	r3, [sp, #16]
  404016:	460b      	mov	r3, r1
  404018:	a90c      	add	r1, sp, #48	; 0x30
  40401a:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
  40401e:	4613      	mov	r3, r2
  404020:	f841 6023 	str.w	r6, [r1, r3, lsl #2]
  404024:	e614      	b.n	403c50 <__kernel_rem_pio2+0x410>
  404026:	9b06      	ldr	r3, [sp, #24]
  404028:	4632      	mov	r2, r6
  40402a:	e9c3 0100 	strd	r0, r1, [r3]
  40402e:	460b      	mov	r3, r1
  404030:	e9da 0100 	ldrd	r0, r1, [sl]
  404034:	f000 fa1e 	bl	404474 <__aeabi_dsub>
  404038:	460b      	mov	r3, r1
  40403a:	9900      	ldr	r1, [sp, #0]
  40403c:	2900      	cmp	r1, #0
  40403e:	4602      	mov	r2, r0
  404040:	f73f af26 	bgt.w	403e90 <__kernel_rem_pio2+0x650>
  404044:	4619      	mov	r1, r3
  404046:	9b06      	ldr	r3, [sp, #24]
  404048:	4610      	mov	r0, r2
  40404a:	e9c3 0102 	strd	r0, r1, [r3, #8]
  40404e:	e735      	b.n	403ebc <__kernel_rem_pio2+0x67c>
  404050:	4618      	mov	r0, r3
  404052:	4629      	mov	r1, r5
  404054:	e9da 2300 	ldrd	r2, r3, [sl]
  404058:	e9da 4502 	ldrd	r4, r5, [sl, #8]
  40405c:	9f06      	ldr	r7, [sp, #24]
  40405e:	e9c7 0104 	strd	r0, r1, [r7, #16]
  404062:	e9c7 2300 	strd	r2, r3, [r7]
  404066:	e9c7 4502 	strd	r4, r5, [r7, #8]
  40406a:	e6e6      	b.n	403e3a <__kernel_rem_pio2+0x5fa>
  40406c:	9ba2      	ldr	r3, [sp, #648]	; 0x288
  40406e:	2b03      	cmp	r3, #3
  404070:	f63f aee3 	bhi.w	403e3a <__kernel_rem_pio2+0x5fa>
  404074:	e8df f003 	tbb	[pc, r3]
  404078:	0e1c1c21 	.word	0x0e1c1c21
  40407c:	9b00      	ldr	r3, [sp, #0]
  40407e:	2b01      	cmp	r3, #1
  404080:	dd88      	ble.n	403f94 <__kernel_rem_pio2+0x754>
  404082:	aa0c      	add	r2, sp, #48	; 0x30
  404084:	2301      	movs	r3, #1
  404086:	f852 4f04 	ldr.w	r4, [r2, #4]!
  40408a:	2c00      	cmp	r4, #0
  40408c:	f43f af7e 	beq.w	403f8c <__kernel_rem_pio2+0x74c>
  404090:	1c58      	adds	r0, r3, #1
  404092:	e4dd      	b.n	403a50 <__kernel_rem_pio2+0x210>
  404094:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
  404098:	2300      	movs	r3, #0
  40409a:	461d      	mov	r5, r3
  40409c:	e6b4      	b.n	403e08 <__kernel_rem_pio2+0x5c8>
  40409e:	4629      	mov	r1, r5
  4040a0:	4620      	mov	r0, r4
  4040a2:	f000 fe4b 	bl	404d3c <__aeabi_d2iz>
  4040a6:	9a00      	ldr	r2, [sp, #0]
  4040a8:	a90c      	add	r1, sp, #48	; 0x30
  4040aa:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
  4040ae:	e5cf      	b.n	403c50 <__kernel_rem_pio2+0x410>
  4040b0:	2600      	movs	r6, #0
  4040b2:	4633      	mov	r3, r6
  4040b4:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
  4040b8:	e6d5      	b.n	403e66 <__kernel_rem_pio2+0x626>
  4040ba:	2200      	movs	r2, #0
  4040bc:	4613      	mov	r3, r2
  4040be:	e713      	b.n	403ee8 <__kernel_rem_pio2+0x6a8>
  4040c0:	3ff00000 	.word	0x3ff00000
  4040c4:	41700000 	.word	0x41700000
  4040c8:	3e700000 	.word	0x3e700000
  4040cc:	00000000 	.word	0x00000000

004040d0 <__kernel_sin>:
  4040d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4040d4:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  4040d8:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
  4040dc:	b085      	sub	sp, #20
  4040de:	460c      	mov	r4, r1
  4040e0:	4690      	mov	r8, r2
  4040e2:	4699      	mov	r9, r3
  4040e4:	4605      	mov	r5, r0
  4040e6:	da04      	bge.n	4040f2 <__kernel_sin+0x22>
  4040e8:	f000 fe28 	bl	404d3c <__aeabi_d2iz>
  4040ec:	2800      	cmp	r0, #0
  4040ee:	f000 8085 	beq.w	4041fc <__kernel_sin+0x12c>
  4040f2:	462a      	mov	r2, r5
  4040f4:	4623      	mov	r3, r4
  4040f6:	4628      	mov	r0, r5
  4040f8:	4621      	mov	r1, r4
  4040fa:	f000 fb6f 	bl	4047dc <__aeabi_dmul>
  4040fe:	4606      	mov	r6, r0
  404100:	460f      	mov	r7, r1
  404102:	4602      	mov	r2, r0
  404104:	460b      	mov	r3, r1
  404106:	4628      	mov	r0, r5
  404108:	4621      	mov	r1, r4
  40410a:	f000 fb67 	bl	4047dc <__aeabi_dmul>
  40410e:	a33e      	add	r3, pc, #248	; (adr r3, 404208 <__kernel_sin+0x138>)
  404110:	e9d3 2300 	ldrd	r2, r3, [r3]
  404114:	4682      	mov	sl, r0
  404116:	468b      	mov	fp, r1
  404118:	4630      	mov	r0, r6
  40411a:	4639      	mov	r1, r7
  40411c:	f000 fb5e 	bl	4047dc <__aeabi_dmul>
  404120:	a33b      	add	r3, pc, #236	; (adr r3, 404210 <__kernel_sin+0x140>)
  404122:	e9d3 2300 	ldrd	r2, r3, [r3]
  404126:	f000 f9a5 	bl	404474 <__aeabi_dsub>
  40412a:	4632      	mov	r2, r6
  40412c:	463b      	mov	r3, r7
  40412e:	f000 fb55 	bl	4047dc <__aeabi_dmul>
  404132:	a339      	add	r3, pc, #228	; (adr r3, 404218 <__kernel_sin+0x148>)
  404134:	e9d3 2300 	ldrd	r2, r3, [r3]
  404138:	f000 f99e 	bl	404478 <__adddf3>
  40413c:	4632      	mov	r2, r6
  40413e:	463b      	mov	r3, r7
  404140:	f000 fb4c 	bl	4047dc <__aeabi_dmul>
  404144:	a336      	add	r3, pc, #216	; (adr r3, 404220 <__kernel_sin+0x150>)
  404146:	e9d3 2300 	ldrd	r2, r3, [r3]
  40414a:	f000 f993 	bl	404474 <__aeabi_dsub>
  40414e:	4632      	mov	r2, r6
  404150:	463b      	mov	r3, r7
  404152:	f000 fb43 	bl	4047dc <__aeabi_dmul>
  404156:	a334      	add	r3, pc, #208	; (adr r3, 404228 <__kernel_sin+0x158>)
  404158:	e9d3 2300 	ldrd	r2, r3, [r3]
  40415c:	f000 f98c 	bl	404478 <__adddf3>
  404160:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404162:	e9cd 0100 	strd	r0, r1, [sp]
  404166:	b39b      	cbz	r3, 4041d0 <__kernel_sin+0x100>
  404168:	2200      	movs	r2, #0
  40416a:	4b33      	ldr	r3, [pc, #204]	; (404238 <__kernel_sin+0x168>)
  40416c:	4640      	mov	r0, r8
  40416e:	4649      	mov	r1, r9
  404170:	f000 fb34 	bl	4047dc <__aeabi_dmul>
  404174:	e9dd 2300 	ldrd	r2, r3, [sp]
  404178:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40417c:	4650      	mov	r0, sl
  40417e:	4659      	mov	r1, fp
  404180:	f000 fb2c 	bl	4047dc <__aeabi_dmul>
  404184:	4602      	mov	r2, r0
  404186:	460b      	mov	r3, r1
  404188:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40418c:	f000 f972 	bl	404474 <__aeabi_dsub>
  404190:	4632      	mov	r2, r6
  404192:	463b      	mov	r3, r7
  404194:	f000 fb22 	bl	4047dc <__aeabi_dmul>
  404198:	4642      	mov	r2, r8
  40419a:	464b      	mov	r3, r9
  40419c:	f000 f96a 	bl	404474 <__aeabi_dsub>
  4041a0:	a323      	add	r3, pc, #140	; (adr r3, 404230 <__kernel_sin+0x160>)
  4041a2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4041a6:	4606      	mov	r6, r0
  4041a8:	460f      	mov	r7, r1
  4041aa:	4650      	mov	r0, sl
  4041ac:	4659      	mov	r1, fp
  4041ae:	f000 fb15 	bl	4047dc <__aeabi_dmul>
  4041b2:	4602      	mov	r2, r0
  4041b4:	460b      	mov	r3, r1
  4041b6:	4630      	mov	r0, r6
  4041b8:	4639      	mov	r1, r7
  4041ba:	f000 f95d 	bl	404478 <__adddf3>
  4041be:	4602      	mov	r2, r0
  4041c0:	460b      	mov	r3, r1
  4041c2:	4628      	mov	r0, r5
  4041c4:	4621      	mov	r1, r4
  4041c6:	f000 f955 	bl	404474 <__aeabi_dsub>
  4041ca:	b005      	add	sp, #20
  4041cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4041d0:	4602      	mov	r2, r0
  4041d2:	460b      	mov	r3, r1
  4041d4:	4630      	mov	r0, r6
  4041d6:	4639      	mov	r1, r7
  4041d8:	f000 fb00 	bl	4047dc <__aeabi_dmul>
  4041dc:	a314      	add	r3, pc, #80	; (adr r3, 404230 <__kernel_sin+0x160>)
  4041de:	e9d3 2300 	ldrd	r2, r3, [r3]
  4041e2:	f000 f947 	bl	404474 <__aeabi_dsub>
  4041e6:	4652      	mov	r2, sl
  4041e8:	465b      	mov	r3, fp
  4041ea:	f000 faf7 	bl	4047dc <__aeabi_dmul>
  4041ee:	462a      	mov	r2, r5
  4041f0:	4623      	mov	r3, r4
  4041f2:	f000 f941 	bl	404478 <__adddf3>
  4041f6:	b005      	add	sp, #20
  4041f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4041fc:	4628      	mov	r0, r5
  4041fe:	4621      	mov	r1, r4
  404200:	b005      	add	sp, #20
  404202:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404206:	bf00      	nop
  404208:	5acfd57c 	.word	0x5acfd57c
  40420c:	3de5d93a 	.word	0x3de5d93a
  404210:	8a2b9ceb 	.word	0x8a2b9ceb
  404214:	3e5ae5e6 	.word	0x3e5ae5e6
  404218:	57b1fe7d 	.word	0x57b1fe7d
  40421c:	3ec71de3 	.word	0x3ec71de3
  404220:	19c161d5 	.word	0x19c161d5
  404224:	3f2a01a0 	.word	0x3f2a01a0
  404228:	1110f8a6 	.word	0x1110f8a6
  40422c:	3f811111 	.word	0x3f811111
  404230:	55555549 	.word	0x55555549
  404234:	3fc55555 	.word	0x3fc55555
  404238:	3fe00000 	.word	0x3fe00000

0040423c <fabs>:
  40423c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  404240:	4770      	bx	lr
  404242:	bf00      	nop
  404244:	0000      	movs	r0, r0
	...

00404248 <floor>:
  404248:	f3c1 520a 	ubfx	r2, r1, #20, #11
  40424c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404250:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
  404254:	2e13      	cmp	r6, #19
  404256:	460b      	mov	r3, r1
  404258:	460d      	mov	r5, r1
  40425a:	4604      	mov	r4, r0
  40425c:	4688      	mov	r8, r1
  40425e:	4607      	mov	r7, r0
  404260:	dc1d      	bgt.n	40429e <floor+0x56>
  404262:	2e00      	cmp	r6, #0
  404264:	db40      	blt.n	4042e8 <floor+0xa0>
  404266:	4a3c      	ldr	r2, [pc, #240]	; (404358 <floor+0x110>)
  404268:	fa42 f906 	asr.w	r9, r2, r6
  40426c:	ea01 0209 	and.w	r2, r1, r9
  404270:	4302      	orrs	r2, r0
  404272:	4686      	mov	lr, r0
  404274:	d018      	beq.n	4042a8 <floor+0x60>
  404276:	a336      	add	r3, pc, #216	; (adr r3, 404350 <floor+0x108>)
  404278:	e9d3 2300 	ldrd	r2, r3, [r3]
  40427c:	f000 f8fc 	bl	404478 <__adddf3>
  404280:	2200      	movs	r2, #0
  404282:	2300      	movs	r3, #0
  404284:	f000 fd3a 	bl	404cfc <__aeabi_dcmpgt>
  404288:	b120      	cbz	r0, 404294 <floor+0x4c>
  40428a:	2d00      	cmp	r5, #0
  40428c:	db42      	blt.n	404314 <floor+0xcc>
  40428e:	ea28 0509 	bic.w	r5, r8, r9
  404292:	2700      	movs	r7, #0
  404294:	463c      	mov	r4, r7
  404296:	4629      	mov	r1, r5
  404298:	4620      	mov	r0, r4
  40429a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40429e:	2e33      	cmp	r6, #51	; 0x33
  4042a0:	dd06      	ble.n	4042b0 <floor+0x68>
  4042a2:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
  4042a6:	d02f      	beq.n	404308 <floor+0xc0>
  4042a8:	4619      	mov	r1, r3
  4042aa:	4620      	mov	r0, r4
  4042ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4042b0:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
  4042b4:	f04f 39ff 	mov.w	r9, #4294967295
  4042b8:	fa29 f902 	lsr.w	r9, r9, r2
  4042bc:	ea10 0f09 	tst.w	r0, r9
  4042c0:	d0f2      	beq.n	4042a8 <floor+0x60>
  4042c2:	a323      	add	r3, pc, #140	; (adr r3, 404350 <floor+0x108>)
  4042c4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4042c8:	f000 f8d6 	bl	404478 <__adddf3>
  4042cc:	2200      	movs	r2, #0
  4042ce:	2300      	movs	r3, #0
  4042d0:	f000 fd14 	bl	404cfc <__aeabi_dcmpgt>
  4042d4:	2800      	cmp	r0, #0
  4042d6:	d0dd      	beq.n	404294 <floor+0x4c>
  4042d8:	2d00      	cmp	r5, #0
  4042da:	db21      	blt.n	404320 <floor+0xd8>
  4042dc:	4645      	mov	r5, r8
  4042de:	ea27 0709 	bic.w	r7, r7, r9
  4042e2:	463c      	mov	r4, r7
  4042e4:	4629      	mov	r1, r5
  4042e6:	e7d7      	b.n	404298 <floor+0x50>
  4042e8:	a319      	add	r3, pc, #100	; (adr r3, 404350 <floor+0x108>)
  4042ea:	e9d3 2300 	ldrd	r2, r3, [r3]
  4042ee:	f000 f8c3 	bl	404478 <__adddf3>
  4042f2:	2200      	movs	r2, #0
  4042f4:	2300      	movs	r3, #0
  4042f6:	f000 fd01 	bl	404cfc <__aeabi_dcmpgt>
  4042fa:	2800      	cmp	r0, #0
  4042fc:	d0ca      	beq.n	404294 <floor+0x4c>
  4042fe:	2d00      	cmp	r5, #0
  404300:	db19      	blt.n	404336 <floor+0xee>
  404302:	2700      	movs	r7, #0
  404304:	463d      	mov	r5, r7
  404306:	e7c5      	b.n	404294 <floor+0x4c>
  404308:	4602      	mov	r2, r0
  40430a:	460b      	mov	r3, r1
  40430c:	f000 f8b4 	bl	404478 <__adddf3>
  404310:	4604      	mov	r4, r0
  404312:	e7ca      	b.n	4042aa <floor+0x62>
  404314:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  404318:	fa43 f606 	asr.w	r6, r3, r6
  40431c:	44b0      	add	r8, r6
  40431e:	e7b6      	b.n	40428e <floor+0x46>
  404320:	2e14      	cmp	r6, #20
  404322:	d010      	beq.n	404346 <floor+0xfe>
  404324:	2301      	movs	r3, #1
  404326:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
  40432a:	fa03 f606 	lsl.w	r6, r3, r6
  40432e:	1937      	adds	r7, r6, r4
  404330:	bf28      	it	cs
  404332:	4498      	addcs	r8, r3
  404334:	e7d2      	b.n	4042dc <floor+0x94>
  404336:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
  40433a:	4b08      	ldr	r3, [pc, #32]	; (40435c <floor+0x114>)
  40433c:	4322      	orrs	r2, r4
  40433e:	bf18      	it	ne
  404340:	461d      	movne	r5, r3
  404342:	2700      	movs	r7, #0
  404344:	e7a6      	b.n	404294 <floor+0x4c>
  404346:	f105 0801 	add.w	r8, r5, #1
  40434a:	e7c7      	b.n	4042dc <floor+0x94>
  40434c:	f3af 8000 	nop.w
  404350:	8800759c 	.word	0x8800759c
  404354:	7e37e43c 	.word	0x7e37e43c
  404358:	000fffff 	.word	0x000fffff
  40435c:	bff00000 	.word	0xbff00000

00404360 <scalbn>:
  404360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404362:	f3c1 560a 	ubfx	r6, r1, #20, #11
  404366:	4604      	mov	r4, r0
  404368:	460d      	mov	r5, r1
  40436a:	460b      	mov	r3, r1
  40436c:	4617      	mov	r7, r2
  40436e:	bb0e      	cbnz	r6, 4043b4 <scalbn+0x54>
  404370:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  404374:	4303      	orrs	r3, r0
  404376:	4686      	mov	lr, r0
  404378:	d025      	beq.n	4043c6 <scalbn+0x66>
  40437a:	2200      	movs	r2, #0
  40437c:	4b34      	ldr	r3, [pc, #208]	; (404450 <scalbn+0xf0>)
  40437e:	f000 fa2d 	bl	4047dc <__aeabi_dmul>
  404382:	4a34      	ldr	r2, [pc, #208]	; (404454 <scalbn+0xf4>)
  404384:	4297      	cmp	r7, r2
  404386:	4604      	mov	r4, r0
  404388:	460d      	mov	r5, r1
  40438a:	460b      	mov	r3, r1
  40438c:	db2a      	blt.n	4043e4 <scalbn+0x84>
  40438e:	f3c1 560a 	ubfx	r6, r1, #20, #11
  404392:	3e36      	subs	r6, #54	; 0x36
  404394:	443e      	add	r6, r7
  404396:	f240 72fe 	movw	r2, #2046	; 0x7fe
  40439a:	4296      	cmp	r6, r2
  40439c:	dc28      	bgt.n	4043f0 <scalbn+0x90>
  40439e:	2e00      	cmp	r6, #0
  4043a0:	dd12      	ble.n	4043c8 <scalbn+0x68>
  4043a2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
  4043a6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
  4043aa:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
  4043ae:	4620      	mov	r0, r4
  4043b0:	4629      	mov	r1, r5
  4043b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4043b4:	f240 72ff 	movw	r2, #2047	; 0x7ff
  4043b8:	4296      	cmp	r6, r2
  4043ba:	d1eb      	bne.n	404394 <scalbn+0x34>
  4043bc:	4602      	mov	r2, r0
  4043be:	460b      	mov	r3, r1
  4043c0:	f000 f85a 	bl	404478 <__adddf3>
  4043c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4043c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4043c8:	f116 0f35 	cmn.w	r6, #53	; 0x35
  4043cc:	da1d      	bge.n	40440a <scalbn+0xaa>
  4043ce:	f24c 3350 	movw	r3, #50000	; 0xc350
  4043d2:	429f      	cmp	r7, r3
  4043d4:	4622      	mov	r2, r4
  4043d6:	462b      	mov	r3, r5
  4043d8:	dc25      	bgt.n	404426 <scalbn+0xc6>
  4043da:	a119      	add	r1, pc, #100	; (adr r1, 404440 <scalbn+0xe0>)
  4043dc:	e9d1 0100 	ldrd	r0, r1, [r1]
  4043e0:	f000 f83c 	bl	40445c <copysign>
  4043e4:	a316      	add	r3, pc, #88	; (adr r3, 404440 <scalbn+0xe0>)
  4043e6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4043ea:	f000 f9f7 	bl	4047dc <__aeabi_dmul>
  4043ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4043f0:	4622      	mov	r2, r4
  4043f2:	462b      	mov	r3, r5
  4043f4:	a114      	add	r1, pc, #80	; (adr r1, 404448 <scalbn+0xe8>)
  4043f6:	e9d1 0100 	ldrd	r0, r1, [r1]
  4043fa:	f000 f82f 	bl	40445c <copysign>
  4043fe:	a312      	add	r3, pc, #72	; (adr r3, 404448 <scalbn+0xe8>)
  404400:	e9d3 2300 	ldrd	r2, r3, [r3]
  404404:	f000 f9ea 	bl	4047dc <__aeabi_dmul>
  404408:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40440a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
  40440e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
  404412:	3636      	adds	r6, #54	; 0x36
  404414:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
  404418:	4620      	mov	r0, r4
  40441a:	4629      	mov	r1, r5
  40441c:	2200      	movs	r2, #0
  40441e:	4b0e      	ldr	r3, [pc, #56]	; (404458 <scalbn+0xf8>)
  404420:	f000 f9dc 	bl	4047dc <__aeabi_dmul>
  404424:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404426:	a108      	add	r1, pc, #32	; (adr r1, 404448 <scalbn+0xe8>)
  404428:	e9d1 0100 	ldrd	r0, r1, [r1]
  40442c:	f000 f816 	bl	40445c <copysign>
  404430:	a305      	add	r3, pc, #20	; (adr r3, 404448 <scalbn+0xe8>)
  404432:	e9d3 2300 	ldrd	r2, r3, [r3]
  404436:	f000 f9d1 	bl	4047dc <__aeabi_dmul>
  40443a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40443c:	f3af 8000 	nop.w
  404440:	c2f8f359 	.word	0xc2f8f359
  404444:	01a56e1f 	.word	0x01a56e1f
  404448:	8800759c 	.word	0x8800759c
  40444c:	7e37e43c 	.word	0x7e37e43c
  404450:	43500000 	.word	0x43500000
  404454:	ffff3cb0 	.word	0xffff3cb0
  404458:	3c900000 	.word	0x3c900000

0040445c <copysign>:
  40445c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
  404460:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
  404464:	ea42 0103 	orr.w	r1, r2, r3
  404468:	4770      	bx	lr
  40446a:	bf00      	nop

0040446c <__aeabi_drsub>:
  40446c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  404470:	e002      	b.n	404478 <__adddf3>
  404472:	bf00      	nop

00404474 <__aeabi_dsub>:
  404474:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00404478 <__adddf3>:
  404478:	b530      	push	{r4, r5, lr}
  40447a:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40447e:	ea4f 0543 	mov.w	r5, r3, lsl #1
  404482:	ea94 0f05 	teq	r4, r5
  404486:	bf08      	it	eq
  404488:	ea90 0f02 	teqeq	r0, r2
  40448c:	bf1f      	itttt	ne
  40448e:	ea54 0c00 	orrsne.w	ip, r4, r0
  404492:	ea55 0c02 	orrsne.w	ip, r5, r2
  404496:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40449a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40449e:	f000 80e2 	beq.w	404666 <__adddf3+0x1ee>
  4044a2:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4044a6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4044aa:	bfb8      	it	lt
  4044ac:	426d      	neglt	r5, r5
  4044ae:	dd0c      	ble.n	4044ca <__adddf3+0x52>
  4044b0:	442c      	add	r4, r5
  4044b2:	ea80 0202 	eor.w	r2, r0, r2
  4044b6:	ea81 0303 	eor.w	r3, r1, r3
  4044ba:	ea82 0000 	eor.w	r0, r2, r0
  4044be:	ea83 0101 	eor.w	r1, r3, r1
  4044c2:	ea80 0202 	eor.w	r2, r0, r2
  4044c6:	ea81 0303 	eor.w	r3, r1, r3
  4044ca:	2d36      	cmp	r5, #54	; 0x36
  4044cc:	bf88      	it	hi
  4044ce:	bd30      	pophi	{r4, r5, pc}
  4044d0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4044d4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4044d8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4044dc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4044e0:	d002      	beq.n	4044e8 <__adddf3+0x70>
  4044e2:	4240      	negs	r0, r0
  4044e4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4044e8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4044ec:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4044f0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  4044f4:	d002      	beq.n	4044fc <__adddf3+0x84>
  4044f6:	4252      	negs	r2, r2
  4044f8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4044fc:	ea94 0f05 	teq	r4, r5
  404500:	f000 80a7 	beq.w	404652 <__adddf3+0x1da>
  404504:	f1a4 0401 	sub.w	r4, r4, #1
  404508:	f1d5 0e20 	rsbs	lr, r5, #32
  40450c:	db0d      	blt.n	40452a <__adddf3+0xb2>
  40450e:	fa02 fc0e 	lsl.w	ip, r2, lr
  404512:	fa22 f205 	lsr.w	r2, r2, r5
  404516:	1880      	adds	r0, r0, r2
  404518:	f141 0100 	adc.w	r1, r1, #0
  40451c:	fa03 f20e 	lsl.w	r2, r3, lr
  404520:	1880      	adds	r0, r0, r2
  404522:	fa43 f305 	asr.w	r3, r3, r5
  404526:	4159      	adcs	r1, r3
  404528:	e00e      	b.n	404548 <__adddf3+0xd0>
  40452a:	f1a5 0520 	sub.w	r5, r5, #32
  40452e:	f10e 0e20 	add.w	lr, lr, #32
  404532:	2a01      	cmp	r2, #1
  404534:	fa03 fc0e 	lsl.w	ip, r3, lr
  404538:	bf28      	it	cs
  40453a:	f04c 0c02 	orrcs.w	ip, ip, #2
  40453e:	fa43 f305 	asr.w	r3, r3, r5
  404542:	18c0      	adds	r0, r0, r3
  404544:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  404548:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40454c:	d507      	bpl.n	40455e <__adddf3+0xe6>
  40454e:	f04f 0e00 	mov.w	lr, #0
  404552:	f1dc 0c00 	rsbs	ip, ip, #0
  404556:	eb7e 0000 	sbcs.w	r0, lr, r0
  40455a:	eb6e 0101 	sbc.w	r1, lr, r1
  40455e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  404562:	d31b      	bcc.n	40459c <__adddf3+0x124>
  404564:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  404568:	d30c      	bcc.n	404584 <__adddf3+0x10c>
  40456a:	0849      	lsrs	r1, r1, #1
  40456c:	ea5f 0030 	movs.w	r0, r0, rrx
  404570:	ea4f 0c3c 	mov.w	ip, ip, rrx
  404574:	f104 0401 	add.w	r4, r4, #1
  404578:	ea4f 5244 	mov.w	r2, r4, lsl #21
  40457c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  404580:	f080 809a 	bcs.w	4046b8 <__adddf3+0x240>
  404584:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  404588:	bf08      	it	eq
  40458a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40458e:	f150 0000 	adcs.w	r0, r0, #0
  404592:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  404596:	ea41 0105 	orr.w	r1, r1, r5
  40459a:	bd30      	pop	{r4, r5, pc}
  40459c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4045a0:	4140      	adcs	r0, r0
  4045a2:	eb41 0101 	adc.w	r1, r1, r1
  4045a6:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4045aa:	f1a4 0401 	sub.w	r4, r4, #1
  4045ae:	d1e9      	bne.n	404584 <__adddf3+0x10c>
  4045b0:	f091 0f00 	teq	r1, #0
  4045b4:	bf04      	itt	eq
  4045b6:	4601      	moveq	r1, r0
  4045b8:	2000      	moveq	r0, #0
  4045ba:	fab1 f381 	clz	r3, r1
  4045be:	bf08      	it	eq
  4045c0:	3320      	addeq	r3, #32
  4045c2:	f1a3 030b 	sub.w	r3, r3, #11
  4045c6:	f1b3 0220 	subs.w	r2, r3, #32
  4045ca:	da0c      	bge.n	4045e6 <__adddf3+0x16e>
  4045cc:	320c      	adds	r2, #12
  4045ce:	dd08      	ble.n	4045e2 <__adddf3+0x16a>
  4045d0:	f102 0c14 	add.w	ip, r2, #20
  4045d4:	f1c2 020c 	rsb	r2, r2, #12
  4045d8:	fa01 f00c 	lsl.w	r0, r1, ip
  4045dc:	fa21 f102 	lsr.w	r1, r1, r2
  4045e0:	e00c      	b.n	4045fc <__adddf3+0x184>
  4045e2:	f102 0214 	add.w	r2, r2, #20
  4045e6:	bfd8      	it	le
  4045e8:	f1c2 0c20 	rsble	ip, r2, #32
  4045ec:	fa01 f102 	lsl.w	r1, r1, r2
  4045f0:	fa20 fc0c 	lsr.w	ip, r0, ip
  4045f4:	bfdc      	itt	le
  4045f6:	ea41 010c 	orrle.w	r1, r1, ip
  4045fa:	4090      	lslle	r0, r2
  4045fc:	1ae4      	subs	r4, r4, r3
  4045fe:	bfa2      	ittt	ge
  404600:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  404604:	4329      	orrge	r1, r5
  404606:	bd30      	popge	{r4, r5, pc}
  404608:	ea6f 0404 	mvn.w	r4, r4
  40460c:	3c1f      	subs	r4, #31
  40460e:	da1c      	bge.n	40464a <__adddf3+0x1d2>
  404610:	340c      	adds	r4, #12
  404612:	dc0e      	bgt.n	404632 <__adddf3+0x1ba>
  404614:	f104 0414 	add.w	r4, r4, #20
  404618:	f1c4 0220 	rsb	r2, r4, #32
  40461c:	fa20 f004 	lsr.w	r0, r0, r4
  404620:	fa01 f302 	lsl.w	r3, r1, r2
  404624:	ea40 0003 	orr.w	r0, r0, r3
  404628:	fa21 f304 	lsr.w	r3, r1, r4
  40462c:	ea45 0103 	orr.w	r1, r5, r3
  404630:	bd30      	pop	{r4, r5, pc}
  404632:	f1c4 040c 	rsb	r4, r4, #12
  404636:	f1c4 0220 	rsb	r2, r4, #32
  40463a:	fa20 f002 	lsr.w	r0, r0, r2
  40463e:	fa01 f304 	lsl.w	r3, r1, r4
  404642:	ea40 0003 	orr.w	r0, r0, r3
  404646:	4629      	mov	r1, r5
  404648:	bd30      	pop	{r4, r5, pc}
  40464a:	fa21 f004 	lsr.w	r0, r1, r4
  40464e:	4629      	mov	r1, r5
  404650:	bd30      	pop	{r4, r5, pc}
  404652:	f094 0f00 	teq	r4, #0
  404656:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40465a:	bf06      	itte	eq
  40465c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  404660:	3401      	addeq	r4, #1
  404662:	3d01      	subne	r5, #1
  404664:	e74e      	b.n	404504 <__adddf3+0x8c>
  404666:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40466a:	bf18      	it	ne
  40466c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  404670:	d029      	beq.n	4046c6 <__adddf3+0x24e>
  404672:	ea94 0f05 	teq	r4, r5
  404676:	bf08      	it	eq
  404678:	ea90 0f02 	teqeq	r0, r2
  40467c:	d005      	beq.n	40468a <__adddf3+0x212>
  40467e:	ea54 0c00 	orrs.w	ip, r4, r0
  404682:	bf04      	itt	eq
  404684:	4619      	moveq	r1, r3
  404686:	4610      	moveq	r0, r2
  404688:	bd30      	pop	{r4, r5, pc}
  40468a:	ea91 0f03 	teq	r1, r3
  40468e:	bf1e      	ittt	ne
  404690:	2100      	movne	r1, #0
  404692:	2000      	movne	r0, #0
  404694:	bd30      	popne	{r4, r5, pc}
  404696:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40469a:	d105      	bne.n	4046a8 <__adddf3+0x230>
  40469c:	0040      	lsls	r0, r0, #1
  40469e:	4149      	adcs	r1, r1
  4046a0:	bf28      	it	cs
  4046a2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4046a6:	bd30      	pop	{r4, r5, pc}
  4046a8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4046ac:	bf3c      	itt	cc
  4046ae:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4046b2:	bd30      	popcc	{r4, r5, pc}
  4046b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4046b8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4046bc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4046c0:	f04f 0000 	mov.w	r0, #0
  4046c4:	bd30      	pop	{r4, r5, pc}
  4046c6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4046ca:	bf1a      	itte	ne
  4046cc:	4619      	movne	r1, r3
  4046ce:	4610      	movne	r0, r2
  4046d0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4046d4:	bf1c      	itt	ne
  4046d6:	460b      	movne	r3, r1
  4046d8:	4602      	movne	r2, r0
  4046da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4046de:	bf06      	itte	eq
  4046e0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4046e4:	ea91 0f03 	teqeq	r1, r3
  4046e8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4046ec:	bd30      	pop	{r4, r5, pc}
  4046ee:	bf00      	nop

004046f0 <__aeabi_ui2d>:
  4046f0:	f090 0f00 	teq	r0, #0
  4046f4:	bf04      	itt	eq
  4046f6:	2100      	moveq	r1, #0
  4046f8:	4770      	bxeq	lr
  4046fa:	b530      	push	{r4, r5, lr}
  4046fc:	f44f 6480 	mov.w	r4, #1024	; 0x400
  404700:	f104 0432 	add.w	r4, r4, #50	; 0x32
  404704:	f04f 0500 	mov.w	r5, #0
  404708:	f04f 0100 	mov.w	r1, #0
  40470c:	e750      	b.n	4045b0 <__adddf3+0x138>
  40470e:	bf00      	nop

00404710 <__aeabi_i2d>:
  404710:	f090 0f00 	teq	r0, #0
  404714:	bf04      	itt	eq
  404716:	2100      	moveq	r1, #0
  404718:	4770      	bxeq	lr
  40471a:	b530      	push	{r4, r5, lr}
  40471c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  404720:	f104 0432 	add.w	r4, r4, #50	; 0x32
  404724:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  404728:	bf48      	it	mi
  40472a:	4240      	negmi	r0, r0
  40472c:	f04f 0100 	mov.w	r1, #0
  404730:	e73e      	b.n	4045b0 <__adddf3+0x138>
  404732:	bf00      	nop

00404734 <__aeabi_f2d>:
  404734:	0042      	lsls	r2, r0, #1
  404736:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40473a:	ea4f 0131 	mov.w	r1, r1, rrx
  40473e:	ea4f 7002 	mov.w	r0, r2, lsl #28
  404742:	bf1f      	itttt	ne
  404744:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  404748:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40474c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  404750:	4770      	bxne	lr
  404752:	f092 0f00 	teq	r2, #0
  404756:	bf14      	ite	ne
  404758:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40475c:	4770      	bxeq	lr
  40475e:	b530      	push	{r4, r5, lr}
  404760:	f44f 7460 	mov.w	r4, #896	; 0x380
  404764:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  404768:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40476c:	e720      	b.n	4045b0 <__adddf3+0x138>
  40476e:	bf00      	nop

00404770 <__aeabi_ul2d>:
  404770:	ea50 0201 	orrs.w	r2, r0, r1
  404774:	bf08      	it	eq
  404776:	4770      	bxeq	lr
  404778:	b530      	push	{r4, r5, lr}
  40477a:	f04f 0500 	mov.w	r5, #0
  40477e:	e00a      	b.n	404796 <__aeabi_l2d+0x16>

00404780 <__aeabi_l2d>:
  404780:	ea50 0201 	orrs.w	r2, r0, r1
  404784:	bf08      	it	eq
  404786:	4770      	bxeq	lr
  404788:	b530      	push	{r4, r5, lr}
  40478a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40478e:	d502      	bpl.n	404796 <__aeabi_l2d+0x16>
  404790:	4240      	negs	r0, r0
  404792:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  404796:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40479a:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40479e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4047a2:	f43f aedc 	beq.w	40455e <__adddf3+0xe6>
  4047a6:	f04f 0203 	mov.w	r2, #3
  4047aa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4047ae:	bf18      	it	ne
  4047b0:	3203      	addne	r2, #3
  4047b2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4047b6:	bf18      	it	ne
  4047b8:	3203      	addne	r2, #3
  4047ba:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4047be:	f1c2 0320 	rsb	r3, r2, #32
  4047c2:	fa00 fc03 	lsl.w	ip, r0, r3
  4047c6:	fa20 f002 	lsr.w	r0, r0, r2
  4047ca:	fa01 fe03 	lsl.w	lr, r1, r3
  4047ce:	ea40 000e 	orr.w	r0, r0, lr
  4047d2:	fa21 f102 	lsr.w	r1, r1, r2
  4047d6:	4414      	add	r4, r2
  4047d8:	e6c1      	b.n	40455e <__adddf3+0xe6>
  4047da:	bf00      	nop

004047dc <__aeabi_dmul>:
  4047dc:	b570      	push	{r4, r5, r6, lr}
  4047de:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4047e2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4047e6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4047ea:	bf1d      	ittte	ne
  4047ec:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4047f0:	ea94 0f0c 	teqne	r4, ip
  4047f4:	ea95 0f0c 	teqne	r5, ip
  4047f8:	f000 f8de 	bleq	4049b8 <__aeabi_dmul+0x1dc>
  4047fc:	442c      	add	r4, r5
  4047fe:	ea81 0603 	eor.w	r6, r1, r3
  404802:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  404806:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40480a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40480e:	bf18      	it	ne
  404810:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  404814:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  404818:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40481c:	d038      	beq.n	404890 <__aeabi_dmul+0xb4>
  40481e:	fba0 ce02 	umull	ip, lr, r0, r2
  404822:	f04f 0500 	mov.w	r5, #0
  404826:	fbe1 e502 	umlal	lr, r5, r1, r2
  40482a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40482e:	fbe0 e503 	umlal	lr, r5, r0, r3
  404832:	f04f 0600 	mov.w	r6, #0
  404836:	fbe1 5603 	umlal	r5, r6, r1, r3
  40483a:	f09c 0f00 	teq	ip, #0
  40483e:	bf18      	it	ne
  404840:	f04e 0e01 	orrne.w	lr, lr, #1
  404844:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  404848:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  40484c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  404850:	d204      	bcs.n	40485c <__aeabi_dmul+0x80>
  404852:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  404856:	416d      	adcs	r5, r5
  404858:	eb46 0606 	adc.w	r6, r6, r6
  40485c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  404860:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  404864:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  404868:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  40486c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  404870:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  404874:	bf88      	it	hi
  404876:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40487a:	d81e      	bhi.n	4048ba <__aeabi_dmul+0xde>
  40487c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  404880:	bf08      	it	eq
  404882:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  404886:	f150 0000 	adcs.w	r0, r0, #0
  40488a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40488e:	bd70      	pop	{r4, r5, r6, pc}
  404890:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  404894:	ea46 0101 	orr.w	r1, r6, r1
  404898:	ea40 0002 	orr.w	r0, r0, r2
  40489c:	ea81 0103 	eor.w	r1, r1, r3
  4048a0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4048a4:	bfc2      	ittt	gt
  4048a6:	ebd4 050c 	rsbsgt	r5, r4, ip
  4048aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4048ae:	bd70      	popgt	{r4, r5, r6, pc}
  4048b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4048b4:	f04f 0e00 	mov.w	lr, #0
  4048b8:	3c01      	subs	r4, #1
  4048ba:	f300 80ab 	bgt.w	404a14 <__aeabi_dmul+0x238>
  4048be:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4048c2:	bfde      	ittt	le
  4048c4:	2000      	movle	r0, #0
  4048c6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4048ca:	bd70      	pople	{r4, r5, r6, pc}
  4048cc:	f1c4 0400 	rsb	r4, r4, #0
  4048d0:	3c20      	subs	r4, #32
  4048d2:	da35      	bge.n	404940 <__aeabi_dmul+0x164>
  4048d4:	340c      	adds	r4, #12
  4048d6:	dc1b      	bgt.n	404910 <__aeabi_dmul+0x134>
  4048d8:	f104 0414 	add.w	r4, r4, #20
  4048dc:	f1c4 0520 	rsb	r5, r4, #32
  4048e0:	fa00 f305 	lsl.w	r3, r0, r5
  4048e4:	fa20 f004 	lsr.w	r0, r0, r4
  4048e8:	fa01 f205 	lsl.w	r2, r1, r5
  4048ec:	ea40 0002 	orr.w	r0, r0, r2
  4048f0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4048f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4048f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4048fc:	fa21 f604 	lsr.w	r6, r1, r4
  404900:	eb42 0106 	adc.w	r1, r2, r6
  404904:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  404908:	bf08      	it	eq
  40490a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40490e:	bd70      	pop	{r4, r5, r6, pc}
  404910:	f1c4 040c 	rsb	r4, r4, #12
  404914:	f1c4 0520 	rsb	r5, r4, #32
  404918:	fa00 f304 	lsl.w	r3, r0, r4
  40491c:	fa20 f005 	lsr.w	r0, r0, r5
  404920:	fa01 f204 	lsl.w	r2, r1, r4
  404924:	ea40 0002 	orr.w	r0, r0, r2
  404928:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40492c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  404930:	f141 0100 	adc.w	r1, r1, #0
  404934:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  404938:	bf08      	it	eq
  40493a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40493e:	bd70      	pop	{r4, r5, r6, pc}
  404940:	f1c4 0520 	rsb	r5, r4, #32
  404944:	fa00 f205 	lsl.w	r2, r0, r5
  404948:	ea4e 0e02 	orr.w	lr, lr, r2
  40494c:	fa20 f304 	lsr.w	r3, r0, r4
  404950:	fa01 f205 	lsl.w	r2, r1, r5
  404954:	ea43 0302 	orr.w	r3, r3, r2
  404958:	fa21 f004 	lsr.w	r0, r1, r4
  40495c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404960:	fa21 f204 	lsr.w	r2, r1, r4
  404964:	ea20 0002 	bic.w	r0, r0, r2
  404968:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  40496c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  404970:	bf08      	it	eq
  404972:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  404976:	bd70      	pop	{r4, r5, r6, pc}
  404978:	f094 0f00 	teq	r4, #0
  40497c:	d10f      	bne.n	40499e <__aeabi_dmul+0x1c2>
  40497e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  404982:	0040      	lsls	r0, r0, #1
  404984:	eb41 0101 	adc.w	r1, r1, r1
  404988:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40498c:	bf08      	it	eq
  40498e:	3c01      	subeq	r4, #1
  404990:	d0f7      	beq.n	404982 <__aeabi_dmul+0x1a6>
  404992:	ea41 0106 	orr.w	r1, r1, r6
  404996:	f095 0f00 	teq	r5, #0
  40499a:	bf18      	it	ne
  40499c:	4770      	bxne	lr
  40499e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4049a2:	0052      	lsls	r2, r2, #1
  4049a4:	eb43 0303 	adc.w	r3, r3, r3
  4049a8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4049ac:	bf08      	it	eq
  4049ae:	3d01      	subeq	r5, #1
  4049b0:	d0f7      	beq.n	4049a2 <__aeabi_dmul+0x1c6>
  4049b2:	ea43 0306 	orr.w	r3, r3, r6
  4049b6:	4770      	bx	lr
  4049b8:	ea94 0f0c 	teq	r4, ip
  4049bc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4049c0:	bf18      	it	ne
  4049c2:	ea95 0f0c 	teqne	r5, ip
  4049c6:	d00c      	beq.n	4049e2 <__aeabi_dmul+0x206>
  4049c8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4049cc:	bf18      	it	ne
  4049ce:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4049d2:	d1d1      	bne.n	404978 <__aeabi_dmul+0x19c>
  4049d4:	ea81 0103 	eor.w	r1, r1, r3
  4049d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4049dc:	f04f 0000 	mov.w	r0, #0
  4049e0:	bd70      	pop	{r4, r5, r6, pc}
  4049e2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4049e6:	bf06      	itte	eq
  4049e8:	4610      	moveq	r0, r2
  4049ea:	4619      	moveq	r1, r3
  4049ec:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4049f0:	d019      	beq.n	404a26 <__aeabi_dmul+0x24a>
  4049f2:	ea94 0f0c 	teq	r4, ip
  4049f6:	d102      	bne.n	4049fe <__aeabi_dmul+0x222>
  4049f8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4049fc:	d113      	bne.n	404a26 <__aeabi_dmul+0x24a>
  4049fe:	ea95 0f0c 	teq	r5, ip
  404a02:	d105      	bne.n	404a10 <__aeabi_dmul+0x234>
  404a04:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  404a08:	bf1c      	itt	ne
  404a0a:	4610      	movne	r0, r2
  404a0c:	4619      	movne	r1, r3
  404a0e:	d10a      	bne.n	404a26 <__aeabi_dmul+0x24a>
  404a10:	ea81 0103 	eor.w	r1, r1, r3
  404a14:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404a18:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  404a1c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  404a20:	f04f 0000 	mov.w	r0, #0
  404a24:	bd70      	pop	{r4, r5, r6, pc}
  404a26:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  404a2a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  404a2e:	bd70      	pop	{r4, r5, r6, pc}

00404a30 <__aeabi_ddiv>:
  404a30:	b570      	push	{r4, r5, r6, lr}
  404a32:	f04f 0cff 	mov.w	ip, #255	; 0xff
  404a36:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  404a3a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  404a3e:	bf1d      	ittte	ne
  404a40:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  404a44:	ea94 0f0c 	teqne	r4, ip
  404a48:	ea95 0f0c 	teqne	r5, ip
  404a4c:	f000 f8a7 	bleq	404b9e <__aeabi_ddiv+0x16e>
  404a50:	eba4 0405 	sub.w	r4, r4, r5
  404a54:	ea81 0e03 	eor.w	lr, r1, r3
  404a58:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  404a5c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  404a60:	f000 8088 	beq.w	404b74 <__aeabi_ddiv+0x144>
  404a64:	ea4f 3303 	mov.w	r3, r3, lsl #12
  404a68:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  404a6c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  404a70:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  404a74:	ea4f 2202 	mov.w	r2, r2, lsl #8
  404a78:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  404a7c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  404a80:	ea4f 2600 	mov.w	r6, r0, lsl #8
  404a84:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  404a88:	429d      	cmp	r5, r3
  404a8a:	bf08      	it	eq
  404a8c:	4296      	cmpeq	r6, r2
  404a8e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  404a92:	f504 7440 	add.w	r4, r4, #768	; 0x300
  404a96:	d202      	bcs.n	404a9e <__aeabi_ddiv+0x6e>
  404a98:	085b      	lsrs	r3, r3, #1
  404a9a:	ea4f 0232 	mov.w	r2, r2, rrx
  404a9e:	1ab6      	subs	r6, r6, r2
  404aa0:	eb65 0503 	sbc.w	r5, r5, r3
  404aa4:	085b      	lsrs	r3, r3, #1
  404aa6:	ea4f 0232 	mov.w	r2, r2, rrx
  404aaa:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  404aae:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  404ab2:	ebb6 0e02 	subs.w	lr, r6, r2
  404ab6:	eb75 0e03 	sbcs.w	lr, r5, r3
  404aba:	bf22      	ittt	cs
  404abc:	1ab6      	subcs	r6, r6, r2
  404abe:	4675      	movcs	r5, lr
  404ac0:	ea40 000c 	orrcs.w	r0, r0, ip
  404ac4:	085b      	lsrs	r3, r3, #1
  404ac6:	ea4f 0232 	mov.w	r2, r2, rrx
  404aca:	ebb6 0e02 	subs.w	lr, r6, r2
  404ace:	eb75 0e03 	sbcs.w	lr, r5, r3
  404ad2:	bf22      	ittt	cs
  404ad4:	1ab6      	subcs	r6, r6, r2
  404ad6:	4675      	movcs	r5, lr
  404ad8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  404adc:	085b      	lsrs	r3, r3, #1
  404ade:	ea4f 0232 	mov.w	r2, r2, rrx
  404ae2:	ebb6 0e02 	subs.w	lr, r6, r2
  404ae6:	eb75 0e03 	sbcs.w	lr, r5, r3
  404aea:	bf22      	ittt	cs
  404aec:	1ab6      	subcs	r6, r6, r2
  404aee:	4675      	movcs	r5, lr
  404af0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  404af4:	085b      	lsrs	r3, r3, #1
  404af6:	ea4f 0232 	mov.w	r2, r2, rrx
  404afa:	ebb6 0e02 	subs.w	lr, r6, r2
  404afe:	eb75 0e03 	sbcs.w	lr, r5, r3
  404b02:	bf22      	ittt	cs
  404b04:	1ab6      	subcs	r6, r6, r2
  404b06:	4675      	movcs	r5, lr
  404b08:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  404b0c:	ea55 0e06 	orrs.w	lr, r5, r6
  404b10:	d018      	beq.n	404b44 <__aeabi_ddiv+0x114>
  404b12:	ea4f 1505 	mov.w	r5, r5, lsl #4
  404b16:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  404b1a:	ea4f 1606 	mov.w	r6, r6, lsl #4
  404b1e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  404b22:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  404b26:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  404b2a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  404b2e:	d1c0      	bne.n	404ab2 <__aeabi_ddiv+0x82>
  404b30:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404b34:	d10b      	bne.n	404b4e <__aeabi_ddiv+0x11e>
  404b36:	ea41 0100 	orr.w	r1, r1, r0
  404b3a:	f04f 0000 	mov.w	r0, #0
  404b3e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  404b42:	e7b6      	b.n	404ab2 <__aeabi_ddiv+0x82>
  404b44:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404b48:	bf04      	itt	eq
  404b4a:	4301      	orreq	r1, r0
  404b4c:	2000      	moveq	r0, #0
  404b4e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  404b52:	bf88      	it	hi
  404b54:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  404b58:	f63f aeaf 	bhi.w	4048ba <__aeabi_dmul+0xde>
  404b5c:	ebb5 0c03 	subs.w	ip, r5, r3
  404b60:	bf04      	itt	eq
  404b62:	ebb6 0c02 	subseq.w	ip, r6, r2
  404b66:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  404b6a:	f150 0000 	adcs.w	r0, r0, #0
  404b6e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  404b72:	bd70      	pop	{r4, r5, r6, pc}
  404b74:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  404b78:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  404b7c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  404b80:	bfc2      	ittt	gt
  404b82:	ebd4 050c 	rsbsgt	r5, r4, ip
  404b86:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  404b8a:	bd70      	popgt	{r4, r5, r6, pc}
  404b8c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  404b90:	f04f 0e00 	mov.w	lr, #0
  404b94:	3c01      	subs	r4, #1
  404b96:	e690      	b.n	4048ba <__aeabi_dmul+0xde>
  404b98:	ea45 0e06 	orr.w	lr, r5, r6
  404b9c:	e68d      	b.n	4048ba <__aeabi_dmul+0xde>
  404b9e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  404ba2:	ea94 0f0c 	teq	r4, ip
  404ba6:	bf08      	it	eq
  404ba8:	ea95 0f0c 	teqeq	r5, ip
  404bac:	f43f af3b 	beq.w	404a26 <__aeabi_dmul+0x24a>
  404bb0:	ea94 0f0c 	teq	r4, ip
  404bb4:	d10a      	bne.n	404bcc <__aeabi_ddiv+0x19c>
  404bb6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  404bba:	f47f af34 	bne.w	404a26 <__aeabi_dmul+0x24a>
  404bbe:	ea95 0f0c 	teq	r5, ip
  404bc2:	f47f af25 	bne.w	404a10 <__aeabi_dmul+0x234>
  404bc6:	4610      	mov	r0, r2
  404bc8:	4619      	mov	r1, r3
  404bca:	e72c      	b.n	404a26 <__aeabi_dmul+0x24a>
  404bcc:	ea95 0f0c 	teq	r5, ip
  404bd0:	d106      	bne.n	404be0 <__aeabi_ddiv+0x1b0>
  404bd2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  404bd6:	f43f aefd 	beq.w	4049d4 <__aeabi_dmul+0x1f8>
  404bda:	4610      	mov	r0, r2
  404bdc:	4619      	mov	r1, r3
  404bde:	e722      	b.n	404a26 <__aeabi_dmul+0x24a>
  404be0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  404be4:	bf18      	it	ne
  404be6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  404bea:	f47f aec5 	bne.w	404978 <__aeabi_dmul+0x19c>
  404bee:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  404bf2:	f47f af0d 	bne.w	404a10 <__aeabi_dmul+0x234>
  404bf6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  404bfa:	f47f aeeb 	bne.w	4049d4 <__aeabi_dmul+0x1f8>
  404bfe:	e712      	b.n	404a26 <__aeabi_dmul+0x24a>

00404c00 <__gedf2>:
  404c00:	f04f 3cff 	mov.w	ip, #4294967295
  404c04:	e006      	b.n	404c14 <__cmpdf2+0x4>
  404c06:	bf00      	nop

00404c08 <__ledf2>:
  404c08:	f04f 0c01 	mov.w	ip, #1
  404c0c:	e002      	b.n	404c14 <__cmpdf2+0x4>
  404c0e:	bf00      	nop

00404c10 <__cmpdf2>:
  404c10:	f04f 0c01 	mov.w	ip, #1
  404c14:	f84d cd04 	str.w	ip, [sp, #-4]!
  404c18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  404c1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  404c20:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  404c24:	bf18      	it	ne
  404c26:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  404c2a:	d01b      	beq.n	404c64 <__cmpdf2+0x54>
  404c2c:	b001      	add	sp, #4
  404c2e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  404c32:	bf0c      	ite	eq
  404c34:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  404c38:	ea91 0f03 	teqne	r1, r3
  404c3c:	bf02      	ittt	eq
  404c3e:	ea90 0f02 	teqeq	r0, r2
  404c42:	2000      	moveq	r0, #0
  404c44:	4770      	bxeq	lr
  404c46:	f110 0f00 	cmn.w	r0, #0
  404c4a:	ea91 0f03 	teq	r1, r3
  404c4e:	bf58      	it	pl
  404c50:	4299      	cmppl	r1, r3
  404c52:	bf08      	it	eq
  404c54:	4290      	cmpeq	r0, r2
  404c56:	bf2c      	ite	cs
  404c58:	17d8      	asrcs	r0, r3, #31
  404c5a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  404c5e:	f040 0001 	orr.w	r0, r0, #1
  404c62:	4770      	bx	lr
  404c64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  404c68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  404c6c:	d102      	bne.n	404c74 <__cmpdf2+0x64>
  404c6e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  404c72:	d107      	bne.n	404c84 <__cmpdf2+0x74>
  404c74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  404c78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  404c7c:	d1d6      	bne.n	404c2c <__cmpdf2+0x1c>
  404c7e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  404c82:	d0d3      	beq.n	404c2c <__cmpdf2+0x1c>
  404c84:	f85d 0b04 	ldr.w	r0, [sp], #4
  404c88:	4770      	bx	lr
  404c8a:	bf00      	nop

00404c8c <__aeabi_cdrcmple>:
  404c8c:	4684      	mov	ip, r0
  404c8e:	4610      	mov	r0, r2
  404c90:	4662      	mov	r2, ip
  404c92:	468c      	mov	ip, r1
  404c94:	4619      	mov	r1, r3
  404c96:	4663      	mov	r3, ip
  404c98:	e000      	b.n	404c9c <__aeabi_cdcmpeq>
  404c9a:	bf00      	nop

00404c9c <__aeabi_cdcmpeq>:
  404c9c:	b501      	push	{r0, lr}
  404c9e:	f7ff ffb7 	bl	404c10 <__cmpdf2>
  404ca2:	2800      	cmp	r0, #0
  404ca4:	bf48      	it	mi
  404ca6:	f110 0f00 	cmnmi.w	r0, #0
  404caa:	bd01      	pop	{r0, pc}

00404cac <__aeabi_dcmpeq>:
  404cac:	f84d ed08 	str.w	lr, [sp, #-8]!
  404cb0:	f7ff fff4 	bl	404c9c <__aeabi_cdcmpeq>
  404cb4:	bf0c      	ite	eq
  404cb6:	2001      	moveq	r0, #1
  404cb8:	2000      	movne	r0, #0
  404cba:	f85d fb08 	ldr.w	pc, [sp], #8
  404cbe:	bf00      	nop

00404cc0 <__aeabi_dcmplt>:
  404cc0:	f84d ed08 	str.w	lr, [sp, #-8]!
  404cc4:	f7ff ffea 	bl	404c9c <__aeabi_cdcmpeq>
  404cc8:	bf34      	ite	cc
  404cca:	2001      	movcc	r0, #1
  404ccc:	2000      	movcs	r0, #0
  404cce:	f85d fb08 	ldr.w	pc, [sp], #8
  404cd2:	bf00      	nop

00404cd4 <__aeabi_dcmple>:
  404cd4:	f84d ed08 	str.w	lr, [sp, #-8]!
  404cd8:	f7ff ffe0 	bl	404c9c <__aeabi_cdcmpeq>
  404cdc:	bf94      	ite	ls
  404cde:	2001      	movls	r0, #1
  404ce0:	2000      	movhi	r0, #0
  404ce2:	f85d fb08 	ldr.w	pc, [sp], #8
  404ce6:	bf00      	nop

00404ce8 <__aeabi_dcmpge>:
  404ce8:	f84d ed08 	str.w	lr, [sp, #-8]!
  404cec:	f7ff ffce 	bl	404c8c <__aeabi_cdrcmple>
  404cf0:	bf94      	ite	ls
  404cf2:	2001      	movls	r0, #1
  404cf4:	2000      	movhi	r0, #0
  404cf6:	f85d fb08 	ldr.w	pc, [sp], #8
  404cfa:	bf00      	nop

00404cfc <__aeabi_dcmpgt>:
  404cfc:	f84d ed08 	str.w	lr, [sp, #-8]!
  404d00:	f7ff ffc4 	bl	404c8c <__aeabi_cdrcmple>
  404d04:	bf34      	ite	cc
  404d06:	2001      	movcc	r0, #1
  404d08:	2000      	movcs	r0, #0
  404d0a:	f85d fb08 	ldr.w	pc, [sp], #8
  404d0e:	bf00      	nop

00404d10 <__aeabi_dcmpun>:
  404d10:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  404d14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  404d18:	d102      	bne.n	404d20 <__aeabi_dcmpun+0x10>
  404d1a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  404d1e:	d10a      	bne.n	404d36 <__aeabi_dcmpun+0x26>
  404d20:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  404d24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  404d28:	d102      	bne.n	404d30 <__aeabi_dcmpun+0x20>
  404d2a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  404d2e:	d102      	bne.n	404d36 <__aeabi_dcmpun+0x26>
  404d30:	f04f 0000 	mov.w	r0, #0
  404d34:	4770      	bx	lr
  404d36:	f04f 0001 	mov.w	r0, #1
  404d3a:	4770      	bx	lr

00404d3c <__aeabi_d2iz>:
  404d3c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  404d40:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  404d44:	d215      	bcs.n	404d72 <__aeabi_d2iz+0x36>
  404d46:	d511      	bpl.n	404d6c <__aeabi_d2iz+0x30>
  404d48:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  404d4c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  404d50:	d912      	bls.n	404d78 <__aeabi_d2iz+0x3c>
  404d52:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  404d56:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  404d5a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  404d5e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  404d62:	fa23 f002 	lsr.w	r0, r3, r2
  404d66:	bf18      	it	ne
  404d68:	4240      	negne	r0, r0
  404d6a:	4770      	bx	lr
  404d6c:	f04f 0000 	mov.w	r0, #0
  404d70:	4770      	bx	lr
  404d72:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  404d76:	d105      	bne.n	404d84 <__aeabi_d2iz+0x48>
  404d78:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  404d7c:	bf08      	it	eq
  404d7e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  404d82:	4770      	bx	lr
  404d84:	f04f 0000 	mov.w	r0, #0
  404d88:	4770      	bx	lr
  404d8a:	bf00      	nop

00404d8c <__aeabi_d2f>:
  404d8c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  404d90:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  404d94:	bf24      	itt	cs
  404d96:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  404d9a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  404d9e:	d90d      	bls.n	404dbc <__aeabi_d2f+0x30>
  404da0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  404da4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  404da8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  404dac:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  404db0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  404db4:	bf08      	it	eq
  404db6:	f020 0001 	biceq.w	r0, r0, #1
  404dba:	4770      	bx	lr
  404dbc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  404dc0:	d121      	bne.n	404e06 <__aeabi_d2f+0x7a>
  404dc2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  404dc6:	bfbc      	itt	lt
  404dc8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  404dcc:	4770      	bxlt	lr
  404dce:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  404dd2:	ea4f 5252 	mov.w	r2, r2, lsr #21
  404dd6:	f1c2 0218 	rsb	r2, r2, #24
  404dda:	f1c2 0c20 	rsb	ip, r2, #32
  404dde:	fa10 f30c 	lsls.w	r3, r0, ip
  404de2:	fa20 f002 	lsr.w	r0, r0, r2
  404de6:	bf18      	it	ne
  404de8:	f040 0001 	orrne.w	r0, r0, #1
  404dec:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  404df0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  404df4:	fa03 fc0c 	lsl.w	ip, r3, ip
  404df8:	ea40 000c 	orr.w	r0, r0, ip
  404dfc:	fa23 f302 	lsr.w	r3, r3, r2
  404e00:	ea4f 0343 	mov.w	r3, r3, lsl #1
  404e04:	e7cc      	b.n	404da0 <__aeabi_d2f+0x14>
  404e06:	ea7f 5362 	mvns.w	r3, r2, asr #21
  404e0a:	d107      	bne.n	404e1c <__aeabi_d2f+0x90>
  404e0c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  404e10:	bf1e      	ittt	ne
  404e12:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  404e16:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  404e1a:	4770      	bxne	lr
  404e1c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  404e20:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  404e24:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  404e28:	4770      	bx	lr
  404e2a:	bf00      	nop

00404e2c <__libc_init_array>:
  404e2c:	b570      	push	{r4, r5, r6, lr}
  404e2e:	4e0d      	ldr	r6, [pc, #52]	; (404e64 <__libc_init_array+0x38>)
  404e30:	4c0d      	ldr	r4, [pc, #52]	; (404e68 <__libc_init_array+0x3c>)
  404e32:	1ba4      	subs	r4, r4, r6
  404e34:	10a4      	asrs	r4, r4, #2
  404e36:	2500      	movs	r5, #0
  404e38:	42a5      	cmp	r5, r4
  404e3a:	d109      	bne.n	404e50 <__libc_init_array+0x24>
  404e3c:	4e0b      	ldr	r6, [pc, #44]	; (404e6c <__libc_init_array+0x40>)
  404e3e:	4c0c      	ldr	r4, [pc, #48]	; (404e70 <__libc_init_array+0x44>)
  404e40:	f003 f8f6 	bl	408030 <_init>
  404e44:	1ba4      	subs	r4, r4, r6
  404e46:	10a4      	asrs	r4, r4, #2
  404e48:	2500      	movs	r5, #0
  404e4a:	42a5      	cmp	r5, r4
  404e4c:	d105      	bne.n	404e5a <__libc_init_array+0x2e>
  404e4e:	bd70      	pop	{r4, r5, r6, pc}
  404e50:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
  404e54:	4798      	blx	r3
  404e56:	3501      	adds	r5, #1
  404e58:	e7ee      	b.n	404e38 <__libc_init_array+0xc>
  404e5a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
  404e5e:	4798      	blx	r3
  404e60:	3501      	adds	r5, #1
  404e62:	e7f2      	b.n	404e4a <__libc_init_array+0x1e>
  404e64:	0040803c 	.word	0x0040803c
  404e68:	0040803c 	.word	0x0040803c
  404e6c:	0040803c 	.word	0x0040803c
  404e70:	00408040 	.word	0x00408040

00404e74 <memcpy>:
  404e74:	b510      	push	{r4, lr}
  404e76:	1e43      	subs	r3, r0, #1
  404e78:	440a      	add	r2, r1
  404e7a:	4291      	cmp	r1, r2
  404e7c:	d100      	bne.n	404e80 <memcpy+0xc>
  404e7e:	bd10      	pop	{r4, pc}
  404e80:	f811 4b01 	ldrb.w	r4, [r1], #1
  404e84:	f803 4f01 	strb.w	r4, [r3, #1]!
  404e88:	e7f7      	b.n	404e7a <memcpy+0x6>

00404e8a <memset>:
  404e8a:	4402      	add	r2, r0
  404e8c:	4603      	mov	r3, r0
  404e8e:	4293      	cmp	r3, r2
  404e90:	d100      	bne.n	404e94 <memset+0xa>
  404e92:	4770      	bx	lr
  404e94:	f803 1b01 	strb.w	r1, [r3], #1
  404e98:	e7f9      	b.n	404e8e <memset+0x4>

00404e9a <__cvt>:
  404e9a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404e9e:	b088      	sub	sp, #32
  404ea0:	2b00      	cmp	r3, #0
  404ea2:	9f14      	ldr	r7, [sp, #80]	; 0x50
  404ea4:	9912      	ldr	r1, [sp, #72]	; 0x48
  404ea6:	9d10      	ldr	r5, [sp, #64]	; 0x40
  404ea8:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
  404eac:	461e      	mov	r6, r3
  404eae:	f027 0720 	bic.w	r7, r7, #32
  404eb2:	bfbb      	ittet	lt
  404eb4:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
  404eb8:	461e      	movlt	r6, r3
  404eba:	2300      	movge	r3, #0
  404ebc:	232d      	movlt	r3, #45	; 0x2d
  404ebe:	2f46      	cmp	r7, #70	; 0x46
  404ec0:	4614      	mov	r4, r2
  404ec2:	700b      	strb	r3, [r1, #0]
  404ec4:	d004      	beq.n	404ed0 <__cvt+0x36>
  404ec6:	2f45      	cmp	r7, #69	; 0x45
  404ec8:	d100      	bne.n	404ecc <__cvt+0x32>
  404eca:	3501      	adds	r5, #1
  404ecc:	2302      	movs	r3, #2
  404ece:	e000      	b.n	404ed2 <__cvt+0x38>
  404ed0:	2303      	movs	r3, #3
  404ed2:	aa07      	add	r2, sp, #28
  404ed4:	9204      	str	r2, [sp, #16]
  404ed6:	aa06      	add	r2, sp, #24
  404ed8:	9203      	str	r2, [sp, #12]
  404eda:	e88d 0428 	stmia.w	sp, {r3, r5, sl}
  404ede:	4622      	mov	r2, r4
  404ee0:	4633      	mov	r3, r6
  404ee2:	f000 fd9d 	bl	405a20 <_dtoa_r>
  404ee6:	2f47      	cmp	r7, #71	; 0x47
  404ee8:	4680      	mov	r8, r0
  404eea:	d102      	bne.n	404ef2 <__cvt+0x58>
  404eec:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404eee:	07db      	lsls	r3, r3, #31
  404ef0:	d526      	bpl.n	404f40 <__cvt+0xa6>
  404ef2:	2f46      	cmp	r7, #70	; 0x46
  404ef4:	eb08 0905 	add.w	r9, r8, r5
  404ef8:	d111      	bne.n	404f1e <__cvt+0x84>
  404efa:	f898 3000 	ldrb.w	r3, [r8]
  404efe:	2b30      	cmp	r3, #48	; 0x30
  404f00:	d10a      	bne.n	404f18 <__cvt+0x7e>
  404f02:	2200      	movs	r2, #0
  404f04:	2300      	movs	r3, #0
  404f06:	4620      	mov	r0, r4
  404f08:	4631      	mov	r1, r6
  404f0a:	f7ff fecf 	bl	404cac <__aeabi_dcmpeq>
  404f0e:	b918      	cbnz	r0, 404f18 <__cvt+0x7e>
  404f10:	f1c5 0501 	rsb	r5, r5, #1
  404f14:	f8ca 5000 	str.w	r5, [sl]
  404f18:	f8da 3000 	ldr.w	r3, [sl]
  404f1c:	4499      	add	r9, r3
  404f1e:	2200      	movs	r2, #0
  404f20:	2300      	movs	r3, #0
  404f22:	4620      	mov	r0, r4
  404f24:	4631      	mov	r1, r6
  404f26:	f7ff fec1 	bl	404cac <__aeabi_dcmpeq>
  404f2a:	b938      	cbnz	r0, 404f3c <__cvt+0xa2>
  404f2c:	2230      	movs	r2, #48	; 0x30
  404f2e:	9b07      	ldr	r3, [sp, #28]
  404f30:	4599      	cmp	r9, r3
  404f32:	d905      	bls.n	404f40 <__cvt+0xa6>
  404f34:	1c59      	adds	r1, r3, #1
  404f36:	9107      	str	r1, [sp, #28]
  404f38:	701a      	strb	r2, [r3, #0]
  404f3a:	e7f8      	b.n	404f2e <__cvt+0x94>
  404f3c:	f8cd 901c 	str.w	r9, [sp, #28]
  404f40:	9b07      	ldr	r3, [sp, #28]
  404f42:	9a15      	ldr	r2, [sp, #84]	; 0x54
  404f44:	eba3 0308 	sub.w	r3, r3, r8
  404f48:	4640      	mov	r0, r8
  404f4a:	6013      	str	r3, [r2, #0]
  404f4c:	b008      	add	sp, #32
  404f4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00404f52 <__exponent>:
  404f52:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  404f54:	4603      	mov	r3, r0
  404f56:	2900      	cmp	r1, #0
  404f58:	bfb8      	it	lt
  404f5a:	4249      	neglt	r1, r1
  404f5c:	f803 2b02 	strb.w	r2, [r3], #2
  404f60:	bfb4      	ite	lt
  404f62:	222d      	movlt	r2, #45	; 0x2d
  404f64:	222b      	movge	r2, #43	; 0x2b
  404f66:	2909      	cmp	r1, #9
  404f68:	7042      	strb	r2, [r0, #1]
  404f6a:	dd20      	ble.n	404fae <__exponent+0x5c>
  404f6c:	f10d 0207 	add.w	r2, sp, #7
  404f70:	4617      	mov	r7, r2
  404f72:	260a      	movs	r6, #10
  404f74:	fb91 f5f6 	sdiv	r5, r1, r6
  404f78:	fb06 1115 	mls	r1, r6, r5, r1
  404f7c:	3130      	adds	r1, #48	; 0x30
  404f7e:	2d09      	cmp	r5, #9
  404f80:	f802 1c01 	strb.w	r1, [r2, #-1]
  404f84:	f102 34ff 	add.w	r4, r2, #4294967295
  404f88:	4629      	mov	r1, r5
  404f8a:	dc09      	bgt.n	404fa0 <__exponent+0x4e>
  404f8c:	3130      	adds	r1, #48	; 0x30
  404f8e:	3a02      	subs	r2, #2
  404f90:	f804 1c01 	strb.w	r1, [r4, #-1]
  404f94:	42ba      	cmp	r2, r7
  404f96:	461c      	mov	r4, r3
  404f98:	d304      	bcc.n	404fa4 <__exponent+0x52>
  404f9a:	1a20      	subs	r0, r4, r0
  404f9c:	b003      	add	sp, #12
  404f9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404fa0:	4622      	mov	r2, r4
  404fa2:	e7e7      	b.n	404f74 <__exponent+0x22>
  404fa4:	f812 1b01 	ldrb.w	r1, [r2], #1
  404fa8:	f803 1b01 	strb.w	r1, [r3], #1
  404fac:	e7f2      	b.n	404f94 <__exponent+0x42>
  404fae:	2230      	movs	r2, #48	; 0x30
  404fb0:	461c      	mov	r4, r3
  404fb2:	4411      	add	r1, r2
  404fb4:	f804 2b02 	strb.w	r2, [r4], #2
  404fb8:	7059      	strb	r1, [r3, #1]
  404fba:	e7ee      	b.n	404f9a <__exponent+0x48>

00404fbc <_printf_float>:
  404fbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404fc0:	b091      	sub	sp, #68	; 0x44
  404fc2:	460c      	mov	r4, r1
  404fc4:	9f1a      	ldr	r7, [sp, #104]	; 0x68
  404fc6:	4693      	mov	fp, r2
  404fc8:	461e      	mov	r6, r3
  404fca:	4605      	mov	r5, r0
  404fcc:	f001 fc76 	bl	4068bc <_localeconv_r>
  404fd0:	6803      	ldr	r3, [r0, #0]
  404fd2:	9309      	str	r3, [sp, #36]	; 0x24
  404fd4:	4618      	mov	r0, r3
  404fd6:	f000 fc8d 	bl	4058f4 <strlen>
  404fda:	2300      	movs	r3, #0
  404fdc:	930e      	str	r3, [sp, #56]	; 0x38
  404fde:	683b      	ldr	r3, [r7, #0]
  404fe0:	900a      	str	r0, [sp, #40]	; 0x28
  404fe2:	3307      	adds	r3, #7
  404fe4:	f023 0307 	bic.w	r3, r3, #7
  404fe8:	f103 0208 	add.w	r2, r3, #8
  404fec:	f894 8018 	ldrb.w	r8, [r4, #24]
  404ff0:	f8d4 a000 	ldr.w	sl, [r4]
  404ff4:	603a      	str	r2, [r7, #0]
  404ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
  404ffa:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
  404ffe:	f8d4 904c 	ldr.w	r9, [r4, #76]	; 0x4c
  405002:	6ca7      	ldr	r7, [r4, #72]	; 0x48
  405004:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
  405008:	930b      	str	r3, [sp, #44]	; 0x2c
  40500a:	f04f 32ff 	mov.w	r2, #4294967295
  40500e:	4ba6      	ldr	r3, [pc, #664]	; (4052a8 <_printf_float+0x2ec>)
  405010:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405012:	4638      	mov	r0, r7
  405014:	f7ff fe7c 	bl	404d10 <__aeabi_dcmpun>
  405018:	2800      	cmp	r0, #0
  40501a:	f040 81f7 	bne.w	40540c <_printf_float+0x450>
  40501e:	f04f 32ff 	mov.w	r2, #4294967295
  405022:	4ba1      	ldr	r3, [pc, #644]	; (4052a8 <_printf_float+0x2ec>)
  405024:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405026:	4638      	mov	r0, r7
  405028:	f7ff fe54 	bl	404cd4 <__aeabi_dcmple>
  40502c:	2800      	cmp	r0, #0
  40502e:	f040 81ed 	bne.w	40540c <_printf_float+0x450>
  405032:	2200      	movs	r2, #0
  405034:	2300      	movs	r3, #0
  405036:	4638      	mov	r0, r7
  405038:	4649      	mov	r1, r9
  40503a:	f7ff fe41 	bl	404cc0 <__aeabi_dcmplt>
  40503e:	b110      	cbz	r0, 405046 <_printf_float+0x8a>
  405040:	232d      	movs	r3, #45	; 0x2d
  405042:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  405046:	4b99      	ldr	r3, [pc, #612]	; (4052ac <_printf_float+0x2f0>)
  405048:	4f99      	ldr	r7, [pc, #612]	; (4052b0 <_printf_float+0x2f4>)
  40504a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  40504e:	bf98      	it	ls
  405050:	461f      	movls	r7, r3
  405052:	2303      	movs	r3, #3
  405054:	6123      	str	r3, [r4, #16]
  405056:	f02a 0304 	bic.w	r3, sl, #4
  40505a:	6023      	str	r3, [r4, #0]
  40505c:	f04f 0900 	mov.w	r9, #0
  405060:	9600      	str	r6, [sp, #0]
  405062:	465b      	mov	r3, fp
  405064:	aa0f      	add	r2, sp, #60	; 0x3c
  405066:	4621      	mov	r1, r4
  405068:	4628      	mov	r0, r5
  40506a:	f000 f9df 	bl	40542c <_printf_common>
  40506e:	3001      	adds	r0, #1
  405070:	f040 809a 	bne.w	4051a8 <_printf_float+0x1ec>
  405074:	f04f 30ff 	mov.w	r0, #4294967295
  405078:	b011      	add	sp, #68	; 0x44
  40507a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40507e:	6862      	ldr	r2, [r4, #4]
  405080:	1c53      	adds	r3, r2, #1
  405082:	a80e      	add	r0, sp, #56	; 0x38
  405084:	f44a 6380 	orr.w	r3, sl, #1024	; 0x400
  405088:	f10d 0e34 	add.w	lr, sp, #52	; 0x34
  40508c:	d141      	bne.n	405112 <_printf_float+0x156>
  40508e:	2206      	movs	r2, #6
  405090:	6062      	str	r2, [r4, #4]
  405092:	6023      	str	r3, [r4, #0]
  405094:	2100      	movs	r1, #0
  405096:	f10d 0233 	add.w	r2, sp, #51	; 0x33
  40509a:	9301      	str	r3, [sp, #4]
  40509c:	6863      	ldr	r3, [r4, #4]
  40509e:	9005      	str	r0, [sp, #20]
  4050a0:	9202      	str	r2, [sp, #8]
  4050a2:	9300      	str	r3, [sp, #0]
  4050a4:	463a      	mov	r2, r7
  4050a6:	464b      	mov	r3, r9
  4050a8:	9106      	str	r1, [sp, #24]
  4050aa:	f8cd 8010 	str.w	r8, [sp, #16]
  4050ae:	f8cd e00c 	str.w	lr, [sp, #12]
  4050b2:	4628      	mov	r0, r5
  4050b4:	f7ff fef1 	bl	404e9a <__cvt>
  4050b8:	f008 03df 	and.w	r3, r8, #223	; 0xdf
  4050bc:	2b47      	cmp	r3, #71	; 0x47
  4050be:	4607      	mov	r7, r0
  4050c0:	d109      	bne.n	4050d6 <_printf_float+0x11a>
  4050c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4050c4:	1cd8      	adds	r0, r3, #3
  4050c6:	db02      	blt.n	4050ce <_printf_float+0x112>
  4050c8:	6862      	ldr	r2, [r4, #4]
  4050ca:	4293      	cmp	r3, r2
  4050cc:	dd59      	ble.n	405182 <_printf_float+0x1c6>
  4050ce:	f1a8 0802 	sub.w	r8, r8, #2
  4050d2:	fa5f f888 	uxtb.w	r8, r8
  4050d6:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  4050da:	990d      	ldr	r1, [sp, #52]	; 0x34
  4050dc:	d836      	bhi.n	40514c <_printf_float+0x190>
  4050de:	3901      	subs	r1, #1
  4050e0:	4642      	mov	r2, r8
  4050e2:	f104 0050 	add.w	r0, r4, #80	; 0x50
  4050e6:	910d      	str	r1, [sp, #52]	; 0x34
  4050e8:	f7ff ff33 	bl	404f52 <__exponent>
  4050ec:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4050ee:	1883      	adds	r3, r0, r2
  4050f0:	2a01      	cmp	r2, #1
  4050f2:	4681      	mov	r9, r0
  4050f4:	6123      	str	r3, [r4, #16]
  4050f6:	dc02      	bgt.n	4050fe <_printf_float+0x142>
  4050f8:	6822      	ldr	r2, [r4, #0]
  4050fa:	07d1      	lsls	r1, r2, #31
  4050fc:	d501      	bpl.n	405102 <_printf_float+0x146>
  4050fe:	3301      	adds	r3, #1
  405100:	6123      	str	r3, [r4, #16]
  405102:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
  405106:	2b00      	cmp	r3, #0
  405108:	d0aa      	beq.n	405060 <_printf_float+0xa4>
  40510a:	232d      	movs	r3, #45	; 0x2d
  40510c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  405110:	e7a6      	b.n	405060 <_printf_float+0xa4>
  405112:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
  405116:	d002      	beq.n	40511e <_printf_float+0x162>
  405118:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  40511c:	d1b9      	bne.n	405092 <_printf_float+0xd6>
  40511e:	b19a      	cbz	r2, 405148 <_printf_float+0x18c>
  405120:	2100      	movs	r1, #0
  405122:	9106      	str	r1, [sp, #24]
  405124:	f10d 0133 	add.w	r1, sp, #51	; 0x33
  405128:	e88d 000c 	stmia.w	sp, {r2, r3}
  40512c:	6023      	str	r3, [r4, #0]
  40512e:	9005      	str	r0, [sp, #20]
  405130:	463a      	mov	r2, r7
  405132:	f8cd 8010 	str.w	r8, [sp, #16]
  405136:	f8cd e00c 	str.w	lr, [sp, #12]
  40513a:	9102      	str	r1, [sp, #8]
  40513c:	464b      	mov	r3, r9
  40513e:	4628      	mov	r0, r5
  405140:	f7ff feab 	bl	404e9a <__cvt>
  405144:	4607      	mov	r7, r0
  405146:	e7bc      	b.n	4050c2 <_printf_float+0x106>
  405148:	2201      	movs	r2, #1
  40514a:	e7a1      	b.n	405090 <_printf_float+0xd4>
  40514c:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  405150:	d119      	bne.n	405186 <_printf_float+0x1ca>
  405152:	2900      	cmp	r1, #0
  405154:	6863      	ldr	r3, [r4, #4]
  405156:	dd0c      	ble.n	405172 <_printf_float+0x1b6>
  405158:	6121      	str	r1, [r4, #16]
  40515a:	b913      	cbnz	r3, 405162 <_printf_float+0x1a6>
  40515c:	6822      	ldr	r2, [r4, #0]
  40515e:	07d2      	lsls	r2, r2, #31
  405160:	d502      	bpl.n	405168 <_printf_float+0x1ac>
  405162:	3301      	adds	r3, #1
  405164:	440b      	add	r3, r1
  405166:	6123      	str	r3, [r4, #16]
  405168:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40516a:	65a3      	str	r3, [r4, #88]	; 0x58
  40516c:	f04f 0900 	mov.w	r9, #0
  405170:	e7c7      	b.n	405102 <_printf_float+0x146>
  405172:	b913      	cbnz	r3, 40517a <_printf_float+0x1be>
  405174:	6822      	ldr	r2, [r4, #0]
  405176:	07d0      	lsls	r0, r2, #31
  405178:	d501      	bpl.n	40517e <_printf_float+0x1c2>
  40517a:	3302      	adds	r3, #2
  40517c:	e7f3      	b.n	405166 <_printf_float+0x1aa>
  40517e:	2301      	movs	r3, #1
  405180:	e7f1      	b.n	405166 <_printf_float+0x1aa>
  405182:	f04f 0867 	mov.w	r8, #103	; 0x67
  405186:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405188:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40518a:	4293      	cmp	r3, r2
  40518c:	db05      	blt.n	40519a <_printf_float+0x1de>
  40518e:	6822      	ldr	r2, [r4, #0]
  405190:	6123      	str	r3, [r4, #16]
  405192:	07d1      	lsls	r1, r2, #31
  405194:	d5e8      	bpl.n	405168 <_printf_float+0x1ac>
  405196:	3301      	adds	r3, #1
  405198:	e7e5      	b.n	405166 <_printf_float+0x1aa>
  40519a:	2b00      	cmp	r3, #0
  40519c:	bfd4      	ite	le
  40519e:	f1c3 0302 	rsble	r3, r3, #2
  4051a2:	2301      	movgt	r3, #1
  4051a4:	4413      	add	r3, r2
  4051a6:	e7de      	b.n	405166 <_printf_float+0x1aa>
  4051a8:	6823      	ldr	r3, [r4, #0]
  4051aa:	055a      	lsls	r2, r3, #21
  4051ac:	d407      	bmi.n	4051be <_printf_float+0x202>
  4051ae:	6923      	ldr	r3, [r4, #16]
  4051b0:	463a      	mov	r2, r7
  4051b2:	4659      	mov	r1, fp
  4051b4:	4628      	mov	r0, r5
  4051b6:	47b0      	blx	r6
  4051b8:	3001      	adds	r0, #1
  4051ba:	d12a      	bne.n	405212 <_printf_float+0x256>
  4051bc:	e75a      	b.n	405074 <_printf_float+0xb8>
  4051be:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  4051c2:	f240 80dc 	bls.w	40537e <_printf_float+0x3c2>
  4051c6:	2200      	movs	r2, #0
  4051c8:	2300      	movs	r3, #0
  4051ca:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
  4051ce:	f7ff fd6d 	bl	404cac <__aeabi_dcmpeq>
  4051d2:	2800      	cmp	r0, #0
  4051d4:	d039      	beq.n	40524a <_printf_float+0x28e>
  4051d6:	2301      	movs	r3, #1
  4051d8:	4a36      	ldr	r2, [pc, #216]	; (4052b4 <_printf_float+0x2f8>)
  4051da:	4659      	mov	r1, fp
  4051dc:	4628      	mov	r0, r5
  4051de:	47b0      	blx	r6
  4051e0:	3001      	adds	r0, #1
  4051e2:	f43f af47 	beq.w	405074 <_printf_float+0xb8>
  4051e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4051e8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4051ea:	429a      	cmp	r2, r3
  4051ec:	db02      	blt.n	4051f4 <_printf_float+0x238>
  4051ee:	6823      	ldr	r3, [r4, #0]
  4051f0:	07d8      	lsls	r0, r3, #31
  4051f2:	d50e      	bpl.n	405212 <_printf_float+0x256>
  4051f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4051f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4051f8:	4659      	mov	r1, fp
  4051fa:	4628      	mov	r0, r5
  4051fc:	47b0      	blx	r6
  4051fe:	3001      	adds	r0, #1
  405200:	f43f af38 	beq.w	405074 <_printf_float+0xb8>
  405204:	2700      	movs	r7, #0
  405206:	f104 081a 	add.w	r8, r4, #26
  40520a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40520c:	3b01      	subs	r3, #1
  40520e:	429f      	cmp	r7, r3
  405210:	db11      	blt.n	405236 <_printf_float+0x27a>
  405212:	6823      	ldr	r3, [r4, #0]
  405214:	079f      	lsls	r7, r3, #30
  405216:	d508      	bpl.n	40522a <_printf_float+0x26e>
  405218:	2700      	movs	r7, #0
  40521a:	f104 0819 	add.w	r8, r4, #25
  40521e:	68e3      	ldr	r3, [r4, #12]
  405220:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405222:	1a9b      	subs	r3, r3, r2
  405224:	429f      	cmp	r7, r3
  405226:	f2c0 80e7 	blt.w	4053f8 <_printf_float+0x43c>
  40522a:	68e0      	ldr	r0, [r4, #12]
  40522c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40522e:	4298      	cmp	r0, r3
  405230:	bfb8      	it	lt
  405232:	4618      	movlt	r0, r3
  405234:	e720      	b.n	405078 <_printf_float+0xbc>
  405236:	2301      	movs	r3, #1
  405238:	4642      	mov	r2, r8
  40523a:	4659      	mov	r1, fp
  40523c:	4628      	mov	r0, r5
  40523e:	47b0      	blx	r6
  405240:	3001      	adds	r0, #1
  405242:	f43f af17 	beq.w	405074 <_printf_float+0xb8>
  405246:	3701      	adds	r7, #1
  405248:	e7df      	b.n	40520a <_printf_float+0x24e>
  40524a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40524c:	2b00      	cmp	r3, #0
  40524e:	dc33      	bgt.n	4052b8 <_printf_float+0x2fc>
  405250:	2301      	movs	r3, #1
  405252:	4a18      	ldr	r2, [pc, #96]	; (4052b4 <_printf_float+0x2f8>)
  405254:	4659      	mov	r1, fp
  405256:	4628      	mov	r0, r5
  405258:	47b0      	blx	r6
  40525a:	3001      	adds	r0, #1
  40525c:	f43f af0a 	beq.w	405074 <_printf_float+0xb8>
  405260:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405262:	b923      	cbnz	r3, 40526e <_printf_float+0x2b2>
  405264:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405266:	b913      	cbnz	r3, 40526e <_printf_float+0x2b2>
  405268:	6823      	ldr	r3, [r4, #0]
  40526a:	07d9      	lsls	r1, r3, #31
  40526c:	d5d1      	bpl.n	405212 <_printf_float+0x256>
  40526e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405270:	9a09      	ldr	r2, [sp, #36]	; 0x24
  405272:	4659      	mov	r1, fp
  405274:	4628      	mov	r0, r5
  405276:	47b0      	blx	r6
  405278:	3001      	adds	r0, #1
  40527a:	f43f aefb 	beq.w	405074 <_printf_float+0xb8>
  40527e:	f04f 0800 	mov.w	r8, #0
  405282:	f104 091a 	add.w	r9, r4, #26
  405286:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405288:	425b      	negs	r3, r3
  40528a:	4598      	cmp	r8, r3
  40528c:	db01      	blt.n	405292 <_printf_float+0x2d6>
  40528e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405290:	e78e      	b.n	4051b0 <_printf_float+0x1f4>
  405292:	2301      	movs	r3, #1
  405294:	464a      	mov	r2, r9
  405296:	4659      	mov	r1, fp
  405298:	4628      	mov	r0, r5
  40529a:	47b0      	blx	r6
  40529c:	3001      	adds	r0, #1
  40529e:	f43f aee9 	beq.w	405074 <_printf_float+0xb8>
  4052a2:	f108 0801 	add.w	r8, r8, #1
  4052a6:	e7ee      	b.n	405286 <_printf_float+0x2ca>
  4052a8:	7fefffff 	.word	0x7fefffff
  4052ac:	00407d74 	.word	0x00407d74
  4052b0:	00407d78 	.word	0x00407d78
  4052b4:	00407d84 	.word	0x00407d84
  4052b8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4052ba:	6da3      	ldr	r3, [r4, #88]	; 0x58
  4052bc:	429a      	cmp	r2, r3
  4052be:	bfa8      	it	ge
  4052c0:	461a      	movge	r2, r3
  4052c2:	2a00      	cmp	r2, #0
  4052c4:	4690      	mov	r8, r2
  4052c6:	dc36      	bgt.n	405336 <_printf_float+0x37a>
  4052c8:	f104 031a 	add.w	r3, r4, #26
  4052cc:	f04f 0a00 	mov.w	sl, #0
  4052d0:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
  4052d4:	930b      	str	r3, [sp, #44]	; 0x2c
  4052d6:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
  4052da:	eba9 0308 	sub.w	r3, r9, r8
  4052de:	459a      	cmp	sl, r3
  4052e0:	db31      	blt.n	405346 <_printf_float+0x38a>
  4052e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4052e4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4052e6:	429a      	cmp	r2, r3
  4052e8:	db38      	blt.n	40535c <_printf_float+0x3a0>
  4052ea:	6823      	ldr	r3, [r4, #0]
  4052ec:	07da      	lsls	r2, r3, #31
  4052ee:	d435      	bmi.n	40535c <_printf_float+0x3a0>
  4052f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4052f2:	990d      	ldr	r1, [sp, #52]	; 0x34
  4052f4:	eba3 0209 	sub.w	r2, r3, r9
  4052f8:	eba3 0801 	sub.w	r8, r3, r1
  4052fc:	4590      	cmp	r8, r2
  4052fe:	bfa8      	it	ge
  405300:	4690      	movge	r8, r2
  405302:	f1b8 0f00 	cmp.w	r8, #0
  405306:	dc31      	bgt.n	40536c <_printf_float+0x3b0>
  405308:	2700      	movs	r7, #0
  40530a:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
  40530e:	f104 091a 	add.w	r9, r4, #26
  405312:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  405314:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405316:	1a9b      	subs	r3, r3, r2
  405318:	eba3 0308 	sub.w	r3, r3, r8
  40531c:	429f      	cmp	r7, r3
  40531e:	f6bf af78 	bge.w	405212 <_printf_float+0x256>
  405322:	2301      	movs	r3, #1
  405324:	464a      	mov	r2, r9
  405326:	4659      	mov	r1, fp
  405328:	4628      	mov	r0, r5
  40532a:	47b0      	blx	r6
  40532c:	3001      	adds	r0, #1
  40532e:	f43f aea1 	beq.w	405074 <_printf_float+0xb8>
  405332:	3701      	adds	r7, #1
  405334:	e7ed      	b.n	405312 <_printf_float+0x356>
  405336:	4613      	mov	r3, r2
  405338:	4659      	mov	r1, fp
  40533a:	463a      	mov	r2, r7
  40533c:	4628      	mov	r0, r5
  40533e:	47b0      	blx	r6
  405340:	3001      	adds	r0, #1
  405342:	d1c1      	bne.n	4052c8 <_printf_float+0x30c>
  405344:	e696      	b.n	405074 <_printf_float+0xb8>
  405346:	2301      	movs	r3, #1
  405348:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40534a:	4659      	mov	r1, fp
  40534c:	4628      	mov	r0, r5
  40534e:	47b0      	blx	r6
  405350:	3001      	adds	r0, #1
  405352:	f43f ae8f 	beq.w	405074 <_printf_float+0xb8>
  405356:	f10a 0a01 	add.w	sl, sl, #1
  40535a:	e7bc      	b.n	4052d6 <_printf_float+0x31a>
  40535c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40535e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  405360:	4659      	mov	r1, fp
  405362:	4628      	mov	r0, r5
  405364:	47b0      	blx	r6
  405366:	3001      	adds	r0, #1
  405368:	d1c2      	bne.n	4052f0 <_printf_float+0x334>
  40536a:	e683      	b.n	405074 <_printf_float+0xb8>
  40536c:	4643      	mov	r3, r8
  40536e:	eb07 0209 	add.w	r2, r7, r9
  405372:	4659      	mov	r1, fp
  405374:	4628      	mov	r0, r5
  405376:	47b0      	blx	r6
  405378:	3001      	adds	r0, #1
  40537a:	d1c5      	bne.n	405308 <_printf_float+0x34c>
  40537c:	e67a      	b.n	405074 <_printf_float+0xb8>
  40537e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405380:	2a01      	cmp	r2, #1
  405382:	dc01      	bgt.n	405388 <_printf_float+0x3cc>
  405384:	07db      	lsls	r3, r3, #31
  405386:	d534      	bpl.n	4053f2 <_printf_float+0x436>
  405388:	2301      	movs	r3, #1
  40538a:	463a      	mov	r2, r7
  40538c:	4659      	mov	r1, fp
  40538e:	4628      	mov	r0, r5
  405390:	47b0      	blx	r6
  405392:	3001      	adds	r0, #1
  405394:	f43f ae6e 	beq.w	405074 <_printf_float+0xb8>
  405398:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40539a:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40539c:	4659      	mov	r1, fp
  40539e:	4628      	mov	r0, r5
  4053a0:	47b0      	blx	r6
  4053a2:	3001      	adds	r0, #1
  4053a4:	f43f ae66 	beq.w	405074 <_printf_float+0xb8>
  4053a8:	2200      	movs	r2, #0
  4053aa:	2300      	movs	r3, #0
  4053ac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
  4053b0:	f7ff fc7c 	bl	404cac <__aeabi_dcmpeq>
  4053b4:	b150      	cbz	r0, 4053cc <_printf_float+0x410>
  4053b6:	2700      	movs	r7, #0
  4053b8:	f104 081a 	add.w	r8, r4, #26
  4053bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4053be:	3b01      	subs	r3, #1
  4053c0:	429f      	cmp	r7, r3
  4053c2:	db0c      	blt.n	4053de <_printf_float+0x422>
  4053c4:	464b      	mov	r3, r9
  4053c6:	f104 0250 	add.w	r2, r4, #80	; 0x50
  4053ca:	e6f2      	b.n	4051b2 <_printf_float+0x1f6>
  4053cc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4053ce:	1c7a      	adds	r2, r7, #1
  4053d0:	3b01      	subs	r3, #1
  4053d2:	4659      	mov	r1, fp
  4053d4:	4628      	mov	r0, r5
  4053d6:	47b0      	blx	r6
  4053d8:	3001      	adds	r0, #1
  4053da:	d1f3      	bne.n	4053c4 <_printf_float+0x408>
  4053dc:	e64a      	b.n	405074 <_printf_float+0xb8>
  4053de:	2301      	movs	r3, #1
  4053e0:	4642      	mov	r2, r8
  4053e2:	4659      	mov	r1, fp
  4053e4:	4628      	mov	r0, r5
  4053e6:	47b0      	blx	r6
  4053e8:	3001      	adds	r0, #1
  4053ea:	f43f ae43 	beq.w	405074 <_printf_float+0xb8>
  4053ee:	3701      	adds	r7, #1
  4053f0:	e7e4      	b.n	4053bc <_printf_float+0x400>
  4053f2:	2301      	movs	r3, #1
  4053f4:	463a      	mov	r2, r7
  4053f6:	e7ec      	b.n	4053d2 <_printf_float+0x416>
  4053f8:	2301      	movs	r3, #1
  4053fa:	4642      	mov	r2, r8
  4053fc:	4659      	mov	r1, fp
  4053fe:	4628      	mov	r0, r5
  405400:	47b0      	blx	r6
  405402:	3001      	adds	r0, #1
  405404:	f43f ae36 	beq.w	405074 <_printf_float+0xb8>
  405408:	3701      	adds	r7, #1
  40540a:	e708      	b.n	40521e <_printf_float+0x262>
  40540c:	463a      	mov	r2, r7
  40540e:	464b      	mov	r3, r9
  405410:	4638      	mov	r0, r7
  405412:	4649      	mov	r1, r9
  405414:	f7ff fc7c 	bl	404d10 <__aeabi_dcmpun>
  405418:	2800      	cmp	r0, #0
  40541a:	f43f ae30 	beq.w	40507e <_printf_float+0xc2>
  40541e:	4b01      	ldr	r3, [pc, #4]	; (405424 <_printf_float+0x468>)
  405420:	4f01      	ldr	r7, [pc, #4]	; (405428 <_printf_float+0x46c>)
  405422:	e612      	b.n	40504a <_printf_float+0x8e>
  405424:	00407d7c 	.word	0x00407d7c
  405428:	00407d80 	.word	0x00407d80

0040542c <_printf_common>:
  40542c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405430:	4691      	mov	r9, r2
  405432:	461f      	mov	r7, r3
  405434:	688a      	ldr	r2, [r1, #8]
  405436:	690b      	ldr	r3, [r1, #16]
  405438:	f8dd 8020 	ldr.w	r8, [sp, #32]
  40543c:	4293      	cmp	r3, r2
  40543e:	bfb8      	it	lt
  405440:	4613      	movlt	r3, r2
  405442:	f8c9 3000 	str.w	r3, [r9]
  405446:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
  40544a:	4606      	mov	r6, r0
  40544c:	460c      	mov	r4, r1
  40544e:	b112      	cbz	r2, 405456 <_printf_common+0x2a>
  405450:	3301      	adds	r3, #1
  405452:	f8c9 3000 	str.w	r3, [r9]
  405456:	6823      	ldr	r3, [r4, #0]
  405458:	0699      	lsls	r1, r3, #26
  40545a:	bf42      	ittt	mi
  40545c:	f8d9 3000 	ldrmi.w	r3, [r9]
  405460:	3302      	addmi	r3, #2
  405462:	f8c9 3000 	strmi.w	r3, [r9]
  405466:	6825      	ldr	r5, [r4, #0]
  405468:	f015 0506 	ands.w	r5, r5, #6
  40546c:	d107      	bne.n	40547e <_printf_common+0x52>
  40546e:	f104 0a19 	add.w	sl, r4, #25
  405472:	68e3      	ldr	r3, [r4, #12]
  405474:	f8d9 2000 	ldr.w	r2, [r9]
  405478:	1a9b      	subs	r3, r3, r2
  40547a:	429d      	cmp	r5, r3
  40547c:	db29      	blt.n	4054d2 <_printf_common+0xa6>
  40547e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
  405482:	6822      	ldr	r2, [r4, #0]
  405484:	3300      	adds	r3, #0
  405486:	bf18      	it	ne
  405488:	2301      	movne	r3, #1
  40548a:	0692      	lsls	r2, r2, #26
  40548c:	d42e      	bmi.n	4054ec <_printf_common+0xc0>
  40548e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  405492:	4639      	mov	r1, r7
  405494:	4630      	mov	r0, r6
  405496:	47c0      	blx	r8
  405498:	3001      	adds	r0, #1
  40549a:	d021      	beq.n	4054e0 <_printf_common+0xb4>
  40549c:	6823      	ldr	r3, [r4, #0]
  40549e:	68e5      	ldr	r5, [r4, #12]
  4054a0:	f8d9 2000 	ldr.w	r2, [r9]
  4054a4:	f003 0306 	and.w	r3, r3, #6
  4054a8:	2b04      	cmp	r3, #4
  4054aa:	bf08      	it	eq
  4054ac:	1aad      	subeq	r5, r5, r2
  4054ae:	68a3      	ldr	r3, [r4, #8]
  4054b0:	6922      	ldr	r2, [r4, #16]
  4054b2:	bf0c      	ite	eq
  4054b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
  4054b8:	2500      	movne	r5, #0
  4054ba:	4293      	cmp	r3, r2
  4054bc:	bfc4      	itt	gt
  4054be:	1a9b      	subgt	r3, r3, r2
  4054c0:	18ed      	addgt	r5, r5, r3
  4054c2:	f04f 0900 	mov.w	r9, #0
  4054c6:	341a      	adds	r4, #26
  4054c8:	454d      	cmp	r5, r9
  4054ca:	d11b      	bne.n	405504 <_printf_common+0xd8>
  4054cc:	2000      	movs	r0, #0
  4054ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4054d2:	2301      	movs	r3, #1
  4054d4:	4652      	mov	r2, sl
  4054d6:	4639      	mov	r1, r7
  4054d8:	4630      	mov	r0, r6
  4054da:	47c0      	blx	r8
  4054dc:	3001      	adds	r0, #1
  4054de:	d103      	bne.n	4054e8 <_printf_common+0xbc>
  4054e0:	f04f 30ff 	mov.w	r0, #4294967295
  4054e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4054e8:	3501      	adds	r5, #1
  4054ea:	e7c2      	b.n	405472 <_printf_common+0x46>
  4054ec:	18e1      	adds	r1, r4, r3
  4054ee:	1c5a      	adds	r2, r3, #1
  4054f0:	2030      	movs	r0, #48	; 0x30
  4054f2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
  4054f6:	4422      	add	r2, r4
  4054f8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
  4054fc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
  405500:	3302      	adds	r3, #2
  405502:	e7c4      	b.n	40548e <_printf_common+0x62>
  405504:	2301      	movs	r3, #1
  405506:	4622      	mov	r2, r4
  405508:	4639      	mov	r1, r7
  40550a:	4630      	mov	r0, r6
  40550c:	47c0      	blx	r8
  40550e:	3001      	adds	r0, #1
  405510:	d0e6      	beq.n	4054e0 <_printf_common+0xb4>
  405512:	f109 0901 	add.w	r9, r9, #1
  405516:	e7d7      	b.n	4054c8 <_printf_common+0x9c>

00405518 <_printf_i>:
  405518:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40551c:	4617      	mov	r7, r2
  40551e:	7e0a      	ldrb	r2, [r1, #24]
  405520:	b085      	sub	sp, #20
  405522:	2a6e      	cmp	r2, #110	; 0x6e
  405524:	4698      	mov	r8, r3
  405526:	4606      	mov	r6, r0
  405528:	460c      	mov	r4, r1
  40552a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40552c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
  405530:	f000 80bc 	beq.w	4056ac <_printf_i+0x194>
  405534:	d81a      	bhi.n	40556c <_printf_i+0x54>
  405536:	2a63      	cmp	r2, #99	; 0x63
  405538:	d02e      	beq.n	405598 <_printf_i+0x80>
  40553a:	d80a      	bhi.n	405552 <_printf_i+0x3a>
  40553c:	2a00      	cmp	r2, #0
  40553e:	f000 80c8 	beq.w	4056d2 <_printf_i+0x1ba>
  405542:	2a58      	cmp	r2, #88	; 0x58
  405544:	f000 808a 	beq.w	40565c <_printf_i+0x144>
  405548:	f104 0542 	add.w	r5, r4, #66	; 0x42
  40554c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
  405550:	e02a      	b.n	4055a8 <_printf_i+0x90>
  405552:	2a64      	cmp	r2, #100	; 0x64
  405554:	d001      	beq.n	40555a <_printf_i+0x42>
  405556:	2a69      	cmp	r2, #105	; 0x69
  405558:	d1f6      	bne.n	405548 <_printf_i+0x30>
  40555a:	6821      	ldr	r1, [r4, #0]
  40555c:	681a      	ldr	r2, [r3, #0]
  40555e:	f011 0f80 	tst.w	r1, #128	; 0x80
  405562:	d023      	beq.n	4055ac <_printf_i+0x94>
  405564:	1d11      	adds	r1, r2, #4
  405566:	6019      	str	r1, [r3, #0]
  405568:	6813      	ldr	r3, [r2, #0]
  40556a:	e027      	b.n	4055bc <_printf_i+0xa4>
  40556c:	2a73      	cmp	r2, #115	; 0x73
  40556e:	f000 80b4 	beq.w	4056da <_printf_i+0x1c2>
  405572:	d808      	bhi.n	405586 <_printf_i+0x6e>
  405574:	2a6f      	cmp	r2, #111	; 0x6f
  405576:	d02a      	beq.n	4055ce <_printf_i+0xb6>
  405578:	2a70      	cmp	r2, #112	; 0x70
  40557a:	d1e5      	bne.n	405548 <_printf_i+0x30>
  40557c:	680a      	ldr	r2, [r1, #0]
  40557e:	f042 0220 	orr.w	r2, r2, #32
  405582:	600a      	str	r2, [r1, #0]
  405584:	e003      	b.n	40558e <_printf_i+0x76>
  405586:	2a75      	cmp	r2, #117	; 0x75
  405588:	d021      	beq.n	4055ce <_printf_i+0xb6>
  40558a:	2a78      	cmp	r2, #120	; 0x78
  40558c:	d1dc      	bne.n	405548 <_printf_i+0x30>
  40558e:	2278      	movs	r2, #120	; 0x78
  405590:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
  405594:	496e      	ldr	r1, [pc, #440]	; (405750 <_printf_i+0x238>)
  405596:	e064      	b.n	405662 <_printf_i+0x14a>
  405598:	681a      	ldr	r2, [r3, #0]
  40559a:	f101 0542 	add.w	r5, r1, #66	; 0x42
  40559e:	1d11      	adds	r1, r2, #4
  4055a0:	6019      	str	r1, [r3, #0]
  4055a2:	6813      	ldr	r3, [r2, #0]
  4055a4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  4055a8:	2301      	movs	r3, #1
  4055aa:	e0a3      	b.n	4056f4 <_printf_i+0x1dc>
  4055ac:	f011 0f40 	tst.w	r1, #64	; 0x40
  4055b0:	f102 0104 	add.w	r1, r2, #4
  4055b4:	6019      	str	r1, [r3, #0]
  4055b6:	d0d7      	beq.n	405568 <_printf_i+0x50>
  4055b8:	f9b2 3000 	ldrsh.w	r3, [r2]
  4055bc:	2b00      	cmp	r3, #0
  4055be:	da03      	bge.n	4055c8 <_printf_i+0xb0>
  4055c0:	222d      	movs	r2, #45	; 0x2d
  4055c2:	425b      	negs	r3, r3
  4055c4:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
  4055c8:	4962      	ldr	r1, [pc, #392]	; (405754 <_printf_i+0x23c>)
  4055ca:	220a      	movs	r2, #10
  4055cc:	e017      	b.n	4055fe <_printf_i+0xe6>
  4055ce:	6820      	ldr	r0, [r4, #0]
  4055d0:	6819      	ldr	r1, [r3, #0]
  4055d2:	f010 0f80 	tst.w	r0, #128	; 0x80
  4055d6:	d003      	beq.n	4055e0 <_printf_i+0xc8>
  4055d8:	1d08      	adds	r0, r1, #4
  4055da:	6018      	str	r0, [r3, #0]
  4055dc:	680b      	ldr	r3, [r1, #0]
  4055de:	e006      	b.n	4055ee <_printf_i+0xd6>
  4055e0:	f010 0f40 	tst.w	r0, #64	; 0x40
  4055e4:	f101 0004 	add.w	r0, r1, #4
  4055e8:	6018      	str	r0, [r3, #0]
  4055ea:	d0f7      	beq.n	4055dc <_printf_i+0xc4>
  4055ec:	880b      	ldrh	r3, [r1, #0]
  4055ee:	4959      	ldr	r1, [pc, #356]	; (405754 <_printf_i+0x23c>)
  4055f0:	2a6f      	cmp	r2, #111	; 0x6f
  4055f2:	bf14      	ite	ne
  4055f4:	220a      	movne	r2, #10
  4055f6:	2208      	moveq	r2, #8
  4055f8:	2000      	movs	r0, #0
  4055fa:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
  4055fe:	6865      	ldr	r5, [r4, #4]
  405600:	60a5      	str	r5, [r4, #8]
  405602:	2d00      	cmp	r5, #0
  405604:	f2c0 809c 	blt.w	405740 <_printf_i+0x228>
  405608:	6820      	ldr	r0, [r4, #0]
  40560a:	f020 0004 	bic.w	r0, r0, #4
  40560e:	6020      	str	r0, [r4, #0]
  405610:	2b00      	cmp	r3, #0
  405612:	d13f      	bne.n	405694 <_printf_i+0x17c>
  405614:	2d00      	cmp	r5, #0
  405616:	f040 8095 	bne.w	405744 <_printf_i+0x22c>
  40561a:	4675      	mov	r5, lr
  40561c:	2a08      	cmp	r2, #8
  40561e:	d10b      	bne.n	405638 <_printf_i+0x120>
  405620:	6823      	ldr	r3, [r4, #0]
  405622:	07da      	lsls	r2, r3, #31
  405624:	d508      	bpl.n	405638 <_printf_i+0x120>
  405626:	6923      	ldr	r3, [r4, #16]
  405628:	6862      	ldr	r2, [r4, #4]
  40562a:	429a      	cmp	r2, r3
  40562c:	bfde      	ittt	le
  40562e:	2330      	movle	r3, #48	; 0x30
  405630:	f805 3c01 	strble.w	r3, [r5, #-1]
  405634:	f105 35ff 	addle.w	r5, r5, #4294967295
  405638:	ebae 0305 	sub.w	r3, lr, r5
  40563c:	6123      	str	r3, [r4, #16]
  40563e:	f8cd 8000 	str.w	r8, [sp]
  405642:	463b      	mov	r3, r7
  405644:	aa03      	add	r2, sp, #12
  405646:	4621      	mov	r1, r4
  405648:	4630      	mov	r0, r6
  40564a:	f7ff feef 	bl	40542c <_printf_common>
  40564e:	3001      	adds	r0, #1
  405650:	d155      	bne.n	4056fe <_printf_i+0x1e6>
  405652:	f04f 30ff 	mov.w	r0, #4294967295
  405656:	b005      	add	sp, #20
  405658:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40565c:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
  405660:	493c      	ldr	r1, [pc, #240]	; (405754 <_printf_i+0x23c>)
  405662:	6822      	ldr	r2, [r4, #0]
  405664:	6818      	ldr	r0, [r3, #0]
  405666:	f012 0f80 	tst.w	r2, #128	; 0x80
  40566a:	f100 0504 	add.w	r5, r0, #4
  40566e:	601d      	str	r5, [r3, #0]
  405670:	d001      	beq.n	405676 <_printf_i+0x15e>
  405672:	6803      	ldr	r3, [r0, #0]
  405674:	e002      	b.n	40567c <_printf_i+0x164>
  405676:	0655      	lsls	r5, r2, #25
  405678:	d5fb      	bpl.n	405672 <_printf_i+0x15a>
  40567a:	8803      	ldrh	r3, [r0, #0]
  40567c:	07d0      	lsls	r0, r2, #31
  40567e:	bf44      	itt	mi
  405680:	f042 0220 	orrmi.w	r2, r2, #32
  405684:	6022      	strmi	r2, [r4, #0]
  405686:	b91b      	cbnz	r3, 405690 <_printf_i+0x178>
  405688:	6822      	ldr	r2, [r4, #0]
  40568a:	f022 0220 	bic.w	r2, r2, #32
  40568e:	6022      	str	r2, [r4, #0]
  405690:	2210      	movs	r2, #16
  405692:	e7b1      	b.n	4055f8 <_printf_i+0xe0>
  405694:	4675      	mov	r5, lr
  405696:	fbb3 f0f2 	udiv	r0, r3, r2
  40569a:	fb02 3310 	mls	r3, r2, r0, r3
  40569e:	5ccb      	ldrb	r3, [r1, r3]
  4056a0:	f805 3d01 	strb.w	r3, [r5, #-1]!
  4056a4:	4603      	mov	r3, r0
  4056a6:	2800      	cmp	r0, #0
  4056a8:	d1f5      	bne.n	405696 <_printf_i+0x17e>
  4056aa:	e7b7      	b.n	40561c <_printf_i+0x104>
  4056ac:	6808      	ldr	r0, [r1, #0]
  4056ae:	681a      	ldr	r2, [r3, #0]
  4056b0:	6949      	ldr	r1, [r1, #20]
  4056b2:	f010 0f80 	tst.w	r0, #128	; 0x80
  4056b6:	d004      	beq.n	4056c2 <_printf_i+0x1aa>
  4056b8:	1d10      	adds	r0, r2, #4
  4056ba:	6018      	str	r0, [r3, #0]
  4056bc:	6813      	ldr	r3, [r2, #0]
  4056be:	6019      	str	r1, [r3, #0]
  4056c0:	e007      	b.n	4056d2 <_printf_i+0x1ba>
  4056c2:	f010 0f40 	tst.w	r0, #64	; 0x40
  4056c6:	f102 0004 	add.w	r0, r2, #4
  4056ca:	6018      	str	r0, [r3, #0]
  4056cc:	6813      	ldr	r3, [r2, #0]
  4056ce:	d0f6      	beq.n	4056be <_printf_i+0x1a6>
  4056d0:	8019      	strh	r1, [r3, #0]
  4056d2:	2300      	movs	r3, #0
  4056d4:	6123      	str	r3, [r4, #16]
  4056d6:	4675      	mov	r5, lr
  4056d8:	e7b1      	b.n	40563e <_printf_i+0x126>
  4056da:	681a      	ldr	r2, [r3, #0]
  4056dc:	1d11      	adds	r1, r2, #4
  4056de:	6019      	str	r1, [r3, #0]
  4056e0:	6815      	ldr	r5, [r2, #0]
  4056e2:	6862      	ldr	r2, [r4, #4]
  4056e4:	2100      	movs	r1, #0
  4056e6:	4628      	mov	r0, r5
  4056e8:	f001 f962 	bl	4069b0 <memchr>
  4056ec:	b108      	cbz	r0, 4056f2 <_printf_i+0x1da>
  4056ee:	1b40      	subs	r0, r0, r5
  4056f0:	6060      	str	r0, [r4, #4]
  4056f2:	6863      	ldr	r3, [r4, #4]
  4056f4:	6123      	str	r3, [r4, #16]
  4056f6:	2300      	movs	r3, #0
  4056f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  4056fc:	e79f      	b.n	40563e <_printf_i+0x126>
  4056fe:	6923      	ldr	r3, [r4, #16]
  405700:	462a      	mov	r2, r5
  405702:	4639      	mov	r1, r7
  405704:	4630      	mov	r0, r6
  405706:	47c0      	blx	r8
  405708:	3001      	adds	r0, #1
  40570a:	d0a2      	beq.n	405652 <_printf_i+0x13a>
  40570c:	6823      	ldr	r3, [r4, #0]
  40570e:	079b      	lsls	r3, r3, #30
  405710:	d507      	bpl.n	405722 <_printf_i+0x20a>
  405712:	2500      	movs	r5, #0
  405714:	f104 0919 	add.w	r9, r4, #25
  405718:	68e3      	ldr	r3, [r4, #12]
  40571a:	9a03      	ldr	r2, [sp, #12]
  40571c:	1a9b      	subs	r3, r3, r2
  40571e:	429d      	cmp	r5, r3
  405720:	db05      	blt.n	40572e <_printf_i+0x216>
  405722:	68e0      	ldr	r0, [r4, #12]
  405724:	9b03      	ldr	r3, [sp, #12]
  405726:	4298      	cmp	r0, r3
  405728:	bfb8      	it	lt
  40572a:	4618      	movlt	r0, r3
  40572c:	e793      	b.n	405656 <_printf_i+0x13e>
  40572e:	2301      	movs	r3, #1
  405730:	464a      	mov	r2, r9
  405732:	4639      	mov	r1, r7
  405734:	4630      	mov	r0, r6
  405736:	47c0      	blx	r8
  405738:	3001      	adds	r0, #1
  40573a:	d08a      	beq.n	405652 <_printf_i+0x13a>
  40573c:	3501      	adds	r5, #1
  40573e:	e7eb      	b.n	405718 <_printf_i+0x200>
  405740:	2b00      	cmp	r3, #0
  405742:	d1a7      	bne.n	405694 <_printf_i+0x17c>
  405744:	780b      	ldrb	r3, [r1, #0]
  405746:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  40574a:	f104 0542 	add.w	r5, r4, #66	; 0x42
  40574e:	e765      	b.n	40561c <_printf_i+0x104>
  405750:	00407d97 	.word	0x00407d97
  405754:	00407d86 	.word	0x00407d86

00405758 <iprintf>:
  405758:	b40f      	push	{r0, r1, r2, r3}
  40575a:	4b0a      	ldr	r3, [pc, #40]	; (405784 <iprintf+0x2c>)
  40575c:	b513      	push	{r0, r1, r4, lr}
  40575e:	681c      	ldr	r4, [r3, #0]
  405760:	b124      	cbz	r4, 40576c <iprintf+0x14>
  405762:	69a3      	ldr	r3, [r4, #24]
  405764:	b913      	cbnz	r3, 40576c <iprintf+0x14>
  405766:	4620      	mov	r0, r4
  405768:	f001 f81e 	bl	4067a8 <__sinit>
  40576c:	ab05      	add	r3, sp, #20
  40576e:	9a04      	ldr	r2, [sp, #16]
  405770:	68a1      	ldr	r1, [r4, #8]
  405772:	9301      	str	r3, [sp, #4]
  405774:	4620      	mov	r0, r4
  405776:	f001 fd1d 	bl	4071b4 <_vfiprintf_r>
  40577a:	b002      	add	sp, #8
  40577c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  405780:	b004      	add	sp, #16
  405782:	4770      	bx	lr
  405784:	20400048 	.word	0x20400048

00405788 <setbuf>:
  405788:	2900      	cmp	r1, #0
  40578a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40578e:	bf0c      	ite	eq
  405790:	2202      	moveq	r2, #2
  405792:	2200      	movne	r2, #0
  405794:	f000 b800 	b.w	405798 <setvbuf>

00405798 <setvbuf>:
  405798:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  40579c:	461d      	mov	r5, r3
  40579e:	4b51      	ldr	r3, [pc, #324]	; (4058e4 <setvbuf+0x14c>)
  4057a0:	681e      	ldr	r6, [r3, #0]
  4057a2:	4604      	mov	r4, r0
  4057a4:	460f      	mov	r7, r1
  4057a6:	4690      	mov	r8, r2
  4057a8:	b126      	cbz	r6, 4057b4 <setvbuf+0x1c>
  4057aa:	69b3      	ldr	r3, [r6, #24]
  4057ac:	b913      	cbnz	r3, 4057b4 <setvbuf+0x1c>
  4057ae:	4630      	mov	r0, r6
  4057b0:	f000 fffa 	bl	4067a8 <__sinit>
  4057b4:	4b4c      	ldr	r3, [pc, #304]	; (4058e8 <setvbuf+0x150>)
  4057b6:	429c      	cmp	r4, r3
  4057b8:	d152      	bne.n	405860 <setvbuf+0xc8>
  4057ba:	6874      	ldr	r4, [r6, #4]
  4057bc:	f1b8 0f02 	cmp.w	r8, #2
  4057c0:	d006      	beq.n	4057d0 <setvbuf+0x38>
  4057c2:	f1b8 0f01 	cmp.w	r8, #1
  4057c6:	f200 8089 	bhi.w	4058dc <setvbuf+0x144>
  4057ca:	2d00      	cmp	r5, #0
  4057cc:	f2c0 8086 	blt.w	4058dc <setvbuf+0x144>
  4057d0:	4621      	mov	r1, r4
  4057d2:	4630      	mov	r0, r6
  4057d4:	f000 ff7e 	bl	4066d4 <_fflush_r>
  4057d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
  4057da:	b141      	cbz	r1, 4057ee <setvbuf+0x56>
  4057dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
  4057e0:	4299      	cmp	r1, r3
  4057e2:	d002      	beq.n	4057ea <setvbuf+0x52>
  4057e4:	4630      	mov	r0, r6
  4057e6:	f001 fc11 	bl	40700c <_free_r>
  4057ea:	2300      	movs	r3, #0
  4057ec:	6363      	str	r3, [r4, #52]	; 0x34
  4057ee:	2300      	movs	r3, #0
  4057f0:	61a3      	str	r3, [r4, #24]
  4057f2:	6063      	str	r3, [r4, #4]
  4057f4:	89a3      	ldrh	r3, [r4, #12]
  4057f6:	061b      	lsls	r3, r3, #24
  4057f8:	d503      	bpl.n	405802 <setvbuf+0x6a>
  4057fa:	6921      	ldr	r1, [r4, #16]
  4057fc:	4630      	mov	r0, r6
  4057fe:	f001 fc05 	bl	40700c <_free_r>
  405802:	89a3      	ldrh	r3, [r4, #12]
  405804:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  405808:	f023 0303 	bic.w	r3, r3, #3
  40580c:	f1b8 0f02 	cmp.w	r8, #2
  405810:	81a3      	strh	r3, [r4, #12]
  405812:	d05d      	beq.n	4058d0 <setvbuf+0x138>
  405814:	ab01      	add	r3, sp, #4
  405816:	466a      	mov	r2, sp
  405818:	4621      	mov	r1, r4
  40581a:	4630      	mov	r0, r6
  40581c:	f001 f85c 	bl	4068d8 <__swhatbuf_r>
  405820:	89a3      	ldrh	r3, [r4, #12]
  405822:	4318      	orrs	r0, r3
  405824:	81a0      	strh	r0, [r4, #12]
  405826:	bb2d      	cbnz	r5, 405874 <setvbuf+0xdc>
  405828:	9d00      	ldr	r5, [sp, #0]
  40582a:	4628      	mov	r0, r5
  40582c:	f001 f8b8 	bl	4069a0 <malloc>
  405830:	4607      	mov	r7, r0
  405832:	2800      	cmp	r0, #0
  405834:	d14e      	bne.n	4058d4 <setvbuf+0x13c>
  405836:	f8dd 9000 	ldr.w	r9, [sp]
  40583a:	45a9      	cmp	r9, r5
  40583c:	d13c      	bne.n	4058b8 <setvbuf+0x120>
  40583e:	f04f 30ff 	mov.w	r0, #4294967295
  405842:	89a3      	ldrh	r3, [r4, #12]
  405844:	f043 0302 	orr.w	r3, r3, #2
  405848:	81a3      	strh	r3, [r4, #12]
  40584a:	2300      	movs	r3, #0
  40584c:	60a3      	str	r3, [r4, #8]
  40584e:	f104 0347 	add.w	r3, r4, #71	; 0x47
  405852:	6023      	str	r3, [r4, #0]
  405854:	6123      	str	r3, [r4, #16]
  405856:	2301      	movs	r3, #1
  405858:	6163      	str	r3, [r4, #20]
  40585a:	b003      	add	sp, #12
  40585c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  405860:	4b22      	ldr	r3, [pc, #136]	; (4058ec <setvbuf+0x154>)
  405862:	429c      	cmp	r4, r3
  405864:	d101      	bne.n	40586a <setvbuf+0xd2>
  405866:	68b4      	ldr	r4, [r6, #8]
  405868:	e7a8      	b.n	4057bc <setvbuf+0x24>
  40586a:	4b21      	ldr	r3, [pc, #132]	; (4058f0 <setvbuf+0x158>)
  40586c:	429c      	cmp	r4, r3
  40586e:	bf08      	it	eq
  405870:	68f4      	ldreq	r4, [r6, #12]
  405872:	e7a3      	b.n	4057bc <setvbuf+0x24>
  405874:	2f00      	cmp	r7, #0
  405876:	d0d8      	beq.n	40582a <setvbuf+0x92>
  405878:	69b3      	ldr	r3, [r6, #24]
  40587a:	b913      	cbnz	r3, 405882 <setvbuf+0xea>
  40587c:	4630      	mov	r0, r6
  40587e:	f000 ff93 	bl	4067a8 <__sinit>
  405882:	f1b8 0f01 	cmp.w	r8, #1
  405886:	bf08      	it	eq
  405888:	89a3      	ldrheq	r3, [r4, #12]
  40588a:	6027      	str	r7, [r4, #0]
  40588c:	bf04      	itt	eq
  40588e:	f043 0301 	orreq.w	r3, r3, #1
  405892:	81a3      	strheq	r3, [r4, #12]
  405894:	89a3      	ldrh	r3, [r4, #12]
  405896:	6127      	str	r7, [r4, #16]
  405898:	f013 0008 	ands.w	r0, r3, #8
  40589c:	6165      	str	r5, [r4, #20]
  40589e:	d01b      	beq.n	4058d8 <setvbuf+0x140>
  4058a0:	f013 0001 	ands.w	r0, r3, #1
  4058a4:	bf18      	it	ne
  4058a6:	426d      	negne	r5, r5
  4058a8:	f04f 0300 	mov.w	r3, #0
  4058ac:	bf1d      	ittte	ne
  4058ae:	60a3      	strne	r3, [r4, #8]
  4058b0:	61a5      	strne	r5, [r4, #24]
  4058b2:	4618      	movne	r0, r3
  4058b4:	60a5      	streq	r5, [r4, #8]
  4058b6:	e7d0      	b.n	40585a <setvbuf+0xc2>
  4058b8:	4648      	mov	r0, r9
  4058ba:	f001 f871 	bl	4069a0 <malloc>
  4058be:	4607      	mov	r7, r0
  4058c0:	2800      	cmp	r0, #0
  4058c2:	d0bc      	beq.n	40583e <setvbuf+0xa6>
  4058c4:	89a3      	ldrh	r3, [r4, #12]
  4058c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4058ca:	81a3      	strh	r3, [r4, #12]
  4058cc:	464d      	mov	r5, r9
  4058ce:	e7d3      	b.n	405878 <setvbuf+0xe0>
  4058d0:	2000      	movs	r0, #0
  4058d2:	e7b6      	b.n	405842 <setvbuf+0xaa>
  4058d4:	46a9      	mov	r9, r5
  4058d6:	e7f5      	b.n	4058c4 <setvbuf+0x12c>
  4058d8:	60a0      	str	r0, [r4, #8]
  4058da:	e7be      	b.n	40585a <setvbuf+0xc2>
  4058dc:	f04f 30ff 	mov.w	r0, #4294967295
  4058e0:	e7bb      	b.n	40585a <setvbuf+0xc2>
  4058e2:	bf00      	nop
  4058e4:	20400048 	.word	0x20400048
  4058e8:	00407dd8 	.word	0x00407dd8
  4058ec:	00407df8 	.word	0x00407df8
  4058f0:	00407db8 	.word	0x00407db8

004058f4 <strlen>:
  4058f4:	4603      	mov	r3, r0
  4058f6:	f813 2b01 	ldrb.w	r2, [r3], #1
  4058fa:	2a00      	cmp	r2, #0
  4058fc:	d1fb      	bne.n	4058f6 <strlen+0x2>
  4058fe:	1a18      	subs	r0, r3, r0
  405900:	3801      	subs	r0, #1
  405902:	4770      	bx	lr

00405904 <quorem>:
  405904:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405908:	6903      	ldr	r3, [r0, #16]
  40590a:	690c      	ldr	r4, [r1, #16]
  40590c:	429c      	cmp	r4, r3
  40590e:	4680      	mov	r8, r0
  405910:	f300 8082 	bgt.w	405a18 <quorem+0x114>
  405914:	3c01      	subs	r4, #1
  405916:	f101 0714 	add.w	r7, r1, #20
  40591a:	ea4f 0e84 	mov.w	lr, r4, lsl #2
  40591e:	f100 0614 	add.w	r6, r0, #20
  405922:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
  405926:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
  40592a:	eb06 030e 	add.w	r3, r6, lr
  40592e:	3501      	adds	r5, #1
  405930:	eb07 090e 	add.w	r9, r7, lr
  405934:	9301      	str	r3, [sp, #4]
  405936:	fbb0 f5f5 	udiv	r5, r0, r5
  40593a:	b395      	cbz	r5, 4059a2 <quorem+0x9e>
  40593c:	f04f 0a00 	mov.w	sl, #0
  405940:	4638      	mov	r0, r7
  405942:	46b4      	mov	ip, r6
  405944:	46d3      	mov	fp, sl
  405946:	f850 2b04 	ldr.w	r2, [r0], #4
  40594a:	b293      	uxth	r3, r2
  40594c:	fb05 a303 	mla	r3, r5, r3, sl
  405950:	ea4f 4a13 	mov.w	sl, r3, lsr #16
  405954:	b29b      	uxth	r3, r3
  405956:	ebab 0303 	sub.w	r3, fp, r3
  40595a:	0c12      	lsrs	r2, r2, #16
  40595c:	f8bc b000 	ldrh.w	fp, [ip]
  405960:	fb05 a202 	mla	r2, r5, r2, sl
  405964:	fa13 f38b 	uxtah	r3, r3, fp
  405968:	ea4f 4a12 	mov.w	sl, r2, lsr #16
  40596c:	fa1f fb82 	uxth.w	fp, r2
  405970:	f8dc 2000 	ldr.w	r2, [ip]
  405974:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
  405978:	eb02 4223 	add.w	r2, r2, r3, asr #16
  40597c:	b29b      	uxth	r3, r3
  40597e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  405982:	4581      	cmp	r9, r0
  405984:	ea4f 4b22 	mov.w	fp, r2, asr #16
  405988:	f84c 3b04 	str.w	r3, [ip], #4
  40598c:	d2db      	bcs.n	405946 <quorem+0x42>
  40598e:	f856 300e 	ldr.w	r3, [r6, lr]
  405992:	b933      	cbnz	r3, 4059a2 <quorem+0x9e>
  405994:	9b01      	ldr	r3, [sp, #4]
  405996:	3b04      	subs	r3, #4
  405998:	429e      	cmp	r6, r3
  40599a:	461a      	mov	r2, r3
  40599c:	d330      	bcc.n	405a00 <quorem+0xfc>
  40599e:	f8c8 4010 	str.w	r4, [r8, #16]
  4059a2:	4640      	mov	r0, r8
  4059a4:	f001 fa5d 	bl	406e62 <__mcmp>
  4059a8:	2800      	cmp	r0, #0
  4059aa:	db25      	blt.n	4059f8 <quorem+0xf4>
  4059ac:	3501      	adds	r5, #1
  4059ae:	4630      	mov	r0, r6
  4059b0:	f04f 0e00 	mov.w	lr, #0
  4059b4:	f857 2b04 	ldr.w	r2, [r7], #4
  4059b8:	f8d0 c000 	ldr.w	ip, [r0]
  4059bc:	b293      	uxth	r3, r2
  4059be:	ebae 0303 	sub.w	r3, lr, r3
  4059c2:	0c12      	lsrs	r2, r2, #16
  4059c4:	fa13 f38c 	uxtah	r3, r3, ip
  4059c8:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
  4059cc:	eb02 4223 	add.w	r2, r2, r3, asr #16
  4059d0:	b29b      	uxth	r3, r3
  4059d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  4059d6:	45b9      	cmp	r9, r7
  4059d8:	ea4f 4e22 	mov.w	lr, r2, asr #16
  4059dc:	f840 3b04 	str.w	r3, [r0], #4
  4059e0:	d2e8      	bcs.n	4059b4 <quorem+0xb0>
  4059e2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
  4059e6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
  4059ea:	b92a      	cbnz	r2, 4059f8 <quorem+0xf4>
  4059ec:	3b04      	subs	r3, #4
  4059ee:	429e      	cmp	r6, r3
  4059f0:	461a      	mov	r2, r3
  4059f2:	d30b      	bcc.n	405a0c <quorem+0x108>
  4059f4:	f8c8 4010 	str.w	r4, [r8, #16]
  4059f8:	4628      	mov	r0, r5
  4059fa:	b003      	add	sp, #12
  4059fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405a00:	6812      	ldr	r2, [r2, #0]
  405a02:	3b04      	subs	r3, #4
  405a04:	2a00      	cmp	r2, #0
  405a06:	d1ca      	bne.n	40599e <quorem+0x9a>
  405a08:	3c01      	subs	r4, #1
  405a0a:	e7c5      	b.n	405998 <quorem+0x94>
  405a0c:	6812      	ldr	r2, [r2, #0]
  405a0e:	3b04      	subs	r3, #4
  405a10:	2a00      	cmp	r2, #0
  405a12:	d1ef      	bne.n	4059f4 <quorem+0xf0>
  405a14:	3c01      	subs	r4, #1
  405a16:	e7ea      	b.n	4059ee <quorem+0xea>
  405a18:	2000      	movs	r0, #0
  405a1a:	e7ee      	b.n	4059fa <quorem+0xf6>
  405a1c:	0000      	movs	r0, r0
	...

00405a20 <_dtoa_r>:
  405a20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405a24:	6a46      	ldr	r6, [r0, #36]	; 0x24
  405a26:	b095      	sub	sp, #84	; 0x54
  405a28:	4604      	mov	r4, r0
  405a2a:	9d21      	ldr	r5, [sp, #132]	; 0x84
  405a2c:	e9cd 2302 	strd	r2, r3, [sp, #8]
  405a30:	b93e      	cbnz	r6, 405a42 <_dtoa_r+0x22>
  405a32:	2010      	movs	r0, #16
  405a34:	f000 ffb4 	bl	4069a0 <malloc>
  405a38:	6260      	str	r0, [r4, #36]	; 0x24
  405a3a:	6046      	str	r6, [r0, #4]
  405a3c:	6086      	str	r6, [r0, #8]
  405a3e:	6006      	str	r6, [r0, #0]
  405a40:	60c6      	str	r6, [r0, #12]
  405a42:	6a63      	ldr	r3, [r4, #36]	; 0x24
  405a44:	6819      	ldr	r1, [r3, #0]
  405a46:	b151      	cbz	r1, 405a5e <_dtoa_r+0x3e>
  405a48:	685a      	ldr	r2, [r3, #4]
  405a4a:	604a      	str	r2, [r1, #4]
  405a4c:	2301      	movs	r3, #1
  405a4e:	4093      	lsls	r3, r2
  405a50:	608b      	str	r3, [r1, #8]
  405a52:	4620      	mov	r0, r4
  405a54:	f001 f830 	bl	406ab8 <_Bfree>
  405a58:	6a63      	ldr	r3, [r4, #36]	; 0x24
  405a5a:	2200      	movs	r2, #0
  405a5c:	601a      	str	r2, [r3, #0]
  405a5e:	9b03      	ldr	r3, [sp, #12]
  405a60:	2b00      	cmp	r3, #0
  405a62:	bfbf      	itttt	lt
  405a64:	2301      	movlt	r3, #1
  405a66:	602b      	strlt	r3, [r5, #0]
  405a68:	9b03      	ldrlt	r3, [sp, #12]
  405a6a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
  405a6e:	bfb2      	itee	lt
  405a70:	9303      	strlt	r3, [sp, #12]
  405a72:	2300      	movge	r3, #0
  405a74:	602b      	strge	r3, [r5, #0]
  405a76:	f8dd 900c 	ldr.w	r9, [sp, #12]
  405a7a:	4ba9      	ldr	r3, [pc, #676]	; (405d20 <_dtoa_r+0x300>)
  405a7c:	ea33 0309 	bics.w	r3, r3, r9
  405a80:	d11b      	bne.n	405aba <_dtoa_r+0x9a>
  405a82:	9a20      	ldr	r2, [sp, #128]	; 0x80
  405a84:	f242 730f 	movw	r3, #9999	; 0x270f
  405a88:	6013      	str	r3, [r2, #0]
  405a8a:	9b02      	ldr	r3, [sp, #8]
  405a8c:	b923      	cbnz	r3, 405a98 <_dtoa_r+0x78>
  405a8e:	f3c9 0013 	ubfx	r0, r9, #0, #20
  405a92:	2800      	cmp	r0, #0
  405a94:	f000 8581 	beq.w	40659a <_dtoa_r+0xb7a>
  405a98:	9b22      	ldr	r3, [sp, #136]	; 0x88
  405a9a:	b953      	cbnz	r3, 405ab2 <_dtoa_r+0x92>
  405a9c:	4ba1      	ldr	r3, [pc, #644]	; (405d24 <_dtoa_r+0x304>)
  405a9e:	e021      	b.n	405ae4 <_dtoa_r+0xc4>
  405aa0:	4ba1      	ldr	r3, [pc, #644]	; (405d28 <_dtoa_r+0x308>)
  405aa2:	9306      	str	r3, [sp, #24]
  405aa4:	3308      	adds	r3, #8
  405aa6:	9a22      	ldr	r2, [sp, #136]	; 0x88
  405aa8:	6013      	str	r3, [r2, #0]
  405aaa:	9806      	ldr	r0, [sp, #24]
  405aac:	b015      	add	sp, #84	; 0x54
  405aae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405ab2:	4b9c      	ldr	r3, [pc, #624]	; (405d24 <_dtoa_r+0x304>)
  405ab4:	9306      	str	r3, [sp, #24]
  405ab6:	3303      	adds	r3, #3
  405ab8:	e7f5      	b.n	405aa6 <_dtoa_r+0x86>
  405aba:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  405abe:	2200      	movs	r2, #0
  405ac0:	2300      	movs	r3, #0
  405ac2:	4630      	mov	r0, r6
  405ac4:	4639      	mov	r1, r7
  405ac6:	f7ff f8f1 	bl	404cac <__aeabi_dcmpeq>
  405aca:	4680      	mov	r8, r0
  405acc:	b160      	cbz	r0, 405ae8 <_dtoa_r+0xc8>
  405ace:	9a20      	ldr	r2, [sp, #128]	; 0x80
  405ad0:	2301      	movs	r3, #1
  405ad2:	6013      	str	r3, [r2, #0]
  405ad4:	9b22      	ldr	r3, [sp, #136]	; 0x88
  405ad6:	2b00      	cmp	r3, #0
  405ad8:	f000 855c 	beq.w	406594 <_dtoa_r+0xb74>
  405adc:	4b93      	ldr	r3, [pc, #588]	; (405d2c <_dtoa_r+0x30c>)
  405ade:	9a22      	ldr	r2, [sp, #136]	; 0x88
  405ae0:	6013      	str	r3, [r2, #0]
  405ae2:	3b01      	subs	r3, #1
  405ae4:	9306      	str	r3, [sp, #24]
  405ae6:	e7e0      	b.n	405aaa <_dtoa_r+0x8a>
  405ae8:	ab12      	add	r3, sp, #72	; 0x48
  405aea:	9301      	str	r3, [sp, #4]
  405aec:	ab13      	add	r3, sp, #76	; 0x4c
  405aee:	9300      	str	r3, [sp, #0]
  405af0:	4632      	mov	r2, r6
  405af2:	463b      	mov	r3, r7
  405af4:	4620      	mov	r0, r4
  405af6:	f001 fa2c 	bl	406f52 <__d2b>
  405afa:	f3c9 550a 	ubfx	r5, r9, #20, #11
  405afe:	4682      	mov	sl, r0
  405b00:	2d00      	cmp	r5, #0
  405b02:	d07c      	beq.n	405bfe <_dtoa_r+0x1de>
  405b04:	f3c7 0313 	ubfx	r3, r7, #0, #20
  405b08:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  405b0c:	4630      	mov	r0, r6
  405b0e:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  405b12:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  405b16:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
  405b1a:	2200      	movs	r2, #0
  405b1c:	4b84      	ldr	r3, [pc, #528]	; (405d30 <_dtoa_r+0x310>)
  405b1e:	f7fe fca9 	bl	404474 <__aeabi_dsub>
  405b22:	a379      	add	r3, pc, #484	; (adr r3, 405d08 <_dtoa_r+0x2e8>)
  405b24:	e9d3 2300 	ldrd	r2, r3, [r3]
  405b28:	f7fe fe58 	bl	4047dc <__aeabi_dmul>
  405b2c:	a378      	add	r3, pc, #480	; (adr r3, 405d10 <_dtoa_r+0x2f0>)
  405b2e:	e9d3 2300 	ldrd	r2, r3, [r3]
  405b32:	f7fe fca1 	bl	404478 <__adddf3>
  405b36:	4606      	mov	r6, r0
  405b38:	4628      	mov	r0, r5
  405b3a:	460f      	mov	r7, r1
  405b3c:	f7fe fde8 	bl	404710 <__aeabi_i2d>
  405b40:	a375      	add	r3, pc, #468	; (adr r3, 405d18 <_dtoa_r+0x2f8>)
  405b42:	e9d3 2300 	ldrd	r2, r3, [r3]
  405b46:	f7fe fe49 	bl	4047dc <__aeabi_dmul>
  405b4a:	4602      	mov	r2, r0
  405b4c:	460b      	mov	r3, r1
  405b4e:	4630      	mov	r0, r6
  405b50:	4639      	mov	r1, r7
  405b52:	f7fe fc91 	bl	404478 <__adddf3>
  405b56:	4606      	mov	r6, r0
  405b58:	460f      	mov	r7, r1
  405b5a:	f7ff f8ef 	bl	404d3c <__aeabi_d2iz>
  405b5e:	2200      	movs	r2, #0
  405b60:	4683      	mov	fp, r0
  405b62:	2300      	movs	r3, #0
  405b64:	4630      	mov	r0, r6
  405b66:	4639      	mov	r1, r7
  405b68:	f7ff f8aa 	bl	404cc0 <__aeabi_dcmplt>
  405b6c:	b158      	cbz	r0, 405b86 <_dtoa_r+0x166>
  405b6e:	4658      	mov	r0, fp
  405b70:	f7fe fdce 	bl	404710 <__aeabi_i2d>
  405b74:	4602      	mov	r2, r0
  405b76:	460b      	mov	r3, r1
  405b78:	4630      	mov	r0, r6
  405b7a:	4639      	mov	r1, r7
  405b7c:	f7ff f896 	bl	404cac <__aeabi_dcmpeq>
  405b80:	b908      	cbnz	r0, 405b86 <_dtoa_r+0x166>
  405b82:	f10b 3bff 	add.w	fp, fp, #4294967295
  405b86:	f1bb 0f16 	cmp.w	fp, #22
  405b8a:	d857      	bhi.n	405c3c <_dtoa_r+0x21c>
  405b8c:	4969      	ldr	r1, [pc, #420]	; (405d34 <_dtoa_r+0x314>)
  405b8e:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
  405b92:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405b96:	e9d1 0100 	ldrd	r0, r1, [r1]
  405b9a:	f7ff f8af 	bl	404cfc <__aeabi_dcmpgt>
  405b9e:	2800      	cmp	r0, #0
  405ba0:	d04e      	beq.n	405c40 <_dtoa_r+0x220>
  405ba2:	f10b 3bff 	add.w	fp, fp, #4294967295
  405ba6:	2300      	movs	r3, #0
  405ba8:	930d      	str	r3, [sp, #52]	; 0x34
  405baa:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405bac:	1b5d      	subs	r5, r3, r5
  405bae:	1e6b      	subs	r3, r5, #1
  405bb0:	9307      	str	r3, [sp, #28]
  405bb2:	bf43      	ittte	mi
  405bb4:	2300      	movmi	r3, #0
  405bb6:	f1c5 0801 	rsbmi	r8, r5, #1
  405bba:	9307      	strmi	r3, [sp, #28]
  405bbc:	f04f 0800 	movpl.w	r8, #0
  405bc0:	f1bb 0f00 	cmp.w	fp, #0
  405bc4:	db3e      	blt.n	405c44 <_dtoa_r+0x224>
  405bc6:	9b07      	ldr	r3, [sp, #28]
  405bc8:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
  405bcc:	445b      	add	r3, fp
  405bce:	9307      	str	r3, [sp, #28]
  405bd0:	2300      	movs	r3, #0
  405bd2:	9308      	str	r3, [sp, #32]
  405bd4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  405bd6:	2b09      	cmp	r3, #9
  405bd8:	f200 80b0 	bhi.w	405d3c <_dtoa_r+0x31c>
  405bdc:	2b05      	cmp	r3, #5
  405bde:	bfc4      	itt	gt
  405be0:	3b04      	subgt	r3, #4
  405be2:	931e      	strgt	r3, [sp, #120]	; 0x78
  405be4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  405be6:	f1a3 0302 	sub.w	r3, r3, #2
  405bea:	bfcc      	ite	gt
  405bec:	2600      	movgt	r6, #0
  405bee:	2601      	movle	r6, #1
  405bf0:	2b03      	cmp	r3, #3
  405bf2:	f200 80af 	bhi.w	405d54 <_dtoa_r+0x334>
  405bf6:	e8df f003 	tbb	[pc, r3]
  405bfa:	8583      	.short	0x8583
  405bfc:	772d      	.short	0x772d
  405bfe:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405c00:	9d12      	ldr	r5, [sp, #72]	; 0x48
  405c02:	441d      	add	r5, r3
  405c04:	f205 4332 	addw	r3, r5, #1074	; 0x432
  405c08:	2b20      	cmp	r3, #32
  405c0a:	dd11      	ble.n	405c30 <_dtoa_r+0x210>
  405c0c:	9a02      	ldr	r2, [sp, #8]
  405c0e:	f205 4012 	addw	r0, r5, #1042	; 0x412
  405c12:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  405c16:	fa22 f000 	lsr.w	r0, r2, r0
  405c1a:	fa09 f303 	lsl.w	r3, r9, r3
  405c1e:	4318      	orrs	r0, r3
  405c20:	f7fe fd66 	bl	4046f0 <__aeabi_ui2d>
  405c24:	2301      	movs	r3, #1
  405c26:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  405c2a:	3d01      	subs	r5, #1
  405c2c:	9310      	str	r3, [sp, #64]	; 0x40
  405c2e:	e774      	b.n	405b1a <_dtoa_r+0xfa>
  405c30:	f1c3 0020 	rsb	r0, r3, #32
  405c34:	9b02      	ldr	r3, [sp, #8]
  405c36:	fa03 f000 	lsl.w	r0, r3, r0
  405c3a:	e7f1      	b.n	405c20 <_dtoa_r+0x200>
  405c3c:	2301      	movs	r3, #1
  405c3e:	e7b3      	b.n	405ba8 <_dtoa_r+0x188>
  405c40:	900d      	str	r0, [sp, #52]	; 0x34
  405c42:	e7b2      	b.n	405baa <_dtoa_r+0x18a>
  405c44:	f1cb 0300 	rsb	r3, fp, #0
  405c48:	9308      	str	r3, [sp, #32]
  405c4a:	2300      	movs	r3, #0
  405c4c:	eba8 080b 	sub.w	r8, r8, fp
  405c50:	930c      	str	r3, [sp, #48]	; 0x30
  405c52:	e7bf      	b.n	405bd4 <_dtoa_r+0x1b4>
  405c54:	2301      	movs	r3, #1
  405c56:	9309      	str	r3, [sp, #36]	; 0x24
  405c58:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  405c5a:	2b00      	cmp	r3, #0
  405c5c:	dd7d      	ble.n	405d5a <_dtoa_r+0x33a>
  405c5e:	9304      	str	r3, [sp, #16]
  405c60:	4699      	mov	r9, r3
  405c62:	6a65      	ldr	r5, [r4, #36]	; 0x24
  405c64:	2200      	movs	r2, #0
  405c66:	606a      	str	r2, [r5, #4]
  405c68:	2104      	movs	r1, #4
  405c6a:	f101 0214 	add.w	r2, r1, #20
  405c6e:	429a      	cmp	r2, r3
  405c70:	d978      	bls.n	405d64 <_dtoa_r+0x344>
  405c72:	6869      	ldr	r1, [r5, #4]
  405c74:	4620      	mov	r0, r4
  405c76:	f000 feeb 	bl	406a50 <_Balloc>
  405c7a:	6a63      	ldr	r3, [r4, #36]	; 0x24
  405c7c:	6028      	str	r0, [r5, #0]
  405c7e:	681b      	ldr	r3, [r3, #0]
  405c80:	9306      	str	r3, [sp, #24]
  405c82:	f1b9 0f0e 	cmp.w	r9, #14
  405c86:	f200 80ee 	bhi.w	405e66 <_dtoa_r+0x446>
  405c8a:	2e00      	cmp	r6, #0
  405c8c:	f000 80eb 	beq.w	405e66 <_dtoa_r+0x446>
  405c90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405c94:	f1bb 0f00 	cmp.w	fp, #0
  405c98:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  405c9c:	dd77      	ble.n	405d8e <_dtoa_r+0x36e>
  405c9e:	4a25      	ldr	r2, [pc, #148]	; (405d34 <_dtoa_r+0x314>)
  405ca0:	f00b 030f 	and.w	r3, fp, #15
  405ca4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  405ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
  405cac:	ea4f 162b 	mov.w	r6, fp, asr #4
  405cb0:	06f0      	lsls	r0, r6, #27
  405cb2:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  405cb6:	d55a      	bpl.n	405d6e <_dtoa_r+0x34e>
  405cb8:	4b1f      	ldr	r3, [pc, #124]	; (405d38 <_dtoa_r+0x318>)
  405cba:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  405cbe:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  405cc2:	f7fe feb5 	bl	404a30 <__aeabi_ddiv>
  405cc6:	e9cd 0102 	strd	r0, r1, [sp, #8]
  405cca:	f006 060f 	and.w	r6, r6, #15
  405cce:	2503      	movs	r5, #3
  405cd0:	4f19      	ldr	r7, [pc, #100]	; (405d38 <_dtoa_r+0x318>)
  405cd2:	2e00      	cmp	r6, #0
  405cd4:	d14d      	bne.n	405d72 <_dtoa_r+0x352>
  405cd6:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  405cda:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405cde:	f7fe fea7 	bl	404a30 <__aeabi_ddiv>
  405ce2:	e9cd 0102 	strd	r0, r1, [sp, #8]
  405ce6:	e06c      	b.n	405dc2 <_dtoa_r+0x3a2>
  405ce8:	2301      	movs	r3, #1
  405cea:	9309      	str	r3, [sp, #36]	; 0x24
  405cec:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  405cee:	445b      	add	r3, fp
  405cf0:	f103 0901 	add.w	r9, r3, #1
  405cf4:	9304      	str	r3, [sp, #16]
  405cf6:	464b      	mov	r3, r9
  405cf8:	2b01      	cmp	r3, #1
  405cfa:	bfb8      	it	lt
  405cfc:	2301      	movlt	r3, #1
  405cfe:	e7b0      	b.n	405c62 <_dtoa_r+0x242>
  405d00:	2300      	movs	r3, #0
  405d02:	e7a8      	b.n	405c56 <_dtoa_r+0x236>
  405d04:	2300      	movs	r3, #0
  405d06:	e7f0      	b.n	405cea <_dtoa_r+0x2ca>
  405d08:	636f4361 	.word	0x636f4361
  405d0c:	3fd287a7 	.word	0x3fd287a7
  405d10:	8b60c8b3 	.word	0x8b60c8b3
  405d14:	3fc68a28 	.word	0x3fc68a28
  405d18:	509f79fb 	.word	0x509f79fb
  405d1c:	3fd34413 	.word	0x3fd34413
  405d20:	7ff00000 	.word	0x7ff00000
  405d24:	00407db1 	.word	0x00407db1
  405d28:	00407da8 	.word	0x00407da8
  405d2c:	00407d85 	.word	0x00407d85
  405d30:	3ff80000 	.word	0x3ff80000
  405d34:	00407e40 	.word	0x00407e40
  405d38:	00407e18 	.word	0x00407e18
  405d3c:	2601      	movs	r6, #1
  405d3e:	2300      	movs	r3, #0
  405d40:	931e      	str	r3, [sp, #120]	; 0x78
  405d42:	9609      	str	r6, [sp, #36]	; 0x24
  405d44:	f04f 33ff 	mov.w	r3, #4294967295
  405d48:	9304      	str	r3, [sp, #16]
  405d4a:	4699      	mov	r9, r3
  405d4c:	2200      	movs	r2, #0
  405d4e:	2312      	movs	r3, #18
  405d50:	921f      	str	r2, [sp, #124]	; 0x7c
  405d52:	e786      	b.n	405c62 <_dtoa_r+0x242>
  405d54:	2301      	movs	r3, #1
  405d56:	9309      	str	r3, [sp, #36]	; 0x24
  405d58:	e7f4      	b.n	405d44 <_dtoa_r+0x324>
  405d5a:	2301      	movs	r3, #1
  405d5c:	9304      	str	r3, [sp, #16]
  405d5e:	4699      	mov	r9, r3
  405d60:	461a      	mov	r2, r3
  405d62:	e7f5      	b.n	405d50 <_dtoa_r+0x330>
  405d64:	686a      	ldr	r2, [r5, #4]
  405d66:	3201      	adds	r2, #1
  405d68:	606a      	str	r2, [r5, #4]
  405d6a:	0049      	lsls	r1, r1, #1
  405d6c:	e77d      	b.n	405c6a <_dtoa_r+0x24a>
  405d6e:	2502      	movs	r5, #2
  405d70:	e7ae      	b.n	405cd0 <_dtoa_r+0x2b0>
  405d72:	07f1      	lsls	r1, r6, #31
  405d74:	d508      	bpl.n	405d88 <_dtoa_r+0x368>
  405d76:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  405d7a:	e9d7 2300 	ldrd	r2, r3, [r7]
  405d7e:	f7fe fd2d 	bl	4047dc <__aeabi_dmul>
  405d82:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  405d86:	3501      	adds	r5, #1
  405d88:	1076      	asrs	r6, r6, #1
  405d8a:	3708      	adds	r7, #8
  405d8c:	e7a1      	b.n	405cd2 <_dtoa_r+0x2b2>
  405d8e:	f000 80a5 	beq.w	405edc <_dtoa_r+0x4bc>
  405d92:	f1cb 0600 	rsb	r6, fp, #0
  405d96:	4ba3      	ldr	r3, [pc, #652]	; (406024 <_dtoa_r+0x604>)
  405d98:	4fa3      	ldr	r7, [pc, #652]	; (406028 <_dtoa_r+0x608>)
  405d9a:	f006 020f 	and.w	r2, r6, #15
  405d9e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405da2:	e9d3 2300 	ldrd	r2, r3, [r3]
  405da6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  405daa:	f7fe fd17 	bl	4047dc <__aeabi_dmul>
  405dae:	e9cd 0102 	strd	r0, r1, [sp, #8]
  405db2:	1136      	asrs	r6, r6, #4
  405db4:	2300      	movs	r3, #0
  405db6:	2502      	movs	r5, #2
  405db8:	2e00      	cmp	r6, #0
  405dba:	f040 8084 	bne.w	405ec6 <_dtoa_r+0x4a6>
  405dbe:	2b00      	cmp	r3, #0
  405dc0:	d18f      	bne.n	405ce2 <_dtoa_r+0x2c2>
  405dc2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405dc4:	2b00      	cmp	r3, #0
  405dc6:	f000 808b 	beq.w	405ee0 <_dtoa_r+0x4c0>
  405dca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405dce:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  405dd2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  405dd6:	2200      	movs	r2, #0
  405dd8:	4b94      	ldr	r3, [pc, #592]	; (40602c <_dtoa_r+0x60c>)
  405dda:	f7fe ff71 	bl	404cc0 <__aeabi_dcmplt>
  405dde:	2800      	cmp	r0, #0
  405de0:	d07e      	beq.n	405ee0 <_dtoa_r+0x4c0>
  405de2:	f1b9 0f00 	cmp.w	r9, #0
  405de6:	d07b      	beq.n	405ee0 <_dtoa_r+0x4c0>
  405de8:	9b04      	ldr	r3, [sp, #16]
  405dea:	2b00      	cmp	r3, #0
  405dec:	dd37      	ble.n	405e5e <_dtoa_r+0x43e>
  405dee:	2200      	movs	r2, #0
  405df0:	4b8f      	ldr	r3, [pc, #572]	; (406030 <_dtoa_r+0x610>)
  405df2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  405df6:	f7fe fcf1 	bl	4047dc <__aeabi_dmul>
  405dfa:	e9cd 0102 	strd	r0, r1, [sp, #8]
  405dfe:	9e04      	ldr	r6, [sp, #16]
  405e00:	f10b 37ff 	add.w	r7, fp, #4294967295
  405e04:	3501      	adds	r5, #1
  405e06:	4628      	mov	r0, r5
  405e08:	f7fe fc82 	bl	404710 <__aeabi_i2d>
  405e0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405e10:	f7fe fce4 	bl	4047dc <__aeabi_dmul>
  405e14:	4b87      	ldr	r3, [pc, #540]	; (406034 <_dtoa_r+0x614>)
  405e16:	2200      	movs	r2, #0
  405e18:	f7fe fb2e 	bl	404478 <__adddf3>
  405e1c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  405e20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405e22:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
  405e26:	950b      	str	r5, [sp, #44]	; 0x2c
  405e28:	2e00      	cmp	r6, #0
  405e2a:	d15c      	bne.n	405ee6 <_dtoa_r+0x4c6>
  405e2c:	2200      	movs	r2, #0
  405e2e:	4b82      	ldr	r3, [pc, #520]	; (406038 <_dtoa_r+0x618>)
  405e30:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405e34:	f7fe fb1e 	bl	404474 <__aeabi_dsub>
  405e38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405e3a:	462b      	mov	r3, r5
  405e3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  405e40:	f7fe ff5c 	bl	404cfc <__aeabi_dcmpgt>
  405e44:	2800      	cmp	r0, #0
  405e46:	f040 82f7 	bne.w	406438 <_dtoa_r+0xa18>
  405e4a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405e4c:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
  405e50:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405e54:	f7fe ff34 	bl	404cc0 <__aeabi_dcmplt>
  405e58:	2800      	cmp	r0, #0
  405e5a:	f040 82eb 	bne.w	406434 <_dtoa_r+0xa14>
  405e5e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  405e62:	e9cd 2302 	strd	r2, r3, [sp, #8]
  405e66:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405e68:	2b00      	cmp	r3, #0
  405e6a:	f2c0 8151 	blt.w	406110 <_dtoa_r+0x6f0>
  405e6e:	f1bb 0f0e 	cmp.w	fp, #14
  405e72:	f300 814d 	bgt.w	406110 <_dtoa_r+0x6f0>
  405e76:	4b6b      	ldr	r3, [pc, #428]	; (406024 <_dtoa_r+0x604>)
  405e78:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
  405e7c:	e9d3 2300 	ldrd	r2, r3, [r3]
  405e80:	e9cd 2304 	strd	r2, r3, [sp, #16]
  405e84:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  405e86:	2b00      	cmp	r3, #0
  405e88:	f280 80da 	bge.w	406040 <_dtoa_r+0x620>
  405e8c:	f1b9 0f00 	cmp.w	r9, #0
  405e90:	f300 80d6 	bgt.w	406040 <_dtoa_r+0x620>
  405e94:	f040 82cd 	bne.w	406432 <_dtoa_r+0xa12>
  405e98:	2200      	movs	r2, #0
  405e9a:	4b67      	ldr	r3, [pc, #412]	; (406038 <_dtoa_r+0x618>)
  405e9c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  405ea0:	f7fe fc9c 	bl	4047dc <__aeabi_dmul>
  405ea4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405ea8:	f7fe ff1e 	bl	404ce8 <__aeabi_dcmpge>
  405eac:	464e      	mov	r6, r9
  405eae:	464f      	mov	r7, r9
  405eb0:	2800      	cmp	r0, #0
  405eb2:	f040 82a4 	bne.w	4063fe <_dtoa_r+0x9de>
  405eb6:	9b06      	ldr	r3, [sp, #24]
  405eb8:	9a06      	ldr	r2, [sp, #24]
  405eba:	1c5d      	adds	r5, r3, #1
  405ebc:	2331      	movs	r3, #49	; 0x31
  405ebe:	7013      	strb	r3, [r2, #0]
  405ec0:	f10b 0b01 	add.w	fp, fp, #1
  405ec4:	e29f      	b.n	406406 <_dtoa_r+0x9e6>
  405ec6:	07f2      	lsls	r2, r6, #31
  405ec8:	d505      	bpl.n	405ed6 <_dtoa_r+0x4b6>
  405eca:	e9d7 2300 	ldrd	r2, r3, [r7]
  405ece:	f7fe fc85 	bl	4047dc <__aeabi_dmul>
  405ed2:	3501      	adds	r5, #1
  405ed4:	2301      	movs	r3, #1
  405ed6:	1076      	asrs	r6, r6, #1
  405ed8:	3708      	adds	r7, #8
  405eda:	e76d      	b.n	405db8 <_dtoa_r+0x398>
  405edc:	2502      	movs	r5, #2
  405ede:	e770      	b.n	405dc2 <_dtoa_r+0x3a2>
  405ee0:	465f      	mov	r7, fp
  405ee2:	464e      	mov	r6, r9
  405ee4:	e78f      	b.n	405e06 <_dtoa_r+0x3e6>
  405ee6:	9a06      	ldr	r2, [sp, #24]
  405ee8:	4b4e      	ldr	r3, [pc, #312]	; (406024 <_dtoa_r+0x604>)
  405eea:	4432      	add	r2, r6
  405eec:	9211      	str	r2, [sp, #68]	; 0x44
  405eee:	9a09      	ldr	r2, [sp, #36]	; 0x24
  405ef0:	1e71      	subs	r1, r6, #1
  405ef2:	2a00      	cmp	r2, #0
  405ef4:	d048      	beq.n	405f88 <_dtoa_r+0x568>
  405ef6:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
  405efa:	e9d3 2300 	ldrd	r2, r3, [r3]
  405efe:	2000      	movs	r0, #0
  405f00:	494e      	ldr	r1, [pc, #312]	; (40603c <_dtoa_r+0x61c>)
  405f02:	f7fe fd95 	bl	404a30 <__aeabi_ddiv>
  405f06:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  405f0a:	f7fe fab3 	bl	404474 <__aeabi_dsub>
  405f0e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  405f12:	9d06      	ldr	r5, [sp, #24]
  405f14:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405f18:	f7fe ff10 	bl	404d3c <__aeabi_d2iz>
  405f1c:	4606      	mov	r6, r0
  405f1e:	f7fe fbf7 	bl	404710 <__aeabi_i2d>
  405f22:	4602      	mov	r2, r0
  405f24:	460b      	mov	r3, r1
  405f26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405f2a:	f7fe faa3 	bl	404474 <__aeabi_dsub>
  405f2e:	3630      	adds	r6, #48	; 0x30
  405f30:	f805 6b01 	strb.w	r6, [r5], #1
  405f34:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  405f38:	e9cd 0102 	strd	r0, r1, [sp, #8]
  405f3c:	f7fe fec0 	bl	404cc0 <__aeabi_dcmplt>
  405f40:	2800      	cmp	r0, #0
  405f42:	d165      	bne.n	406010 <_dtoa_r+0x5f0>
  405f44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405f48:	2000      	movs	r0, #0
  405f4a:	4938      	ldr	r1, [pc, #224]	; (40602c <_dtoa_r+0x60c>)
  405f4c:	f7fe fa92 	bl	404474 <__aeabi_dsub>
  405f50:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  405f54:	f7fe feb4 	bl	404cc0 <__aeabi_dcmplt>
  405f58:	2800      	cmp	r0, #0
  405f5a:	f040 80b9 	bne.w	4060d0 <_dtoa_r+0x6b0>
  405f5e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405f60:	429d      	cmp	r5, r3
  405f62:	f43f af7c 	beq.w	405e5e <_dtoa_r+0x43e>
  405f66:	2200      	movs	r2, #0
  405f68:	4b31      	ldr	r3, [pc, #196]	; (406030 <_dtoa_r+0x610>)
  405f6a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  405f6e:	f7fe fc35 	bl	4047dc <__aeabi_dmul>
  405f72:	2200      	movs	r2, #0
  405f74:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  405f78:	4b2d      	ldr	r3, [pc, #180]	; (406030 <_dtoa_r+0x610>)
  405f7a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405f7e:	f7fe fc2d 	bl	4047dc <__aeabi_dmul>
  405f82:	e9cd 0102 	strd	r0, r1, [sp, #8]
  405f86:	e7c5      	b.n	405f14 <_dtoa_r+0x4f4>
  405f88:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
  405f8c:	e9d1 0100 	ldrd	r0, r1, [r1]
  405f90:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  405f94:	f7fe fc22 	bl	4047dc <__aeabi_dmul>
  405f98:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  405f9c:	9d06      	ldr	r5, [sp, #24]
  405f9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405fa2:	f7fe fecb 	bl	404d3c <__aeabi_d2iz>
  405fa6:	4606      	mov	r6, r0
  405fa8:	f7fe fbb2 	bl	404710 <__aeabi_i2d>
  405fac:	3630      	adds	r6, #48	; 0x30
  405fae:	4602      	mov	r2, r0
  405fb0:	460b      	mov	r3, r1
  405fb2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405fb6:	f7fe fa5d 	bl	404474 <__aeabi_dsub>
  405fba:	f805 6b01 	strb.w	r6, [r5], #1
  405fbe:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405fc0:	42ab      	cmp	r3, r5
  405fc2:	e9cd 0102 	strd	r0, r1, [sp, #8]
  405fc6:	f04f 0200 	mov.w	r2, #0
  405fca:	d125      	bne.n	406018 <_dtoa_r+0x5f8>
  405fcc:	4b1b      	ldr	r3, [pc, #108]	; (40603c <_dtoa_r+0x61c>)
  405fce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  405fd2:	f7fe fa51 	bl	404478 <__adddf3>
  405fd6:	4602      	mov	r2, r0
  405fd8:	460b      	mov	r3, r1
  405fda:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405fde:	f7fe fe8d 	bl	404cfc <__aeabi_dcmpgt>
  405fe2:	2800      	cmp	r0, #0
  405fe4:	d174      	bne.n	4060d0 <_dtoa_r+0x6b0>
  405fe6:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  405fea:	2000      	movs	r0, #0
  405fec:	4913      	ldr	r1, [pc, #76]	; (40603c <_dtoa_r+0x61c>)
  405fee:	f7fe fa41 	bl	404474 <__aeabi_dsub>
  405ff2:	4602      	mov	r2, r0
  405ff4:	460b      	mov	r3, r1
  405ff6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405ffa:	f7fe fe61 	bl	404cc0 <__aeabi_dcmplt>
  405ffe:	2800      	cmp	r0, #0
  406000:	f43f af2d 	beq.w	405e5e <_dtoa_r+0x43e>
  406004:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  406008:	2b30      	cmp	r3, #48	; 0x30
  40600a:	f105 32ff 	add.w	r2, r5, #4294967295
  40600e:	d001      	beq.n	406014 <_dtoa_r+0x5f4>
  406010:	46bb      	mov	fp, r7
  406012:	e04c      	b.n	4060ae <_dtoa_r+0x68e>
  406014:	4615      	mov	r5, r2
  406016:	e7f5      	b.n	406004 <_dtoa_r+0x5e4>
  406018:	4b05      	ldr	r3, [pc, #20]	; (406030 <_dtoa_r+0x610>)
  40601a:	f7fe fbdf 	bl	4047dc <__aeabi_dmul>
  40601e:	e9cd 0102 	strd	r0, r1, [sp, #8]
  406022:	e7bc      	b.n	405f9e <_dtoa_r+0x57e>
  406024:	00407e40 	.word	0x00407e40
  406028:	00407e18 	.word	0x00407e18
  40602c:	3ff00000 	.word	0x3ff00000
  406030:	40240000 	.word	0x40240000
  406034:	401c0000 	.word	0x401c0000
  406038:	40140000 	.word	0x40140000
  40603c:	3fe00000 	.word	0x3fe00000
  406040:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  406044:	9d06      	ldr	r5, [sp, #24]
  406046:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40604a:	4630      	mov	r0, r6
  40604c:	4639      	mov	r1, r7
  40604e:	f7fe fcef 	bl	404a30 <__aeabi_ddiv>
  406052:	f7fe fe73 	bl	404d3c <__aeabi_d2iz>
  406056:	4680      	mov	r8, r0
  406058:	f7fe fb5a 	bl	404710 <__aeabi_i2d>
  40605c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  406060:	f7fe fbbc 	bl	4047dc <__aeabi_dmul>
  406064:	4602      	mov	r2, r0
  406066:	460b      	mov	r3, r1
  406068:	4630      	mov	r0, r6
  40606a:	4639      	mov	r1, r7
  40606c:	f108 0630 	add.w	r6, r8, #48	; 0x30
  406070:	f7fe fa00 	bl	404474 <__aeabi_dsub>
  406074:	f805 6b01 	strb.w	r6, [r5], #1
  406078:	9e06      	ldr	r6, [sp, #24]
  40607a:	1bae      	subs	r6, r5, r6
  40607c:	45b1      	cmp	r9, r6
  40607e:	4602      	mov	r2, r0
  406080:	460b      	mov	r3, r1
  406082:	d138      	bne.n	4060f6 <_dtoa_r+0x6d6>
  406084:	f7fe f9f8 	bl	404478 <__adddf3>
  406088:	4606      	mov	r6, r0
  40608a:	460f      	mov	r7, r1
  40608c:	4602      	mov	r2, r0
  40608e:	460b      	mov	r3, r1
  406090:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  406094:	f7fe fe14 	bl	404cc0 <__aeabi_dcmplt>
  406098:	b9c8      	cbnz	r0, 4060ce <_dtoa_r+0x6ae>
  40609a:	4632      	mov	r2, r6
  40609c:	463b      	mov	r3, r7
  40609e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4060a2:	f7fe fe03 	bl	404cac <__aeabi_dcmpeq>
  4060a6:	b110      	cbz	r0, 4060ae <_dtoa_r+0x68e>
  4060a8:	f018 0f01 	tst.w	r8, #1
  4060ac:	d10f      	bne.n	4060ce <_dtoa_r+0x6ae>
  4060ae:	4651      	mov	r1, sl
  4060b0:	4620      	mov	r0, r4
  4060b2:	f000 fd01 	bl	406ab8 <_Bfree>
  4060b6:	2300      	movs	r3, #0
  4060b8:	9a20      	ldr	r2, [sp, #128]	; 0x80
  4060ba:	702b      	strb	r3, [r5, #0]
  4060bc:	f10b 0301 	add.w	r3, fp, #1
  4060c0:	6013      	str	r3, [r2, #0]
  4060c2:	9b22      	ldr	r3, [sp, #136]	; 0x88
  4060c4:	2b00      	cmp	r3, #0
  4060c6:	f43f acf0 	beq.w	405aaa <_dtoa_r+0x8a>
  4060ca:	601d      	str	r5, [r3, #0]
  4060cc:	e4ed      	b.n	405aaa <_dtoa_r+0x8a>
  4060ce:	465f      	mov	r7, fp
  4060d0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  4060d4:	2a39      	cmp	r2, #57	; 0x39
  4060d6:	f105 33ff 	add.w	r3, r5, #4294967295
  4060da:	d106      	bne.n	4060ea <_dtoa_r+0x6ca>
  4060dc:	9a06      	ldr	r2, [sp, #24]
  4060de:	429a      	cmp	r2, r3
  4060e0:	d107      	bne.n	4060f2 <_dtoa_r+0x6d2>
  4060e2:	2330      	movs	r3, #48	; 0x30
  4060e4:	7013      	strb	r3, [r2, #0]
  4060e6:	3701      	adds	r7, #1
  4060e8:	4613      	mov	r3, r2
  4060ea:	781a      	ldrb	r2, [r3, #0]
  4060ec:	3201      	adds	r2, #1
  4060ee:	701a      	strb	r2, [r3, #0]
  4060f0:	e78e      	b.n	406010 <_dtoa_r+0x5f0>
  4060f2:	461d      	mov	r5, r3
  4060f4:	e7ec      	b.n	4060d0 <_dtoa_r+0x6b0>
  4060f6:	2200      	movs	r2, #0
  4060f8:	4bb4      	ldr	r3, [pc, #720]	; (4063cc <_dtoa_r+0x9ac>)
  4060fa:	f7fe fb6f 	bl	4047dc <__aeabi_dmul>
  4060fe:	2200      	movs	r2, #0
  406100:	2300      	movs	r3, #0
  406102:	4606      	mov	r6, r0
  406104:	460f      	mov	r7, r1
  406106:	f7fe fdd1 	bl	404cac <__aeabi_dcmpeq>
  40610a:	2800      	cmp	r0, #0
  40610c:	d09b      	beq.n	406046 <_dtoa_r+0x626>
  40610e:	e7ce      	b.n	4060ae <_dtoa_r+0x68e>
  406110:	9a09      	ldr	r2, [sp, #36]	; 0x24
  406112:	2a00      	cmp	r2, #0
  406114:	f000 8129 	beq.w	40636a <_dtoa_r+0x94a>
  406118:	9a1e      	ldr	r2, [sp, #120]	; 0x78
  40611a:	2a01      	cmp	r2, #1
  40611c:	f300 810e 	bgt.w	40633c <_dtoa_r+0x91c>
  406120:	9a10      	ldr	r2, [sp, #64]	; 0x40
  406122:	2a00      	cmp	r2, #0
  406124:	f000 8106 	beq.w	406334 <_dtoa_r+0x914>
  406128:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40612c:	9e08      	ldr	r6, [sp, #32]
  40612e:	4645      	mov	r5, r8
  406130:	9a07      	ldr	r2, [sp, #28]
  406132:	2101      	movs	r1, #1
  406134:	441a      	add	r2, r3
  406136:	4620      	mov	r0, r4
  406138:	4498      	add	r8, r3
  40613a:	9207      	str	r2, [sp, #28]
  40613c:	f000 fd5c 	bl	406bf8 <__i2b>
  406140:	4607      	mov	r7, r0
  406142:	2d00      	cmp	r5, #0
  406144:	dd0b      	ble.n	40615e <_dtoa_r+0x73e>
  406146:	9b07      	ldr	r3, [sp, #28]
  406148:	2b00      	cmp	r3, #0
  40614a:	dd08      	ble.n	40615e <_dtoa_r+0x73e>
  40614c:	42ab      	cmp	r3, r5
  40614e:	9a07      	ldr	r2, [sp, #28]
  406150:	bfa8      	it	ge
  406152:	462b      	movge	r3, r5
  406154:	eba8 0803 	sub.w	r8, r8, r3
  406158:	1aed      	subs	r5, r5, r3
  40615a:	1ad3      	subs	r3, r2, r3
  40615c:	9307      	str	r3, [sp, #28]
  40615e:	9b08      	ldr	r3, [sp, #32]
  406160:	b1fb      	cbz	r3, 4061a2 <_dtoa_r+0x782>
  406162:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406164:	2b00      	cmp	r3, #0
  406166:	f000 8104 	beq.w	406372 <_dtoa_r+0x952>
  40616a:	2e00      	cmp	r6, #0
  40616c:	dd11      	ble.n	406192 <_dtoa_r+0x772>
  40616e:	4639      	mov	r1, r7
  406170:	4632      	mov	r2, r6
  406172:	4620      	mov	r0, r4
  406174:	f000 fdd6 	bl	406d24 <__pow5mult>
  406178:	4652      	mov	r2, sl
  40617a:	4601      	mov	r1, r0
  40617c:	4607      	mov	r7, r0
  40617e:	4620      	mov	r0, r4
  406180:	f000 fd43 	bl	406c0a <__multiply>
  406184:	4651      	mov	r1, sl
  406186:	900a      	str	r0, [sp, #40]	; 0x28
  406188:	4620      	mov	r0, r4
  40618a:	f000 fc95 	bl	406ab8 <_Bfree>
  40618e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406190:	469a      	mov	sl, r3
  406192:	9b08      	ldr	r3, [sp, #32]
  406194:	1b9a      	subs	r2, r3, r6
  406196:	d004      	beq.n	4061a2 <_dtoa_r+0x782>
  406198:	4651      	mov	r1, sl
  40619a:	4620      	mov	r0, r4
  40619c:	f000 fdc2 	bl	406d24 <__pow5mult>
  4061a0:	4682      	mov	sl, r0
  4061a2:	2101      	movs	r1, #1
  4061a4:	4620      	mov	r0, r4
  4061a6:	f000 fd27 	bl	406bf8 <__i2b>
  4061aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4061ac:	2b00      	cmp	r3, #0
  4061ae:	4606      	mov	r6, r0
  4061b0:	f340 80e1 	ble.w	406376 <_dtoa_r+0x956>
  4061b4:	461a      	mov	r2, r3
  4061b6:	4601      	mov	r1, r0
  4061b8:	4620      	mov	r0, r4
  4061ba:	f000 fdb3 	bl	406d24 <__pow5mult>
  4061be:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  4061c0:	2b01      	cmp	r3, #1
  4061c2:	4606      	mov	r6, r0
  4061c4:	f340 80da 	ble.w	40637c <_dtoa_r+0x95c>
  4061c8:	2300      	movs	r3, #0
  4061ca:	9308      	str	r3, [sp, #32]
  4061cc:	6933      	ldr	r3, [r6, #16]
  4061ce:	eb06 0383 	add.w	r3, r6, r3, lsl #2
  4061d2:	6918      	ldr	r0, [r3, #16]
  4061d4:	f000 fcc2 	bl	406b5c <__hi0bits>
  4061d8:	f1c0 0020 	rsb	r0, r0, #32
  4061dc:	9b07      	ldr	r3, [sp, #28]
  4061de:	4418      	add	r0, r3
  4061e0:	f010 001f 	ands.w	r0, r0, #31
  4061e4:	f000 80f0 	beq.w	4063c8 <_dtoa_r+0x9a8>
  4061e8:	f1c0 0320 	rsb	r3, r0, #32
  4061ec:	2b04      	cmp	r3, #4
  4061ee:	f340 80e2 	ble.w	4063b6 <_dtoa_r+0x996>
  4061f2:	9b07      	ldr	r3, [sp, #28]
  4061f4:	f1c0 001c 	rsb	r0, r0, #28
  4061f8:	4480      	add	r8, r0
  4061fa:	4405      	add	r5, r0
  4061fc:	4403      	add	r3, r0
  4061fe:	9307      	str	r3, [sp, #28]
  406200:	f1b8 0f00 	cmp.w	r8, #0
  406204:	dd05      	ble.n	406212 <_dtoa_r+0x7f2>
  406206:	4651      	mov	r1, sl
  406208:	4642      	mov	r2, r8
  40620a:	4620      	mov	r0, r4
  40620c:	f000 fdd8 	bl	406dc0 <__lshift>
  406210:	4682      	mov	sl, r0
  406212:	9b07      	ldr	r3, [sp, #28]
  406214:	2b00      	cmp	r3, #0
  406216:	dd05      	ble.n	406224 <_dtoa_r+0x804>
  406218:	4631      	mov	r1, r6
  40621a:	461a      	mov	r2, r3
  40621c:	4620      	mov	r0, r4
  40621e:	f000 fdcf 	bl	406dc0 <__lshift>
  406222:	4606      	mov	r6, r0
  406224:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406226:	2b00      	cmp	r3, #0
  406228:	f000 80d2 	beq.w	4063d0 <_dtoa_r+0x9b0>
  40622c:	4631      	mov	r1, r6
  40622e:	4650      	mov	r0, sl
  406230:	f000 fe17 	bl	406e62 <__mcmp>
  406234:	2800      	cmp	r0, #0
  406236:	f280 80cb 	bge.w	4063d0 <_dtoa_r+0x9b0>
  40623a:	2300      	movs	r3, #0
  40623c:	4651      	mov	r1, sl
  40623e:	220a      	movs	r2, #10
  406240:	4620      	mov	r0, r4
  406242:	f000 fc50 	bl	406ae6 <__multadd>
  406246:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406248:	f10b 3bff 	add.w	fp, fp, #4294967295
  40624c:	4682      	mov	sl, r0
  40624e:	2b00      	cmp	r3, #0
  406250:	f000 81aa 	beq.w	4065a8 <_dtoa_r+0xb88>
  406254:	2300      	movs	r3, #0
  406256:	4639      	mov	r1, r7
  406258:	220a      	movs	r2, #10
  40625a:	4620      	mov	r0, r4
  40625c:	f000 fc43 	bl	406ae6 <__multadd>
  406260:	9b04      	ldr	r3, [sp, #16]
  406262:	2b00      	cmp	r3, #0
  406264:	4607      	mov	r7, r0
  406266:	dc03      	bgt.n	406270 <_dtoa_r+0x850>
  406268:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  40626a:	2b02      	cmp	r3, #2
  40626c:	f300 80b8 	bgt.w	4063e0 <_dtoa_r+0x9c0>
  406270:	2d00      	cmp	r5, #0
  406272:	dd05      	ble.n	406280 <_dtoa_r+0x860>
  406274:	4639      	mov	r1, r7
  406276:	462a      	mov	r2, r5
  406278:	4620      	mov	r0, r4
  40627a:	f000 fda1 	bl	406dc0 <__lshift>
  40627e:	4607      	mov	r7, r0
  406280:	9b08      	ldr	r3, [sp, #32]
  406282:	2b00      	cmp	r3, #0
  406284:	f000 8110 	beq.w	4064a8 <_dtoa_r+0xa88>
  406288:	6879      	ldr	r1, [r7, #4]
  40628a:	4620      	mov	r0, r4
  40628c:	f000 fbe0 	bl	406a50 <_Balloc>
  406290:	693a      	ldr	r2, [r7, #16]
  406292:	3202      	adds	r2, #2
  406294:	4605      	mov	r5, r0
  406296:	0092      	lsls	r2, r2, #2
  406298:	f107 010c 	add.w	r1, r7, #12
  40629c:	300c      	adds	r0, #12
  40629e:	f7fe fde9 	bl	404e74 <memcpy>
  4062a2:	2201      	movs	r2, #1
  4062a4:	4629      	mov	r1, r5
  4062a6:	4620      	mov	r0, r4
  4062a8:	f000 fd8a 	bl	406dc0 <__lshift>
  4062ac:	9b02      	ldr	r3, [sp, #8]
  4062ae:	f8dd 8018 	ldr.w	r8, [sp, #24]
  4062b2:	9707      	str	r7, [sp, #28]
  4062b4:	f003 0301 	and.w	r3, r3, #1
  4062b8:	4607      	mov	r7, r0
  4062ba:	9308      	str	r3, [sp, #32]
  4062bc:	4631      	mov	r1, r6
  4062be:	4650      	mov	r0, sl
  4062c0:	f7ff fb20 	bl	405904 <quorem>
  4062c4:	9907      	ldr	r1, [sp, #28]
  4062c6:	4605      	mov	r5, r0
  4062c8:	f100 0930 	add.w	r9, r0, #48	; 0x30
  4062cc:	4650      	mov	r0, sl
  4062ce:	f000 fdc8 	bl	406e62 <__mcmp>
  4062d2:	463a      	mov	r2, r7
  4062d4:	9002      	str	r0, [sp, #8]
  4062d6:	4631      	mov	r1, r6
  4062d8:	4620      	mov	r0, r4
  4062da:	f000 fddc 	bl	406e96 <__mdiff>
  4062de:	68c3      	ldr	r3, [r0, #12]
  4062e0:	4602      	mov	r2, r0
  4062e2:	2b00      	cmp	r3, #0
  4062e4:	f040 80e2 	bne.w	4064ac <_dtoa_r+0xa8c>
  4062e8:	4601      	mov	r1, r0
  4062ea:	9009      	str	r0, [sp, #36]	; 0x24
  4062ec:	4650      	mov	r0, sl
  4062ee:	f000 fdb8 	bl	406e62 <__mcmp>
  4062f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4062f4:	4603      	mov	r3, r0
  4062f6:	4611      	mov	r1, r2
  4062f8:	4620      	mov	r0, r4
  4062fa:	9309      	str	r3, [sp, #36]	; 0x24
  4062fc:	f000 fbdc 	bl	406ab8 <_Bfree>
  406300:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406302:	2b00      	cmp	r3, #0
  406304:	f040 80d4 	bne.w	4064b0 <_dtoa_r+0xa90>
  406308:	9a1e      	ldr	r2, [sp, #120]	; 0x78
  40630a:	2a00      	cmp	r2, #0
  40630c:	f040 80d0 	bne.w	4064b0 <_dtoa_r+0xa90>
  406310:	9a08      	ldr	r2, [sp, #32]
  406312:	2a00      	cmp	r2, #0
  406314:	f040 80cc 	bne.w	4064b0 <_dtoa_r+0xa90>
  406318:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
  40631c:	f000 80e8 	beq.w	4064f0 <_dtoa_r+0xad0>
  406320:	9b02      	ldr	r3, [sp, #8]
  406322:	2b00      	cmp	r3, #0
  406324:	dd01      	ble.n	40632a <_dtoa_r+0x90a>
  406326:	f105 0931 	add.w	r9, r5, #49	; 0x31
  40632a:	f108 0501 	add.w	r5, r8, #1
  40632e:	f888 9000 	strb.w	r9, [r8]
  406332:	e06a      	b.n	40640a <_dtoa_r+0x9ea>
  406334:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406336:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40633a:	e6f7      	b.n	40612c <_dtoa_r+0x70c>
  40633c:	9b08      	ldr	r3, [sp, #32]
  40633e:	f109 36ff 	add.w	r6, r9, #4294967295
  406342:	42b3      	cmp	r3, r6
  406344:	bfbf      	itttt	lt
  406346:	9b08      	ldrlt	r3, [sp, #32]
  406348:	9608      	strlt	r6, [sp, #32]
  40634a:	1af2      	sublt	r2, r6, r3
  40634c:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
  40634e:	bfb7      	itett	lt
  406350:	189b      	addlt	r3, r3, r2
  406352:	1b9e      	subge	r6, r3, r6
  406354:	930c      	strlt	r3, [sp, #48]	; 0x30
  406356:	2600      	movlt	r6, #0
  406358:	f1b9 0f00 	cmp.w	r9, #0
  40635c:	bfb9      	ittee	lt
  40635e:	eba8 0509 	sublt.w	r5, r8, r9
  406362:	2300      	movlt	r3, #0
  406364:	4645      	movge	r5, r8
  406366:	464b      	movge	r3, r9
  406368:	e6e2      	b.n	406130 <_dtoa_r+0x710>
  40636a:	9e08      	ldr	r6, [sp, #32]
  40636c:	9f09      	ldr	r7, [sp, #36]	; 0x24
  40636e:	4645      	mov	r5, r8
  406370:	e6e7      	b.n	406142 <_dtoa_r+0x722>
  406372:	9a08      	ldr	r2, [sp, #32]
  406374:	e710      	b.n	406198 <_dtoa_r+0x778>
  406376:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  406378:	2b01      	cmp	r3, #1
  40637a:	dc18      	bgt.n	4063ae <_dtoa_r+0x98e>
  40637c:	9b02      	ldr	r3, [sp, #8]
  40637e:	b9b3      	cbnz	r3, 4063ae <_dtoa_r+0x98e>
  406380:	9b03      	ldr	r3, [sp, #12]
  406382:	f3c3 0313 	ubfx	r3, r3, #0, #20
  406386:	b9a3      	cbnz	r3, 4063b2 <_dtoa_r+0x992>
  406388:	9b03      	ldr	r3, [sp, #12]
  40638a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
  40638e:	0d1b      	lsrs	r3, r3, #20
  406390:	051b      	lsls	r3, r3, #20
  406392:	b12b      	cbz	r3, 4063a0 <_dtoa_r+0x980>
  406394:	9b07      	ldr	r3, [sp, #28]
  406396:	3301      	adds	r3, #1
  406398:	9307      	str	r3, [sp, #28]
  40639a:	f108 0801 	add.w	r8, r8, #1
  40639e:	2301      	movs	r3, #1
  4063a0:	9308      	str	r3, [sp, #32]
  4063a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4063a4:	2b00      	cmp	r3, #0
  4063a6:	f47f af11 	bne.w	4061cc <_dtoa_r+0x7ac>
  4063aa:	2001      	movs	r0, #1
  4063ac:	e716      	b.n	4061dc <_dtoa_r+0x7bc>
  4063ae:	2300      	movs	r3, #0
  4063b0:	e7f6      	b.n	4063a0 <_dtoa_r+0x980>
  4063b2:	9b02      	ldr	r3, [sp, #8]
  4063b4:	e7f4      	b.n	4063a0 <_dtoa_r+0x980>
  4063b6:	f43f af23 	beq.w	406200 <_dtoa_r+0x7e0>
  4063ba:	9a07      	ldr	r2, [sp, #28]
  4063bc:	331c      	adds	r3, #28
  4063be:	441a      	add	r2, r3
  4063c0:	4498      	add	r8, r3
  4063c2:	441d      	add	r5, r3
  4063c4:	4613      	mov	r3, r2
  4063c6:	e71a      	b.n	4061fe <_dtoa_r+0x7de>
  4063c8:	4603      	mov	r3, r0
  4063ca:	e7f6      	b.n	4063ba <_dtoa_r+0x99a>
  4063cc:	40240000 	.word	0x40240000
  4063d0:	f1b9 0f00 	cmp.w	r9, #0
  4063d4:	dc33      	bgt.n	40643e <_dtoa_r+0xa1e>
  4063d6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  4063d8:	2b02      	cmp	r3, #2
  4063da:	dd30      	ble.n	40643e <_dtoa_r+0xa1e>
  4063dc:	f8cd 9010 	str.w	r9, [sp, #16]
  4063e0:	9b04      	ldr	r3, [sp, #16]
  4063e2:	b963      	cbnz	r3, 4063fe <_dtoa_r+0x9de>
  4063e4:	4631      	mov	r1, r6
  4063e6:	2205      	movs	r2, #5
  4063e8:	4620      	mov	r0, r4
  4063ea:	f000 fb7c 	bl	406ae6 <__multadd>
  4063ee:	4601      	mov	r1, r0
  4063f0:	4606      	mov	r6, r0
  4063f2:	4650      	mov	r0, sl
  4063f4:	f000 fd35 	bl	406e62 <__mcmp>
  4063f8:	2800      	cmp	r0, #0
  4063fa:	f73f ad5c 	bgt.w	405eb6 <_dtoa_r+0x496>
  4063fe:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  406400:	9d06      	ldr	r5, [sp, #24]
  406402:	ea6f 0b03 	mvn.w	fp, r3
  406406:	2300      	movs	r3, #0
  406408:	9307      	str	r3, [sp, #28]
  40640a:	4631      	mov	r1, r6
  40640c:	4620      	mov	r0, r4
  40640e:	f000 fb53 	bl	406ab8 <_Bfree>
  406412:	2f00      	cmp	r7, #0
  406414:	f43f ae4b 	beq.w	4060ae <_dtoa_r+0x68e>
  406418:	9b07      	ldr	r3, [sp, #28]
  40641a:	b12b      	cbz	r3, 406428 <_dtoa_r+0xa08>
  40641c:	42bb      	cmp	r3, r7
  40641e:	d003      	beq.n	406428 <_dtoa_r+0xa08>
  406420:	4619      	mov	r1, r3
  406422:	4620      	mov	r0, r4
  406424:	f000 fb48 	bl	406ab8 <_Bfree>
  406428:	4639      	mov	r1, r7
  40642a:	4620      	mov	r0, r4
  40642c:	f000 fb44 	bl	406ab8 <_Bfree>
  406430:	e63d      	b.n	4060ae <_dtoa_r+0x68e>
  406432:	2600      	movs	r6, #0
  406434:	4637      	mov	r7, r6
  406436:	e7e2      	b.n	4063fe <_dtoa_r+0x9de>
  406438:	46bb      	mov	fp, r7
  40643a:	4637      	mov	r7, r6
  40643c:	e53b      	b.n	405eb6 <_dtoa_r+0x496>
  40643e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406440:	f8cd 9010 	str.w	r9, [sp, #16]
  406444:	2b00      	cmp	r3, #0
  406446:	f47f af13 	bne.w	406270 <_dtoa_r+0x850>
  40644a:	9d06      	ldr	r5, [sp, #24]
  40644c:	4631      	mov	r1, r6
  40644e:	4650      	mov	r0, sl
  406450:	f7ff fa58 	bl	405904 <quorem>
  406454:	f100 0930 	add.w	r9, r0, #48	; 0x30
  406458:	f805 9b01 	strb.w	r9, [r5], #1
  40645c:	9b06      	ldr	r3, [sp, #24]
  40645e:	9a04      	ldr	r2, [sp, #16]
  406460:	1aeb      	subs	r3, r5, r3
  406462:	429a      	cmp	r2, r3
  406464:	f300 8083 	bgt.w	40656e <_dtoa_r+0xb4e>
  406468:	9b06      	ldr	r3, [sp, #24]
  40646a:	2a01      	cmp	r2, #1
  40646c:	bfac      	ite	ge
  40646e:	189b      	addge	r3, r3, r2
  406470:	3301      	addlt	r3, #1
  406472:	4698      	mov	r8, r3
  406474:	2300      	movs	r3, #0
  406476:	9307      	str	r3, [sp, #28]
  406478:	4651      	mov	r1, sl
  40647a:	2201      	movs	r2, #1
  40647c:	4620      	mov	r0, r4
  40647e:	f000 fc9f 	bl	406dc0 <__lshift>
  406482:	4631      	mov	r1, r6
  406484:	4682      	mov	sl, r0
  406486:	f000 fcec 	bl	406e62 <__mcmp>
  40648a:	2800      	cmp	r0, #0
  40648c:	dc35      	bgt.n	4064fa <_dtoa_r+0xada>
  40648e:	d102      	bne.n	406496 <_dtoa_r+0xa76>
  406490:	f019 0f01 	tst.w	r9, #1
  406494:	d131      	bne.n	4064fa <_dtoa_r+0xada>
  406496:	4645      	mov	r5, r8
  406498:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40649c:	2b30      	cmp	r3, #48	; 0x30
  40649e:	f105 32ff 	add.w	r2, r5, #4294967295
  4064a2:	d1b2      	bne.n	40640a <_dtoa_r+0x9ea>
  4064a4:	4615      	mov	r5, r2
  4064a6:	e7f7      	b.n	406498 <_dtoa_r+0xa78>
  4064a8:	4638      	mov	r0, r7
  4064aa:	e6ff      	b.n	4062ac <_dtoa_r+0x88c>
  4064ac:	2301      	movs	r3, #1
  4064ae:	e722      	b.n	4062f6 <_dtoa_r+0x8d6>
  4064b0:	9a02      	ldr	r2, [sp, #8]
  4064b2:	2a00      	cmp	r2, #0
  4064b4:	db04      	blt.n	4064c0 <_dtoa_r+0xaa0>
  4064b6:	d129      	bne.n	40650c <_dtoa_r+0xaec>
  4064b8:	9a1e      	ldr	r2, [sp, #120]	; 0x78
  4064ba:	bb3a      	cbnz	r2, 40650c <_dtoa_r+0xaec>
  4064bc:	9a08      	ldr	r2, [sp, #32]
  4064be:	bb2a      	cbnz	r2, 40650c <_dtoa_r+0xaec>
  4064c0:	2b00      	cmp	r3, #0
  4064c2:	f77f af32 	ble.w	40632a <_dtoa_r+0x90a>
  4064c6:	4651      	mov	r1, sl
  4064c8:	2201      	movs	r2, #1
  4064ca:	4620      	mov	r0, r4
  4064cc:	f000 fc78 	bl	406dc0 <__lshift>
  4064d0:	4631      	mov	r1, r6
  4064d2:	4682      	mov	sl, r0
  4064d4:	f000 fcc5 	bl	406e62 <__mcmp>
  4064d8:	2800      	cmp	r0, #0
  4064da:	dc05      	bgt.n	4064e8 <_dtoa_r+0xac8>
  4064dc:	f47f af25 	bne.w	40632a <_dtoa_r+0x90a>
  4064e0:	f019 0f01 	tst.w	r9, #1
  4064e4:	f43f af21 	beq.w	40632a <_dtoa_r+0x90a>
  4064e8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
  4064ec:	f47f af1b 	bne.w	406326 <_dtoa_r+0x906>
  4064f0:	2339      	movs	r3, #57	; 0x39
  4064f2:	f888 3000 	strb.w	r3, [r8]
  4064f6:	f108 0801 	add.w	r8, r8, #1
  4064fa:	4645      	mov	r5, r8
  4064fc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  406500:	2b39      	cmp	r3, #57	; 0x39
  406502:	f105 32ff 	add.w	r2, r5, #4294967295
  406506:	d03a      	beq.n	40657e <_dtoa_r+0xb5e>
  406508:	3301      	adds	r3, #1
  40650a:	e03f      	b.n	40658c <_dtoa_r+0xb6c>
  40650c:	2b00      	cmp	r3, #0
  40650e:	f108 0501 	add.w	r5, r8, #1
  406512:	dd05      	ble.n	406520 <_dtoa_r+0xb00>
  406514:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
  406518:	d0ea      	beq.n	4064f0 <_dtoa_r+0xad0>
  40651a:	f109 0901 	add.w	r9, r9, #1
  40651e:	e706      	b.n	40632e <_dtoa_r+0x90e>
  406520:	9b06      	ldr	r3, [sp, #24]
  406522:	9a04      	ldr	r2, [sp, #16]
  406524:	f805 9c01 	strb.w	r9, [r5, #-1]
  406528:	1aeb      	subs	r3, r5, r3
  40652a:	4293      	cmp	r3, r2
  40652c:	46a8      	mov	r8, r5
  40652e:	d0a3      	beq.n	406478 <_dtoa_r+0xa58>
  406530:	4651      	mov	r1, sl
  406532:	2300      	movs	r3, #0
  406534:	220a      	movs	r2, #10
  406536:	4620      	mov	r0, r4
  406538:	f000 fad5 	bl	406ae6 <__multadd>
  40653c:	9b07      	ldr	r3, [sp, #28]
  40653e:	9907      	ldr	r1, [sp, #28]
  406540:	42bb      	cmp	r3, r7
  406542:	4682      	mov	sl, r0
  406544:	f04f 0300 	mov.w	r3, #0
  406548:	f04f 020a 	mov.w	r2, #10
  40654c:	4620      	mov	r0, r4
  40654e:	d104      	bne.n	40655a <_dtoa_r+0xb3a>
  406550:	f000 fac9 	bl	406ae6 <__multadd>
  406554:	9007      	str	r0, [sp, #28]
  406556:	4607      	mov	r7, r0
  406558:	e6b0      	b.n	4062bc <_dtoa_r+0x89c>
  40655a:	f000 fac4 	bl	406ae6 <__multadd>
  40655e:	2300      	movs	r3, #0
  406560:	9007      	str	r0, [sp, #28]
  406562:	220a      	movs	r2, #10
  406564:	4639      	mov	r1, r7
  406566:	4620      	mov	r0, r4
  406568:	f000 fabd 	bl	406ae6 <__multadd>
  40656c:	e7f3      	b.n	406556 <_dtoa_r+0xb36>
  40656e:	4651      	mov	r1, sl
  406570:	2300      	movs	r3, #0
  406572:	220a      	movs	r2, #10
  406574:	4620      	mov	r0, r4
  406576:	f000 fab6 	bl	406ae6 <__multadd>
  40657a:	4682      	mov	sl, r0
  40657c:	e766      	b.n	40644c <_dtoa_r+0xa2c>
  40657e:	9b06      	ldr	r3, [sp, #24]
  406580:	4293      	cmp	r3, r2
  406582:	d105      	bne.n	406590 <_dtoa_r+0xb70>
  406584:	9a06      	ldr	r2, [sp, #24]
  406586:	f10b 0b01 	add.w	fp, fp, #1
  40658a:	2331      	movs	r3, #49	; 0x31
  40658c:	7013      	strb	r3, [r2, #0]
  40658e:	e73c      	b.n	40640a <_dtoa_r+0x9ea>
  406590:	4615      	mov	r5, r2
  406592:	e7b3      	b.n	4064fc <_dtoa_r+0xadc>
  406594:	4b09      	ldr	r3, [pc, #36]	; (4065bc <_dtoa_r+0xb9c>)
  406596:	f7ff baa5 	b.w	405ae4 <_dtoa_r+0xc4>
  40659a:	9b22      	ldr	r3, [sp, #136]	; 0x88
  40659c:	2b00      	cmp	r3, #0
  40659e:	f47f aa7f 	bne.w	405aa0 <_dtoa_r+0x80>
  4065a2:	4b07      	ldr	r3, [pc, #28]	; (4065c0 <_dtoa_r+0xba0>)
  4065a4:	f7ff ba9e 	b.w	405ae4 <_dtoa_r+0xc4>
  4065a8:	9b04      	ldr	r3, [sp, #16]
  4065aa:	2b00      	cmp	r3, #0
  4065ac:	f73f af4d 	bgt.w	40644a <_dtoa_r+0xa2a>
  4065b0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  4065b2:	2b02      	cmp	r3, #2
  4065b4:	f77f af49 	ble.w	40644a <_dtoa_r+0xa2a>
  4065b8:	e712      	b.n	4063e0 <_dtoa_r+0x9c0>
  4065ba:	bf00      	nop
  4065bc:	00407d84 	.word	0x00407d84
  4065c0:	00407da8 	.word	0x00407da8

004065c4 <__sflush_r>:
  4065c4:	898a      	ldrh	r2, [r1, #12]
  4065c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4065ca:	4605      	mov	r5, r0
  4065cc:	0710      	lsls	r0, r2, #28
  4065ce:	460c      	mov	r4, r1
  4065d0:	d45a      	bmi.n	406688 <__sflush_r+0xc4>
  4065d2:	684b      	ldr	r3, [r1, #4]
  4065d4:	2b00      	cmp	r3, #0
  4065d6:	dc05      	bgt.n	4065e4 <__sflush_r+0x20>
  4065d8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
  4065da:	2b00      	cmp	r3, #0
  4065dc:	dc02      	bgt.n	4065e4 <__sflush_r+0x20>
  4065de:	2000      	movs	r0, #0
  4065e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4065e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
  4065e6:	2e00      	cmp	r6, #0
  4065e8:	d0f9      	beq.n	4065de <__sflush_r+0x1a>
  4065ea:	2300      	movs	r3, #0
  4065ec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
  4065f0:	682f      	ldr	r7, [r5, #0]
  4065f2:	602b      	str	r3, [r5, #0]
  4065f4:	d033      	beq.n	40665e <__sflush_r+0x9a>
  4065f6:	6d60      	ldr	r0, [r4, #84]	; 0x54
  4065f8:	89a3      	ldrh	r3, [r4, #12]
  4065fa:	075a      	lsls	r2, r3, #29
  4065fc:	d505      	bpl.n	40660a <__sflush_r+0x46>
  4065fe:	6863      	ldr	r3, [r4, #4]
  406600:	1ac0      	subs	r0, r0, r3
  406602:	6b63      	ldr	r3, [r4, #52]	; 0x34
  406604:	b10b      	cbz	r3, 40660a <__sflush_r+0x46>
  406606:	6c23      	ldr	r3, [r4, #64]	; 0x40
  406608:	1ac0      	subs	r0, r0, r3
  40660a:	2300      	movs	r3, #0
  40660c:	4602      	mov	r2, r0
  40660e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
  406610:	6a21      	ldr	r1, [r4, #32]
  406612:	4628      	mov	r0, r5
  406614:	47b0      	blx	r6
  406616:	1c43      	adds	r3, r0, #1
  406618:	89a3      	ldrh	r3, [r4, #12]
  40661a:	d106      	bne.n	40662a <__sflush_r+0x66>
  40661c:	6829      	ldr	r1, [r5, #0]
  40661e:	291d      	cmp	r1, #29
  406620:	d84b      	bhi.n	4066ba <__sflush_r+0xf6>
  406622:	4a2b      	ldr	r2, [pc, #172]	; (4066d0 <__sflush_r+0x10c>)
  406624:	40ca      	lsrs	r2, r1
  406626:	07d6      	lsls	r6, r2, #31
  406628:	d547      	bpl.n	4066ba <__sflush_r+0xf6>
  40662a:	2200      	movs	r2, #0
  40662c:	6062      	str	r2, [r4, #4]
  40662e:	04d9      	lsls	r1, r3, #19
  406630:	6922      	ldr	r2, [r4, #16]
  406632:	6022      	str	r2, [r4, #0]
  406634:	d504      	bpl.n	406640 <__sflush_r+0x7c>
  406636:	1c42      	adds	r2, r0, #1
  406638:	d101      	bne.n	40663e <__sflush_r+0x7a>
  40663a:	682b      	ldr	r3, [r5, #0]
  40663c:	b903      	cbnz	r3, 406640 <__sflush_r+0x7c>
  40663e:	6560      	str	r0, [r4, #84]	; 0x54
  406640:	6b61      	ldr	r1, [r4, #52]	; 0x34
  406642:	602f      	str	r7, [r5, #0]
  406644:	2900      	cmp	r1, #0
  406646:	d0ca      	beq.n	4065de <__sflush_r+0x1a>
  406648:	f104 0344 	add.w	r3, r4, #68	; 0x44
  40664c:	4299      	cmp	r1, r3
  40664e:	d002      	beq.n	406656 <__sflush_r+0x92>
  406650:	4628      	mov	r0, r5
  406652:	f000 fcdb 	bl	40700c <_free_r>
  406656:	2000      	movs	r0, #0
  406658:	6360      	str	r0, [r4, #52]	; 0x34
  40665a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40665e:	6a21      	ldr	r1, [r4, #32]
  406660:	2301      	movs	r3, #1
  406662:	4628      	mov	r0, r5
  406664:	47b0      	blx	r6
  406666:	1c41      	adds	r1, r0, #1
  406668:	d1c6      	bne.n	4065f8 <__sflush_r+0x34>
  40666a:	682b      	ldr	r3, [r5, #0]
  40666c:	2b00      	cmp	r3, #0
  40666e:	d0c3      	beq.n	4065f8 <__sflush_r+0x34>
  406670:	2b1d      	cmp	r3, #29
  406672:	d001      	beq.n	406678 <__sflush_r+0xb4>
  406674:	2b16      	cmp	r3, #22
  406676:	d101      	bne.n	40667c <__sflush_r+0xb8>
  406678:	602f      	str	r7, [r5, #0]
  40667a:	e7b0      	b.n	4065de <__sflush_r+0x1a>
  40667c:	89a3      	ldrh	r3, [r4, #12]
  40667e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406682:	81a3      	strh	r3, [r4, #12]
  406684:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406688:	690f      	ldr	r7, [r1, #16]
  40668a:	2f00      	cmp	r7, #0
  40668c:	d0a7      	beq.n	4065de <__sflush_r+0x1a>
  40668e:	0793      	lsls	r3, r2, #30
  406690:	680e      	ldr	r6, [r1, #0]
  406692:	bf08      	it	eq
  406694:	694b      	ldreq	r3, [r1, #20]
  406696:	600f      	str	r7, [r1, #0]
  406698:	bf18      	it	ne
  40669a:	2300      	movne	r3, #0
  40669c:	eba6 0807 	sub.w	r8, r6, r7
  4066a0:	608b      	str	r3, [r1, #8]
  4066a2:	f1b8 0f00 	cmp.w	r8, #0
  4066a6:	dd9a      	ble.n	4065de <__sflush_r+0x1a>
  4066a8:	4643      	mov	r3, r8
  4066aa:	463a      	mov	r2, r7
  4066ac:	6a21      	ldr	r1, [r4, #32]
  4066ae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  4066b0:	4628      	mov	r0, r5
  4066b2:	47b0      	blx	r6
  4066b4:	2800      	cmp	r0, #0
  4066b6:	dc07      	bgt.n	4066c8 <__sflush_r+0x104>
  4066b8:	89a3      	ldrh	r3, [r4, #12]
  4066ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4066be:	81a3      	strh	r3, [r4, #12]
  4066c0:	f04f 30ff 	mov.w	r0, #4294967295
  4066c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4066c8:	4407      	add	r7, r0
  4066ca:	eba8 0800 	sub.w	r8, r8, r0
  4066ce:	e7e8      	b.n	4066a2 <__sflush_r+0xde>
  4066d0:	20400001 	.word	0x20400001

004066d4 <_fflush_r>:
  4066d4:	b538      	push	{r3, r4, r5, lr}
  4066d6:	690b      	ldr	r3, [r1, #16]
  4066d8:	4605      	mov	r5, r0
  4066da:	460c      	mov	r4, r1
  4066dc:	b1db      	cbz	r3, 406716 <_fflush_r+0x42>
  4066de:	b118      	cbz	r0, 4066e8 <_fflush_r+0x14>
  4066e0:	6983      	ldr	r3, [r0, #24]
  4066e2:	b90b      	cbnz	r3, 4066e8 <_fflush_r+0x14>
  4066e4:	f000 f860 	bl	4067a8 <__sinit>
  4066e8:	4b0c      	ldr	r3, [pc, #48]	; (40671c <_fflush_r+0x48>)
  4066ea:	429c      	cmp	r4, r3
  4066ec:	d109      	bne.n	406702 <_fflush_r+0x2e>
  4066ee:	686c      	ldr	r4, [r5, #4]
  4066f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4066f4:	b17b      	cbz	r3, 406716 <_fflush_r+0x42>
  4066f6:	4621      	mov	r1, r4
  4066f8:	4628      	mov	r0, r5
  4066fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4066fe:	f7ff bf61 	b.w	4065c4 <__sflush_r>
  406702:	4b07      	ldr	r3, [pc, #28]	; (406720 <_fflush_r+0x4c>)
  406704:	429c      	cmp	r4, r3
  406706:	d101      	bne.n	40670c <_fflush_r+0x38>
  406708:	68ac      	ldr	r4, [r5, #8]
  40670a:	e7f1      	b.n	4066f0 <_fflush_r+0x1c>
  40670c:	4b05      	ldr	r3, [pc, #20]	; (406724 <_fflush_r+0x50>)
  40670e:	429c      	cmp	r4, r3
  406710:	bf08      	it	eq
  406712:	68ec      	ldreq	r4, [r5, #12]
  406714:	e7ec      	b.n	4066f0 <_fflush_r+0x1c>
  406716:	2000      	movs	r0, #0
  406718:	bd38      	pop	{r3, r4, r5, pc}
  40671a:	bf00      	nop
  40671c:	00407dd8 	.word	0x00407dd8
  406720:	00407df8 	.word	0x00407df8
  406724:	00407db8 	.word	0x00407db8

00406728 <_cleanup_r>:
  406728:	4901      	ldr	r1, [pc, #4]	; (406730 <_cleanup_r+0x8>)
  40672a:	f000 b8a9 	b.w	406880 <_fwalk_reent>
  40672e:	bf00      	nop
  406730:	004066d5 	.word	0x004066d5

00406734 <std.isra.0>:
  406734:	2300      	movs	r3, #0
  406736:	b510      	push	{r4, lr}
  406738:	4604      	mov	r4, r0
  40673a:	6003      	str	r3, [r0, #0]
  40673c:	6043      	str	r3, [r0, #4]
  40673e:	6083      	str	r3, [r0, #8]
  406740:	8181      	strh	r1, [r0, #12]
  406742:	6643      	str	r3, [r0, #100]	; 0x64
  406744:	81c2      	strh	r2, [r0, #14]
  406746:	6103      	str	r3, [r0, #16]
  406748:	6143      	str	r3, [r0, #20]
  40674a:	6183      	str	r3, [r0, #24]
  40674c:	4619      	mov	r1, r3
  40674e:	2208      	movs	r2, #8
  406750:	305c      	adds	r0, #92	; 0x5c
  406752:	f7fe fb9a 	bl	404e8a <memset>
  406756:	4b05      	ldr	r3, [pc, #20]	; (40676c <std.isra.0+0x38>)
  406758:	6263      	str	r3, [r4, #36]	; 0x24
  40675a:	4b05      	ldr	r3, [pc, #20]	; (406770 <std.isra.0+0x3c>)
  40675c:	62a3      	str	r3, [r4, #40]	; 0x28
  40675e:	4b05      	ldr	r3, [pc, #20]	; (406774 <std.isra.0+0x40>)
  406760:	62e3      	str	r3, [r4, #44]	; 0x2c
  406762:	4b05      	ldr	r3, [pc, #20]	; (406778 <std.isra.0+0x44>)
  406764:	6224      	str	r4, [r4, #32]
  406766:	6323      	str	r3, [r4, #48]	; 0x30
  406768:	bd10      	pop	{r4, pc}
  40676a:	bf00      	nop
  40676c:	00407401 	.word	0x00407401
  406770:	00407423 	.word	0x00407423
  406774:	0040745b 	.word	0x0040745b
  406778:	0040747f 	.word	0x0040747f

0040677c <__sfmoreglue>:
  40677c:	b570      	push	{r4, r5, r6, lr}
  40677e:	1e4a      	subs	r2, r1, #1
  406780:	2568      	movs	r5, #104	; 0x68
  406782:	4355      	muls	r5, r2
  406784:	460e      	mov	r6, r1
  406786:	f105 0174 	add.w	r1, r5, #116	; 0x74
  40678a:	f000 fc8d 	bl	4070a8 <_malloc_r>
  40678e:	4604      	mov	r4, r0
  406790:	b140      	cbz	r0, 4067a4 <__sfmoreglue+0x28>
  406792:	2100      	movs	r1, #0
  406794:	e880 0042 	stmia.w	r0, {r1, r6}
  406798:	300c      	adds	r0, #12
  40679a:	60a0      	str	r0, [r4, #8]
  40679c:	f105 0268 	add.w	r2, r5, #104	; 0x68
  4067a0:	f7fe fb73 	bl	404e8a <memset>
  4067a4:	4620      	mov	r0, r4
  4067a6:	bd70      	pop	{r4, r5, r6, pc}

004067a8 <__sinit>:
  4067a8:	6983      	ldr	r3, [r0, #24]
  4067aa:	b510      	push	{r4, lr}
  4067ac:	4604      	mov	r4, r0
  4067ae:	bb33      	cbnz	r3, 4067fe <__sinit+0x56>
  4067b0:	6483      	str	r3, [r0, #72]	; 0x48
  4067b2:	64c3      	str	r3, [r0, #76]	; 0x4c
  4067b4:	6503      	str	r3, [r0, #80]	; 0x50
  4067b6:	4b12      	ldr	r3, [pc, #72]	; (406800 <__sinit+0x58>)
  4067b8:	4a12      	ldr	r2, [pc, #72]	; (406804 <__sinit+0x5c>)
  4067ba:	681b      	ldr	r3, [r3, #0]
  4067bc:	6282      	str	r2, [r0, #40]	; 0x28
  4067be:	4298      	cmp	r0, r3
  4067c0:	bf04      	itt	eq
  4067c2:	2301      	moveq	r3, #1
  4067c4:	6183      	streq	r3, [r0, #24]
  4067c6:	f000 f81f 	bl	406808 <__sfp>
  4067ca:	6060      	str	r0, [r4, #4]
  4067cc:	4620      	mov	r0, r4
  4067ce:	f000 f81b 	bl	406808 <__sfp>
  4067d2:	60a0      	str	r0, [r4, #8]
  4067d4:	4620      	mov	r0, r4
  4067d6:	f000 f817 	bl	406808 <__sfp>
  4067da:	2200      	movs	r2, #0
  4067dc:	60e0      	str	r0, [r4, #12]
  4067de:	2104      	movs	r1, #4
  4067e0:	6860      	ldr	r0, [r4, #4]
  4067e2:	f7ff ffa7 	bl	406734 <std.isra.0>
  4067e6:	2201      	movs	r2, #1
  4067e8:	2109      	movs	r1, #9
  4067ea:	68a0      	ldr	r0, [r4, #8]
  4067ec:	f7ff ffa2 	bl	406734 <std.isra.0>
  4067f0:	2202      	movs	r2, #2
  4067f2:	2112      	movs	r1, #18
  4067f4:	68e0      	ldr	r0, [r4, #12]
  4067f6:	f7ff ff9d 	bl	406734 <std.isra.0>
  4067fa:	2301      	movs	r3, #1
  4067fc:	61a3      	str	r3, [r4, #24]
  4067fe:	bd10      	pop	{r4, pc}
  406800:	00407d70 	.word	0x00407d70
  406804:	00406729 	.word	0x00406729

00406808 <__sfp>:
  406808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40680a:	4b1c      	ldr	r3, [pc, #112]	; (40687c <__sfp+0x74>)
  40680c:	681e      	ldr	r6, [r3, #0]
  40680e:	69b3      	ldr	r3, [r6, #24]
  406810:	4607      	mov	r7, r0
  406812:	b913      	cbnz	r3, 40681a <__sfp+0x12>
  406814:	4630      	mov	r0, r6
  406816:	f7ff ffc7 	bl	4067a8 <__sinit>
  40681a:	3648      	adds	r6, #72	; 0x48
  40681c:	68b4      	ldr	r4, [r6, #8]
  40681e:	6873      	ldr	r3, [r6, #4]
  406820:	3b01      	subs	r3, #1
  406822:	d503      	bpl.n	40682c <__sfp+0x24>
  406824:	6833      	ldr	r3, [r6, #0]
  406826:	b133      	cbz	r3, 406836 <__sfp+0x2e>
  406828:	6836      	ldr	r6, [r6, #0]
  40682a:	e7f7      	b.n	40681c <__sfp+0x14>
  40682c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
  406830:	b16d      	cbz	r5, 40684e <__sfp+0x46>
  406832:	3468      	adds	r4, #104	; 0x68
  406834:	e7f4      	b.n	406820 <__sfp+0x18>
  406836:	2104      	movs	r1, #4
  406838:	4638      	mov	r0, r7
  40683a:	f7ff ff9f 	bl	40677c <__sfmoreglue>
  40683e:	6030      	str	r0, [r6, #0]
  406840:	2800      	cmp	r0, #0
  406842:	d1f1      	bne.n	406828 <__sfp+0x20>
  406844:	230c      	movs	r3, #12
  406846:	603b      	str	r3, [r7, #0]
  406848:	4604      	mov	r4, r0
  40684a:	4620      	mov	r0, r4
  40684c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40684e:	f64f 73ff 	movw	r3, #65535	; 0xffff
  406852:	81e3      	strh	r3, [r4, #14]
  406854:	2301      	movs	r3, #1
  406856:	81a3      	strh	r3, [r4, #12]
  406858:	6665      	str	r5, [r4, #100]	; 0x64
  40685a:	6025      	str	r5, [r4, #0]
  40685c:	60a5      	str	r5, [r4, #8]
  40685e:	6065      	str	r5, [r4, #4]
  406860:	6125      	str	r5, [r4, #16]
  406862:	6165      	str	r5, [r4, #20]
  406864:	61a5      	str	r5, [r4, #24]
  406866:	2208      	movs	r2, #8
  406868:	4629      	mov	r1, r5
  40686a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
  40686e:	f7fe fb0c 	bl	404e8a <memset>
  406872:	6365      	str	r5, [r4, #52]	; 0x34
  406874:	63a5      	str	r5, [r4, #56]	; 0x38
  406876:	64a5      	str	r5, [r4, #72]	; 0x48
  406878:	64e5      	str	r5, [r4, #76]	; 0x4c
  40687a:	e7e6      	b.n	40684a <__sfp+0x42>
  40687c:	00407d70 	.word	0x00407d70

00406880 <_fwalk_reent>:
  406880:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406884:	4680      	mov	r8, r0
  406886:	4689      	mov	r9, r1
  406888:	f100 0448 	add.w	r4, r0, #72	; 0x48
  40688c:	2600      	movs	r6, #0
  40688e:	b914      	cbnz	r4, 406896 <_fwalk_reent+0x16>
  406890:	4630      	mov	r0, r6
  406892:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406896:	68a5      	ldr	r5, [r4, #8]
  406898:	6867      	ldr	r7, [r4, #4]
  40689a:	3f01      	subs	r7, #1
  40689c:	d501      	bpl.n	4068a2 <_fwalk_reent+0x22>
  40689e:	6824      	ldr	r4, [r4, #0]
  4068a0:	e7f5      	b.n	40688e <_fwalk_reent+0xe>
  4068a2:	89ab      	ldrh	r3, [r5, #12]
  4068a4:	2b01      	cmp	r3, #1
  4068a6:	d907      	bls.n	4068b8 <_fwalk_reent+0x38>
  4068a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
  4068ac:	3301      	adds	r3, #1
  4068ae:	d003      	beq.n	4068b8 <_fwalk_reent+0x38>
  4068b0:	4629      	mov	r1, r5
  4068b2:	4640      	mov	r0, r8
  4068b4:	47c8      	blx	r9
  4068b6:	4306      	orrs	r6, r0
  4068b8:	3568      	adds	r5, #104	; 0x68
  4068ba:	e7ee      	b.n	40689a <_fwalk_reent+0x1a>

004068bc <_localeconv_r>:
  4068bc:	4b04      	ldr	r3, [pc, #16]	; (4068d0 <_localeconv_r+0x14>)
  4068be:	681b      	ldr	r3, [r3, #0]
  4068c0:	6a18      	ldr	r0, [r3, #32]
  4068c2:	4b04      	ldr	r3, [pc, #16]	; (4068d4 <_localeconv_r+0x18>)
  4068c4:	2800      	cmp	r0, #0
  4068c6:	bf08      	it	eq
  4068c8:	4618      	moveq	r0, r3
  4068ca:	30f0      	adds	r0, #240	; 0xf0
  4068cc:	4770      	bx	lr
  4068ce:	bf00      	nop
  4068d0:	20400048 	.word	0x20400048
  4068d4:	204000ac 	.word	0x204000ac

004068d8 <__swhatbuf_r>:
  4068d8:	b570      	push	{r4, r5, r6, lr}
  4068da:	460e      	mov	r6, r1
  4068dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4068e0:	2900      	cmp	r1, #0
  4068e2:	b090      	sub	sp, #64	; 0x40
  4068e4:	4614      	mov	r4, r2
  4068e6:	461d      	mov	r5, r3
  4068e8:	da07      	bge.n	4068fa <__swhatbuf_r+0x22>
  4068ea:	2300      	movs	r3, #0
  4068ec:	602b      	str	r3, [r5, #0]
  4068ee:	89b3      	ldrh	r3, [r6, #12]
  4068f0:	061a      	lsls	r2, r3, #24
  4068f2:	d410      	bmi.n	406916 <__swhatbuf_r+0x3e>
  4068f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4068f8:	e00e      	b.n	406918 <__swhatbuf_r+0x40>
  4068fa:	aa01      	add	r2, sp, #4
  4068fc:	f000 fea6 	bl	40764c <_fstat_r>
  406900:	2800      	cmp	r0, #0
  406902:	dbf2      	blt.n	4068ea <__swhatbuf_r+0x12>
  406904:	9a02      	ldr	r2, [sp, #8]
  406906:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  40690a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
  40690e:	425a      	negs	r2, r3
  406910:	415a      	adcs	r2, r3
  406912:	602a      	str	r2, [r5, #0]
  406914:	e7ee      	b.n	4068f4 <__swhatbuf_r+0x1c>
  406916:	2340      	movs	r3, #64	; 0x40
  406918:	2000      	movs	r0, #0
  40691a:	6023      	str	r3, [r4, #0]
  40691c:	b010      	add	sp, #64	; 0x40
  40691e:	bd70      	pop	{r4, r5, r6, pc}

00406920 <__smakebuf_r>:
  406920:	898b      	ldrh	r3, [r1, #12]
  406922:	b573      	push	{r0, r1, r4, r5, r6, lr}
  406924:	079d      	lsls	r5, r3, #30
  406926:	4606      	mov	r6, r0
  406928:	460c      	mov	r4, r1
  40692a:	d507      	bpl.n	40693c <__smakebuf_r+0x1c>
  40692c:	f104 0347 	add.w	r3, r4, #71	; 0x47
  406930:	6023      	str	r3, [r4, #0]
  406932:	6123      	str	r3, [r4, #16]
  406934:	2301      	movs	r3, #1
  406936:	6163      	str	r3, [r4, #20]
  406938:	b002      	add	sp, #8
  40693a:	bd70      	pop	{r4, r5, r6, pc}
  40693c:	ab01      	add	r3, sp, #4
  40693e:	466a      	mov	r2, sp
  406940:	f7ff ffca 	bl	4068d8 <__swhatbuf_r>
  406944:	9900      	ldr	r1, [sp, #0]
  406946:	4605      	mov	r5, r0
  406948:	4630      	mov	r0, r6
  40694a:	f000 fbad 	bl	4070a8 <_malloc_r>
  40694e:	b948      	cbnz	r0, 406964 <__smakebuf_r+0x44>
  406950:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406954:	059a      	lsls	r2, r3, #22
  406956:	d4ef      	bmi.n	406938 <__smakebuf_r+0x18>
  406958:	f023 0303 	bic.w	r3, r3, #3
  40695c:	f043 0302 	orr.w	r3, r3, #2
  406960:	81a3      	strh	r3, [r4, #12]
  406962:	e7e3      	b.n	40692c <__smakebuf_r+0xc>
  406964:	4b0d      	ldr	r3, [pc, #52]	; (40699c <__smakebuf_r+0x7c>)
  406966:	62b3      	str	r3, [r6, #40]	; 0x28
  406968:	89a3      	ldrh	r3, [r4, #12]
  40696a:	6020      	str	r0, [r4, #0]
  40696c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  406970:	81a3      	strh	r3, [r4, #12]
  406972:	9b00      	ldr	r3, [sp, #0]
  406974:	6163      	str	r3, [r4, #20]
  406976:	9b01      	ldr	r3, [sp, #4]
  406978:	6120      	str	r0, [r4, #16]
  40697a:	b15b      	cbz	r3, 406994 <__smakebuf_r+0x74>
  40697c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406980:	4630      	mov	r0, r6
  406982:	f000 fe75 	bl	407670 <_isatty_r>
  406986:	b128      	cbz	r0, 406994 <__smakebuf_r+0x74>
  406988:	89a3      	ldrh	r3, [r4, #12]
  40698a:	f023 0303 	bic.w	r3, r3, #3
  40698e:	f043 0301 	orr.w	r3, r3, #1
  406992:	81a3      	strh	r3, [r4, #12]
  406994:	89a3      	ldrh	r3, [r4, #12]
  406996:	431d      	orrs	r5, r3
  406998:	81a5      	strh	r5, [r4, #12]
  40699a:	e7cd      	b.n	406938 <__smakebuf_r+0x18>
  40699c:	00406729 	.word	0x00406729

004069a0 <malloc>:
  4069a0:	4b02      	ldr	r3, [pc, #8]	; (4069ac <malloc+0xc>)
  4069a2:	4601      	mov	r1, r0
  4069a4:	6818      	ldr	r0, [r3, #0]
  4069a6:	f000 bb7f 	b.w	4070a8 <_malloc_r>
  4069aa:	bf00      	nop
  4069ac:	20400048 	.word	0x20400048

004069b0 <memchr>:
  4069b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4069b4:	2a10      	cmp	r2, #16
  4069b6:	db2b      	blt.n	406a10 <memchr+0x60>
  4069b8:	f010 0f07 	tst.w	r0, #7
  4069bc:	d008      	beq.n	4069d0 <memchr+0x20>
  4069be:	f810 3b01 	ldrb.w	r3, [r0], #1
  4069c2:	3a01      	subs	r2, #1
  4069c4:	428b      	cmp	r3, r1
  4069c6:	d02d      	beq.n	406a24 <memchr+0x74>
  4069c8:	f010 0f07 	tst.w	r0, #7
  4069cc:	b342      	cbz	r2, 406a20 <memchr+0x70>
  4069ce:	d1f6      	bne.n	4069be <memchr+0xe>
  4069d0:	b4f0      	push	{r4, r5, r6, r7}
  4069d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4069d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4069da:	f022 0407 	bic.w	r4, r2, #7
  4069de:	f07f 0700 	mvns.w	r7, #0
  4069e2:	2300      	movs	r3, #0
  4069e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4069e8:	3c08      	subs	r4, #8
  4069ea:	ea85 0501 	eor.w	r5, r5, r1
  4069ee:	ea86 0601 	eor.w	r6, r6, r1
  4069f2:	fa85 f547 	uadd8	r5, r5, r7
  4069f6:	faa3 f587 	sel	r5, r3, r7
  4069fa:	fa86 f647 	uadd8	r6, r6, r7
  4069fe:	faa5 f687 	sel	r6, r5, r7
  406a02:	b98e      	cbnz	r6, 406a28 <memchr+0x78>
  406a04:	d1ee      	bne.n	4069e4 <memchr+0x34>
  406a06:	bcf0      	pop	{r4, r5, r6, r7}
  406a08:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  406a0c:	f002 0207 	and.w	r2, r2, #7
  406a10:	b132      	cbz	r2, 406a20 <memchr+0x70>
  406a12:	f810 3b01 	ldrb.w	r3, [r0], #1
  406a16:	3a01      	subs	r2, #1
  406a18:	ea83 0301 	eor.w	r3, r3, r1
  406a1c:	b113      	cbz	r3, 406a24 <memchr+0x74>
  406a1e:	d1f8      	bne.n	406a12 <memchr+0x62>
  406a20:	2000      	movs	r0, #0
  406a22:	4770      	bx	lr
  406a24:	3801      	subs	r0, #1
  406a26:	4770      	bx	lr
  406a28:	2d00      	cmp	r5, #0
  406a2a:	bf06      	itte	eq
  406a2c:	4635      	moveq	r5, r6
  406a2e:	3803      	subeq	r0, #3
  406a30:	3807      	subne	r0, #7
  406a32:	f015 0f01 	tst.w	r5, #1
  406a36:	d107      	bne.n	406a48 <memchr+0x98>
  406a38:	3001      	adds	r0, #1
  406a3a:	f415 7f80 	tst.w	r5, #256	; 0x100
  406a3e:	bf02      	ittt	eq
  406a40:	3001      	addeq	r0, #1
  406a42:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  406a46:	3001      	addeq	r0, #1
  406a48:	bcf0      	pop	{r4, r5, r6, r7}
  406a4a:	3801      	subs	r0, #1
  406a4c:	4770      	bx	lr
  406a4e:	bf00      	nop

00406a50 <_Balloc>:
  406a50:	b570      	push	{r4, r5, r6, lr}
  406a52:	6a45      	ldr	r5, [r0, #36]	; 0x24
  406a54:	4604      	mov	r4, r0
  406a56:	460e      	mov	r6, r1
  406a58:	b93d      	cbnz	r5, 406a6a <_Balloc+0x1a>
  406a5a:	2010      	movs	r0, #16
  406a5c:	f7ff ffa0 	bl	4069a0 <malloc>
  406a60:	6260      	str	r0, [r4, #36]	; 0x24
  406a62:	6045      	str	r5, [r0, #4]
  406a64:	6085      	str	r5, [r0, #8]
  406a66:	6005      	str	r5, [r0, #0]
  406a68:	60c5      	str	r5, [r0, #12]
  406a6a:	6a65      	ldr	r5, [r4, #36]	; 0x24
  406a6c:	68eb      	ldr	r3, [r5, #12]
  406a6e:	b183      	cbz	r3, 406a92 <_Balloc+0x42>
  406a70:	6a63      	ldr	r3, [r4, #36]	; 0x24
  406a72:	68db      	ldr	r3, [r3, #12]
  406a74:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
  406a78:	b9b8      	cbnz	r0, 406aaa <_Balloc+0x5a>
  406a7a:	2101      	movs	r1, #1
  406a7c:	fa01 f506 	lsl.w	r5, r1, r6
  406a80:	1d6a      	adds	r2, r5, #5
  406a82:	0092      	lsls	r2, r2, #2
  406a84:	4620      	mov	r0, r4
  406a86:	f000 fab3 	bl	406ff0 <_calloc_r>
  406a8a:	b160      	cbz	r0, 406aa6 <_Balloc+0x56>
  406a8c:	6046      	str	r6, [r0, #4]
  406a8e:	6085      	str	r5, [r0, #8]
  406a90:	e00e      	b.n	406ab0 <_Balloc+0x60>
  406a92:	2221      	movs	r2, #33	; 0x21
  406a94:	2104      	movs	r1, #4
  406a96:	4620      	mov	r0, r4
  406a98:	f000 faaa 	bl	406ff0 <_calloc_r>
  406a9c:	6a63      	ldr	r3, [r4, #36]	; 0x24
  406a9e:	60e8      	str	r0, [r5, #12]
  406aa0:	68db      	ldr	r3, [r3, #12]
  406aa2:	2b00      	cmp	r3, #0
  406aa4:	d1e4      	bne.n	406a70 <_Balloc+0x20>
  406aa6:	2000      	movs	r0, #0
  406aa8:	bd70      	pop	{r4, r5, r6, pc}
  406aaa:	6802      	ldr	r2, [r0, #0]
  406aac:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
  406ab0:	2300      	movs	r3, #0
  406ab2:	6103      	str	r3, [r0, #16]
  406ab4:	60c3      	str	r3, [r0, #12]
  406ab6:	bd70      	pop	{r4, r5, r6, pc}

00406ab8 <_Bfree>:
  406ab8:	b570      	push	{r4, r5, r6, lr}
  406aba:	6a44      	ldr	r4, [r0, #36]	; 0x24
  406abc:	4606      	mov	r6, r0
  406abe:	460d      	mov	r5, r1
  406ac0:	b93c      	cbnz	r4, 406ad2 <_Bfree+0x1a>
  406ac2:	2010      	movs	r0, #16
  406ac4:	f7ff ff6c 	bl	4069a0 <malloc>
  406ac8:	6270      	str	r0, [r6, #36]	; 0x24
  406aca:	6044      	str	r4, [r0, #4]
  406acc:	6084      	str	r4, [r0, #8]
  406ace:	6004      	str	r4, [r0, #0]
  406ad0:	60c4      	str	r4, [r0, #12]
  406ad2:	b13d      	cbz	r5, 406ae4 <_Bfree+0x2c>
  406ad4:	6a73      	ldr	r3, [r6, #36]	; 0x24
  406ad6:	686a      	ldr	r2, [r5, #4]
  406ad8:	68db      	ldr	r3, [r3, #12]
  406ada:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  406ade:	6029      	str	r1, [r5, #0]
  406ae0:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  406ae4:	bd70      	pop	{r4, r5, r6, pc}

00406ae6 <__multadd>:
  406ae6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406aea:	690d      	ldr	r5, [r1, #16]
  406aec:	461f      	mov	r7, r3
  406aee:	4606      	mov	r6, r0
  406af0:	460c      	mov	r4, r1
  406af2:	f101 0e14 	add.w	lr, r1, #20
  406af6:	2300      	movs	r3, #0
  406af8:	f8de 0000 	ldr.w	r0, [lr]
  406afc:	b281      	uxth	r1, r0
  406afe:	fb02 7101 	mla	r1, r2, r1, r7
  406b02:	0c0f      	lsrs	r7, r1, #16
  406b04:	0c00      	lsrs	r0, r0, #16
  406b06:	fb02 7000 	mla	r0, r2, r0, r7
  406b0a:	b289      	uxth	r1, r1
  406b0c:	3301      	adds	r3, #1
  406b0e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
  406b12:	429d      	cmp	r5, r3
  406b14:	ea4f 4710 	mov.w	r7, r0, lsr #16
  406b18:	f84e 1b04 	str.w	r1, [lr], #4
  406b1c:	dcec      	bgt.n	406af8 <__multadd+0x12>
  406b1e:	b1d7      	cbz	r7, 406b56 <__multadd+0x70>
  406b20:	68a3      	ldr	r3, [r4, #8]
  406b22:	429d      	cmp	r5, r3
  406b24:	db12      	blt.n	406b4c <__multadd+0x66>
  406b26:	6861      	ldr	r1, [r4, #4]
  406b28:	4630      	mov	r0, r6
  406b2a:	3101      	adds	r1, #1
  406b2c:	f7ff ff90 	bl	406a50 <_Balloc>
  406b30:	6922      	ldr	r2, [r4, #16]
  406b32:	3202      	adds	r2, #2
  406b34:	f104 010c 	add.w	r1, r4, #12
  406b38:	4680      	mov	r8, r0
  406b3a:	0092      	lsls	r2, r2, #2
  406b3c:	300c      	adds	r0, #12
  406b3e:	f7fe f999 	bl	404e74 <memcpy>
  406b42:	4621      	mov	r1, r4
  406b44:	4630      	mov	r0, r6
  406b46:	f7ff ffb7 	bl	406ab8 <_Bfree>
  406b4a:	4644      	mov	r4, r8
  406b4c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
  406b50:	3501      	adds	r5, #1
  406b52:	615f      	str	r7, [r3, #20]
  406b54:	6125      	str	r5, [r4, #16]
  406b56:	4620      	mov	r0, r4
  406b58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00406b5c <__hi0bits>:
  406b5c:	0c02      	lsrs	r2, r0, #16
  406b5e:	0412      	lsls	r2, r2, #16
  406b60:	4603      	mov	r3, r0
  406b62:	b9b2      	cbnz	r2, 406b92 <__hi0bits+0x36>
  406b64:	0403      	lsls	r3, r0, #16
  406b66:	2010      	movs	r0, #16
  406b68:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  406b6c:	bf04      	itt	eq
  406b6e:	021b      	lsleq	r3, r3, #8
  406b70:	3008      	addeq	r0, #8
  406b72:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  406b76:	bf04      	itt	eq
  406b78:	011b      	lsleq	r3, r3, #4
  406b7a:	3004      	addeq	r0, #4
  406b7c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  406b80:	bf04      	itt	eq
  406b82:	009b      	lsleq	r3, r3, #2
  406b84:	3002      	addeq	r0, #2
  406b86:	2b00      	cmp	r3, #0
  406b88:	db06      	blt.n	406b98 <__hi0bits+0x3c>
  406b8a:	005b      	lsls	r3, r3, #1
  406b8c:	d503      	bpl.n	406b96 <__hi0bits+0x3a>
  406b8e:	3001      	adds	r0, #1
  406b90:	4770      	bx	lr
  406b92:	2000      	movs	r0, #0
  406b94:	e7e8      	b.n	406b68 <__hi0bits+0xc>
  406b96:	2020      	movs	r0, #32
  406b98:	4770      	bx	lr

00406b9a <__lo0bits>:
  406b9a:	6803      	ldr	r3, [r0, #0]
  406b9c:	f013 0207 	ands.w	r2, r3, #7
  406ba0:	4601      	mov	r1, r0
  406ba2:	d00b      	beq.n	406bbc <__lo0bits+0x22>
  406ba4:	07da      	lsls	r2, r3, #31
  406ba6:	d423      	bmi.n	406bf0 <__lo0bits+0x56>
  406ba8:	0798      	lsls	r0, r3, #30
  406baa:	bf49      	itett	mi
  406bac:	085b      	lsrmi	r3, r3, #1
  406bae:	089b      	lsrpl	r3, r3, #2
  406bb0:	2001      	movmi	r0, #1
  406bb2:	600b      	strmi	r3, [r1, #0]
  406bb4:	bf5c      	itt	pl
  406bb6:	600b      	strpl	r3, [r1, #0]
  406bb8:	2002      	movpl	r0, #2
  406bba:	4770      	bx	lr
  406bbc:	b298      	uxth	r0, r3
  406bbe:	b9a8      	cbnz	r0, 406bec <__lo0bits+0x52>
  406bc0:	0c1b      	lsrs	r3, r3, #16
  406bc2:	2010      	movs	r0, #16
  406bc4:	f013 0fff 	tst.w	r3, #255	; 0xff
  406bc8:	bf04      	itt	eq
  406bca:	0a1b      	lsreq	r3, r3, #8
  406bcc:	3008      	addeq	r0, #8
  406bce:	071a      	lsls	r2, r3, #28
  406bd0:	bf04      	itt	eq
  406bd2:	091b      	lsreq	r3, r3, #4
  406bd4:	3004      	addeq	r0, #4
  406bd6:	079a      	lsls	r2, r3, #30
  406bd8:	bf04      	itt	eq
  406bda:	089b      	lsreq	r3, r3, #2
  406bdc:	3002      	addeq	r0, #2
  406bde:	07da      	lsls	r2, r3, #31
  406be0:	d402      	bmi.n	406be8 <__lo0bits+0x4e>
  406be2:	085b      	lsrs	r3, r3, #1
  406be4:	d006      	beq.n	406bf4 <__lo0bits+0x5a>
  406be6:	3001      	adds	r0, #1
  406be8:	600b      	str	r3, [r1, #0]
  406bea:	4770      	bx	lr
  406bec:	4610      	mov	r0, r2
  406bee:	e7e9      	b.n	406bc4 <__lo0bits+0x2a>
  406bf0:	2000      	movs	r0, #0
  406bf2:	4770      	bx	lr
  406bf4:	2020      	movs	r0, #32
  406bf6:	4770      	bx	lr

00406bf8 <__i2b>:
  406bf8:	b510      	push	{r4, lr}
  406bfa:	460c      	mov	r4, r1
  406bfc:	2101      	movs	r1, #1
  406bfe:	f7ff ff27 	bl	406a50 <_Balloc>
  406c02:	2201      	movs	r2, #1
  406c04:	6144      	str	r4, [r0, #20]
  406c06:	6102      	str	r2, [r0, #16]
  406c08:	bd10      	pop	{r4, pc}

00406c0a <__multiply>:
  406c0a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406c0e:	4614      	mov	r4, r2
  406c10:	690a      	ldr	r2, [r1, #16]
  406c12:	6923      	ldr	r3, [r4, #16]
  406c14:	429a      	cmp	r2, r3
  406c16:	bfb8      	it	lt
  406c18:	460b      	movlt	r3, r1
  406c1a:	4689      	mov	r9, r1
  406c1c:	bfbc      	itt	lt
  406c1e:	46a1      	movlt	r9, r4
  406c20:	461c      	movlt	r4, r3
  406c22:	f8d9 7010 	ldr.w	r7, [r9, #16]
  406c26:	f8d4 a010 	ldr.w	sl, [r4, #16]
  406c2a:	f8d9 3008 	ldr.w	r3, [r9, #8]
  406c2e:	f8d9 1004 	ldr.w	r1, [r9, #4]
  406c32:	eb07 060a 	add.w	r6, r7, sl
  406c36:	429e      	cmp	r6, r3
  406c38:	bfc8      	it	gt
  406c3a:	3101      	addgt	r1, #1
  406c3c:	f7ff ff08 	bl	406a50 <_Balloc>
  406c40:	f100 0514 	add.w	r5, r0, #20
  406c44:	eb05 0886 	add.w	r8, r5, r6, lsl #2
  406c48:	462b      	mov	r3, r5
  406c4a:	2200      	movs	r2, #0
  406c4c:	4543      	cmp	r3, r8
  406c4e:	d316      	bcc.n	406c7e <__multiply+0x74>
  406c50:	f104 0214 	add.w	r2, r4, #20
  406c54:	f109 0114 	add.w	r1, r9, #20
  406c58:	eb02 038a 	add.w	r3, r2, sl, lsl #2
  406c5c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
  406c60:	9301      	str	r3, [sp, #4]
  406c62:	9c01      	ldr	r4, [sp, #4]
  406c64:	4294      	cmp	r4, r2
  406c66:	4613      	mov	r3, r2
  406c68:	d80c      	bhi.n	406c84 <__multiply+0x7a>
  406c6a:	2e00      	cmp	r6, #0
  406c6c:	dd03      	ble.n	406c76 <__multiply+0x6c>
  406c6e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
  406c72:	2b00      	cmp	r3, #0
  406c74:	d054      	beq.n	406d20 <__multiply+0x116>
  406c76:	6106      	str	r6, [r0, #16]
  406c78:	b003      	add	sp, #12
  406c7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406c7e:	f843 2b04 	str.w	r2, [r3], #4
  406c82:	e7e3      	b.n	406c4c <__multiply+0x42>
  406c84:	f8b3 a000 	ldrh.w	sl, [r3]
  406c88:	3204      	adds	r2, #4
  406c8a:	f1ba 0f00 	cmp.w	sl, #0
  406c8e:	d020      	beq.n	406cd2 <__multiply+0xc8>
  406c90:	46ae      	mov	lr, r5
  406c92:	4689      	mov	r9, r1
  406c94:	f04f 0c00 	mov.w	ip, #0
  406c98:	f859 4b04 	ldr.w	r4, [r9], #4
  406c9c:	f8be b000 	ldrh.w	fp, [lr]
  406ca0:	b2a3      	uxth	r3, r4
  406ca2:	fb0a b303 	mla	r3, sl, r3, fp
  406ca6:	ea4f 4b14 	mov.w	fp, r4, lsr #16
  406caa:	f8de 4000 	ldr.w	r4, [lr]
  406cae:	4463      	add	r3, ip
  406cb0:	ea4f 4c14 	mov.w	ip, r4, lsr #16
  406cb4:	fb0a c40b 	mla	r4, sl, fp, ip
  406cb8:	eb04 4413 	add.w	r4, r4, r3, lsr #16
  406cbc:	b29b      	uxth	r3, r3
  406cbe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  406cc2:	454f      	cmp	r7, r9
  406cc4:	ea4f 4c14 	mov.w	ip, r4, lsr #16
  406cc8:	f84e 3b04 	str.w	r3, [lr], #4
  406ccc:	d8e4      	bhi.n	406c98 <__multiply+0x8e>
  406cce:	f8ce c000 	str.w	ip, [lr]
  406cd2:	f832 9c02 	ldrh.w	r9, [r2, #-2]
  406cd6:	f1b9 0f00 	cmp.w	r9, #0
  406cda:	d01f      	beq.n	406d1c <__multiply+0x112>
  406cdc:	682b      	ldr	r3, [r5, #0]
  406cde:	46ae      	mov	lr, r5
  406ce0:	468c      	mov	ip, r1
  406ce2:	f04f 0a00 	mov.w	sl, #0
  406ce6:	f8bc 4000 	ldrh.w	r4, [ip]
  406cea:	f8be b002 	ldrh.w	fp, [lr, #2]
  406cee:	fb09 b404 	mla	r4, r9, r4, fp
  406cf2:	44a2      	add	sl, r4
  406cf4:	b29b      	uxth	r3, r3
  406cf6:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
  406cfa:	f84e 3b04 	str.w	r3, [lr], #4
  406cfe:	f85c 3b04 	ldr.w	r3, [ip], #4
  406d02:	f8be 4000 	ldrh.w	r4, [lr]
  406d06:	0c1b      	lsrs	r3, r3, #16
  406d08:	fb09 4303 	mla	r3, r9, r3, r4
  406d0c:	eb03 431a 	add.w	r3, r3, sl, lsr #16
  406d10:	4567      	cmp	r7, ip
  406d12:	ea4f 4a13 	mov.w	sl, r3, lsr #16
  406d16:	d8e6      	bhi.n	406ce6 <__multiply+0xdc>
  406d18:	f8ce 3000 	str.w	r3, [lr]
  406d1c:	3504      	adds	r5, #4
  406d1e:	e7a0      	b.n	406c62 <__multiply+0x58>
  406d20:	3e01      	subs	r6, #1
  406d22:	e7a2      	b.n	406c6a <__multiply+0x60>

00406d24 <__pow5mult>:
  406d24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406d28:	4615      	mov	r5, r2
  406d2a:	f012 0203 	ands.w	r2, r2, #3
  406d2e:	4606      	mov	r6, r0
  406d30:	460f      	mov	r7, r1
  406d32:	d007      	beq.n	406d44 <__pow5mult+0x20>
  406d34:	3a01      	subs	r2, #1
  406d36:	4c21      	ldr	r4, [pc, #132]	; (406dbc <__pow5mult+0x98>)
  406d38:	2300      	movs	r3, #0
  406d3a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
  406d3e:	f7ff fed2 	bl	406ae6 <__multadd>
  406d42:	4607      	mov	r7, r0
  406d44:	10ad      	asrs	r5, r5, #2
  406d46:	d035      	beq.n	406db4 <__pow5mult+0x90>
  406d48:	6a74      	ldr	r4, [r6, #36]	; 0x24
  406d4a:	b93c      	cbnz	r4, 406d5c <__pow5mult+0x38>
  406d4c:	2010      	movs	r0, #16
  406d4e:	f7ff fe27 	bl	4069a0 <malloc>
  406d52:	6270      	str	r0, [r6, #36]	; 0x24
  406d54:	6044      	str	r4, [r0, #4]
  406d56:	6084      	str	r4, [r0, #8]
  406d58:	6004      	str	r4, [r0, #0]
  406d5a:	60c4      	str	r4, [r0, #12]
  406d5c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
  406d60:	f8d8 4008 	ldr.w	r4, [r8, #8]
  406d64:	b94c      	cbnz	r4, 406d7a <__pow5mult+0x56>
  406d66:	f240 2171 	movw	r1, #625	; 0x271
  406d6a:	4630      	mov	r0, r6
  406d6c:	f7ff ff44 	bl	406bf8 <__i2b>
  406d70:	2300      	movs	r3, #0
  406d72:	f8c8 0008 	str.w	r0, [r8, #8]
  406d76:	4604      	mov	r4, r0
  406d78:	6003      	str	r3, [r0, #0]
  406d7a:	f04f 0800 	mov.w	r8, #0
  406d7e:	07eb      	lsls	r3, r5, #31
  406d80:	d50a      	bpl.n	406d98 <__pow5mult+0x74>
  406d82:	4639      	mov	r1, r7
  406d84:	4622      	mov	r2, r4
  406d86:	4630      	mov	r0, r6
  406d88:	f7ff ff3f 	bl	406c0a <__multiply>
  406d8c:	4639      	mov	r1, r7
  406d8e:	4681      	mov	r9, r0
  406d90:	4630      	mov	r0, r6
  406d92:	f7ff fe91 	bl	406ab8 <_Bfree>
  406d96:	464f      	mov	r7, r9
  406d98:	106d      	asrs	r5, r5, #1
  406d9a:	d00b      	beq.n	406db4 <__pow5mult+0x90>
  406d9c:	6820      	ldr	r0, [r4, #0]
  406d9e:	b938      	cbnz	r0, 406db0 <__pow5mult+0x8c>
  406da0:	4622      	mov	r2, r4
  406da2:	4621      	mov	r1, r4
  406da4:	4630      	mov	r0, r6
  406da6:	f7ff ff30 	bl	406c0a <__multiply>
  406daa:	6020      	str	r0, [r4, #0]
  406dac:	f8c0 8000 	str.w	r8, [r0]
  406db0:	4604      	mov	r4, r0
  406db2:	e7e4      	b.n	406d7e <__pow5mult+0x5a>
  406db4:	4638      	mov	r0, r7
  406db6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406dba:	bf00      	nop
  406dbc:	00407f08 	.word	0x00407f08

00406dc0 <__lshift>:
  406dc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406dc4:	460c      	mov	r4, r1
  406dc6:	ea4f 1a62 	mov.w	sl, r2, asr #5
  406dca:	6923      	ldr	r3, [r4, #16]
  406dcc:	6849      	ldr	r1, [r1, #4]
  406dce:	eb0a 0903 	add.w	r9, sl, r3
  406dd2:	68a3      	ldr	r3, [r4, #8]
  406dd4:	4607      	mov	r7, r0
  406dd6:	4616      	mov	r6, r2
  406dd8:	f109 0501 	add.w	r5, r9, #1
  406ddc:	42ab      	cmp	r3, r5
  406dde:	db31      	blt.n	406e44 <__lshift+0x84>
  406de0:	4638      	mov	r0, r7
  406de2:	f7ff fe35 	bl	406a50 <_Balloc>
  406de6:	2200      	movs	r2, #0
  406de8:	4680      	mov	r8, r0
  406dea:	f100 0314 	add.w	r3, r0, #20
  406dee:	4611      	mov	r1, r2
  406df0:	4552      	cmp	r2, sl
  406df2:	db2a      	blt.n	406e4a <__lshift+0x8a>
  406df4:	6920      	ldr	r0, [r4, #16]
  406df6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
  406dfa:	f104 0114 	add.w	r1, r4, #20
  406dfe:	f016 021f 	ands.w	r2, r6, #31
  406e02:	eb03 038a 	add.w	r3, r3, sl, lsl #2
  406e06:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
  406e0a:	d022      	beq.n	406e52 <__lshift+0x92>
  406e0c:	f1c2 0c20 	rsb	ip, r2, #32
  406e10:	2000      	movs	r0, #0
  406e12:	680e      	ldr	r6, [r1, #0]
  406e14:	4096      	lsls	r6, r2
  406e16:	4330      	orrs	r0, r6
  406e18:	f843 0b04 	str.w	r0, [r3], #4
  406e1c:	f851 0b04 	ldr.w	r0, [r1], #4
  406e20:	458e      	cmp	lr, r1
  406e22:	fa20 f00c 	lsr.w	r0, r0, ip
  406e26:	d8f4      	bhi.n	406e12 <__lshift+0x52>
  406e28:	6018      	str	r0, [r3, #0]
  406e2a:	b108      	cbz	r0, 406e30 <__lshift+0x70>
  406e2c:	f109 0502 	add.w	r5, r9, #2
  406e30:	3d01      	subs	r5, #1
  406e32:	4638      	mov	r0, r7
  406e34:	f8c8 5010 	str.w	r5, [r8, #16]
  406e38:	4621      	mov	r1, r4
  406e3a:	f7ff fe3d 	bl	406ab8 <_Bfree>
  406e3e:	4640      	mov	r0, r8
  406e40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406e44:	3101      	adds	r1, #1
  406e46:	005b      	lsls	r3, r3, #1
  406e48:	e7c8      	b.n	406ddc <__lshift+0x1c>
  406e4a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  406e4e:	3201      	adds	r2, #1
  406e50:	e7ce      	b.n	406df0 <__lshift+0x30>
  406e52:	3b04      	subs	r3, #4
  406e54:	f851 2b04 	ldr.w	r2, [r1], #4
  406e58:	f843 2f04 	str.w	r2, [r3, #4]!
  406e5c:	458e      	cmp	lr, r1
  406e5e:	d8f9      	bhi.n	406e54 <__lshift+0x94>
  406e60:	e7e6      	b.n	406e30 <__lshift+0x70>

00406e62 <__mcmp>:
  406e62:	6903      	ldr	r3, [r0, #16]
  406e64:	690a      	ldr	r2, [r1, #16]
  406e66:	1a9b      	subs	r3, r3, r2
  406e68:	b530      	push	{r4, r5, lr}
  406e6a:	d10c      	bne.n	406e86 <__mcmp+0x24>
  406e6c:	0092      	lsls	r2, r2, #2
  406e6e:	3014      	adds	r0, #20
  406e70:	3114      	adds	r1, #20
  406e72:	1884      	adds	r4, r0, r2
  406e74:	4411      	add	r1, r2
  406e76:	f854 5d04 	ldr.w	r5, [r4, #-4]!
  406e7a:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  406e7e:	4295      	cmp	r5, r2
  406e80:	d003      	beq.n	406e8a <__mcmp+0x28>
  406e82:	d305      	bcc.n	406e90 <__mcmp+0x2e>
  406e84:	2301      	movs	r3, #1
  406e86:	4618      	mov	r0, r3
  406e88:	bd30      	pop	{r4, r5, pc}
  406e8a:	42a0      	cmp	r0, r4
  406e8c:	d3f3      	bcc.n	406e76 <__mcmp+0x14>
  406e8e:	e7fa      	b.n	406e86 <__mcmp+0x24>
  406e90:	f04f 33ff 	mov.w	r3, #4294967295
  406e94:	e7f7      	b.n	406e86 <__mcmp+0x24>

00406e96 <__mdiff>:
  406e96:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406e9a:	460d      	mov	r5, r1
  406e9c:	4607      	mov	r7, r0
  406e9e:	4611      	mov	r1, r2
  406ea0:	4628      	mov	r0, r5
  406ea2:	4614      	mov	r4, r2
  406ea4:	f7ff ffdd 	bl	406e62 <__mcmp>
  406ea8:	1e06      	subs	r6, r0, #0
  406eaa:	d108      	bne.n	406ebe <__mdiff+0x28>
  406eac:	4631      	mov	r1, r6
  406eae:	4638      	mov	r0, r7
  406eb0:	f7ff fdce 	bl	406a50 <_Balloc>
  406eb4:	2301      	movs	r3, #1
  406eb6:	6103      	str	r3, [r0, #16]
  406eb8:	6146      	str	r6, [r0, #20]
  406eba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406ebe:	bfa4      	itt	ge
  406ec0:	4623      	movge	r3, r4
  406ec2:	462c      	movge	r4, r5
  406ec4:	4638      	mov	r0, r7
  406ec6:	6861      	ldr	r1, [r4, #4]
  406ec8:	bfa6      	itte	ge
  406eca:	461d      	movge	r5, r3
  406ecc:	2600      	movge	r6, #0
  406ece:	2601      	movlt	r6, #1
  406ed0:	f7ff fdbe 	bl	406a50 <_Balloc>
  406ed4:	692b      	ldr	r3, [r5, #16]
  406ed6:	60c6      	str	r6, [r0, #12]
  406ed8:	6926      	ldr	r6, [r4, #16]
  406eda:	f105 0914 	add.w	r9, r5, #20
  406ede:	f104 0214 	add.w	r2, r4, #20
  406ee2:	eb02 0786 	add.w	r7, r2, r6, lsl #2
  406ee6:	eb09 0883 	add.w	r8, r9, r3, lsl #2
  406eea:	f100 0514 	add.w	r5, r0, #20
  406eee:	f04f 0c00 	mov.w	ip, #0
  406ef2:	f852 ab04 	ldr.w	sl, [r2], #4
  406ef6:	f859 4b04 	ldr.w	r4, [r9], #4
  406efa:	fa1c f18a 	uxtah	r1, ip, sl
  406efe:	b2a3      	uxth	r3, r4
  406f00:	1ac9      	subs	r1, r1, r3
  406f02:	0c23      	lsrs	r3, r4, #16
  406f04:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
  406f08:	eb03 4321 	add.w	r3, r3, r1, asr #16
  406f0c:	b289      	uxth	r1, r1
  406f0e:	ea4f 4c23 	mov.w	ip, r3, asr #16
  406f12:	45c8      	cmp	r8, r9
  406f14:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  406f18:	4696      	mov	lr, r2
  406f1a:	f845 3b04 	str.w	r3, [r5], #4
  406f1e:	d8e8      	bhi.n	406ef2 <__mdiff+0x5c>
  406f20:	45be      	cmp	lr, r7
  406f22:	d305      	bcc.n	406f30 <__mdiff+0x9a>
  406f24:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  406f28:	b18b      	cbz	r3, 406f4e <__mdiff+0xb8>
  406f2a:	6106      	str	r6, [r0, #16]
  406f2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406f30:	f85e 1b04 	ldr.w	r1, [lr], #4
  406f34:	fa1c f381 	uxtah	r3, ip, r1
  406f38:	141a      	asrs	r2, r3, #16
  406f3a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
  406f3e:	b29b      	uxth	r3, r3
  406f40:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  406f44:	ea4f 4c22 	mov.w	ip, r2, asr #16
  406f48:	f845 3b04 	str.w	r3, [r5], #4
  406f4c:	e7e8      	b.n	406f20 <__mdiff+0x8a>
  406f4e:	3e01      	subs	r6, #1
  406f50:	e7e8      	b.n	406f24 <__mdiff+0x8e>

00406f52 <__d2b>:
  406f52:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  406f56:	2101      	movs	r1, #1
  406f58:	461c      	mov	r4, r3
  406f5a:	4690      	mov	r8, r2
  406f5c:	9e08      	ldr	r6, [sp, #32]
  406f5e:	9d09      	ldr	r5, [sp, #36]	; 0x24
  406f60:	f7ff fd76 	bl	406a50 <_Balloc>
  406f64:	f3c4 0213 	ubfx	r2, r4, #0, #20
  406f68:	f3c4 540a 	ubfx	r4, r4, #20, #11
  406f6c:	4607      	mov	r7, r0
  406f6e:	bb34      	cbnz	r4, 406fbe <__d2b+0x6c>
  406f70:	9201      	str	r2, [sp, #4]
  406f72:	f1b8 0f00 	cmp.w	r8, #0
  406f76:	d027      	beq.n	406fc8 <__d2b+0x76>
  406f78:	a802      	add	r0, sp, #8
  406f7a:	f840 8d08 	str.w	r8, [r0, #-8]!
  406f7e:	f7ff fe0c 	bl	406b9a <__lo0bits>
  406f82:	9900      	ldr	r1, [sp, #0]
  406f84:	b1f0      	cbz	r0, 406fc4 <__d2b+0x72>
  406f86:	9a01      	ldr	r2, [sp, #4]
  406f88:	f1c0 0320 	rsb	r3, r0, #32
  406f8c:	fa02 f303 	lsl.w	r3, r2, r3
  406f90:	430b      	orrs	r3, r1
  406f92:	40c2      	lsrs	r2, r0
  406f94:	617b      	str	r3, [r7, #20]
  406f96:	9201      	str	r2, [sp, #4]
  406f98:	9b01      	ldr	r3, [sp, #4]
  406f9a:	61bb      	str	r3, [r7, #24]
  406f9c:	2b00      	cmp	r3, #0
  406f9e:	bf14      	ite	ne
  406fa0:	2102      	movne	r1, #2
  406fa2:	2101      	moveq	r1, #1
  406fa4:	6139      	str	r1, [r7, #16]
  406fa6:	b1c4      	cbz	r4, 406fda <__d2b+0x88>
  406fa8:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
  406fac:	4404      	add	r4, r0
  406fae:	6034      	str	r4, [r6, #0]
  406fb0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  406fb4:	6028      	str	r0, [r5, #0]
  406fb6:	4638      	mov	r0, r7
  406fb8:	b002      	add	sp, #8
  406fba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406fbe:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
  406fc2:	e7d5      	b.n	406f70 <__d2b+0x1e>
  406fc4:	6179      	str	r1, [r7, #20]
  406fc6:	e7e7      	b.n	406f98 <__d2b+0x46>
  406fc8:	a801      	add	r0, sp, #4
  406fca:	f7ff fde6 	bl	406b9a <__lo0bits>
  406fce:	9b01      	ldr	r3, [sp, #4]
  406fd0:	617b      	str	r3, [r7, #20]
  406fd2:	2101      	movs	r1, #1
  406fd4:	6139      	str	r1, [r7, #16]
  406fd6:	3020      	adds	r0, #32
  406fd8:	e7e5      	b.n	406fa6 <__d2b+0x54>
  406fda:	eb07 0381 	add.w	r3, r7, r1, lsl #2
  406fde:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  406fe2:	6030      	str	r0, [r6, #0]
  406fe4:	6918      	ldr	r0, [r3, #16]
  406fe6:	f7ff fdb9 	bl	406b5c <__hi0bits>
  406fea:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  406fee:	e7e1      	b.n	406fb4 <__d2b+0x62>

00406ff0 <_calloc_r>:
  406ff0:	b538      	push	{r3, r4, r5, lr}
  406ff2:	fb02 f401 	mul.w	r4, r2, r1
  406ff6:	4621      	mov	r1, r4
  406ff8:	f000 f856 	bl	4070a8 <_malloc_r>
  406ffc:	4605      	mov	r5, r0
  406ffe:	b118      	cbz	r0, 407008 <_calloc_r+0x18>
  407000:	4622      	mov	r2, r4
  407002:	2100      	movs	r1, #0
  407004:	f7fd ff41 	bl	404e8a <memset>
  407008:	4628      	mov	r0, r5
  40700a:	bd38      	pop	{r3, r4, r5, pc}

0040700c <_free_r>:
  40700c:	b538      	push	{r3, r4, r5, lr}
  40700e:	4605      	mov	r5, r0
  407010:	2900      	cmp	r1, #0
  407012:	d045      	beq.n	4070a0 <_free_r+0x94>
  407014:	f851 3c04 	ldr.w	r3, [r1, #-4]
  407018:	1f0c      	subs	r4, r1, #4
  40701a:	2b00      	cmp	r3, #0
  40701c:	bfb8      	it	lt
  40701e:	18e4      	addlt	r4, r4, r3
  407020:	f000 fb5a 	bl	4076d8 <__malloc_lock>
  407024:	4a1f      	ldr	r2, [pc, #124]	; (4070a4 <_free_r+0x98>)
  407026:	6813      	ldr	r3, [r2, #0]
  407028:	4610      	mov	r0, r2
  40702a:	b933      	cbnz	r3, 40703a <_free_r+0x2e>
  40702c:	6063      	str	r3, [r4, #4]
  40702e:	6014      	str	r4, [r2, #0]
  407030:	4628      	mov	r0, r5
  407032:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  407036:	f000 bb50 	b.w	4076da <__malloc_unlock>
  40703a:	42a3      	cmp	r3, r4
  40703c:	d90c      	bls.n	407058 <_free_r+0x4c>
  40703e:	6821      	ldr	r1, [r4, #0]
  407040:	1862      	adds	r2, r4, r1
  407042:	4293      	cmp	r3, r2
  407044:	bf04      	itt	eq
  407046:	681a      	ldreq	r2, [r3, #0]
  407048:	685b      	ldreq	r3, [r3, #4]
  40704a:	6063      	str	r3, [r4, #4]
  40704c:	bf04      	itt	eq
  40704e:	1852      	addeq	r2, r2, r1
  407050:	6022      	streq	r2, [r4, #0]
  407052:	6004      	str	r4, [r0, #0]
  407054:	e7ec      	b.n	407030 <_free_r+0x24>
  407056:	4613      	mov	r3, r2
  407058:	685a      	ldr	r2, [r3, #4]
  40705a:	b10a      	cbz	r2, 407060 <_free_r+0x54>
  40705c:	42a2      	cmp	r2, r4
  40705e:	d9fa      	bls.n	407056 <_free_r+0x4a>
  407060:	6819      	ldr	r1, [r3, #0]
  407062:	1858      	adds	r0, r3, r1
  407064:	42a0      	cmp	r0, r4
  407066:	d10b      	bne.n	407080 <_free_r+0x74>
  407068:	6820      	ldr	r0, [r4, #0]
  40706a:	4401      	add	r1, r0
  40706c:	1858      	adds	r0, r3, r1
  40706e:	4282      	cmp	r2, r0
  407070:	6019      	str	r1, [r3, #0]
  407072:	d1dd      	bne.n	407030 <_free_r+0x24>
  407074:	6810      	ldr	r0, [r2, #0]
  407076:	6852      	ldr	r2, [r2, #4]
  407078:	605a      	str	r2, [r3, #4]
  40707a:	4401      	add	r1, r0
  40707c:	6019      	str	r1, [r3, #0]
  40707e:	e7d7      	b.n	407030 <_free_r+0x24>
  407080:	d902      	bls.n	407088 <_free_r+0x7c>
  407082:	230c      	movs	r3, #12
  407084:	602b      	str	r3, [r5, #0]
  407086:	e7d3      	b.n	407030 <_free_r+0x24>
  407088:	6820      	ldr	r0, [r4, #0]
  40708a:	1821      	adds	r1, r4, r0
  40708c:	428a      	cmp	r2, r1
  40708e:	bf04      	itt	eq
  407090:	6811      	ldreq	r1, [r2, #0]
  407092:	6852      	ldreq	r2, [r2, #4]
  407094:	6062      	str	r2, [r4, #4]
  407096:	bf04      	itt	eq
  407098:	1809      	addeq	r1, r1, r0
  40709a:	6021      	streq	r1, [r4, #0]
  40709c:	605c      	str	r4, [r3, #4]
  40709e:	e7c7      	b.n	407030 <_free_r+0x24>
  4070a0:	bd38      	pop	{r3, r4, r5, pc}
  4070a2:	bf00      	nop
  4070a4:	204004c4 	.word	0x204004c4

004070a8 <_malloc_r>:
  4070a8:	b570      	push	{r4, r5, r6, lr}
  4070aa:	1ccd      	adds	r5, r1, #3
  4070ac:	f025 0503 	bic.w	r5, r5, #3
  4070b0:	3508      	adds	r5, #8
  4070b2:	2d0c      	cmp	r5, #12
  4070b4:	bf38      	it	cc
  4070b6:	250c      	movcc	r5, #12
  4070b8:	2d00      	cmp	r5, #0
  4070ba:	4606      	mov	r6, r0
  4070bc:	db01      	blt.n	4070c2 <_malloc_r+0x1a>
  4070be:	42a9      	cmp	r1, r5
  4070c0:	d903      	bls.n	4070ca <_malloc_r+0x22>
  4070c2:	230c      	movs	r3, #12
  4070c4:	6033      	str	r3, [r6, #0]
  4070c6:	2000      	movs	r0, #0
  4070c8:	bd70      	pop	{r4, r5, r6, pc}
  4070ca:	f000 fb05 	bl	4076d8 <__malloc_lock>
  4070ce:	4a23      	ldr	r2, [pc, #140]	; (40715c <_malloc_r+0xb4>)
  4070d0:	6814      	ldr	r4, [r2, #0]
  4070d2:	4621      	mov	r1, r4
  4070d4:	b991      	cbnz	r1, 4070fc <_malloc_r+0x54>
  4070d6:	4c22      	ldr	r4, [pc, #136]	; (407160 <_malloc_r+0xb8>)
  4070d8:	6823      	ldr	r3, [r4, #0]
  4070da:	b91b      	cbnz	r3, 4070e4 <_malloc_r+0x3c>
  4070dc:	4630      	mov	r0, r6
  4070de:	f000 f97f 	bl	4073e0 <_sbrk_r>
  4070e2:	6020      	str	r0, [r4, #0]
  4070e4:	4629      	mov	r1, r5
  4070e6:	4630      	mov	r0, r6
  4070e8:	f000 f97a 	bl	4073e0 <_sbrk_r>
  4070ec:	1c43      	adds	r3, r0, #1
  4070ee:	d126      	bne.n	40713e <_malloc_r+0x96>
  4070f0:	230c      	movs	r3, #12
  4070f2:	6033      	str	r3, [r6, #0]
  4070f4:	4630      	mov	r0, r6
  4070f6:	f000 faf0 	bl	4076da <__malloc_unlock>
  4070fa:	e7e4      	b.n	4070c6 <_malloc_r+0x1e>
  4070fc:	680b      	ldr	r3, [r1, #0]
  4070fe:	1b5b      	subs	r3, r3, r5
  407100:	d41a      	bmi.n	407138 <_malloc_r+0x90>
  407102:	2b0b      	cmp	r3, #11
  407104:	d90f      	bls.n	407126 <_malloc_r+0x7e>
  407106:	600b      	str	r3, [r1, #0]
  407108:	50cd      	str	r5, [r1, r3]
  40710a:	18cc      	adds	r4, r1, r3
  40710c:	4630      	mov	r0, r6
  40710e:	f000 fae4 	bl	4076da <__malloc_unlock>
  407112:	f104 000b 	add.w	r0, r4, #11
  407116:	1d23      	adds	r3, r4, #4
  407118:	f020 0007 	bic.w	r0, r0, #7
  40711c:	1ac3      	subs	r3, r0, r3
  40711e:	d01b      	beq.n	407158 <_malloc_r+0xb0>
  407120:	425a      	negs	r2, r3
  407122:	50e2      	str	r2, [r4, r3]
  407124:	bd70      	pop	{r4, r5, r6, pc}
  407126:	428c      	cmp	r4, r1
  407128:	bf0d      	iteet	eq
  40712a:	6863      	ldreq	r3, [r4, #4]
  40712c:	684b      	ldrne	r3, [r1, #4]
  40712e:	6063      	strne	r3, [r4, #4]
  407130:	6013      	streq	r3, [r2, #0]
  407132:	bf18      	it	ne
  407134:	460c      	movne	r4, r1
  407136:	e7e9      	b.n	40710c <_malloc_r+0x64>
  407138:	460c      	mov	r4, r1
  40713a:	6849      	ldr	r1, [r1, #4]
  40713c:	e7ca      	b.n	4070d4 <_malloc_r+0x2c>
  40713e:	1cc4      	adds	r4, r0, #3
  407140:	f024 0403 	bic.w	r4, r4, #3
  407144:	42a0      	cmp	r0, r4
  407146:	d005      	beq.n	407154 <_malloc_r+0xac>
  407148:	1a21      	subs	r1, r4, r0
  40714a:	4630      	mov	r0, r6
  40714c:	f000 f948 	bl	4073e0 <_sbrk_r>
  407150:	3001      	adds	r0, #1
  407152:	d0cd      	beq.n	4070f0 <_malloc_r+0x48>
  407154:	6025      	str	r5, [r4, #0]
  407156:	e7d9      	b.n	40710c <_malloc_r+0x64>
  407158:	bd70      	pop	{r4, r5, r6, pc}
  40715a:	bf00      	nop
  40715c:	204004c4 	.word	0x204004c4
  407160:	204004c8 	.word	0x204004c8

00407164 <__sfputc_r>:
  407164:	6893      	ldr	r3, [r2, #8]
  407166:	3b01      	subs	r3, #1
  407168:	2b00      	cmp	r3, #0
  40716a:	b410      	push	{r4}
  40716c:	6093      	str	r3, [r2, #8]
  40716e:	da08      	bge.n	407182 <__sfputc_r+0x1e>
  407170:	6994      	ldr	r4, [r2, #24]
  407172:	42a3      	cmp	r3, r4
  407174:	db02      	blt.n	40717c <__sfputc_r+0x18>
  407176:	b2cb      	uxtb	r3, r1
  407178:	2b0a      	cmp	r3, #10
  40717a:	d102      	bne.n	407182 <__sfputc_r+0x1e>
  40717c:	bc10      	pop	{r4}
  40717e:	f000 b983 	b.w	407488 <__swbuf_r>
  407182:	6813      	ldr	r3, [r2, #0]
  407184:	1c58      	adds	r0, r3, #1
  407186:	6010      	str	r0, [r2, #0]
  407188:	7019      	strb	r1, [r3, #0]
  40718a:	b2c8      	uxtb	r0, r1
  40718c:	bc10      	pop	{r4}
  40718e:	4770      	bx	lr

00407190 <__sfputs_r>:
  407190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407192:	4606      	mov	r6, r0
  407194:	460f      	mov	r7, r1
  407196:	4614      	mov	r4, r2
  407198:	18d5      	adds	r5, r2, r3
  40719a:	42ac      	cmp	r4, r5
  40719c:	d101      	bne.n	4071a2 <__sfputs_r+0x12>
  40719e:	2000      	movs	r0, #0
  4071a0:	e007      	b.n	4071b2 <__sfputs_r+0x22>
  4071a2:	463a      	mov	r2, r7
  4071a4:	f814 1b01 	ldrb.w	r1, [r4], #1
  4071a8:	4630      	mov	r0, r6
  4071aa:	f7ff ffdb 	bl	407164 <__sfputc_r>
  4071ae:	1c43      	adds	r3, r0, #1
  4071b0:	d1f3      	bne.n	40719a <__sfputs_r+0xa>
  4071b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

004071b4 <_vfiprintf_r>:
  4071b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4071b8:	b09d      	sub	sp, #116	; 0x74
  4071ba:	460c      	mov	r4, r1
  4071bc:	4617      	mov	r7, r2
  4071be:	9303      	str	r3, [sp, #12]
  4071c0:	4606      	mov	r6, r0
  4071c2:	b118      	cbz	r0, 4071cc <_vfiprintf_r+0x18>
  4071c4:	6983      	ldr	r3, [r0, #24]
  4071c6:	b90b      	cbnz	r3, 4071cc <_vfiprintf_r+0x18>
  4071c8:	f7ff faee 	bl	4067a8 <__sinit>
  4071cc:	4b7c      	ldr	r3, [pc, #496]	; (4073c0 <_vfiprintf_r+0x20c>)
  4071ce:	429c      	cmp	r4, r3
  4071d0:	d157      	bne.n	407282 <_vfiprintf_r+0xce>
  4071d2:	6874      	ldr	r4, [r6, #4]
  4071d4:	89a3      	ldrh	r3, [r4, #12]
  4071d6:	0718      	lsls	r0, r3, #28
  4071d8:	d55d      	bpl.n	407296 <_vfiprintf_r+0xe2>
  4071da:	6923      	ldr	r3, [r4, #16]
  4071dc:	2b00      	cmp	r3, #0
  4071de:	d05a      	beq.n	407296 <_vfiprintf_r+0xe2>
  4071e0:	2300      	movs	r3, #0
  4071e2:	9309      	str	r3, [sp, #36]	; 0x24
  4071e4:	2320      	movs	r3, #32
  4071e6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
  4071ea:	2330      	movs	r3, #48	; 0x30
  4071ec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
  4071f0:	f04f 0b01 	mov.w	fp, #1
  4071f4:	46b8      	mov	r8, r7
  4071f6:	4645      	mov	r5, r8
  4071f8:	f815 3b01 	ldrb.w	r3, [r5], #1
  4071fc:	2b00      	cmp	r3, #0
  4071fe:	d155      	bne.n	4072ac <_vfiprintf_r+0xf8>
  407200:	ebb8 0a07 	subs.w	sl, r8, r7
  407204:	d00b      	beq.n	40721e <_vfiprintf_r+0x6a>
  407206:	4653      	mov	r3, sl
  407208:	463a      	mov	r2, r7
  40720a:	4621      	mov	r1, r4
  40720c:	4630      	mov	r0, r6
  40720e:	f7ff ffbf 	bl	407190 <__sfputs_r>
  407212:	3001      	adds	r0, #1
  407214:	f000 80c4 	beq.w	4073a0 <_vfiprintf_r+0x1ec>
  407218:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40721a:	4453      	add	r3, sl
  40721c:	9309      	str	r3, [sp, #36]	; 0x24
  40721e:	f898 3000 	ldrb.w	r3, [r8]
  407222:	2b00      	cmp	r3, #0
  407224:	f000 80bc 	beq.w	4073a0 <_vfiprintf_r+0x1ec>
  407228:	2300      	movs	r3, #0
  40722a:	f04f 32ff 	mov.w	r2, #4294967295
  40722e:	9304      	str	r3, [sp, #16]
  407230:	9307      	str	r3, [sp, #28]
  407232:	9205      	str	r2, [sp, #20]
  407234:	9306      	str	r3, [sp, #24]
  407236:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
  40723a:	931a      	str	r3, [sp, #104]	; 0x68
  40723c:	2205      	movs	r2, #5
  40723e:	7829      	ldrb	r1, [r5, #0]
  407240:	4860      	ldr	r0, [pc, #384]	; (4073c4 <_vfiprintf_r+0x210>)
  407242:	f7ff fbb5 	bl	4069b0 <memchr>
  407246:	f105 0801 	add.w	r8, r5, #1
  40724a:	9b04      	ldr	r3, [sp, #16]
  40724c:	2800      	cmp	r0, #0
  40724e:	d131      	bne.n	4072b4 <_vfiprintf_r+0x100>
  407250:	06d9      	lsls	r1, r3, #27
  407252:	bf44      	itt	mi
  407254:	2220      	movmi	r2, #32
  407256:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
  40725a:	071a      	lsls	r2, r3, #28
  40725c:	bf44      	itt	mi
  40725e:	222b      	movmi	r2, #43	; 0x2b
  407260:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
  407264:	782a      	ldrb	r2, [r5, #0]
  407266:	2a2a      	cmp	r2, #42	; 0x2a
  407268:	d02c      	beq.n	4072c4 <_vfiprintf_r+0x110>
  40726a:	9a07      	ldr	r2, [sp, #28]
  40726c:	2100      	movs	r1, #0
  40726e:	200a      	movs	r0, #10
  407270:	46a8      	mov	r8, r5
  407272:	3501      	adds	r5, #1
  407274:	f898 3000 	ldrb.w	r3, [r8]
  407278:	3b30      	subs	r3, #48	; 0x30
  40727a:	2b09      	cmp	r3, #9
  40727c:	d96d      	bls.n	40735a <_vfiprintf_r+0x1a6>
  40727e:	b371      	cbz	r1, 4072de <_vfiprintf_r+0x12a>
  407280:	e026      	b.n	4072d0 <_vfiprintf_r+0x11c>
  407282:	4b51      	ldr	r3, [pc, #324]	; (4073c8 <_vfiprintf_r+0x214>)
  407284:	429c      	cmp	r4, r3
  407286:	d101      	bne.n	40728c <_vfiprintf_r+0xd8>
  407288:	68b4      	ldr	r4, [r6, #8]
  40728a:	e7a3      	b.n	4071d4 <_vfiprintf_r+0x20>
  40728c:	4b4f      	ldr	r3, [pc, #316]	; (4073cc <_vfiprintf_r+0x218>)
  40728e:	429c      	cmp	r4, r3
  407290:	bf08      	it	eq
  407292:	68f4      	ldreq	r4, [r6, #12]
  407294:	e79e      	b.n	4071d4 <_vfiprintf_r+0x20>
  407296:	4621      	mov	r1, r4
  407298:	4630      	mov	r0, r6
  40729a:	f000 f959 	bl	407550 <__swsetup_r>
  40729e:	2800      	cmp	r0, #0
  4072a0:	d09e      	beq.n	4071e0 <_vfiprintf_r+0x2c>
  4072a2:	f04f 30ff 	mov.w	r0, #4294967295
  4072a6:	b01d      	add	sp, #116	; 0x74
  4072a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4072ac:	2b25      	cmp	r3, #37	; 0x25
  4072ae:	d0a7      	beq.n	407200 <_vfiprintf_r+0x4c>
  4072b0:	46a8      	mov	r8, r5
  4072b2:	e7a0      	b.n	4071f6 <_vfiprintf_r+0x42>
  4072b4:	4a43      	ldr	r2, [pc, #268]	; (4073c4 <_vfiprintf_r+0x210>)
  4072b6:	1a80      	subs	r0, r0, r2
  4072b8:	fa0b f000 	lsl.w	r0, fp, r0
  4072bc:	4318      	orrs	r0, r3
  4072be:	9004      	str	r0, [sp, #16]
  4072c0:	4645      	mov	r5, r8
  4072c2:	e7bb      	b.n	40723c <_vfiprintf_r+0x88>
  4072c4:	9a03      	ldr	r2, [sp, #12]
  4072c6:	1d11      	adds	r1, r2, #4
  4072c8:	6812      	ldr	r2, [r2, #0]
  4072ca:	9103      	str	r1, [sp, #12]
  4072cc:	2a00      	cmp	r2, #0
  4072ce:	db01      	blt.n	4072d4 <_vfiprintf_r+0x120>
  4072d0:	9207      	str	r2, [sp, #28]
  4072d2:	e004      	b.n	4072de <_vfiprintf_r+0x12a>
  4072d4:	4252      	negs	r2, r2
  4072d6:	f043 0302 	orr.w	r3, r3, #2
  4072da:	9207      	str	r2, [sp, #28]
  4072dc:	9304      	str	r3, [sp, #16]
  4072de:	f898 3000 	ldrb.w	r3, [r8]
  4072e2:	2b2e      	cmp	r3, #46	; 0x2e
  4072e4:	d110      	bne.n	407308 <_vfiprintf_r+0x154>
  4072e6:	f898 3001 	ldrb.w	r3, [r8, #1]
  4072ea:	2b2a      	cmp	r3, #42	; 0x2a
  4072ec:	f108 0101 	add.w	r1, r8, #1
  4072f0:	d137      	bne.n	407362 <_vfiprintf_r+0x1ae>
  4072f2:	9b03      	ldr	r3, [sp, #12]
  4072f4:	1d1a      	adds	r2, r3, #4
  4072f6:	681b      	ldr	r3, [r3, #0]
  4072f8:	9203      	str	r2, [sp, #12]
  4072fa:	2b00      	cmp	r3, #0
  4072fc:	bfb8      	it	lt
  4072fe:	f04f 33ff 	movlt.w	r3, #4294967295
  407302:	f108 0802 	add.w	r8, r8, #2
  407306:	9305      	str	r3, [sp, #20]
  407308:	4d31      	ldr	r5, [pc, #196]	; (4073d0 <_vfiprintf_r+0x21c>)
  40730a:	f898 1000 	ldrb.w	r1, [r8]
  40730e:	2203      	movs	r2, #3
  407310:	4628      	mov	r0, r5
  407312:	f7ff fb4d 	bl	4069b0 <memchr>
  407316:	b140      	cbz	r0, 40732a <_vfiprintf_r+0x176>
  407318:	2340      	movs	r3, #64	; 0x40
  40731a:	1b40      	subs	r0, r0, r5
  40731c:	fa03 f000 	lsl.w	r0, r3, r0
  407320:	9b04      	ldr	r3, [sp, #16]
  407322:	4303      	orrs	r3, r0
  407324:	9304      	str	r3, [sp, #16]
  407326:	f108 0801 	add.w	r8, r8, #1
  40732a:	f898 1000 	ldrb.w	r1, [r8]
  40732e:	4829      	ldr	r0, [pc, #164]	; (4073d4 <_vfiprintf_r+0x220>)
  407330:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
  407334:	2206      	movs	r2, #6
  407336:	f108 0701 	add.w	r7, r8, #1
  40733a:	f7ff fb39 	bl	4069b0 <memchr>
  40733e:	2800      	cmp	r0, #0
  407340:	d034      	beq.n	4073ac <_vfiprintf_r+0x1f8>
  407342:	4b25      	ldr	r3, [pc, #148]	; (4073d8 <_vfiprintf_r+0x224>)
  407344:	bb03      	cbnz	r3, 407388 <_vfiprintf_r+0x1d4>
  407346:	9b03      	ldr	r3, [sp, #12]
  407348:	3307      	adds	r3, #7
  40734a:	f023 0307 	bic.w	r3, r3, #7
  40734e:	3308      	adds	r3, #8
  407350:	9303      	str	r3, [sp, #12]
  407352:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407354:	444b      	add	r3, r9
  407356:	9309      	str	r3, [sp, #36]	; 0x24
  407358:	e74c      	b.n	4071f4 <_vfiprintf_r+0x40>
  40735a:	fb00 3202 	mla	r2, r0, r2, r3
  40735e:	2101      	movs	r1, #1
  407360:	e786      	b.n	407270 <_vfiprintf_r+0xbc>
  407362:	2300      	movs	r3, #0
  407364:	9305      	str	r3, [sp, #20]
  407366:	4618      	mov	r0, r3
  407368:	250a      	movs	r5, #10
  40736a:	4688      	mov	r8, r1
  40736c:	3101      	adds	r1, #1
  40736e:	f898 2000 	ldrb.w	r2, [r8]
  407372:	3a30      	subs	r2, #48	; 0x30
  407374:	2a09      	cmp	r2, #9
  407376:	d903      	bls.n	407380 <_vfiprintf_r+0x1cc>
  407378:	2b00      	cmp	r3, #0
  40737a:	d0c5      	beq.n	407308 <_vfiprintf_r+0x154>
  40737c:	9005      	str	r0, [sp, #20]
  40737e:	e7c3      	b.n	407308 <_vfiprintf_r+0x154>
  407380:	fb05 2000 	mla	r0, r5, r0, r2
  407384:	2301      	movs	r3, #1
  407386:	e7f0      	b.n	40736a <_vfiprintf_r+0x1b6>
  407388:	ab03      	add	r3, sp, #12
  40738a:	9300      	str	r3, [sp, #0]
  40738c:	4622      	mov	r2, r4
  40738e:	4b13      	ldr	r3, [pc, #76]	; (4073dc <_vfiprintf_r+0x228>)
  407390:	a904      	add	r1, sp, #16
  407392:	4630      	mov	r0, r6
  407394:	f7fd fe12 	bl	404fbc <_printf_float>
  407398:	f1b0 3fff 	cmp.w	r0, #4294967295
  40739c:	4681      	mov	r9, r0
  40739e:	d1d8      	bne.n	407352 <_vfiprintf_r+0x19e>
  4073a0:	89a3      	ldrh	r3, [r4, #12]
  4073a2:	065b      	lsls	r3, r3, #25
  4073a4:	f53f af7d 	bmi.w	4072a2 <_vfiprintf_r+0xee>
  4073a8:	9809      	ldr	r0, [sp, #36]	; 0x24
  4073aa:	e77c      	b.n	4072a6 <_vfiprintf_r+0xf2>
  4073ac:	ab03      	add	r3, sp, #12
  4073ae:	9300      	str	r3, [sp, #0]
  4073b0:	4622      	mov	r2, r4
  4073b2:	4b0a      	ldr	r3, [pc, #40]	; (4073dc <_vfiprintf_r+0x228>)
  4073b4:	a904      	add	r1, sp, #16
  4073b6:	4630      	mov	r0, r6
  4073b8:	f7fe f8ae 	bl	405518 <_printf_i>
  4073bc:	e7ec      	b.n	407398 <_vfiprintf_r+0x1e4>
  4073be:	bf00      	nop
  4073c0:	00407dd8 	.word	0x00407dd8
  4073c4:	00407f14 	.word	0x00407f14
  4073c8:	00407df8 	.word	0x00407df8
  4073cc:	00407db8 	.word	0x00407db8
  4073d0:	00407f1a 	.word	0x00407f1a
  4073d4:	00407f1e 	.word	0x00407f1e
  4073d8:	00404fbd 	.word	0x00404fbd
  4073dc:	00407191 	.word	0x00407191

004073e0 <_sbrk_r>:
  4073e0:	b538      	push	{r3, r4, r5, lr}
  4073e2:	4c06      	ldr	r4, [pc, #24]	; (4073fc <_sbrk_r+0x1c>)
  4073e4:	2300      	movs	r3, #0
  4073e6:	4605      	mov	r5, r0
  4073e8:	4608      	mov	r0, r1
  4073ea:	6023      	str	r3, [r4, #0]
  4073ec:	f7fa fd5e 	bl	401eac <_sbrk>
  4073f0:	1c43      	adds	r3, r0, #1
  4073f2:	d102      	bne.n	4073fa <_sbrk_r+0x1a>
  4073f4:	6823      	ldr	r3, [r4, #0]
  4073f6:	b103      	cbz	r3, 4073fa <_sbrk_r+0x1a>
  4073f8:	602b      	str	r3, [r5, #0]
  4073fa:	bd38      	pop	{r3, r4, r5, pc}
  4073fc:	204007cc 	.word	0x204007cc

00407400 <__sread>:
  407400:	b510      	push	{r4, lr}
  407402:	460c      	mov	r4, r1
  407404:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407408:	f000 f968 	bl	4076dc <_read_r>
  40740c:	2800      	cmp	r0, #0
  40740e:	bfab      	itete	ge
  407410:	6d63      	ldrge	r3, [r4, #84]	; 0x54
  407412:	89a3      	ldrhlt	r3, [r4, #12]
  407414:	181b      	addge	r3, r3, r0
  407416:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
  40741a:	bfac      	ite	ge
  40741c:	6563      	strge	r3, [r4, #84]	; 0x54
  40741e:	81a3      	strhlt	r3, [r4, #12]
  407420:	bd10      	pop	{r4, pc}

00407422 <__swrite>:
  407422:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407426:	461f      	mov	r7, r3
  407428:	898b      	ldrh	r3, [r1, #12]
  40742a:	05db      	lsls	r3, r3, #23
  40742c:	4605      	mov	r5, r0
  40742e:	460c      	mov	r4, r1
  407430:	4616      	mov	r6, r2
  407432:	d505      	bpl.n	407440 <__swrite+0x1e>
  407434:	2302      	movs	r3, #2
  407436:	2200      	movs	r2, #0
  407438:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40743c:	f000 f928 	bl	407690 <_lseek_r>
  407440:	89a3      	ldrh	r3, [r4, #12]
  407442:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  407446:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40744a:	81a3      	strh	r3, [r4, #12]
  40744c:	4632      	mov	r2, r6
  40744e:	463b      	mov	r3, r7
  407450:	4628      	mov	r0, r5
  407452:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407456:	f000 b869 	b.w	40752c <_write_r>

0040745a <__sseek>:
  40745a:	b510      	push	{r4, lr}
  40745c:	460c      	mov	r4, r1
  40745e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407462:	f000 f915 	bl	407690 <_lseek_r>
  407466:	1c43      	adds	r3, r0, #1
  407468:	89a3      	ldrh	r3, [r4, #12]
  40746a:	bf15      	itete	ne
  40746c:	6560      	strne	r0, [r4, #84]	; 0x54
  40746e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  407472:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  407476:	81a3      	strheq	r3, [r4, #12]
  407478:	bf18      	it	ne
  40747a:	81a3      	strhne	r3, [r4, #12]
  40747c:	bd10      	pop	{r4, pc}

0040747e <__sclose>:
  40747e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407482:	f000 b8d3 	b.w	40762c <_close_r>
	...

00407488 <__swbuf_r>:
  407488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40748a:	460e      	mov	r6, r1
  40748c:	4614      	mov	r4, r2
  40748e:	4605      	mov	r5, r0
  407490:	b118      	cbz	r0, 40749a <__swbuf_r+0x12>
  407492:	6983      	ldr	r3, [r0, #24]
  407494:	b90b      	cbnz	r3, 40749a <__swbuf_r+0x12>
  407496:	f7ff f987 	bl	4067a8 <__sinit>
  40749a:	4b21      	ldr	r3, [pc, #132]	; (407520 <__swbuf_r+0x98>)
  40749c:	429c      	cmp	r4, r3
  40749e:	d12a      	bne.n	4074f6 <__swbuf_r+0x6e>
  4074a0:	686c      	ldr	r4, [r5, #4]
  4074a2:	69a3      	ldr	r3, [r4, #24]
  4074a4:	60a3      	str	r3, [r4, #8]
  4074a6:	89a3      	ldrh	r3, [r4, #12]
  4074a8:	071a      	lsls	r2, r3, #28
  4074aa:	d52e      	bpl.n	40750a <__swbuf_r+0x82>
  4074ac:	6923      	ldr	r3, [r4, #16]
  4074ae:	b363      	cbz	r3, 40750a <__swbuf_r+0x82>
  4074b0:	6923      	ldr	r3, [r4, #16]
  4074b2:	6820      	ldr	r0, [r4, #0]
  4074b4:	1ac0      	subs	r0, r0, r3
  4074b6:	6963      	ldr	r3, [r4, #20]
  4074b8:	b2f6      	uxtb	r6, r6
  4074ba:	4298      	cmp	r0, r3
  4074bc:	4637      	mov	r7, r6
  4074be:	db04      	blt.n	4074ca <__swbuf_r+0x42>
  4074c0:	4621      	mov	r1, r4
  4074c2:	4628      	mov	r0, r5
  4074c4:	f7ff f906 	bl	4066d4 <_fflush_r>
  4074c8:	bb28      	cbnz	r0, 407516 <__swbuf_r+0x8e>
  4074ca:	68a3      	ldr	r3, [r4, #8]
  4074cc:	3b01      	subs	r3, #1
  4074ce:	60a3      	str	r3, [r4, #8]
  4074d0:	6823      	ldr	r3, [r4, #0]
  4074d2:	1c5a      	adds	r2, r3, #1
  4074d4:	6022      	str	r2, [r4, #0]
  4074d6:	701e      	strb	r6, [r3, #0]
  4074d8:	6963      	ldr	r3, [r4, #20]
  4074da:	3001      	adds	r0, #1
  4074dc:	4298      	cmp	r0, r3
  4074de:	d004      	beq.n	4074ea <__swbuf_r+0x62>
  4074e0:	89a3      	ldrh	r3, [r4, #12]
  4074e2:	07db      	lsls	r3, r3, #31
  4074e4:	d519      	bpl.n	40751a <__swbuf_r+0x92>
  4074e6:	2e0a      	cmp	r6, #10
  4074e8:	d117      	bne.n	40751a <__swbuf_r+0x92>
  4074ea:	4621      	mov	r1, r4
  4074ec:	4628      	mov	r0, r5
  4074ee:	f7ff f8f1 	bl	4066d4 <_fflush_r>
  4074f2:	b190      	cbz	r0, 40751a <__swbuf_r+0x92>
  4074f4:	e00f      	b.n	407516 <__swbuf_r+0x8e>
  4074f6:	4b0b      	ldr	r3, [pc, #44]	; (407524 <__swbuf_r+0x9c>)
  4074f8:	429c      	cmp	r4, r3
  4074fa:	d101      	bne.n	407500 <__swbuf_r+0x78>
  4074fc:	68ac      	ldr	r4, [r5, #8]
  4074fe:	e7d0      	b.n	4074a2 <__swbuf_r+0x1a>
  407500:	4b09      	ldr	r3, [pc, #36]	; (407528 <__swbuf_r+0xa0>)
  407502:	429c      	cmp	r4, r3
  407504:	bf08      	it	eq
  407506:	68ec      	ldreq	r4, [r5, #12]
  407508:	e7cb      	b.n	4074a2 <__swbuf_r+0x1a>
  40750a:	4621      	mov	r1, r4
  40750c:	4628      	mov	r0, r5
  40750e:	f000 f81f 	bl	407550 <__swsetup_r>
  407512:	2800      	cmp	r0, #0
  407514:	d0cc      	beq.n	4074b0 <__swbuf_r+0x28>
  407516:	f04f 37ff 	mov.w	r7, #4294967295
  40751a:	4638      	mov	r0, r7
  40751c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40751e:	bf00      	nop
  407520:	00407dd8 	.word	0x00407dd8
  407524:	00407df8 	.word	0x00407df8
  407528:	00407db8 	.word	0x00407db8

0040752c <_write_r>:
  40752c:	b538      	push	{r3, r4, r5, lr}
  40752e:	4c07      	ldr	r4, [pc, #28]	; (40754c <_write_r+0x20>)
  407530:	4605      	mov	r5, r0
  407532:	4608      	mov	r0, r1
  407534:	4611      	mov	r1, r2
  407536:	2200      	movs	r2, #0
  407538:	6022      	str	r2, [r4, #0]
  40753a:	461a      	mov	r2, r3
  40753c:	f7fb fd4a 	bl	402fd4 <_write>
  407540:	1c43      	adds	r3, r0, #1
  407542:	d102      	bne.n	40754a <_write_r+0x1e>
  407544:	6823      	ldr	r3, [r4, #0]
  407546:	b103      	cbz	r3, 40754a <_write_r+0x1e>
  407548:	602b      	str	r3, [r5, #0]
  40754a:	bd38      	pop	{r3, r4, r5, pc}
  40754c:	204007cc 	.word	0x204007cc

00407550 <__swsetup_r>:
  407550:	4b32      	ldr	r3, [pc, #200]	; (40761c <__swsetup_r+0xcc>)
  407552:	b570      	push	{r4, r5, r6, lr}
  407554:	681d      	ldr	r5, [r3, #0]
  407556:	4606      	mov	r6, r0
  407558:	460c      	mov	r4, r1
  40755a:	b125      	cbz	r5, 407566 <__swsetup_r+0x16>
  40755c:	69ab      	ldr	r3, [r5, #24]
  40755e:	b913      	cbnz	r3, 407566 <__swsetup_r+0x16>
  407560:	4628      	mov	r0, r5
  407562:	f7ff f921 	bl	4067a8 <__sinit>
  407566:	4b2e      	ldr	r3, [pc, #184]	; (407620 <__swsetup_r+0xd0>)
  407568:	429c      	cmp	r4, r3
  40756a:	d10f      	bne.n	40758c <__swsetup_r+0x3c>
  40756c:	686c      	ldr	r4, [r5, #4]
  40756e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407572:	b29a      	uxth	r2, r3
  407574:	0715      	lsls	r5, r2, #28
  407576:	d42c      	bmi.n	4075d2 <__swsetup_r+0x82>
  407578:	06d0      	lsls	r0, r2, #27
  40757a:	d411      	bmi.n	4075a0 <__swsetup_r+0x50>
  40757c:	2209      	movs	r2, #9
  40757e:	6032      	str	r2, [r6, #0]
  407580:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407584:	81a3      	strh	r3, [r4, #12]
  407586:	f04f 30ff 	mov.w	r0, #4294967295
  40758a:	bd70      	pop	{r4, r5, r6, pc}
  40758c:	4b25      	ldr	r3, [pc, #148]	; (407624 <__swsetup_r+0xd4>)
  40758e:	429c      	cmp	r4, r3
  407590:	d101      	bne.n	407596 <__swsetup_r+0x46>
  407592:	68ac      	ldr	r4, [r5, #8]
  407594:	e7eb      	b.n	40756e <__swsetup_r+0x1e>
  407596:	4b24      	ldr	r3, [pc, #144]	; (407628 <__swsetup_r+0xd8>)
  407598:	429c      	cmp	r4, r3
  40759a:	bf08      	it	eq
  40759c:	68ec      	ldreq	r4, [r5, #12]
  40759e:	e7e6      	b.n	40756e <__swsetup_r+0x1e>
  4075a0:	0751      	lsls	r1, r2, #29
  4075a2:	d512      	bpl.n	4075ca <__swsetup_r+0x7a>
  4075a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
  4075a6:	b141      	cbz	r1, 4075ba <__swsetup_r+0x6a>
  4075a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
  4075ac:	4299      	cmp	r1, r3
  4075ae:	d002      	beq.n	4075b6 <__swsetup_r+0x66>
  4075b0:	4630      	mov	r0, r6
  4075b2:	f7ff fd2b 	bl	40700c <_free_r>
  4075b6:	2300      	movs	r3, #0
  4075b8:	6363      	str	r3, [r4, #52]	; 0x34
  4075ba:	89a3      	ldrh	r3, [r4, #12]
  4075bc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
  4075c0:	81a3      	strh	r3, [r4, #12]
  4075c2:	2300      	movs	r3, #0
  4075c4:	6063      	str	r3, [r4, #4]
  4075c6:	6923      	ldr	r3, [r4, #16]
  4075c8:	6023      	str	r3, [r4, #0]
  4075ca:	89a3      	ldrh	r3, [r4, #12]
  4075cc:	f043 0308 	orr.w	r3, r3, #8
  4075d0:	81a3      	strh	r3, [r4, #12]
  4075d2:	6923      	ldr	r3, [r4, #16]
  4075d4:	b94b      	cbnz	r3, 4075ea <__swsetup_r+0x9a>
  4075d6:	89a3      	ldrh	r3, [r4, #12]
  4075d8:	f403 7320 	and.w	r3, r3, #640	; 0x280
  4075dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4075e0:	d003      	beq.n	4075ea <__swsetup_r+0x9a>
  4075e2:	4621      	mov	r1, r4
  4075e4:	4630      	mov	r0, r6
  4075e6:	f7ff f99b 	bl	406920 <__smakebuf_r>
  4075ea:	89a2      	ldrh	r2, [r4, #12]
  4075ec:	f012 0301 	ands.w	r3, r2, #1
  4075f0:	d00c      	beq.n	40760c <__swsetup_r+0xbc>
  4075f2:	2300      	movs	r3, #0
  4075f4:	60a3      	str	r3, [r4, #8]
  4075f6:	6963      	ldr	r3, [r4, #20]
  4075f8:	425b      	negs	r3, r3
  4075fa:	61a3      	str	r3, [r4, #24]
  4075fc:	6923      	ldr	r3, [r4, #16]
  4075fe:	b953      	cbnz	r3, 407616 <__swsetup_r+0xc6>
  407600:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407604:	f013 0080 	ands.w	r0, r3, #128	; 0x80
  407608:	d1ba      	bne.n	407580 <__swsetup_r+0x30>
  40760a:	bd70      	pop	{r4, r5, r6, pc}
  40760c:	0792      	lsls	r2, r2, #30
  40760e:	bf58      	it	pl
  407610:	6963      	ldrpl	r3, [r4, #20]
  407612:	60a3      	str	r3, [r4, #8]
  407614:	e7f2      	b.n	4075fc <__swsetup_r+0xac>
  407616:	2000      	movs	r0, #0
  407618:	e7f7      	b.n	40760a <__swsetup_r+0xba>
  40761a:	bf00      	nop
  40761c:	20400048 	.word	0x20400048
  407620:	00407dd8 	.word	0x00407dd8
  407624:	00407df8 	.word	0x00407df8
  407628:	00407db8 	.word	0x00407db8

0040762c <_close_r>:
  40762c:	b538      	push	{r3, r4, r5, lr}
  40762e:	4c06      	ldr	r4, [pc, #24]	; (407648 <_close_r+0x1c>)
  407630:	2300      	movs	r3, #0
  407632:	4605      	mov	r5, r0
  407634:	4608      	mov	r0, r1
  407636:	6023      	str	r3, [r4, #0]
  407638:	f7fa fc4a 	bl	401ed0 <_close>
  40763c:	1c43      	adds	r3, r0, #1
  40763e:	d102      	bne.n	407646 <_close_r+0x1a>
  407640:	6823      	ldr	r3, [r4, #0]
  407642:	b103      	cbz	r3, 407646 <_close_r+0x1a>
  407644:	602b      	str	r3, [r5, #0]
  407646:	bd38      	pop	{r3, r4, r5, pc}
  407648:	204007cc 	.word	0x204007cc

0040764c <_fstat_r>:
  40764c:	b538      	push	{r3, r4, r5, lr}
  40764e:	4c07      	ldr	r4, [pc, #28]	; (40766c <_fstat_r+0x20>)
  407650:	2300      	movs	r3, #0
  407652:	4605      	mov	r5, r0
  407654:	4608      	mov	r0, r1
  407656:	4611      	mov	r1, r2
  407658:	6023      	str	r3, [r4, #0]
  40765a:	f7fa fc3c 	bl	401ed6 <_fstat>
  40765e:	1c43      	adds	r3, r0, #1
  407660:	d102      	bne.n	407668 <_fstat_r+0x1c>
  407662:	6823      	ldr	r3, [r4, #0]
  407664:	b103      	cbz	r3, 407668 <_fstat_r+0x1c>
  407666:	602b      	str	r3, [r5, #0]
  407668:	bd38      	pop	{r3, r4, r5, pc}
  40766a:	bf00      	nop
  40766c:	204007cc 	.word	0x204007cc

00407670 <_isatty_r>:
  407670:	b538      	push	{r3, r4, r5, lr}
  407672:	4c06      	ldr	r4, [pc, #24]	; (40768c <_isatty_r+0x1c>)
  407674:	2300      	movs	r3, #0
  407676:	4605      	mov	r5, r0
  407678:	4608      	mov	r0, r1
  40767a:	6023      	str	r3, [r4, #0]
  40767c:	f7fa fc30 	bl	401ee0 <_isatty>
  407680:	1c43      	adds	r3, r0, #1
  407682:	d102      	bne.n	40768a <_isatty_r+0x1a>
  407684:	6823      	ldr	r3, [r4, #0]
  407686:	b103      	cbz	r3, 40768a <_isatty_r+0x1a>
  407688:	602b      	str	r3, [r5, #0]
  40768a:	bd38      	pop	{r3, r4, r5, pc}
  40768c:	204007cc 	.word	0x204007cc

00407690 <_lseek_r>:
  407690:	b538      	push	{r3, r4, r5, lr}
  407692:	4c07      	ldr	r4, [pc, #28]	; (4076b0 <_lseek_r+0x20>)
  407694:	4605      	mov	r5, r0
  407696:	4608      	mov	r0, r1
  407698:	4611      	mov	r1, r2
  40769a:	2200      	movs	r2, #0
  40769c:	6022      	str	r2, [r4, #0]
  40769e:	461a      	mov	r2, r3
  4076a0:	f7fa fc20 	bl	401ee4 <_lseek>
  4076a4:	1c43      	adds	r3, r0, #1
  4076a6:	d102      	bne.n	4076ae <_lseek_r+0x1e>
  4076a8:	6823      	ldr	r3, [r4, #0]
  4076aa:	b103      	cbz	r3, 4076ae <_lseek_r+0x1e>
  4076ac:	602b      	str	r3, [r5, #0]
  4076ae:	bd38      	pop	{r3, r4, r5, pc}
  4076b0:	204007cc 	.word	0x204007cc

004076b4 <__ascii_mbtowc>:
  4076b4:	b082      	sub	sp, #8
  4076b6:	b901      	cbnz	r1, 4076ba <__ascii_mbtowc+0x6>
  4076b8:	a901      	add	r1, sp, #4
  4076ba:	b142      	cbz	r2, 4076ce <__ascii_mbtowc+0x1a>
  4076bc:	b14b      	cbz	r3, 4076d2 <__ascii_mbtowc+0x1e>
  4076be:	7813      	ldrb	r3, [r2, #0]
  4076c0:	600b      	str	r3, [r1, #0]
  4076c2:	7812      	ldrb	r2, [r2, #0]
  4076c4:	1c10      	adds	r0, r2, #0
  4076c6:	bf18      	it	ne
  4076c8:	2001      	movne	r0, #1
  4076ca:	b002      	add	sp, #8
  4076cc:	4770      	bx	lr
  4076ce:	4610      	mov	r0, r2
  4076d0:	e7fb      	b.n	4076ca <__ascii_mbtowc+0x16>
  4076d2:	f06f 0001 	mvn.w	r0, #1
  4076d6:	e7f8      	b.n	4076ca <__ascii_mbtowc+0x16>

004076d8 <__malloc_lock>:
  4076d8:	4770      	bx	lr

004076da <__malloc_unlock>:
  4076da:	4770      	bx	lr

004076dc <_read_r>:
  4076dc:	b538      	push	{r3, r4, r5, lr}
  4076de:	4c07      	ldr	r4, [pc, #28]	; (4076fc <_read_r+0x20>)
  4076e0:	4605      	mov	r5, r0
  4076e2:	4608      	mov	r0, r1
  4076e4:	4611      	mov	r1, r2
  4076e6:	2200      	movs	r2, #0
  4076e8:	6022      	str	r2, [r4, #0]
  4076ea:	461a      	mov	r2, r3
  4076ec:	f7fb fc60 	bl	402fb0 <_read>
  4076f0:	1c43      	adds	r3, r0, #1
  4076f2:	d102      	bne.n	4076fa <_read_r+0x1e>
  4076f4:	6823      	ldr	r3, [r4, #0]
  4076f6:	b103      	cbz	r3, 4076fa <_read_r+0x1e>
  4076f8:	602b      	str	r3, [r5, #0]
  4076fa:	bd38      	pop	{r3, r4, r5, pc}
  4076fc:	204007cc 	.word	0x204007cc

00407700 <__ascii_wctomb>:
  407700:	b149      	cbz	r1, 407716 <__ascii_wctomb+0x16>
  407702:	2aff      	cmp	r2, #255	; 0xff
  407704:	bf85      	ittet	hi
  407706:	238a      	movhi	r3, #138	; 0x8a
  407708:	6003      	strhi	r3, [r0, #0]
  40770a:	700a      	strbls	r2, [r1, #0]
  40770c:	f04f 30ff 	movhi.w	r0, #4294967295
  407710:	bf98      	it	ls
  407712:	2001      	movls	r0, #1
  407714:	4770      	bx	lr
  407716:	4608      	mov	r0, r1
  407718:	4770      	bx	lr
  40771a:	0000      	movs	r0, r0
  40771c:	5750200a 	.word	0x5750200a
  407720:	2041204d 	.word	0x2041204d
  407724:	6625203d 	.word	0x6625203d
  407728:	50200920 	.word	0x50200920
  40772c:	42204d57 	.word	0x42204d57
  407730:	25203d20 	.word	0x25203d20
  407734:	20092066 	.word	0x20092066
  407738:	204d5750 	.word	0x204d5750
  40773c:	202d2043 	.word	0x202d2043
  407740:	00206625 	.word	0x00206625
  407744:	6156200a 	.word	0x6156200a
  407748:	6d69615f 	.word	0x6d69615f
  40774c:	25203d20 	.word	0x25203d20
  407750:	20092066 	.word	0x20092066
  407754:	615f6256 	.word	0x615f6256
  407758:	3d206d69 	.word	0x3d206d69
  40775c:	20662520 	.word	0x20662520
  407760:	68742009 	.word	0x68742009
  407764:	20617465 	.word	0x20617465
  407768:	6625202d 	.word	0x6625202d
  40776c:	2009203b 	.word	0x2009203b
  407770:	746e6973 	.word	0x746e6973
  407774:	61746568 	.word	0x61746568
  407778:	00662520 	.word	0x00662520
  40777c:	682f2e2e 	.word	0x682f2e2e
  407780:	732f6c61 	.word	0x732f6c61
  407784:	682f6372 	.word	0x682f6372
  407788:	615f6c61 	.word	0x615f6c61
  40778c:	615f6364 	.word	0x615f6364
  407790:	636e7973 	.word	0x636e7973
  407794:	0000632e 	.word	0x0000632e
  407798:	682f2e2e 	.word	0x682f2e2e
  40779c:	732f6c61 	.word	0x732f6c61
  4077a0:	682f6372 	.word	0x682f6372
  4077a4:	695f6c61 	.word	0x695f6c61
  4077a8:	00632e6f 	.word	0x00632e6f
  4077ac:	682f2e2e 	.word	0x682f2e2e
  4077b0:	732f6c61 	.word	0x732f6c61
  4077b4:	682f6372 	.word	0x682f6372
  4077b8:	705f6c61 	.word	0x705f6c61
  4077bc:	632e6d77 	.word	0x632e6d77
  4077c0:	00000000 	.word	0x00000000
  4077c4:	682f2e2e 	.word	0x682f2e2e
  4077c8:	732f6c61 	.word	0x732f6c61
  4077cc:	682f6372 	.word	0x682f6372
  4077d0:	745f6c61 	.word	0x745f6c61
  4077d4:	72656d69 	.word	0x72656d69
  4077d8:	0000632e 	.word	0x0000632e
  4077dc:	682f2e2e 	.word	0x682f2e2e
  4077e0:	732f6c61 	.word	0x732f6c61
  4077e4:	682f6372 	.word	0x682f6372
  4077e8:	755f6c61 	.word	0x755f6c61
  4077ec:	74726173 	.word	0x74726173
  4077f0:	6e79735f 	.word	0x6e79735f
  4077f4:	00632e63 	.word	0x00632e63
  4077f8:	682f2e2e 	.word	0x682f2e2e
  4077fc:	752f6c61 	.word	0x752f6c61
  407800:	736c6974 	.word	0x736c6974
  407804:	6372732f 	.word	0x6372732f
  407808:	6974752f 	.word	0x6974752f
  40780c:	6c5f736c 	.word	0x6c5f736c
  407810:	2e747369 	.word	0x2e747369
  407814:	00000063 	.word	0x00000063
  407818:	682f2e2e 	.word	0x682f2e2e
  40781c:	752f6c61 	.word	0x752f6c61
  407820:	736c6974 	.word	0x736c6974
  407824:	6372732f 	.word	0x6372732f
  407828:	6974752f 	.word	0x6974752f
  40782c:	725f736c 	.word	0x725f736c
  407830:	62676e69 	.word	0x62676e69
  407834:	65666675 	.word	0x65666675
  407838:	00632e72 	.word	0x00632e72

0040783c <_afecs>:
  40783c:	00000000 2f84310b 23000000 ffffffff     .....1./...#....
  40784c:	0000ffff 00000000 00000000 00000000     ................
  40785c:	0000010c 00000000 00000000 00000000     ................
  40786c:	00000000 00000200 00000200 00000200     ................
  40787c:	00000200 00000200 00000200 00000200     ................
  40788c:	00000200 00000200 00000200 00000200     ................
  40789c:	00000200 00000001 2f84310b 23000000     .........1./...#
  4078ac:	ffffffff 0000ffff 00000000 00000000     ................
  4078bc:	00000000 0000010c 00000000 00000000     ................
	...
  4078d4:	00000200 00000200 00000200 00000200     ................
  4078e4:	00000200 00000200 00000200 00000200     ................
  4078f4:	00000200 00000200 00000200 00000200     ................
  407904:	682f2e2e 612f6c70 2f636566 5f6c7068     ../hpl/afec/hpl_
  407914:	63656661 0000632e                       afec.c..

0040791c <_ext_irq>:
  40791c:	00000000 00000024 00000000 00000000     ....$...........
	...
  407938:	00000001 00002000 00002000 00002000     ..... ... ... ..
  407948:	00000000 00002000 00000000 00000003     ..... ..........
  407958:	00080000 00000000 00000000 00000000     ................
	...

00407970 <_pio_irq_n>:
  407970:	100c0b0a 00000011 682f2e2e 702f6c70     ........../hpl/p
  407980:	682f6f69 705f6c70 655f6f69 632e7478     io/hpl_pio_ext.c
  407990:	00000000                                ....

00407994 <_pwms>:
  407994:	40020000 0000001f 00010005 00000001     ...@............
  4079a4:	00000001 000000ff 00000000 00000004     ................
	...
  4079c0:	00000002 00407a1c 00000001 2040038c     .....z@.......@ 
  4079d0:	4005c000 0000003c 00010005 00000001     ...@<...........
  4079e0:	00000001 000000ff 00000000 00000004     ................
	...
  4079fc:	00000001 00407a0c 00000001 20400380     .....z@.......@ 

00407a0c <_ch_cfg1>:
  407a0c:	00000000 0000010b 000003e8 00000200     ................

00407a1c <_ch_cfg0>:
  407a1c:	00000000 0000010b 000003e8 00000200     ................
  407a2c:	00000002 0000010b 000003e8 00000200     ................
  407a3c:	682f2e2e 702f6c70 682f6d77 705f6c70     ../hpl/pwm/hpl_p
  407a4c:	632e6d77 00000000 682f2e2e 742f6c70     wm.c....../hpl/t
  407a5c:	70682f63 63745f6c 0000632e              c/hpl_tc.c..

00407a68 <_usarts>:
  407a68:	00000001 001008c0 000100f4 682f2e2e     ............../h
  407a78:	752f6c70 74726173 6c70682f 6173755f     pl/usart/hpl_usa
  407a88:	632e7472 00000000                       rt.c....

00407a90 <_cfgs>:
  407a90:	23043001 00000000 24043001 00000000     .0.#.....0.$....
  407aa0:	00000040 00000000 00000040 00000000     @.......@.......
  407ab0:	00000040 00000000 00000040 00000000     @.......@.......
  407ac0:	00000040 00000000 00000040 00000000     @.......@.......
  407ad0:	00000040 00000000 00000040 00000000     @.......@.......
  407ae0:	00000040 00000000 00000040 00000000     @.......@.......
  407af0:	00000040 00000000 00000040 00000000     @.......@.......
  407b00:	00000040 00000000 00000040 00000000     @.......@.......
  407b10:	00000040 00000000 00000040 00000000     @.......@.......
  407b20:	00000040 00000000 00000040 00000000     @.......@.......
  407b30:	00000040 00000000 00000040 00000000     @.......@.......
  407b40:	00000040 00000000 00000040 00000000     @.......@.......
  407b50:	74696e49 65746169 000a2064 73203033     Initiated ..30 s
  407b60:	6e6f6365 0a207364 00000000 73203032     econds .....20 s
  407b70:	6e6f6365 0a207364 00000000 73203031     econds .....10 s
  407b80:	6e6f6365 0a207364 00000000 2074654c     econds .....Let 
  407b90:	0a206f47 00000000                       Go .....

00407b98 <npio2_hw>:
  407b98:	3ff921fb 400921fb 4012d97c 401921fb     .!.?.!.@|..@.!.@
  407ba8:	401f6a7a 4022d97c 4025fdbb 402921fb     zj.@|."@..%@.!)@
  407bb8:	402c463a 402f6a7a 4031475c 4032d97c     :F,@zj/@\G1@|.2@
  407bc8:	40346b9c 4035fdbb 40378fdb 403921fb     .k4@..5@..7@.!9@
  407bd8:	403ab41b 403c463a 403dd85a 403f6a7a     ..:@:F<@Z.=@zj?@
  407be8:	40407e4c 4041475c 4042106c 4042d97c     L~@@\GA@l.B@|.B@
  407bf8:	4043a28c 40446b9c 404534ac 4045fdbb     ..C@.kD@.4E@..E@
  407c08:	4046c6cb 40478fdb 404858eb 404921fb     ..F@..G@.XH@.!I@

00407c18 <two_over_pi>:
  407c18:	00a2f983 006e4e44 001529fc 002757d1     ....DNn..)...W'.
  407c28:	00f534dd 00c0db62 0095993c 00439041     .4..b...<...A.C.
  407c38:	00fe5163 00abdebb 00c561b7 00246e3a     cQ.......a..:n$.
  407c48:	00424dd2 00e00649 002eea09 00d1921c     .MB.I...........
  407c58:	00fe1deb 001cb129 00a73ee8 008235f5     ....)....>...5..
  407c68:	002ebb44 0084e99c 007026b4 005f7e41     D........&p.A~_.
  407c78:	003991d6 00398353 0039f49c 00845f8b     ..9.S.9...9.._..
  407c88:	00bdf928 003b1ff8 0097ffde 0005980f     (.....;.........
  407c98:	00ef2f11 008b5a0a 006d1f6d 00367ecf     ./...Z..m.m..~6.
  407ca8:	0027cb09 00b74f46 003f669e 005fea2d     ..'.FO...f?.-._.
  407cb8:	007527ba 00c7ebe5 00f17b3d 000739f7     .'u.....={...9..
  407cc8:	008a5292 00ea6bfb 005fb11f 008d5d08     .R...k...._..]..
  407cd8:	00560330 0046fc7b 006babf0 00cfbc20     0.V.{.F...k. ...
  407ce8:	009af436 001da9e3 0091615e 00e61b08     6.......^a......
  407cf8:	00659985 005f14a0 0068408d 00ffd880     ..e..._..@h.....
  407d08:	004d7327 00310606 001556ca 0073a8c9     'sM...1..V....s.
  407d18:	0060e27b 00c08c6b                       {.`.k...

00407d20 <PIo2>:
  407d20:	40000000 3ff921fb 00000000 3e74442d     ...@.!.?....-Dt>
  407d30:	80000000 3cf84698 60000000 3b78cc51     .....F.<...`Q.x;
  407d40:	80000000 39f01b83 40000000 387a2520     .......9...@ %z8
  407d50:	80000000 36e38222 00000000 3569f31d     ...."..6......i5

00407d60 <init_jk>:
  407d60:	00000002 00000003 00000004 00000006     ................

00407d70 <_global_impure_ptr>:
  407d70:	2040004c 00464e49 00666e69 004e414e     L.@ INF.inf.NAN.
  407d80:	006e616e 31300030 35343332 39383736     nan.0.0123456789
  407d90:	44434241 30004645 34333231 38373635     ABCDEF.012345678
  407da0:	63626139 00666564 69666e49 7974696e     9abcdef.Infinity
  407db0:	4e614e00 00000000                       .NaN....

00407db8 <__sf_fake_stderr>:
	...

00407dd8 <__sf_fake_stdin>:
	...

00407df8 <__sf_fake_stdout>:
	...

00407e18 <__mprec_bigtens>:
  407e18:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  407e28:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  407e38:	7f73bf3c 75154fdd                       <.s..O.u

00407e40 <__mprec_tens>:
  407e40:	00000000 3ff00000 00000000 40240000     .......?......$@
  407e50:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  407e60:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  407e70:	00000000 412e8480 00000000 416312d0     .......A......cA
  407e80:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  407e90:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  407ea0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  407eb0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  407ec0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  407ed0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  407ee0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  407ef0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  407f00:	79d99db4 44ea7843                       ...yCx.D

00407f08 <p05.6047>:
  407f08:	00000005 00000019 0000007d 2b302d23     ........}...#-0+
  407f18:	6c680020 6665004c 47464567 50004300      .hlL.efgEFG.C.P
  407f28:	5849534f 00002e00                                OSIX...

00407f2f <_ctype_>:
  407f2f:	20202000 20202020 28282020 20282828     .         ((((( 
  407f3f:	20202020 20202020 20202020 20202020                     
  407f4f:	10108820 10101010 10101010 10101010      ...............
  407f5f:	04040410 04040404 10040404 10101010     ................
  407f6f:	41411010 41414141 01010101 01010101     ..AAAAAA........
  407f7f:	01010101 01010101 01010101 10101010     ................
  407f8f:	42421010 42424242 02020202 02020202     ..BBBBBB........
  407f9f:	02020202 02020202 02020202 10101010     ................
  407faf:	00000020 00000000 00000000 00000000      ...............
	...

00408030 <_init>:
  408030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408032:	bf00      	nop
  408034:	bcf8      	pop	{r3, r4, r5, r6, r7}
  408036:	bc08      	pop	{r3}
  408038:	469e      	mov	lr, r3
  40803a:	4770      	bx	lr

0040803c <__init_array_start>:
  40803c:	0040018d 	.word	0x0040018d

00408040 <_fini>:
  408040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408042:	bf00      	nop
  408044:	bcf8      	pop	{r3, r4, r5, r6, r7}
  408046:	bc08      	pop	{r3}
  408048:	469e      	mov	lr, r3
  40804a:	4770      	bx	lr

0040804c <__fini_array_start>:
  40804c:	00400169 	.word	0x00400169
