module red(input logic [7:0]SW, output logic[7:0]LEDR);
	//logic [7:0]num = 111;
	assign LEDR = SW;
	always begin
	end
	
endmodule
