#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Sep 28 23:45:24 2023
# Process ID: 364
# Current directory: C:/Users/derek/Documents/CSWork/ec311/lab_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2912 C:\Users\derek\Documents\CSWork\ec311\lab_1\lab_1.xpr
# Log file: C:/Users/derek/Documents/CSWork/ec311/lab_1/vivado.log
# Journal file: C:/Users/derek/Documents/CSWork/ec311/lab_1\vivado.jou
# Running On: Mini-PC, OS: Windows, CPU Frequency: 3793 MHz, CPU Physical cores: 16, Host memory: 34263 MB
#-----------------------------------------------------------
start_gui
open_project -part xc7z010iclg225-1L C:/Users/derek/Documents/CSWork/ec311/lab_1/lab_1.xpr
upgrade_project -migrate_output_products
update_compile_order -fileset sources_1
launch_simulation
source ALU_testbench.tcl
close_sim
launch_simulation
source ALU_testbench.tcl
close_sim
launch_simulation
source ALU_testbench.tcl
close_sim
launch_simulation
source ALU_testbench.tcl
close_sim
launch_simulation
source ALU_testbench.tcl
close_sim
launch_simulation
source ALU_testbench.tcl
close_sim
launch_simulation
source ALU_testbench.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ripple_adder_testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source ripple_adder_testbench.tcl
close_sim
launch_simulation
source ripple_adder_testbench.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ALU_testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
source ALU_testbench.tcl
close_sim
launch_simulation
source ALU_testbench.tcl
close_sim
launch_simulation
source ALU_testbench.tcl
close_sim
launch_simulation
source ALU_testbench.tcl
close_sim
launch_simulation
source ALU_testbench.tcl
close_sim
launch_simulation
launch_simulation
source ALU_testbench.tcl
close_sim
launch_simulation
source ALU_testbench.tcl
close_sim
launch_simulation
source ALU_testbench.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reorder_files -fileset constrs_1 -before C:/Users/derek/Documents/CSWork/ec311/Nexys4DDR_Master.xdc C:/Users/derek/Documents/CSWork/ec311/Nexys4DDR_Master.xdc
launch_runs impl_1 -jobs 8
wait_on_run impl_1
