#-----------------------------------------------------------
# Webtalk v2018.2.2 (64-bit)
# SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
# IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
# Start of session at: Mon Oct 22 22:16:15 2018
# Process ID: 16892
# Current directory: D:/FPGA_Projects/Testbench_Example_1/Testbench_Example_1.sim/sim_1/behav/xsim
# Command line: wbtcv.exe -mode batch -source D:/FPGA_Projects/Testbench_Example_1/Testbench_Example_1.sim/sim_1/behav/xsim/xsim.dir/test_tb_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: D:/FPGA_Projects/Testbench_Example_1/Testbench_Example_1.sim/sim_1/behav/xsim/webtalk.log
# Journal file: D:/FPGA_Projects/Testbench_Example_1/Testbench_Example_1.sim/sim_1/behav/xsim\webtalk.jou
#-----------------------------------------------------------
source D:/FPGA_Projects/Testbench_Example_1/Testbench_Example_1.sim/sim_1/behav/xsim/xsim.dir/test_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/FPGA_Projects/Testbench_Example_1/Testbench_Example_1.sim/sim_1/behav/xsim/xsim.dir/test_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Oct 22 22:16:18 2018. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 22 22:16:18 2018...
