## Testing:

### 1. Successful read ‚úÖ 

#### Timing: 
- init at `20 ns`
- tag read (rising edge üïê) `25 ns`
- data cache access (falling edge üïê) `30 ns`

#### Address wanted: 
`x"A2C4_0048"`	

|tag (14)|set-addr (13)|displacement(5)|
|-|-|-|
|1010_0010_1100_01 | 00_0000_0000_010| 0_1000 |

#### Data memory content at address (0x2) (a block)

|data 3 (64)|data 2 (64)|
|-|-|
|`x"0000_0000_0000_000A"`|`x"0000_0000_0000_000B"`|

|data 1 (64)| data 0 (64)|
|-|-|
|`x"0000_0000_0000_000C"`|`x"0000_0000_0000_000D"`|

#### Tag memory content at address (0x2): 
`1010_0010_1100_01`




> [!important] Remark
> The main memory read/w signals that are high for a brief period before the cache hit signal is generate won't take effect as the main memory is also synchronous

---

### 2. Unsuccessful read ‚ùå

#### Timing: 
- init at `40 ns`

#### Address wanted: `x"A2C3_0046"`	
Tags won't match

The same values to the other signals

---

### 3. Successful write ‚úÖ

#### Timing:
- init at `60 ns`

#### Address wanted: 
`x"A2C4_0048"`	

#### CPU Data bus out 
`x"AAAA_BBBB_BBBB_AAAA"`

Content at data memory (0x4) after the write

|data(1)|...|
|-|-|
|`x"AAAA_BBBB_BBBB_AAAA"`||

---

### 4. Unsuccessful write ‚ùå

#### Timing:
- init at `80 ns`
 
#### Address wanted 
`x"A2C4_0084"`
