<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1537334673608 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1537334673615 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 19 00:24:33 2018 " "Processing started: Wed Sep 19 00:24:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1537334673615 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537334673615 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537334673615 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1537334673946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/udatapath.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/udatapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 uDataPath " "Found entity 1: uDataPath" {  } { { "rtl/uDataPath.v" "" { Text "D:/tareas/arquitectura/proyecto1/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537334678333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537334678333 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rtl/SC_STATEMACHINE.v " "Can't analyze file -- file rtl/SC_STATEMACHINE.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1537334678335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegSHIFTER " "Found entity 1: SC_RegSHIFTER" {  } { { "rtl/SC_RegSHIFTER.v" "" { Text "D:/tareas/arquitectura/proyecto1/Taller1_arqui/PRJ0_uDataPath_1/rtl/SC_RegSHIFTER.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537334678337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537334678337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_reggeneral.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_reggeneral.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegGENERAL " "Found entity 1: SC_RegGENERAL" {  } { { "rtl/SC_RegGENERAL.v" "" { Text "D:/tareas/arquitectura/proyecto1/Taller1_arqui/PRJ0_uDataPath_1/rtl/SC_RegGENERAL.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537334678340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537334678340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regfixed.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regfixed.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegFIXED " "Found entity 1: SC_RegFIXED" {  } { { "rtl/SC_RegFIXED.v" "" { Text "D:/tareas/arquitectura/proyecto1/Taller1_arqui/PRJ0_uDataPath_1/rtl/SC_RegFIXED.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537334678342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537334678342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_muxx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_muxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_MUXX " "Found entity 1: CC_MUXX" {  } { { "rtl/CC_MUXX.v" "" { Text "D:/tareas/arquitectura/proyecto1/Taller1_arqui/PRJ0_uDataPath_1/rtl/CC_MUXX.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537334678344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537334678344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_DECODER " "Found entity 1: CC_DECODER" {  } { { "rtl/CC_DECODER.v" "" { Text "D:/tareas/arquitectura/proyecto1/Taller1_arqui/PRJ0_uDataPath_1/rtl/CC_DECODER.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537334678346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537334678346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_ALU " "Found entity 1: CC_ALU" {  } { { "rtl/CC_ALU.v" "" { Text "D:/tareas/arquitectura/proyecto1/Taller1_arqui/PRJ0_uDataPath_1/rtl/CC_ALU.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537334678348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537334678348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bb_system.v 1 1 " "Found 1 design units, including 1 entities, in source file bb_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 BB_SYSTEM " "Found entity 1: BB_SYSTEM" {  } { { "BB_SYSTEM.v" "" { Text "D:/tareas/arquitectura/proyecto1/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537334678350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537334678350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/wb_system.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/wb_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_SYSTEM " "Found entity 1: WB_SYSTEM" {  } { { "rtl/WB_SYSTEM.v" "" { Text "D:/tareas/arquitectura/proyecto1/Taller1_arqui/PRJ0_uDataPath_1/rtl/WB_SYSTEM.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537334678352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537334678352 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BB_SYSTEM " "Elaborating entity \"BB_SYSTEM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1537334678377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_SYSTEM WB_SYSTEM:WB_SYSTEM_u0 " "Elaborating entity \"WB_SYSTEM\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\"" {  } { { "BB_SYSTEM.v" "WB_SYSTEM_u0" { Text "D:/tareas/arquitectura/proyecto1/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537334678379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uDataPath WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0 " "Elaborating entity \"uDataPath\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\"" {  } { { "rtl/WB_SYSTEM.v" "uDataPath_u0" { Text "D:/tareas/arquitectura/proyecto1/Taller1_arqui/PRJ0_uDataPath_1/rtl/WB_SYSTEM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537334678381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegGENERAL WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|SC_RegGENERAL:SC_RegGENERAL_u0 " "Elaborating entity \"SC_RegGENERAL\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|SC_RegGENERAL:SC_RegGENERAL_u0\"" {  } { { "rtl/uDataPath.v" "SC_RegGENERAL_u0" { Text "D:/tareas/arquitectura/proyecto1/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537334678384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegFIXED WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|SC_RegFIXED:SC_RegFIXED_u0 " "Elaborating entity \"SC_RegFIXED\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|SC_RegFIXED:SC_RegFIXED_u0\"" {  } { { "rtl/uDataPath.v" "SC_RegFIXED_u0" { Text "D:/tareas/arquitectura/proyecto1/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537334678387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegFIXED WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|SC_RegFIXED:SC_RegFIXED_u1 " "Elaborating entity \"SC_RegFIXED\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|SC_RegFIXED:SC_RegFIXED_u1\"" {  } { { "rtl/uDataPath.v" "SC_RegFIXED_u1" { Text "D:/tareas/arquitectura/proyecto1/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537334678389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegSHIFTER WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|SC_RegSHIFTER:SC_RegSHIFTER_u0 " "Elaborating entity \"SC_RegSHIFTER\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|SC_RegSHIFTER:SC_RegSHIFTER_u0\"" {  } { { "rtl/uDataPath.v" "SC_RegSHIFTER_u0" { Text "D:/tareas/arquitectura/proyecto1/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537334678391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_DECODER WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|CC_DECODER:CC_DECODER_u0 " "Elaborating entity \"CC_DECODER\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|CC_DECODER:CC_DECODER_u0\"" {  } { { "rtl/uDataPath.v" "CC_DECODER_u0" { Text "D:/tareas/arquitectura/proyecto1/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537334678392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_MUXX WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|CC_MUXX:CC_MUXX_u0 " "Elaborating entity \"CC_MUXX\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|CC_MUXX:CC_MUXX_u0\"" {  } { { "rtl/uDataPath.v" "CC_MUXX_u0" { Text "D:/tareas/arquitectura/proyecto1/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537334678394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_ALU WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|CC_ALU:CC_ALU_u0 " "Elaborating entity \"CC_ALU\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|CC_ALU:CC_ALU_u0\"" {  } { { "rtl/uDataPath.v" "CC_ALU_u0" { Text "D:/tareas/arquitectura/proyecto1/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537334678396 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addition0 CC_ALU.v(58) " "Verilog HDL or VHDL warning at CC_ALU.v(58): object \"addition0\" assigned a value but never read" {  } { { "rtl/CC_ALU.v" "" { Text "D:/tareas/arquitectura/proyecto1/Taller1_arqui/PRJ0_uDataPath_1/rtl/CC_ALU.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1537334678398 "|BB_SYSTEM|WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|CC_ALU:CC_ALU_u0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addition1 CC_ALU.v(59) " "Verilog HDL or VHDL warning at CC_ALU.v(59): object \"addition1\" assigned a value but never read" {  } { { "rtl/CC_ALU.v" "" { Text "D:/tareas/arquitectura/proyecto1/Taller1_arqui/PRJ0_uDataPath_1/rtl/CC_ALU.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1537334678398 "|BB_SYSTEM|WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|CC_ALU:CC_ALU_u0"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "SC_STATEMACHINE_u0 SC_STATEMACHINE " "Node instance \"SC_STATEMACHINE_u0\" instantiates undefined entity \"SC_STATEMACHINE\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "rtl/WB_SYSTEM.v" "SC_STATEMACHINE_u0" { Text "D:/tareas/arquitectura/proyecto1/Taller1_arqui/PRJ0_uDataPath_1/rtl/WB_SYSTEM.v" 102 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1537334678407 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "548 " "Peak virtual memory: 548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1537334678464 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 19 00:24:38 2018 " "Processing ended: Wed Sep 19 00:24:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1537334678464 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1537334678464 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1537334678464 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1537334678464 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1537221837096 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1537221837096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 17 17:03:56 2018 " "Processing started: Mon Sep 17 17:03:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1537221837096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537221837096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537221837096 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1537221837469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/udatapath.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/udatapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 uDataPath " "Found entity 1: uDataPath" {  } { { "rtl/uDataPath.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537221847489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537221847489 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rtl/SC_STATEMACHINE.v " "Can't analyze file -- file rtl/SC_STATEMACHINE.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1537221847489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegSHIFTER " "Found entity 1: SC_RegSHIFTER" {  } { { "rtl/SC_RegSHIFTER.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/SC_RegSHIFTER.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537221847489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537221847489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_reggeneral.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_reggeneral.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegGENERAL " "Found entity 1: SC_RegGENERAL" {  } { { "rtl/SC_RegGENERAL.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/SC_RegGENERAL.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537221847489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537221847489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regfixed.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regfixed.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegFIXED " "Found entity 1: SC_RegFIXED" {  } { { "rtl/SC_RegFIXED.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/SC_RegFIXED.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537221847499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537221847499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_muxx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_muxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_MUXX " "Found entity 1: CC_MUXX" {  } { { "rtl/CC_MUXX.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/CC_MUXX.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537221847499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537221847499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_DECODER " "Found entity 1: CC_DECODER" {  } { { "rtl/CC_DECODER.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/CC_DECODER.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537221847499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537221847499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_ALU " "Found entity 1: CC_ALU" {  } { { "rtl/CC_ALU.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/CC_ALU.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537221847499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537221847499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bb_system.v 1 1 " "Found 1 design units, including 1 entities, in source file bb_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 BB_SYSTEM " "Found entity 1: BB_SYSTEM" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537221847499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537221847499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/wb_system.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/wb_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_SYSTEM " "Found entity 1: WB_SYSTEM" {  } { { "rtl/WB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/WB_SYSTEM.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537221847509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537221847509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regir.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regir.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegIR " "Found entity 1: SC_RegIR" {  } { { "rtl/SC_RegIR.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/SC_RegIR.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537221847509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537221847509 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "psr_right uDataPath.v(472) " "Verilog HDL Implicit Net warning at uDataPath.v(472): created implicit net for \"psr_right\"" {  } { { "rtl/uDataPath.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 472 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537221847509 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BB_SYSTEM " "Elaborating entity \"BB_SYSTEM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1537221847539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_SYSTEM WB_SYSTEM:WB_SYSTEM_u0 " "Elaborating entity \"WB_SYSTEM\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\"" {  } { { "BB_SYSTEM.v" "WB_SYSTEM_u0" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537221847539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uDataPath WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0 " "Elaborating entity \"uDataPath\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\"" {  } { { "rtl/WB_SYSTEM.v" "uDataPath_u0" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/WB_SYSTEM.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537221847549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegGENERAL WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|SC_RegGENERAL:SC_RegGENERAL_r1 " "Elaborating entity \"SC_RegGENERAL\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|SC_RegGENERAL:SC_RegGENERAL_r1\"" {  } { { "rtl/uDataPath.v" "SC_RegGENERAL_r1" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537221847559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegGENERAL WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|SC_RegGENERAL:SC_RegGENERAL_pc " "Elaborating entity \"SC_RegGENERAL\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|SC_RegGENERAL:SC_RegGENERAL_pc\"" {  } { { "rtl/uDataPath.v" "SC_RegGENERAL_pc" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537221847569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegIR WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|SC_RegIR:SC_RegIR_ir " "Elaborating entity \"SC_RegIR\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|SC_RegIR:SC_RegIR_ir\"" {  } { { "rtl/uDataPath.v" "SC_RegIR_ir" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537221847569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegFIXED WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|SC_RegFIXED:SC_RegFIXED_r0 " "Elaborating entity \"SC_RegFIXED\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|SC_RegFIXED:SC_RegFIXED_r0\"" {  } { { "rtl/uDataPath.v" "SC_RegFIXED_r0" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537221847569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_DECODER WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|CC_DECODER:CC_DECODER_u0 " "Elaborating entity \"CC_DECODER\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|CC_DECODER:CC_DECODER_u0\"" {  } { { "rtl/uDataPath.v" "CC_DECODER_u0" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537221847569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_MUXX WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|CC_MUXX:CC_MUXX_u0 " "Elaborating entity \"CC_MUXX\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|CC_MUXX:CC_MUXX_u0\"" {  } { { "rtl/uDataPath.v" "CC_MUXX_u0" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537221847569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_ALU WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|CC_ALU:CC_ALU_u0 " "Elaborating entity \"CC_ALU\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\|CC_ALU:CC_ALU_u0\"" {  } { { "rtl/uDataPath.v" "CC_ALU_u0" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537221847579 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addition0 CC_ALU.v(58) " "Verilog HDL or VHDL warning at CC_ALU.v(58): object \"addition0\" assigned a value but never read" {  } { { "rtl/CC_ALU.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/CC_ALU.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1537221847579 "|BB_SYSTEM|WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|CC_ALU:CC_ALU_u0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addition1 CC_ALU.v(59) " "Verilog HDL or VHDL warning at CC_ALU.v(59): object \"addition1\" assigned a value but never read" {  } { { "rtl/CC_ALU.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/CC_ALU.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1537221847579 "|BB_SYSTEM|WB_SYSTEM:WB_SYSTEM_u0|uDataPath:uDataPath_u0|CC_ALU:CC_ALU_u0"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1537221848156 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[0\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[0\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537221848186 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[1\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[1\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537221848186 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[2\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[2\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537221848186 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[3\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[3\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537221848186 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[4\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[4\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537221848186 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[5\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[5\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537221848186 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[6\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[6\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537221848186 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[7\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[7\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537221848186 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[8\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[8\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537221848186 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[9\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[9\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537221848186 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[10\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[10\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537221848186 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[11\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[11\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537221848186 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[12\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[12\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537221848186 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[13\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[13\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537221848186 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[14\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[14\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537221848186 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[15\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[15\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537221848186 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[16\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[16\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537221848186 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[17\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[17\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537221848186 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[18\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[18\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537221848186 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[19\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[19\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537221848186 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[20\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[20\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537221848186 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[21\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[21\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537221848186 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[22\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[22\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537221848186 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[23\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[23\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537221848186 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[24\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[24\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537221848186 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[25\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[25\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537221848186 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[26\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[26\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537221848186 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[27\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[27\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537221848186 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[28\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[28\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537221848186 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[29\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[29\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537221848186 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[30\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[30\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537221848186 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_DataBUSDisplay_Out\[31\] GND " "Pin \"BB_SYSTEM_DataBUSDisplay_Out\[31\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537221848186 "|BB_SYSTEM|BB_SYSTEM_DataBUSDisplay_Out[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1537221848186 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1184 " "1184 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1537221848232 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1537221848406 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537221848406 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BB_SYSTEM_CLOCK_50 " "No output dependent on input pin \"BB_SYSTEM_CLOCK_50\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537221848455 "|BB_SYSTEM|BB_SYSTEM_CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BB_SYSTEM_Reset_InHigh " "No output dependent on input pin \"BB_SYSTEM_Reset_InHigh\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537221848455 "|BB_SYSTEM|BB_SYSTEM_Reset_InHigh"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1537221848455 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1537221848455 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1537221848455 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1537221848455 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4747 " "Peak virtual memory: 4747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1537221848465 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 17 17:04:08 2018 " "Processing ended: Mon Sep 17 17:04:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1537221848465 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1537221848465 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1537221848465 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1537221848465 ""}
>>>>>>> RegistroAdaptado
