#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Jun  3 10:14:21 2019
# Process ID: 4350
# Current directory: /home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_PROJECT/OV7670
# Command line: vivado OV7670.xpr
# Log file: /home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_PROJECT/OV7670/vivado.log
# Journal file: /home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_PROJECT/OV7670/vivado.jou
#-----------------------------------------------------------
start_gui
open_project OV7670.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/design_1.bd}
save_project_as zcu102 /home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_PROJECT/OV7670/zcu102 -force
regenerate_bd_layout
set_property flow {Vivado Synthesis 2018} [get_runs synth_1]
create_run synth_2 -flow {Vivado Synthesis 2018} -strategy {Vivado Synthesis Defaults} -report_strategy {Vivado Synthesis Default Reports}
current_run [get_runs synth_2]
set_property board_part xilinx.com:zcu102:part0:3.2 [current_project]
reset_property board_connections [get_projects zcu102]
set_property flow {Vivado Implementation 2015} [get_runs impl_2]
update_ip_catalog
set_property board_part xilinx.com:zcu102:part0:3.2 [current_project]
reset_property board_connections [get_projects zcu102]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.2 zynq_ultra_ps_e_0
endgroup
set_property location {5 2229 1109} [get_bd_cells zynq_ultra_ps_e_0]
undo
set_property location {5 2304 1158} [get_bd_cells zynq_ultra_ps_e_0]
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_reader_M00_AXI] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets OV7670_GRAYSCALE_TO_AXIS_AXIM_READER_SD] [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets processing_system7_0_M_AXI_GP1] [get_bd_nets xlconcat_0_dout] [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_cells processing_system7_0]
undo
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_reader_M00_AXI] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets OV7670_GRAYSCALE_TO_AXIS_AXIM_READER_SD] [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets processing_system7_0_M_AXI_GP1] [get_bd_nets xlconcat_0_dout] [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_cells processing_system7_0]
undo
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_reader_M00_AXI] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets OV7670_GRAYSCALE_TO_AXIS_AXIM_READER_SD] [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets processing_system7_0_M_AXI_GP1] [get_bd_nets xlconcat_0_dout] [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_cells processing_system7_0]
connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] [get_bd_pins axi_gpio_frame_intr/s_axi_aclk]
regenerate_bd_layout
save_bd_design
startgroup
set_property -dict [list CONFIG.PSU__USE__S_AXI_GP2 {1} CONFIG.PSU__USE__S_AXI_GP3 {1} CONFIG.PSU__USE__S_AXI_GP4 {1}] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins VDMA/AXIM_READER] [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HP0_FPD]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins VDMA/AXIM_WRITER] [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HP1_FPD]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins OV7670_GRAYSCALE_TO_AXIS/AXIM_READER_SD] [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HP2_FPD]
regenerate_bd_layout
delete_bd_objs [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.PSU__USE__M_AXI_GP0 {1} CONFIG.PSU__USE__M_AXI_GP1 {1} CONFIG.PSU__USE__M_AXI_GP2 {0}] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_FPD] -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/S00_AXI]
regenerate_bd_layout
undo
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins OV7670_GRAYSCALE_TO_AXIS/S00_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM1_FPD]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
startgroup
set_property -dict [list CONFIG.PSU__USE__IRQ0 {0}] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
startgroup
set_property -dict [list CONFIG.PSU__USE__APU_LEGACY_INTERRUPT {1}] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
startgroup
set_property -dict [list CONFIG.PSU__USE__IRQ0 {1}] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
startgroup
set_property -dict [list CONFIG.PSU__USE__APU_LEGACY_INTERRUPT {0}] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
connect_bd_net [get_bd_pins xlconcat/dout] [get_bd_pins zynq_ultra_ps_e_0/pl_ps_irq0]
validate_bd_design
connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxihp0_fpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxihp1_fpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_ports PCLK] [get_bd_pins zynq_ultra_ps_e_0/saxihp2_fpd_aclk]
connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/maxihpm0_fpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_ports PCLK] [get_bd_pins zynq_ultra_ps_e_0/maxihpm1_fpd_aclk]
save_bd_design
apply_bd_automation -rule xilinx.com:bd_rule:zynq_ultra_ps_e -config {apply_board_preset "1" }  [get_bd_cells zynq_ultra_ps_e_0]
validate_bd_design
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_axis_data_fifo_0_2 design_1_xlconcat_0_1 design_1_axi_gpio_1_0 design_1_axi_mem_intercon_1_0 design_1_xlconstant_0_1 design_1_axis_data_fifo_1_2 design_1_rst_processing_system7_0_100M_0 design_1_processing_system7_0_axi_periph_1 design_1_axi_interconnect_1_0 design_1_c_counter_binary_0_0 design_1_clk_wiz_0_0 design_1_proc_sys_reset_0_1 design_1_xlconstant_0_2 design_1_axi_interconnect_0_0 design_1_axi_gpio_0_0 design_1_axi_interconnect_0_1 design_1_xlconstant_0_0 design_1_proc_sys_reset_0_0 design_1_axis_data_fifo_0_0 design_1_axi_mem_intercon_0 design_1_axis_data_fifo_1_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_axis_data_fifo_0_2 design_1_xlconcat_0_1 design_1_axi_gpio_1_0 design_1_axi_mem_intercon_1_0 design_1_xlconstant_0_1 design_1_axis_data_fifo_1_2 design_1_rst_processing_system7_0_100M_0 design_1_processing_system7_0_axi_periph_1 design_1_axi_interconnect_1_0 design_1_c_counter_binary_0_0 design_1_clk_wiz_0_0 design_1_proc_sys_reset_0_1 design_1_xlconstant_0_2 design_1_axi_interconnect_0_0 design_1_axi_gpio_0_0 design_1_axi_interconnect_0_1 design_1_xlconstant_0_0 design_1_proc_sys_reset_0_0 design_1_axis_data_fifo_0_0 design_1_axi_mem_intercon_0 design_1_axis_data_fifo_1_0}] -no_script -sync -force -quiet
validate_bd_design
