;redcode
;assert 1
	SPL 0, <332
	CMP -277, <-127
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 106
	SUB @127, 106
	JMP @72, #200
	JMZ 0, -4
	SPL -227, #-127
	JMZ 0, -4
	ADD <-30, 6
	JMZ 100, 30
	JMP 17, @10
	SUB 100, -12
	CMP 17, <10
	CMP -1, <-20
	JMZ 100, -12
	ADD @0, @408
	ADD #300, -200
	JMP 800, -4
	ADD <-30, 6
	JMZ 100, 30
	JMZ 100, 30
	SUB -277, <-127
	SLT <300, 90
	ADD 1, 0
	JMZ 100, 30
	SPL 1
	ADD <0, -9
	JMZ @300, -200
	DAT #-127, <100
	DJN @100, -200
	SUB @0, @408
	JMZ 27, <12
	DJN -277, @-127
	SUB @0, @408
	SUB #-0, 9
	DJN 100, -12
	CMP @-127, @100
	CMP @-127, @100
	CMP @-127, @100
	ADD @0, @408
	DJN -277, @-127
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <332
	CMP -277, <-127
	SPL 0, <332
