INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Malwi/Dropbox/studia-semestry/VI SEMESTR/FPGA/STATE MACHINE/_state_machine/state_machine_local_project.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
