#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Mar 16 10:08:09 2023
# Process ID: 24336
# Current directory: C:/Vivado/S4-PROJET/Vivado - PPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14320 C:\Vivado\S4-PROJET\Vivado - PPU\s4InfoAtelier4.xpr
# Log file: C:/Vivado/S4-PROJET/Vivado - PPU/vivado.log
# Journal file: C:/Vivado/S4-PROJET/Vivado - PPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Vivado/S4-PROJET/Vivado - PPU/s4InfoAtelier4.xpr}
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name mycolorRegister_v1_0_project -directory {C:/Vivado/S4-PROJET/Vivado\ -\ PPU/s4InfoAtelier4.tmp/mycolorRegister_v1_0_project} {c:/Vivado/S4-PROJET/Vivado - PPU/s4InfoAtelier4.ipdefs/mycolorRegister_1.0/component.xml}
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path {c:/Vivado/S4-PROJET/Vivado - PPU/s4InfoAtelier4.ipdefs/mycolorRegister_1.0}
report_ip_status -name ip_status 
upgrade_ip -vlnv grams:gramslib:mycolorRegister:1.0 [get_ips  atelier4_mycolorRegister_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips atelier4_mycolorRegister_0_0] -no_script -sync -force -quiet
generate_target all [get_files  {{C:/Vivado/S4-PROJET/Vivado - PPU/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd}}]
catch { config_ip_cache -export [get_ips -all atelier4_mycolorRegister_0_0] }
catch { config_ip_cache -export [get_ips -all atelier4_smartconnect_0_0] }
catch { config_ip_cache -export [get_ips -all atelier4_smartconnect_0_1] }
catch { config_ip_cache -export [get_ips -all bd_0837_smartconnect_0_0] }
export_ip_user_files -of_objects [get_files {{C:/Vivado/S4-PROJET/Vivado - PPU/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Vivado/S4-PROJET/Vivado - PPU/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd}}]
launch_runs atelier4_mycolorRegister_0_0_synth_1 atelier4_testPatternGen2_0_0_synth_1
wait_on_run atelier4_mycolorRegister_0_0_synth_1
wait_on_run atelier4_testPatternGen2_0_0_synth_1
export_simulation -of_objects [get_files {{C:/Vivado/S4-PROJET/Vivado - PPU/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd}}] -directory {C:/Vivado/S4-PROJET/Vivado - PPU/s4InfoAtelier4.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Vivado/S4-PROJET/Vivado - PPU/s4InfoAtelier4.ip_user_files} -ipstatic_source_dir {C:/Vivado/S4-PROJET/Vivado - PPU/s4InfoAtelier4.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Vivado/S4-PROJET/Vivado - PPU/s4InfoAtelier4.cache/compile_simlib/modelsim} {questa=C:/Vivado/S4-PROJET/Vivado - PPU/s4InfoAtelier4.cache/compile_simlib/questa} {riviera=C:/Vivado/S4-PROJET/Vivado - PPU/s4InfoAtelier4.cache/compile_simlib/riviera} {activehdl=C:/Vivado/S4-PROJET/Vivado - PPU/s4InfoAtelier4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_module_reference atelier4_testPatternGen2_0_0
connect_bd_net [get_bd_pins mycolorRegister_0/o_imageDataC] [get_bd_pins testPatternGen2_0/i_colorDataC]
connect_bd_net [get_bd_pins mycolorRegister_0/o_imageDataD] [get_bd_pins testPatternGen2_0/i_colorDataD]
save_bd_design
generate_target all [get_files  {{C:/Vivado/S4-PROJET/Vivado - PPU/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd}}]
catch { config_ip_cache -export [get_ips -all atelier4_smartconnect_0_0] }
catch { config_ip_cache -export [get_ips -all atelier4_smartconnect_0_1] }
catch { config_ip_cache -export [get_ips -all bd_0837_smartconnect_0_0] }
export_ip_user_files -of_objects [get_files {{C:/Vivado/S4-PROJET/Vivado - PPU/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Vivado/S4-PROJET/Vivado - PPU/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd}}]
launch_runs atelier4_testPatternGen2_0_0_synth_1
wait_on_run atelier4_testPatternGen2_0_0_synth_1
export_simulation -of_objects [get_files {{C:/Vivado/S4-PROJET/Vivado - PPU/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd}}] -directory {C:/Vivado/S4-PROJET/Vivado - PPU/s4InfoAtelier4.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Vivado/S4-PROJET/Vivado - PPU/s4InfoAtelier4.ip_user_files} -ipstatic_source_dir {C:/Vivado/S4-PROJET/Vivado - PPU/s4InfoAtelier4.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Vivado/S4-PROJET/Vivado - PPU/s4InfoAtelier4.cache/compile_simlib/modelsim} {questa=C:/Vivado/S4-PROJET/Vivado - PPU/s4InfoAtelier4.cache/compile_simlib/questa} {riviera=C:/Vivado/S4-PROJET/Vivado - PPU/s4InfoAtelier4.cache/compile_simlib/riviera} {activehdl=C:/Vivado/S4-PROJET/Vivado - PPU/s4InfoAtelier4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
report_ip_status -name ip_status 
write_hw_platform -fixed -include_bit -force -file {C:/Vivado/S4-PROJET/Vitis - API_ET_JEU/atelier4_wrapper.xsa}
