{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1386535475303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1386535475305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 08 15:44:34 2013 " "Processing started: Sun Dec 08 15:44:34 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1386535475305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1386535475305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Decode -c Decode " "Command: quartus_map --read_settings_files=on --write_settings_files=off Decode -c Decode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1386535475307 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1386535476971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decode-structure " "Found design unit 1: Decode-structure" {  } { { "Decode.vhd" "" { Text "C:/Users/PC/Documents/FPGA/Project1/Decode/Decode.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386535479575 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "Decode.vhd" "" { Text "C:/Users/PC/Documents/FPGA/Project1/Decode/Decode.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386535479575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386535479575 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Decode " "Elaborating entity \"Decode\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1386535479707 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1386535481726 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1386535482817 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386535482817 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[0\] " "No output dependent on input pin \"DATA\[0\]\"" {  } { { "Decode.vhd" "" { Text "C:/Users/PC/Documents/FPGA/Project1/Decode/Decode.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386535482931 "|Decode|DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[1\] " "No output dependent on input pin \"DATA\[1\]\"" {  } { { "Decode.vhd" "" { Text "C:/Users/PC/Documents/FPGA/Project1/Decode/Decode.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386535482931 "|Decode|DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[2\] " "No output dependent on input pin \"DATA\[2\]\"" {  } { { "Decode.vhd" "" { Text "C:/Users/PC/Documents/FPGA/Project1/Decode/Decode.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386535482931 "|Decode|DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[3\] " "No output dependent on input pin \"DATA\[3\]\"" {  } { { "Decode.vhd" "" { Text "C:/Users/PC/Documents/FPGA/Project1/Decode/Decode.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386535482931 "|Decode|DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[4\] " "No output dependent on input pin \"DATA\[4\]\"" {  } { { "Decode.vhd" "" { Text "C:/Users/PC/Documents/FPGA/Project1/Decode/Decode.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386535482931 "|Decode|DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[5\] " "No output dependent on input pin \"DATA\[5\]\"" {  } { { "Decode.vhd" "" { Text "C:/Users/PC/Documents/FPGA/Project1/Decode/Decode.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386535482931 "|Decode|DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[6\] " "No output dependent on input pin \"DATA\[6\]\"" {  } { { "Decode.vhd" "" { Text "C:/Users/PC/Documents/FPGA/Project1/Decode/Decode.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386535482931 "|Decode|DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[7\] " "No output dependent on input pin \"DATA\[7\]\"" {  } { { "Decode.vhd" "" { Text "C:/Users/PC/Documents/FPGA/Project1/Decode/Decode.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386535482931 "|Decode|DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[16\] " "No output dependent on input pin \"DATA\[16\]\"" {  } { { "Decode.vhd" "" { Text "C:/Users/PC/Documents/FPGA/Project1/Decode/Decode.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386535482931 "|Decode|DATA[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[17\] " "No output dependent on input pin \"DATA\[17\]\"" {  } { { "Decode.vhd" "" { Text "C:/Users/PC/Documents/FPGA/Project1/Decode/Decode.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386535482931 "|Decode|DATA[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[18\] " "No output dependent on input pin \"DATA\[18\]\"" {  } { { "Decode.vhd" "" { Text "C:/Users/PC/Documents/FPGA/Project1/Decode/Decode.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386535482931 "|Decode|DATA[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[19\] " "No output dependent on input pin \"DATA\[19\]\"" {  } { { "Decode.vhd" "" { Text "C:/Users/PC/Documents/FPGA/Project1/Decode/Decode.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386535482931 "|Decode|DATA[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[20\] " "No output dependent on input pin \"DATA\[20\]\"" {  } { { "Decode.vhd" "" { Text "C:/Users/PC/Documents/FPGA/Project1/Decode/Decode.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386535482931 "|Decode|DATA[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[21\] " "No output dependent on input pin \"DATA\[21\]\"" {  } { { "Decode.vhd" "" { Text "C:/Users/PC/Documents/FPGA/Project1/Decode/Decode.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386535482931 "|Decode|DATA[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[22\] " "No output dependent on input pin \"DATA\[22\]\"" {  } { { "Decode.vhd" "" { Text "C:/Users/PC/Documents/FPGA/Project1/Decode/Decode.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386535482931 "|Decode|DATA[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[23\] " "No output dependent on input pin \"DATA\[23\]\"" {  } { { "Decode.vhd" "" { Text "C:/Users/PC/Documents/FPGA/Project1/Decode/Decode.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386535482931 "|Decode|DATA[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[24\] " "No output dependent on input pin \"DATA\[24\]\"" {  } { { "Decode.vhd" "" { Text "C:/Users/PC/Documents/FPGA/Project1/Decode/Decode.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386535482931 "|Decode|DATA[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[25\] " "No output dependent on input pin \"DATA\[25\]\"" {  } { { "Decode.vhd" "" { Text "C:/Users/PC/Documents/FPGA/Project1/Decode/Decode.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386535482931 "|Decode|DATA[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[26\] " "No output dependent on input pin \"DATA\[26\]\"" {  } { { "Decode.vhd" "" { Text "C:/Users/PC/Documents/FPGA/Project1/Decode/Decode.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386535482931 "|Decode|DATA[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[27\] " "No output dependent on input pin \"DATA\[27\]\"" {  } { { "Decode.vhd" "" { Text "C:/Users/PC/Documents/FPGA/Project1/Decode/Decode.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386535482931 "|Decode|DATA[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[28\] " "No output dependent on input pin \"DATA\[28\]\"" {  } { { "Decode.vhd" "" { Text "C:/Users/PC/Documents/FPGA/Project1/Decode/Decode.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386535482931 "|Decode|DATA[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[29\] " "No output dependent on input pin \"DATA\[29\]\"" {  } { { "Decode.vhd" "" { Text "C:/Users/PC/Documents/FPGA/Project1/Decode/Decode.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386535482931 "|Decode|DATA[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[30\] " "No output dependent on input pin \"DATA\[30\]\"" {  } { { "Decode.vhd" "" { Text "C:/Users/PC/Documents/FPGA/Project1/Decode/Decode.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386535482931 "|Decode|DATA[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA\[31\] " "No output dependent on input pin \"DATA\[31\]\"" {  } { { "Decode.vhd" "" { Text "C:/Users/PC/Documents/FPGA/Project1/Decode/Decode.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386535482931 "|Decode|DATA[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1386535482931 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1386535482937 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1386535482937 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1386535482937 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1386535482937 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "506 " "Peak virtual memory: 506 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1386535483001 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 08 15:44:42 2013 " "Processing ended: Sun Dec 08 15:44:42 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1386535483001 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1386535483001 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1386535483001 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1386535483001 ""}
