Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu May 12 12:47:02 2022
| Host         : LAPTOP-O3N8AFU4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_Digital_timing_summary_routed.rpt -rpx top_Digital_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_Digital
| Device       : 7k160t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: CDCE0/SPI_MASTER_CLKGEN/Inst_spi_timing_module/clock_out_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FC/Inst_spi_ctrl/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FC/Inst_spi_ctrl/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FC/Inst_spi_ctrl/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FC/Inst_spi_ctrl/FSM_sequential_state_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FC/Inst_spi_ctrl/FSM_sequential_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_enable_d_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0] (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: USBInterface/Inst_ft600_fifo245_core/SEC_SYS/iCAPCLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 264 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 85 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 70 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.272        0.000                      0                18509        0.074        0.000                      0                18488       -0.250       -0.250                       1                  9716  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
ADC_1_CLK_A_P                {0.000 1.142}        2.283           438.020         
  ADC_DESER1_n_1             {0.000 6.849}        15.981          62.574          
CLK_40_P                     {0.000 6.250}        25.000          40.000          
D_LVDS_DCLK                  {0.000 5.000}        6.250           160.000         
  clk_out3_DTClockGenerator  {5.000 11.250}       12.500          80.000          
    clkfbout_fast_clock      {5.000 11.250}       12.500          80.000          
  clk_out5_DTClockGenerator  {5.000 25.000}       40.000          25.000          
  clkfbout_DTClockGenerator  {5.000 8.125}        6.250           160.000         
clk_100                      {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0         {0.000 2.500}        5.000           200.000         
  clk_out3_clk_wiz_0         {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_0         {0.000 5.000}        10.000          100.000         
clk_ftdi                     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ADC_1_CLK_A_P                                                                                                                                                                  1.034        0.000                       0                    66  
  ADC_DESER1_n_1                  10.077        0.000                      0                 2710        0.106        0.000                      0                 2710        6.499        0.000                       0                  1390  
D_LVDS_DCLK                        0.272        0.000                      0                12221        0.074        0.000                      0                12221       -0.250       -0.250                       1                  6800  
  clk_out3_DTClockGenerator                                                                                                                                                    3.250        0.000                       0                     3  
    clkfbout_fast_clock                                                                                                                                                       11.091        0.000                       0                     3  
  clk_out5_DTClockGenerator                                                                                                                                                   38.592        0.000                       0                     2  
  clkfbout_DTClockGenerator                                                                                                                                                    4.841        0.000                       0                     3  
clk_100                            5.553        0.000                      0                  337        0.077        0.000                      0                  337        3.000        0.000                       0                   158  
  clk_out1_clk_wiz_0                                                                                                                                                           0.264        0.000                       0                     3  
  clk_out3_clk_wiz_0              32.952        0.000                      0                  509        0.152        0.000                      0                  509       19.600        0.000                       0                   208  
  clkfbout_clk_wiz_0                                                                                                                                                           8.929        0.000                       0                     2  
clk_ftdi                           5.428        0.000                      0                 2124        0.107        0.000                      0                 2124        4.600        0.000                       0                  1078  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ADC_DESER1_n_1      D_LVDS_DCLK              15.202        0.000                      0                    9                                                                        
clk_100             clk_out3_clk_wiz_0        4.447        0.000                      0                  284        0.160        0.000                      0                  284  
D_LVDS_DCLK         clk_ftdi                  5.544        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   ADC_DESER1_n_1      ADC_DESER1_n_1           14.707        0.000                      0                   38        0.308        0.000                      0                   38  
**async_default**   D_LVDS_DCLK         D_LVDS_DCLK               2.671        0.000                      0                  444        0.174        0.000                      0                  444  
**async_default**   clk_ftdi            clk_ftdi                  7.123        0.000                      0                   58        0.278        0.000                      0                   58  
**async_default**   clk_100             clk_out3_clk_wiz_0        4.744        0.000                      0                   41        2.073        0.000                      0                   41  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ADC_1_CLK_A_P
  To Clock:  ADC_1_CLK_A_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_1_CLK_A_P
Waveform(ns):       { 0.000 1.142 }
Period(ns):         2.283
Sources:            { ADC_1_CLK_A_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.283       1.034      BUFIO_X1Y9     adcs/adc_interface1/ADC_DESER1/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.283       1.034      BUFR_X1Y9      adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.283       1.213      ILOGIC_X1Y110  adcs/adc_interface1/ADC_DESER1/pins[10].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.283       1.213      ILOGIC_X1Y110  adcs/adc_interface1/ADC_DESER1/pins[10].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.283       1.213      ILOGIC_X1Y109  adcs/adc_interface1/ADC_DESER1/pins[10].iserdese2_slave/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.283       1.213      ILOGIC_X1Y109  adcs/adc_interface1/ADC_DESER1/pins[10].iserdese2_slave/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.283       1.213      ILOGIC_X1Y120  adcs/adc_interface1/ADC_DESER1/pins[11].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.283       1.213      ILOGIC_X1Y120  adcs/adc_interface1/ADC_DESER1/pins[11].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.283       1.213      ILOGIC_X1Y119  adcs/adc_interface1/ADC_DESER1/pins[11].iserdese2_slave/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.283       1.213      ILOGIC_X1Y119  adcs/adc_interface1/ADC_DESER1/pins[11].iserdese2_slave/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  ADC_DESER1_n_1
  To Clock:  ADC_DESER1_n_1

Setup :            0  Failing Endpoints,  Worst Slack       10.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.077ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_B0/BLSlock_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        5.607ns  (logic 0.345ns (6.153%)  route 5.262ns (93.847%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.926ns = ( 18.907 - 15.981 ) 
    Source Clock Delay      (SCD):    3.295ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.632     3.295    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X88Y111        FDRE                                         r  adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.259     3.554 f  adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/Q
                         net (fo=34, routed)          1.644     5.198    adcs/adc_interface1/AF_B3/sstart_bitsleep
    SLICE_X89Y140        LUT2 (Prop_lut2_I1_O)        0.043     5.241 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__15/O
                         net (fo=32, routed)          2.901     8.143    adcs/adc_interface1/AF_B0/ssstart_bitsleep_reg
    SLICE_X85Y121        LUT6 (Prop_lut6_I2_O)        0.043     8.186 r  adcs/adc_interface1/AF_B0/BLSlock_counter[31]_i_1__7/O
                         net (fo=32, routed)          0.717     8.902    adcs/adc_interface1/AF_B0/BLSlock_counter
    SLICE_X85Y116        FDRE                                         r  adcs/adc_interface1/AF_B0/BLSlock_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.571    18.907    adcs/adc_interface1/AF_B0/aaprog.serdes_ioreset_reg
    SLICE_X85Y116        FDRE                                         r  adcs/adc_interface1/AF_B0/BLSlock_counter_reg[4]/C
                         clock pessimism              0.308    19.215    
                         clock uncertainty           -0.035    19.180    
    SLICE_X85Y116        FDRE (Setup_fdre_C_CE)      -0.201    18.979    adcs/adc_interface1/AF_B0/BLSlock_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         18.979    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                 10.077    

Slack (MET) :             10.165ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_B0/BLSlock_counter_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        5.536ns  (logic 0.345ns (6.232%)  route 5.191ns (93.768%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.920ns = ( 18.901 - 15.981 ) 
    Source Clock Delay      (SCD):    3.295ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.632     3.295    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X88Y111        FDRE                                         r  adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.259     3.554 f  adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/Q
                         net (fo=34, routed)          1.644     5.198    adcs/adc_interface1/AF_B3/sstart_bitsleep
    SLICE_X89Y140        LUT2 (Prop_lut2_I1_O)        0.043     5.241 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__15/O
                         net (fo=32, routed)          2.901     8.143    adcs/adc_interface1/AF_B0/ssstart_bitsleep_reg
    SLICE_X85Y121        LUT6 (Prop_lut6_I2_O)        0.043     8.186 r  adcs/adc_interface1/AF_B0/BLSlock_counter[31]_i_1__7/O
                         net (fo=32, routed)          0.645     8.831    adcs/adc_interface1/AF_B0/BLSlock_counter
    SLICE_X86Y122        FDRE                                         r  adcs/adc_interface1/AF_B0/BLSlock_counter_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.565    18.901    adcs/adc_interface1/AF_B0/aaprog.serdes_ioreset_reg
    SLICE_X86Y122        FDRE                                         r  adcs/adc_interface1/AF_B0/BLSlock_counter_reg[28]/C
                         clock pessimism              0.308    19.209    
                         clock uncertainty           -0.035    19.174    
    SLICE_X86Y122        FDRE (Setup_fdre_C_CE)      -0.178    18.996    adcs/adc_interface1/AF_B0/BLSlock_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         18.996    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                 10.165    

Slack (MET) :             10.165ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_B0/BLSlock_counter_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        5.536ns  (logic 0.345ns (6.232%)  route 5.191ns (93.768%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.920ns = ( 18.901 - 15.981 ) 
    Source Clock Delay      (SCD):    3.295ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.632     3.295    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X88Y111        FDRE                                         r  adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.259     3.554 f  adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/Q
                         net (fo=34, routed)          1.644     5.198    adcs/adc_interface1/AF_B3/sstart_bitsleep
    SLICE_X89Y140        LUT2 (Prop_lut2_I1_O)        0.043     5.241 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__15/O
                         net (fo=32, routed)          2.901     8.143    adcs/adc_interface1/AF_B0/ssstart_bitsleep_reg
    SLICE_X85Y121        LUT6 (Prop_lut6_I2_O)        0.043     8.186 r  adcs/adc_interface1/AF_B0/BLSlock_counter[31]_i_1__7/O
                         net (fo=32, routed)          0.645     8.831    adcs/adc_interface1/AF_B0/BLSlock_counter
    SLICE_X86Y122        FDRE                                         r  adcs/adc_interface1/AF_B0/BLSlock_counter_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.565    18.901    adcs/adc_interface1/AF_B0/aaprog.serdes_ioreset_reg
    SLICE_X86Y122        FDRE                                         r  adcs/adc_interface1/AF_B0/BLSlock_counter_reg[30]/C
                         clock pessimism              0.308    19.209    
                         clock uncertainty           -0.035    19.174    
    SLICE_X86Y122        FDRE (Setup_fdre_C_CE)      -0.178    18.996    adcs/adc_interface1/AF_B0/BLSlock_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         18.996    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                 10.165    

Slack (MET) :             10.165ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_B0/BLSlock_counter_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        5.536ns  (logic 0.345ns (6.232%)  route 5.191ns (93.768%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.920ns = ( 18.901 - 15.981 ) 
    Source Clock Delay      (SCD):    3.295ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.632     3.295    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X88Y111        FDRE                                         r  adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.259     3.554 f  adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/Q
                         net (fo=34, routed)          1.644     5.198    adcs/adc_interface1/AF_B3/sstart_bitsleep
    SLICE_X89Y140        LUT2 (Prop_lut2_I1_O)        0.043     5.241 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__15/O
                         net (fo=32, routed)          2.901     8.143    adcs/adc_interface1/AF_B0/ssstart_bitsleep_reg
    SLICE_X85Y121        LUT6 (Prop_lut6_I2_O)        0.043     8.186 r  adcs/adc_interface1/AF_B0/BLSlock_counter[31]_i_1__7/O
                         net (fo=32, routed)          0.645     8.831    adcs/adc_interface1/AF_B0/BLSlock_counter
    SLICE_X86Y122        FDRE                                         r  adcs/adc_interface1/AF_B0/BLSlock_counter_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.565    18.901    adcs/adc_interface1/AF_B0/aaprog.serdes_ioreset_reg
    SLICE_X86Y122        FDRE                                         r  adcs/adc_interface1/AF_B0/BLSlock_counter_reg[31]/C
                         clock pessimism              0.308    19.209    
                         clock uncertainty           -0.035    19.174    
    SLICE_X86Y122        FDRE (Setup_fdre_C_CE)      -0.178    18.996    adcs/adc_interface1/AF_B0/BLSlock_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         18.996    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                 10.165    

Slack (MET) :             10.179ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_B0/BLSlock_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 0.345ns (6.241%)  route 5.183ns (93.759%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.926ns = ( 18.907 - 15.981 ) 
    Source Clock Delay      (SCD):    3.295ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.632     3.295    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X88Y111        FDRE                                         r  adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.259     3.554 f  adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/Q
                         net (fo=34, routed)          1.644     5.198    adcs/adc_interface1/AF_B3/sstart_bitsleep
    SLICE_X89Y140        LUT2 (Prop_lut2_I1_O)        0.043     5.241 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__15/O
                         net (fo=32, routed)          2.901     8.143    adcs/adc_interface1/AF_B0/ssstart_bitsleep_reg
    SLICE_X85Y121        LUT6 (Prop_lut6_I2_O)        0.043     8.186 r  adcs/adc_interface1/AF_B0/BLSlock_counter[31]_i_1__7/O
                         net (fo=32, routed)          0.637     8.823    adcs/adc_interface1/AF_B0/BLSlock_counter
    SLICE_X86Y116        FDRE                                         r  adcs/adc_interface1/AF_B0/BLSlock_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.571    18.907    adcs/adc_interface1/AF_B0/aaprog.serdes_ioreset_reg
    SLICE_X86Y116        FDRE                                         r  adcs/adc_interface1/AF_B0/BLSlock_counter_reg[1]/C
                         clock pessimism              0.308    19.215    
                         clock uncertainty           -0.035    19.180    
    SLICE_X86Y116        FDRE (Setup_fdre_C_CE)      -0.178    19.002    adcs/adc_interface1/AF_B0/BLSlock_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         19.002    
                         arrival time                          -8.823    
  -------------------------------------------------------------------
                         slack                                 10.179    

Slack (MET) :             10.179ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_B0/BLSlock_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 0.345ns (6.241%)  route 5.183ns (93.759%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.926ns = ( 18.907 - 15.981 ) 
    Source Clock Delay      (SCD):    3.295ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.632     3.295    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X88Y111        FDRE                                         r  adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.259     3.554 f  adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/Q
                         net (fo=34, routed)          1.644     5.198    adcs/adc_interface1/AF_B3/sstart_bitsleep
    SLICE_X89Y140        LUT2 (Prop_lut2_I1_O)        0.043     5.241 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__15/O
                         net (fo=32, routed)          2.901     8.143    adcs/adc_interface1/AF_B0/ssstart_bitsleep_reg
    SLICE_X85Y121        LUT6 (Prop_lut6_I2_O)        0.043     8.186 r  adcs/adc_interface1/AF_B0/BLSlock_counter[31]_i_1__7/O
                         net (fo=32, routed)          0.637     8.823    adcs/adc_interface1/AF_B0/BLSlock_counter
    SLICE_X86Y116        FDRE                                         r  adcs/adc_interface1/AF_B0/BLSlock_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.571    18.907    adcs/adc_interface1/AF_B0/aaprog.serdes_ioreset_reg
    SLICE_X86Y116        FDRE                                         r  adcs/adc_interface1/AF_B0/BLSlock_counter_reg[2]/C
                         clock pessimism              0.308    19.215    
                         clock uncertainty           -0.035    19.180    
    SLICE_X86Y116        FDRE (Setup_fdre_C_CE)      -0.178    19.002    adcs/adc_interface1/AF_B0/BLSlock_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         19.002    
                         arrival time                          -8.823    
  -------------------------------------------------------------------
                         slack                                 10.179    

Slack (MET) :             10.179ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_B0/BLSlock_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 0.345ns (6.241%)  route 5.183ns (93.759%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.926ns = ( 18.907 - 15.981 ) 
    Source Clock Delay      (SCD):    3.295ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.632     3.295    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X88Y111        FDRE                                         r  adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.259     3.554 f  adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/Q
                         net (fo=34, routed)          1.644     5.198    adcs/adc_interface1/AF_B3/sstart_bitsleep
    SLICE_X89Y140        LUT2 (Prop_lut2_I1_O)        0.043     5.241 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__15/O
                         net (fo=32, routed)          2.901     8.143    adcs/adc_interface1/AF_B0/ssstart_bitsleep_reg
    SLICE_X85Y121        LUT6 (Prop_lut6_I2_O)        0.043     8.186 r  adcs/adc_interface1/AF_B0/BLSlock_counter[31]_i_1__7/O
                         net (fo=32, routed)          0.637     8.823    adcs/adc_interface1/AF_B0/BLSlock_counter
    SLICE_X86Y116        FDRE                                         r  adcs/adc_interface1/AF_B0/BLSlock_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.571    18.907    adcs/adc_interface1/AF_B0/aaprog.serdes_ioreset_reg
    SLICE_X86Y116        FDRE                                         r  adcs/adc_interface1/AF_B0/BLSlock_counter_reg[3]/C
                         clock pessimism              0.308    19.215    
                         clock uncertainty           -0.035    19.180    
    SLICE_X86Y116        FDRE (Setup_fdre_C_CE)      -0.178    19.002    adcs/adc_interface1/AF_B0/BLSlock_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         19.002    
                         arrival time                          -8.823    
  -------------------------------------------------------------------
                         slack                                 10.179    

Slack (MET) :             10.252ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_B0/BLSlock_counter_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 0.345ns (6.331%)  route 5.104ns (93.669%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.921ns = ( 18.902 - 15.981 ) 
    Source Clock Delay      (SCD):    3.295ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.632     3.295    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X88Y111        FDRE                                         r  adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.259     3.554 f  adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/Q
                         net (fo=34, routed)          1.644     5.198    adcs/adc_interface1/AF_B3/sstart_bitsleep
    SLICE_X89Y140        LUT2 (Prop_lut2_I1_O)        0.043     5.241 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__15/O
                         net (fo=32, routed)          2.901     8.143    adcs/adc_interface1/AF_B0/ssstart_bitsleep_reg
    SLICE_X85Y121        LUT6 (Prop_lut6_I2_O)        0.043     8.186 r  adcs/adc_interface1/AF_B0/BLSlock_counter[31]_i_1__7/O
                         net (fo=32, routed)          0.559     8.745    adcs/adc_interface1/AF_B0/BLSlock_counter
    SLICE_X86Y121        FDRE                                         r  adcs/adc_interface1/AF_B0/BLSlock_counter_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.566    18.902    adcs/adc_interface1/AF_B0/aaprog.serdes_ioreset_reg
    SLICE_X86Y121        FDRE                                         r  adcs/adc_interface1/AF_B0/BLSlock_counter_reg[24]/C
                         clock pessimism              0.308    19.210    
                         clock uncertainty           -0.035    19.175    
    SLICE_X86Y121        FDRE (Setup_fdre_C_CE)      -0.178    18.997    adcs/adc_interface1/AF_B0/BLSlock_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         18.997    
                         arrival time                          -8.745    
  -------------------------------------------------------------------
                         slack                                 10.252    

Slack (MET) :             10.252ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_B0/BLSlock_counter_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 0.345ns (6.331%)  route 5.104ns (93.669%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.921ns = ( 18.902 - 15.981 ) 
    Source Clock Delay      (SCD):    3.295ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.632     3.295    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X88Y111        FDRE                                         r  adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.259     3.554 f  adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/Q
                         net (fo=34, routed)          1.644     5.198    adcs/adc_interface1/AF_B3/sstart_bitsleep
    SLICE_X89Y140        LUT2 (Prop_lut2_I1_O)        0.043     5.241 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__15/O
                         net (fo=32, routed)          2.901     8.143    adcs/adc_interface1/AF_B0/ssstart_bitsleep_reg
    SLICE_X85Y121        LUT6 (Prop_lut6_I2_O)        0.043     8.186 r  adcs/adc_interface1/AF_B0/BLSlock_counter[31]_i_1__7/O
                         net (fo=32, routed)          0.559     8.745    adcs/adc_interface1/AF_B0/BLSlock_counter
    SLICE_X86Y121        FDRE                                         r  adcs/adc_interface1/AF_B0/BLSlock_counter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.566    18.902    adcs/adc_interface1/AF_B0/aaprog.serdes_ioreset_reg
    SLICE_X86Y121        FDRE                                         r  adcs/adc_interface1/AF_B0/BLSlock_counter_reg[25]/C
                         clock pessimism              0.308    19.210    
                         clock uncertainty           -0.035    19.175    
    SLICE_X86Y121        FDRE (Setup_fdre_C_CE)      -0.178    18.997    adcs/adc_interface1/AF_B0/BLSlock_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         18.997    
                         arrival time                          -8.745    
  -------------------------------------------------------------------
                         slack                                 10.252    

Slack (MET) :             10.252ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_B0/BLSlock_counter_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 0.345ns (6.331%)  route 5.104ns (93.669%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.921ns = ( 18.902 - 15.981 ) 
    Source Clock Delay      (SCD):    3.295ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.632     3.295    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X88Y111        FDRE                                         r  adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.259     3.554 f  adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/Q
                         net (fo=34, routed)          1.644     5.198    adcs/adc_interface1/AF_B3/sstart_bitsleep
    SLICE_X89Y140        LUT2 (Prop_lut2_I1_O)        0.043     5.241 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__15/O
                         net (fo=32, routed)          2.901     8.143    adcs/adc_interface1/AF_B0/ssstart_bitsleep_reg
    SLICE_X85Y121        LUT6 (Prop_lut6_I2_O)        0.043     8.186 r  adcs/adc_interface1/AF_B0/BLSlock_counter[31]_i_1__7/O
                         net (fo=32, routed)          0.559     8.745    adcs/adc_interface1/AF_B0/BLSlock_counter
    SLICE_X86Y121        FDRE                                         r  adcs/adc_interface1/AF_B0/BLSlock_counter_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.566    18.902    adcs/adc_interface1/AF_B0/aaprog.serdes_ioreset_reg
    SLICE_X86Y121        FDRE                                         r  adcs/adc_interface1/AF_B0/BLSlock_counter_reg[26]/C
                         clock pessimism              0.308    19.210    
                         clock uncertainty           -0.035    19.175    
    SLICE_X86Y121        FDRE (Setup_fdre_C_CE)      -0.178    18.997    adcs/adc_interface1/AF_B0/BLSlock_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         18.997    
                         arrival time                          -8.745    
  -------------------------------------------------------------------
                         slack                                 10.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.269     1.367    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X105Y118       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y118       FDRE (Prop_fdre_C_Q)         0.100     1.467 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055     1.522    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X105Y118       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.304     1.612    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X105Y118       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.245     1.367    
    SLICE_X105Y118       FDRE (Hold_fdre_C_D)         0.049     1.416    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.271     1.369    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X105Y116       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDRE (Prop_fdre_C_Q)         0.100     1.469 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     1.524    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X105Y116       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.306     1.614    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X105Y116       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.245     1.369    
    SLICE_X105Y116       FDRE (Hold_fdre_C_D)         0.047     1.416    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.269     1.367    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X105Y118       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y118       FDRE (Prop_fdre_C_Q)         0.100     1.467 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     1.522    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X105Y118       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.304     1.612    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X105Y118       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.245     1.367    
    SLICE_X105Y118       FDRE (Hold_fdre_C_D)         0.047     1.414    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.269     1.367    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X105Y118       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y118       FDRE (Prop_fdre_C_Q)         0.100     1.467 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055     1.522    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X105Y118       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.304     1.612    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X105Y118       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.245     1.367    
    SLICE_X105Y118       FDRE (Hold_fdre_C_D)         0.047     1.414    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.267     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X105Y120       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y120       FDRE (Prop_fdre_C_Q)         0.100     1.465 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055     1.520    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X105Y120       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.302     1.610    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X105Y120       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.245     1.365    
    SLICE_X105Y120       FDRE (Hold_fdre_C_D)         0.047     1.412    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.269     1.367    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X105Y118       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y118       FDRE (Prop_fdre_C_Q)         0.100     1.467 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     1.522    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X105Y118       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.304     1.612    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X105Y118       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.245     1.367    
    SLICE_X105Y118       FDRE (Hold_fdre_C_D)         0.044     1.411    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.271     1.369    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X105Y116       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDRE (Prop_fdre_C_Q)         0.100     1.469 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055     1.524    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X105Y116       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.306     1.614    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X105Y116       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.245     1.369    
    SLICE_X105Y116       FDRE (Hold_fdre_C_D)         0.044     1.413    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.271     1.369    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y116       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y116       FDRE (Prop_fdre_C_Q)         0.100     1.469 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.060     1.529    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X106Y116       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.306     1.614    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y116       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.245     1.369    
    SLICE_X106Y116       FDRE (Hold_fdre_C_D)         0.047     1.416    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.264     1.362    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X106Y126       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y126       FDRE (Prop_fdre_C_Q)         0.100     1.462 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.060     1.522    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X106Y126       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.298     1.606    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X106Y126       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.244     1.362    
    SLICE_X106Y126       FDRE (Hold_fdre_C_D)         0.047     1.409    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADDESR[3].ADC_B_3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.178ns (22.771%)  route 0.604ns (77.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.307ns
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.308ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809     0.809 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.809    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     1.384 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     1.741    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614     2.355 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.516     2.871    adcs/adc_interface1/ADC_DESER1_n_1
    SLICE_X109Y133       FDRE                                         r  adcs/adc_interface1/ADDESR[3].ADC_B_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y133       FDRE (Prop_fdre_C_Q)         0.178     3.049 r  adcs/adc_interface1/ADDESR[3].ADC_B_3_reg[3]/Q
                         net (fo=2, routed)           0.604     3.653    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[70]
    RAMB36_X6Y25         RAMB36E1                                     r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.644     3.307    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X6Y25         RAMB36E1                                     r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.308     2.999    
    RAMB36_X6Y25         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[31])
                                                      0.527     3.526    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -3.526    
                         arrival time                           3.653    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_DESER1_n_1
Waveform(ns):       { 0.000 6.849 }
Period(ns):         15.981
Sources:            { adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y110   adcs/adc_interface1/ADC_DESER1/pins[10].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y120   adcs/adc_interface1/ADC_DESER1/pins[11].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y116   adcs/adc_interface1/ADC_DESER1/pins[12].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y144   adcs/adc_interface1/ADC_DESER1/pins[13].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y140   adcs/adc_interface1/ADC_DESER1/pins[14].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y148   adcs/adc_interface1/ADC_DESER1/pins[15].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y118   adcs/adc_interface1/ADC_DESER1/pins[16].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y122   adcs/adc_interface1/ADC_DESER1/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y112   adcs/adc_interface1/ADC_DESER1/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y128   adcs/adc_interface1/ADC_DESER1/pins[3].idelaye2_bus/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X100Y128  adcs/adc_interface1/AF_A4/bl_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X83Y126   adcs/adc_interface1/AF_B4/bl_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X83Y126   adcs/adc_interface1/AF_B4/bl_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X101Y118  adcs/adc_interface1/AF_B5/bl_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X101Y118  adcs/adc_interface1/AF_B5/bl_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X105Y116  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X105Y116  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X109Y105  adcs/adc_interface1/ADDESR[5].ADC_A_4_reg[5]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X102Y141  adcs/adc_interface1/AF_B6/bl_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X108Y134  adcs/adc_interface1/ADDESR[8].ADC_B_2_reg[8]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X95Y133   adcs/adc_interface1/AF_B3/BLSlock_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X97Y134   adcs/adc_interface1/AF_B3/BLSlock_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X98Y134   adcs/adc_interface1/AF_B3/BLSlock_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X95Y133   adcs/adc_interface1/AF_B3/BLSlock_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X97Y136   adcs/adc_interface1/AF_B3/BLSlock_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X97Y134   adcs/adc_interface1/AF_B3/BLSlock_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X97Y134   adcs/adc_interface1/AF_B3/BLSlock_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X98Y134   adcs/adc_interface1/AF_B3/BLSlock_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X97Y136   adcs/adc_interface1/AF_B3/BLSlock_counter_reg[17]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X97Y136   adcs/adc_interface1/AF_B3/BLSlock_counter_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  D_LVDS_DCLK
  To Clock:  D_LVDS_DCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -0.250ns,  Total Violation       -0.250ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 FC/Inst_spi_ctrl/FSM_sequential_state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            FC/Inst_spi_ctrl/spi_clk_int_reg/D
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (D_LVDS_DCLK rise@6.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.951ns  (logic 0.349ns (36.682%)  route 0.602ns (63.318%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 10.239 - 6.250 ) 
    Source Clock Delay      (SCD):    4.350ns = ( 9.350 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        1.399     9.350    FC/Inst_spi_ctrl/lopt
    SLICE_X62Y53         FDRE                                         r  FC/Inst_spi_ctrl/FSM_sequential_state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.263     9.613 r  FC/Inst_spi_ctrl/FSM_sequential_state_reg[3]/Q
                         net (fo=38, routed)          0.502    10.115    FC/Inst_spi_ctrl/state[3]
    SLICE_X65Y53         LUT5 (Prop_lut5_I0_O)        0.043    10.158 r  FC/Inst_spi_ctrl/spi_clk_int_i_3/O
                         net (fo=1, routed)           0.101    10.258    FC/Inst_spi_ctrl/spi_clk_int_i_3_n_0
    SLICE_X65Y53         LUT6 (Prop_lut6_I5_O)        0.043    10.301 r  FC/Inst_spi_ctrl/spi_clk_int_i_1/O
                         net (fo=1, routed)           0.000    10.301    FC/Inst_spi_ctrl/spi_clk_int_i_1_n_0
    SLICE_X65Y53         FDRE                                         r  FC/Inst_spi_ctrl/spi_clk_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      6.250     6.250 r  
    AC9                                               0.000     6.250 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     6.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812     7.062 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828     8.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.973 r  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        1.266    10.239    FC/Inst_spi_ctrl/lopt
    SLICE_X65Y53         FDRE                                         r  FC/Inst_spi_ctrl/spi_clk_int_reg/C
                         clock pessimism              0.336    10.575    
                         clock uncertainty           -0.035    10.540    
    SLICE_X65Y53         FDRE (Setup_fdre_C_D)        0.034    10.574    FC/Inst_spi_ctrl/spi_clk_int_reg
  -------------------------------------------------------------------
                         required time                         10.574    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        5.309ns  (logic 2.058ns (38.763%)  route 3.251ns (61.237%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.229ns = ( 15.479 - 11.250 ) 
    Source Clock Delay      (SCD):    4.599ns = ( 9.599 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        1.648     9.599    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB36_X4Y7          RAMB36E1                                     r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      1.800    11.399 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[30]
                         net (fo=11, routed)          0.583    11.981    USBInterface/BUS_ADDR[31]
    SLICE_X79Y37         LUT3 (Prop_lut3_I0_O)        0.043    12.024 r  USBInterface/BUS_DATA_RD_inferred_i_296/O
                         net (fo=2, routed)           0.307    12.331    USBInterface/BUS_DATA_RD_inferred_i_296_n_0
    SLICE_X78Y37         LUT5 (Prop_lut5_I0_O)        0.043    12.374 r  USBInterface/BUS_DATA_RD_inferred_i_164/O
                         net (fo=2, routed)           0.171    12.545    USBInterface/BUS_DATA_RD_inferred_i_164_n_0
    SLICE_X78Y37         LUT5 (Prop_lut5_I3_O)        0.043    12.588 r  USBInterface/BUS_DATA_RD_inferred_i_298/O
                         net (fo=130, routed)         0.786    13.374    USBInterface/BUS_DATA_RD_inferred_i_298_n_0
    SLICE_X90Y31         LUT5 (Prop_lut5_I4_O)        0.043    13.417 r  USBInterface/BUS_DATA_RD_inferred_i_290/O
                         net (fo=1, routed)           0.585    14.002    USBInterface/BUS_DATA_RD_inferred_i_290_n_0
    SLICE_X87Y32         LUT6 (Prop_lut6_I3_O)        0.043    14.045 r  USBInterface/BUS_DATA_RD_inferred_i_157/O
                         net (fo=1, routed)           0.536    14.581    USBInterface/BUS_DATA_RD_inferred_i_157_n_0
    SLICE_X81Y31         LUT6 (Prop_lut6_I4_O)        0.043    14.624 r  USBInterface/BUS_DATA_RD_inferred_i_31/O
                         net (fo=1, routed)           0.284    14.908    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X4Y12         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        1.507    15.479    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X4Y12         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.339    15.819    
                         clock uncertainty           -0.035    15.783    
    RAMB18_X4Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[1])
                                                     -0.543    15.240    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                         -14.908    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 FC/SP_ADDR_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            FC/Inst_spi_ctrl/rd_data2_reg/D
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (D_LVDS_DCLK rise@6.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.888ns  (logic 0.411ns (46.294%)  route 0.477ns (53.706%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 10.404 - 6.250 ) 
    Source Clock Delay      (SCD):    4.517ns = ( 9.517 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        1.566     9.517    FC/lopt
    SLICE_X58Y48         FDRE                                         r  FC/SP_ADDR_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.240     9.757 r  FC/SP_ADDR_reg[1]/Q
                         net (fo=19, routed)          0.373    10.130    FC/Inst_spi_ctrl/out[1]
    SLICE_X59Y48         LUT5 (Prop_lut5_I0_O)        0.128    10.258 r  FC/Inst_spi_ctrl/rd_data2_i_2/O
                         net (fo=10, routed)          0.104    10.362    FC/Inst_spi_ctrl/p_0_in
    SLICE_X59Y48         LUT3 (Prop_lut3_I1_O)        0.043    10.405 r  FC/Inst_spi_ctrl/rd_data2_i_1/O
                         net (fo=1, routed)           0.000    10.405    FC/Inst_spi_ctrl/rd_data2_i_1_n_0
    SLICE_X59Y48         FDRE                                         r  FC/Inst_spi_ctrl/rd_data2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      6.250     6.250 r  
    AC9                                               0.000     6.250 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     6.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812     7.062 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828     8.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.973 r  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        1.431    10.404    FC/Inst_spi_ctrl/lopt
    SLICE_X59Y48         FDRE                                         r  FC/Inst_spi_ctrl/rd_data2_reg/C
                         clock pessimism              0.342    10.746    
                         clock uncertainty           -0.035    10.711    
    SLICE_X59Y48         FDRE (Setup_fdre_C_D)        0.034    10.745    FC/Inst_spi_ctrl/rd_data2_reg
  -------------------------------------------------------------------
                         required time                         10.745    
                         arrival time                         -10.405    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[11]
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        5.230ns  (logic 2.058ns (39.347%)  route 3.172ns (60.653%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.229ns = ( 15.479 - 11.250 ) 
    Source Clock Delay      (SCD):    4.599ns = ( 9.599 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        1.648     9.599    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB36_X4Y7          RAMB36E1                                     r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      1.800    11.399 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[30]
                         net (fo=11, routed)          0.583    11.981    USBInterface/BUS_ADDR[31]
    SLICE_X79Y37         LUT3 (Prop_lut3_I0_O)        0.043    12.024 r  USBInterface/BUS_DATA_RD_inferred_i_296/O
                         net (fo=2, routed)           0.307    12.331    USBInterface/BUS_DATA_RD_inferred_i_296_n_0
    SLICE_X78Y37         LUT5 (Prop_lut5_I0_O)        0.043    12.374 r  USBInterface/BUS_DATA_RD_inferred_i_164/O
                         net (fo=2, routed)           0.171    12.545    USBInterface/BUS_DATA_RD_inferred_i_164_n_0
    SLICE_X78Y37         LUT5 (Prop_lut5_I3_O)        0.043    12.588 r  USBInterface/BUS_DATA_RD_inferred_i_298/O
                         net (fo=130, routed)         0.617    13.205    USBInterface/BUS_DATA_RD_inferred_i_298_n_0
    SLICE_X86Y46         LUT5 (Prop_lut5_I4_O)        0.043    13.248 r  USBInterface/BUS_DATA_RD_inferred_i_179/O
                         net (fo=1, routed)           0.700    13.947    USBInterface/BUS_DATA_RD_inferred_i_179_n_0
    SLICE_X79Y33         LUT6 (Prop_lut6_I4_O)        0.043    13.990 r  USBInterface/BUS_DATA_RD_inferred_i_45/O
                         net (fo=1, routed)           0.360    14.350    USBInterface/BUS_DATA_RD_inferred_i_45_n_0
    SLICE_X78Y33         LUT6 (Prop_lut6_I4_O)        0.043    14.393 r  USBInterface/BUS_DATA_RD_inferred_i_3/O
                         net (fo=1, routed)           0.436    14.829    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[29]
    RAMB18_X4Y12         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        1.507    15.479    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X4Y12         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.339    15.819    
                         clock uncertainty           -0.035    15.783    
    RAMB18_X4Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                     -0.543    15.240    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                         -14.829    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/REG_PetirocCfg0_REG_CFG1_WR_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        5.466ns  (logic 1.800ns (32.931%)  route 3.666ns (67.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.036ns = ( 15.286 - 11.250 ) 
    Source Clock Delay      (SCD):    4.599ns = ( 9.599 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        1.648     9.599    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB36_X4Y7          RAMB36E1                                     r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[16])
                                                      1.800    11.399 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOBDO[16]
                         net (fo=27, routed)          3.666    15.065    USBInterface/BUS_DATA_WR[16]
    SLICE_X88Y67         FDRE                                         r  USBInterface/REG_PetirocCfg0_REG_CFG1_WR_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        1.313    15.286    USBInterface/lopt
    SLICE_X88Y67         FDRE                                         r  USBInterface/REG_PetirocCfg0_REG_CFG1_WR_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.243    15.529    
                         clock uncertainty           -0.035    15.494    
    SLICE_X88Y67         FDRE (Setup_fdre_C_D)        0.001    15.495    USBInterface/REG_PetirocCfg0_REG_CFG1_WR_reg[16]
  -------------------------------------------------------------------
                         required time                         15.495    
                         arrival time                         -15.065    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        5.199ns  (logic 2.058ns (39.588%)  route 3.141ns (60.412%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.229ns = ( 15.479 - 11.250 ) 
    Source Clock Delay      (SCD):    4.599ns = ( 9.599 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        1.648     9.599    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB36_X4Y7          RAMB36E1                                     r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      1.800    11.399 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[30]
                         net (fo=11, routed)          0.583    11.981    USBInterface/BUS_ADDR[31]
    SLICE_X79Y37         LUT3 (Prop_lut3_I0_O)        0.043    12.024 r  USBInterface/BUS_DATA_RD_inferred_i_296/O
                         net (fo=2, routed)           0.307    12.331    USBInterface/BUS_DATA_RD_inferred_i_296_n_0
    SLICE_X78Y37         LUT5 (Prop_lut5_I0_O)        0.043    12.374 r  USBInterface/BUS_DATA_RD_inferred_i_164/O
                         net (fo=2, routed)           0.171    12.545    USBInterface/BUS_DATA_RD_inferred_i_164_n_0
    SLICE_X78Y37         LUT5 (Prop_lut5_I3_O)        0.043    12.588 r  USBInterface/BUS_DATA_RD_inferred_i_298/O
                         net (fo=130, routed)         0.734    13.322    USBInterface/BUS_DATA_RD_inferred_i_298_n_0
    SLICE_X91Y40         LUT5 (Prop_lut5_I4_O)        0.043    13.365 r  USBInterface/BUS_DATA_RD_inferred_i_259/O
                         net (fo=1, routed)           0.742    14.107    USBInterface/BUS_DATA_RD_inferred_i_259_n_0
    SLICE_X84Y32         LUT6 (Prop_lut6_I4_O)        0.043    14.150 r  USBInterface/BUS_DATA_RD_inferred_i_125/O
                         net (fo=1, routed)           0.335    14.485    USBInterface/BUS_DATA_RD_inferred_i_125_n_0
    SLICE_X81Y30         LUT6 (Prop_lut6_I4_O)        0.043    14.528 r  USBInterface/BUS_DATA_RD_inferred_i_23/O
                         net (fo=1, routed)           0.269    14.797    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[9]
    RAMB18_X4Y12         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        1.507    15.479    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X4Y12         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.339    15.819    
                         clock uncertainty           -0.035    15.783    
    RAMB18_X4Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[8])
                                                     -0.543    15.240    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                         -14.797    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        5.191ns  (logic 2.058ns (39.643%)  route 3.133ns (60.357%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.229ns = ( 15.479 - 11.250 ) 
    Source Clock Delay      (SCD):    4.599ns = ( 9.599 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        1.648     9.599    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB36_X4Y7          RAMB36E1                                     r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      1.800    11.399 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[30]
                         net (fo=11, routed)          0.583    11.981    USBInterface/BUS_ADDR[31]
    SLICE_X79Y37         LUT3 (Prop_lut3_I0_O)        0.043    12.024 r  USBInterface/BUS_DATA_RD_inferred_i_296/O
                         net (fo=2, routed)           0.307    12.331    USBInterface/BUS_DATA_RD_inferred_i_296_n_0
    SLICE_X78Y37         LUT5 (Prop_lut5_I0_O)        0.043    12.374 r  USBInterface/BUS_DATA_RD_inferred_i_164/O
                         net (fo=2, routed)           0.171    12.545    USBInterface/BUS_DATA_RD_inferred_i_164_n_0
    SLICE_X78Y37         LUT5 (Prop_lut5_I3_O)        0.043    12.588 r  USBInterface/BUS_DATA_RD_inferred_i_298/O
                         net (fo=130, routed)         0.712    13.300    USBInterface/BUS_DATA_RD_inferred_i_298_n_0
    SLICE_X92Y37         LUT5 (Prop_lut5_I4_O)        0.043    13.343 r  USBInterface/BUS_DATA_RD_inferred_i_275/O
                         net (fo=1, routed)           0.565    13.908    USBInterface/BUS_DATA_RD_inferred_i_275_n_0
    SLICE_X87Y36         LUT6 (Prop_lut6_I4_O)        0.043    13.951 r  USBInterface/BUS_DATA_RD_inferred_i_141/O
                         net (fo=1, routed)           0.521    14.472    USBInterface/BUS_DATA_RD_inferred_i_141_n_0
    SLICE_X79Y33         LUT6 (Prop_lut6_I4_O)        0.043    14.515 r  USBInterface/BUS_DATA_RD_inferred_i_27/O
                         net (fo=1, routed)           0.275    14.790    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X4Y12         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        1.507    15.479    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X4Y12         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.339    15.819    
                         clock uncertainty           -0.035    15.783    
    RAMB18_X4Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[5])
                                                     -0.543    15.240    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                         -14.790    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 FC/SP_ADDR_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            FC/Inst_spi_ctrl/rd_data1_reg/D
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (D_LVDS_DCLK rise@6.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.769ns  (logic 0.306ns (39.773%)  route 0.463ns (60.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 10.404 - 6.250 ) 
    Source Clock Delay      (SCD):    4.517ns = ( 9.517 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        1.566     9.517    FC/lopt
    SLICE_X58Y49         FDRE                                         r  FC/SP_ADDR_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.263     9.780 f  FC/SP_ADDR_reg[0]/Q
                         net (fo=19, routed)          0.463    10.243    FC/Inst_spi_ctrl/out[0]
    SLICE_X59Y48         LUT5 (Prop_lut5_I0_O)        0.043    10.286 r  FC/Inst_spi_ctrl/rd_data1_i_1/O
                         net (fo=1, routed)           0.000    10.286    FC/Inst_spi_ctrl/rd_data1_i_1_n_0
    SLICE_X59Y48         FDRE                                         r  FC/Inst_spi_ctrl/rd_data1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      6.250     6.250 r  
    AC9                                               0.000     6.250 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     6.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812     7.062 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828     8.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.973 r  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        1.431    10.404    FC/Inst_spi_ctrl/lopt
    SLICE_X59Y48         FDRE                                         r  FC/Inst_spi_ctrl/rd_data1_reg/C
                         clock pessimism              0.338    10.742    
                         clock uncertainty           -0.035    10.707    
    SLICE_X59Y48         FDRE (Setup_fdre_C_D)        0.034    10.741    FC/Inst_spi_ctrl/rd_data1_reg
  -------------------------------------------------------------------
                         required time                         10.741    
                         arrival time                         -10.286    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/REG_PetirocCfg0_REG_CFG5_WR_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        5.387ns  (logic 1.800ns (33.415%)  route 3.587ns (66.585%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 15.229 - 11.250 ) 
    Source Clock Delay      (SCD):    4.599ns = ( 9.599 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        1.648     9.599    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB36_X4Y7          RAMB36E1                                     r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[29])
                                                      1.800    11.399 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOBDO[29]
                         net (fo=27, routed)          3.587    14.985    USBInterface/BUS_DATA_WR[29]
    SLICE_X62Y70         FDRE                                         r  USBInterface/REG_PetirocCfg0_REG_CFG5_WR_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        1.256    15.229    USBInterface/lopt
    SLICE_X62Y70         FDRE                                         r  USBInterface/REG_PetirocCfg0_REG_CFG5_WR_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.243    15.472    
                         clock uncertainty           -0.035    15.437    
    SLICE_X62Y70         FDRE (Setup_fdre_C_D)        0.007    15.444    USBInterface/REG_PetirocCfg0_REG_CFG5_WR_reg[29]
  -------------------------------------------------------------------
                         required time                         15.444    
                         arrival time                         -14.985    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        5.180ns  (logic 2.058ns (39.732%)  route 3.122ns (60.268%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.229ns = ( 15.479 - 11.250 ) 
    Source Clock Delay      (SCD):    4.599ns = ( 9.599 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        1.648     9.599    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB36_X4Y7          RAMB36E1                                     r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      1.800    11.399 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[30]
                         net (fo=11, routed)          0.583    11.981    USBInterface/BUS_ADDR[31]
    SLICE_X79Y37         LUT3 (Prop_lut3_I0_O)        0.043    12.024 r  USBInterface/BUS_DATA_RD_inferred_i_296/O
                         net (fo=2, routed)           0.307    12.331    USBInterface/BUS_DATA_RD_inferred_i_296_n_0
    SLICE_X78Y37         LUT5 (Prop_lut5_I0_O)        0.043    12.374 r  USBInterface/BUS_DATA_RD_inferred_i_164/O
                         net (fo=2, routed)           0.171    12.545    USBInterface/BUS_DATA_RD_inferred_i_164_n_0
    SLICE_X78Y37         LUT5 (Prop_lut5_I3_O)        0.043    12.588 r  USBInterface/BUS_DATA_RD_inferred_i_298/O
                         net (fo=130, routed)         0.753    13.341    USBInterface/BUS_DATA_RD_inferred_i_298_n_0
    SLICE_X88Y30         LUT5 (Prop_lut5_I4_O)        0.043    13.384 r  USBInterface/BUS_DATA_RD_inferred_i_284/O
                         net (fo=1, routed)           0.536    13.920    USBInterface/BUS_DATA_RD_inferred_i_284_n_0
    SLICE_X88Y30         LUT6 (Prop_lut6_I0_O)        0.043    13.963 r  USBInterface/BUS_DATA_RD_inferred_i_153/O
                         net (fo=1, routed)           0.497    14.460    USBInterface/BUS_DATA_RD_inferred_i_153_n_0
    SLICE_X78Y30         LUT6 (Prop_lut6_I4_O)        0.043    14.503 r  USBInterface/BUS_DATA_RD_inferred_i_30/O
                         net (fo=1, routed)           0.275    14.778    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X4Y12         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        1.507    15.479    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X4Y12         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.339    15.819    
                         clock uncertainty           -0.035    15.783    
    RAMB18_X4Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[2])
                                                     -0.543    15.240    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                         -14.778    
  -------------------------------------------------------------------
                         slack                                  0.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 U55/ANALOG_READOUT.filterMem_reg[0][6]/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U55/ANALOG_READOUT.filterMem_reg[30][6]_srl30/D
                            (falling edge-triggered cell SRLC32E clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.248ns  (logic 0.107ns (43.177%)  route 0.141ns (56.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns = ( 7.303 - 5.000 ) 
    Source Clock Delay      (SCD):    1.931ns = ( 6.931 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        0.621     6.931    U55/lopt
    SLICE_X95Y73         FDRE                                         r  U55/ANALOG_READOUT.filterMem_reg[0][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDRE (Prop_fdre_C_Q)         0.107     7.038 r  U55/ANALOG_READOUT.filterMem_reg[0][6]/Q
                         net (fo=3, routed)           0.141     7.179    U55/ANALOG_READOUT.filterMem_reg[0][6]
    SLICE_X94Y71         SRLC32E                                      r  U55/ANALOG_READOUT.filterMem_reg[30][6]_srl30/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        0.841     7.303    U55/lopt
    SLICE_X94Y71         SRLC32E                                      r  U55/ANALOG_READOUT.filterMem_reg[30][6]_srl30/CLK  (IS_INVERTED)
                         clock pessimism             -0.358     6.945    
    SLICE_X94Y71         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.160     7.105    U55/ANALOG_READOUT.filterMem_reg[30][6]_srl30
  -------------------------------------------------------------------
                         required time                         -7.105    
                         arrival time                           7.179    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 U9/big_counter.xpm_cdc_gray_inst_1/dest_graysync_ff_reg[3][0]/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U55/ANALOG_READOUT.TS_OUT_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.342ns  (logic 0.135ns (39.520%)  route 0.207ns (60.480%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 7.344 - 5.000 ) 
    Source Clock Delay      (SCD):    1.952ns = ( 6.952 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        0.642     6.952    U9/big_counter.xpm_cdc_gray_inst_1/lopt
    SLICE_X56Y37         FDRE                                         r  U9/big_counter.xpm_cdc_gray_inst_1/dest_graysync_ff_reg[3][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y37         FDRE (Prop_fdre_C_Q)         0.107     7.059 r  U9/big_counter.xpm_cdc_gray_inst_1/dest_graysync_ff_reg[3][0]/Q
                         net (fo=1, routed)           0.207     7.265    U9/big_counter.xpm_cdc_gray_inst_1/dest_graysync_ff[3][0]
    SLICE_X53Y37         LUT6 (Prop_lut6_I3_O)        0.028     7.293 r  U9/big_counter.xpm_cdc_gray_inst_1/dest_out_bin[0]_INST_0/O
                         net (fo=2, routed)           0.000     7.293    U55/D[0]
    SLICE_X53Y37         FDRE                                         r  U55/ANALOG_READOUT.TS_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        0.882     7.344    U55/lopt
    SLICE_X53Y37         FDRE                                         r  U55/ANALOG_READOUT.TS_OUT_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.200     7.144    
    SLICE_X53Y37         FDRE (Hold_fdre_C_D)         0.068     7.212    U55/ANALOG_READOUT.TS_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.212    
                         arrival time                           7.293    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 U36/RP_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[8]
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.305ns  (logic 0.107ns (35.135%)  route 0.198ns (64.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns = ( 7.365 - 5.000 ) 
    Source Clock Delay      (SCD):    1.948ns = ( 6.948 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        0.638     6.948    U36/lopt
    SLICE_X48Y27         FDRE                                         r  U36/RP_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.107     7.055 r  U36/RP_reg[4]/Q
                         net (fo=1, routed)           0.198     7.252    U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/addrb[4]
    RAMB18_X2Y10         RAMB18E1                                     r  U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        0.903     7.365    U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/lopt
    RAMB18_X2Y10         RAMB18E1                                     r  U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.377     6.987    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     7.170    U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -7.170    
                         arrival time                           7.252    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 U5/RP_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[10]
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.308ns  (logic 0.123ns (39.999%)  route 0.185ns (60.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns = ( 7.408 - 5.000 ) 
    Source Clock Delay      (SCD):    1.990ns = ( 6.990 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        0.680     6.990    U5/lopt
    SLICE_X88Y15         FDRE                                         r  U5/RP_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y15         FDRE (Prop_fdre_C_Q)         0.123     7.113 r  U5/RP_reg[6]/Q
                         net (fo=1, routed)           0.185     7.297    U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/addrb[6]
    RAMB18_X5Y6          RAMB18E1                                     r  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        0.946     7.408    U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/lopt
    RAMB18_X5Y6          RAMB18E1                                     r  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.377     7.030    
    RAMB18_X5Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     7.213    U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -7.213    
                         arrival time                           7.297    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 U62/CPS_GENERATE[0].STATIC_COUNTERS_reg[0][31]/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst/src_ff_reg/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.242ns  (logic 0.098ns (40.426%)  route 0.144ns (59.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns = ( 7.311 - 5.000 ) 
    Source Clock Delay      (SCD):    1.992ns = ( 6.992 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        0.682     6.992    U62/lopt
    SLICE_X87Y48         FDRE                                         r  U62/CPS_GENERATE[0].STATIC_COUNTERS_reg[0][31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y48         FDRE (Prop_fdre_C_Q)         0.098     7.090 r  U62/CPS_GENERATE[0].STATIC_COUNTERS_reg[0][31]/Q
                         net (fo=1, routed)           0.144     7.234    U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst/src_in
    SLICE_X85Y51         FDRE                                         r  U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst/src_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        0.849     7.311    U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst/lopt
    SLICE_X85Y51         FDRE                                         r  U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst/src_ff_reg/C  (IS_INVERTED)
                         clock pessimism             -0.180     7.131    
    SLICE_X85Y51         FDRE (Hold_fdre_C_D)         0.019     7.150    U62/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst/src_ff_reg
  -------------------------------------------------------------------
                         required time                         -7.150    
                         arrival time                           7.234    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 U85/lIN_3_reg[19]/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U85/FIFO_PORT_IN_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.190ns  (logic 0.135ns (71.229%)  route 0.055ns (28.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 7.351 - 5.000 ) 
    Source Clock Delay      (SCD):    1.960ns = ( 6.960 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        0.650     6.960    U85/lopt
    SLICE_X67Y41         FDRE                                         r  U85/lIN_3_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y41         FDRE (Prop_fdre_C_Q)         0.107     7.067 r  U85/lIN_3_reg[19]/Q
                         net (fo=1, routed)           0.055     7.121    U85/lIN_3[19]
    SLICE_X66Y41         LUT6 (Prop_lut6_I2_O)        0.028     7.149 r  U85/FIFO_PORT_IN[19]_i_1/O
                         net (fo=1, routed)           0.000     7.149    U85/FIFO_PORT_IN[19]
    SLICE_X66Y41         FDRE                                         r  U85/FIFO_PORT_IN_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        0.889     7.351    U85/lopt
    SLICE_X66Y41         FDRE                                         r  U85/FIFO_PORT_IN_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.380     6.971    
    SLICE_X66Y41         FDRE (Hold_fdre_C_D)         0.093     7.064    U85/FIFO_PORT_IN_reg[19]
  -------------------------------------------------------------------
                         required time                         -7.064    
                         arrival time                           7.149    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.162ns  (logic 0.107ns (66.241%)  route 0.055ns (33.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns = ( 7.337 - 5.000 ) 
    Source Clock Delay      (SCD):    1.949ns = ( 6.949 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        0.639     6.949    U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/lopt
    SLICE_X71Y26         FDRE                                         r  U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDRE (Prop_fdre_C_Q)         0.107     7.056 r  U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.055     7.110    U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[6]
    SLICE_X70Y26         FDRE                                         r  U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        0.875     7.337    U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/lopt
    SLICE_X70Y26         FDRE                                         r  U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/C  (IS_INVERTED)
                         clock pessimism             -0.377     6.960    
    SLICE_X70Y26         FDRE (Hold_fdre_C_D)         0.065     7.025    U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -7.025    
                         arrival time                           7.110    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst/src_ff_reg/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst/syncstages_ff_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.162ns  (logic 0.107ns (66.241%)  route 0.055ns (33.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns = ( 7.371 - 5.000 ) 
    Source Clock Delay      (SCD):    1.982ns = ( 6.982 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        0.672     6.982    U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst/lopt
    SLICE_X83Y30         FDRE                                         r  U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst/src_ff_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y30         FDRE (Prop_fdre_C_Q)         0.107     7.089 r  U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst/src_ff_reg/Q
                         net (fo=1, routed)           0.055     7.143    U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst/src_ff
    SLICE_X82Y30         FDRE                                         r  U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        0.909     7.371    U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst/lopt
    SLICE_X82Y30         FDRE                                         r  U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst/syncstages_ff_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.378     6.993    
    SLICE_X82Y30         FDRE (Hold_fdre_C_D)         0.065     7.058    U62/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst/syncstages_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.058    
                         arrival time                           7.143    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_d3_reg/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_done_reg/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.190ns  (logic 0.135ns (71.229%)  route 0.055ns (28.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns = ( 7.340 - 5.000 ) 
    Source Clock Delay      (SCD):    1.951ns = ( 6.951 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        0.641     6.951    U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/lopt
    SLICE_X69Y21         FDRE                                         r  U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_d3_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y21         FDRE (Prop_fdre_C_Q)         0.107     7.058 f  U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_d3_reg/Q
                         net (fo=1, routed)           0.055     7.112    U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_wr_inst/gen_pipe_bit[1].pipe_bit_inst/gen_rst_ic.fifo_wr_rst_d3
    SLICE_X68Y21         LUT6 (Prop_lut6_I4_O)        0.028     7.140 r  U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_wr_inst/gen_pipe_bit[1].pipe_bit_inst/gen_rst_ic.fifo_wr_rst_done_i_1/O
                         net (fo=1, routed)           0.000     7.140    U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_wr_inst_n_1
    SLICE_X68Y21         FDRE                                         r  U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        0.878     7.340    U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/lopt
    SLICE_X68Y21         FDRE                                         r  U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_done_reg/C  (IS_INVERTED)
                         clock pessimism             -0.378     6.962    
    SLICE_X68Y21         FDRE (Hold_fdre_C_D)         0.093     7.055    U85/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_done_reg
  -------------------------------------------------------------------
                         required time                         -7.055    
                         arrival time                           7.140    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 U5/RP_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[7]
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.310ns  (logic 0.123ns (39.654%)  route 0.187ns (60.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns = ( 7.408 - 5.000 ) 
    Source Clock Delay      (SCD):    1.990ns = ( 6.990 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        0.680     6.990    U5/lopt
    SLICE_X88Y14         FDRE                                         r  U5/RP_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y14         FDRE (Prop_fdre_C_Q)         0.123     7.113 r  U5/RP_reg[3]/Q
                         net (fo=1, routed)           0.187     7.300    U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/addrb[3]
    RAMB18_X5Y6          RAMB18E1                                     r  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        0.946     7.408    U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/lopt
    RAMB18_X5Y6          RAMB18E1                                     r  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.377     7.030    
    RAMB18_X5Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     7.213    U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -7.213    
                         arrival time                           7.300    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         D_LVDS_DCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         6.250
Sources:            { D_LVDS_DCLK_P }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         6.250       4.155      RAMB18_X2Y8      U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         6.250       4.155      RAMB18_X4Y6      U86/U10/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         6.250       4.155      RAMB18_X2Y10     U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         6.250       4.155      RAMB18_X3Y8      U37/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         6.250       4.155      RAMB18_X3Y24     U57/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         6.250       4.155      RAMB18_X5Y6      U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         6.250       4.411      RAMB36_X3Y6      TBR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         6.250       4.411      RAMB36_X3Y6      TBR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         6.250       4.411      RAMB18_X2Y8      U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         6.250       4.411      RAMB36_X4Y7      USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       6.250       93.750     MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.250       0.850      SLICE_X63Y52     FC/Inst_spi_ctrl/clk_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.250       0.850      SLICE_X65Y52     FC/Inst_spi_ctrl/clk_cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.250       0.850      SLICE_X65Y52     FC/Inst_spi_ctrl/clk_en_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         1.250       0.850      SLICE_X63Y52     FC/Inst_spi_ctrl/clk_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         1.250       0.850      SLICE_X65Y52     FC/Inst_spi_ctrl/clk_cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         1.250       0.850      SLICE_X65Y52     FC/Inst_spi_ctrl/clk_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         1.250       0.900      SLICE_X62Y52     FC/Inst_spi_ctrl/clk_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         1.250       0.900      SLICE_X63Y52     FC/Inst_spi_ctrl/clk_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         1.250       0.900      SLICE_X63Y52     FC/Inst_spi_ctrl/clk_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         1.250       0.900      SLICE_X65Y52     FC/Inst_spi_ctrl/clk_cnt_reg[4]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            1.500         1.250       -0.250     MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            1.500         1.250       -0.250     MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         1.250       0.608      SLICE_X90Y75     U55/ANALOG_READOUT.filterMem_reg[30][10]_srl30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         1.250       0.608      SLICE_X90Y75     U55/ANALOG_READOUT.filterMem_reg[30][12]_srl30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         1.250       0.608      SLICE_X90Y75     U55/ANALOG_READOUT.filterMem_reg[30][14]_srl30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         1.250       0.608      SLICE_X90Y75     U55/ANALOG_READOUT.filterMem_reg[30][8]_srl30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         1.250       0.608      SLICE_X90Y71     U55/ANALOG_READOUT.filterMem_reg[30][0]_srl30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         1.250       0.608      SLICE_X90Y71     U55/ANALOG_READOUT.filterMem_reg[30][11]_srl30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         1.250       0.608      SLICE_X94Y73     U55/ANALOG_READOUT.filterMem_reg[30][13]_srl30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         1.250       0.608      SLICE_X90Y71     U55/ANALOG_READOUT.filterMem_reg[30][1]_srl30/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_DTClockGenerator
  To Clock:  clk_out3_DTClockGenerator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_DTClockGenerator
Waveform(ns):       { 5.000 11.250 }
Period(ns):         12.500
Sources:            { dcm_top/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         12.500      11.091     BUFGCTRL_X0Y9    dcm_top/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.071         12.500      11.429     MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         12.500      11.429     MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKOUT2
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       12.500      87.500     MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_fast_clock
  To Clock:  clkfbout_fast_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_fast_clock
Waveform(ns):       { 5.000 11.250 }
Period(ns):         12.500
Sources:            { FASTCLOCKGEN/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         12.500      11.091     BUFGCTRL_X0Y7    FASTCLOCKGEN/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         12.500      11.429     MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         12.500      11.429     MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       12.500      87.500     MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_DTClockGenerator
  To Clock:  clk_out5_DTClockGenerator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_DTClockGenerator
Waveform(ns):       { 5.000 25.000 }
Period(ns):         40.000
Sources:            { dcm_top/inst/mmcm_adv_inst/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         40.000      38.592     BUFGCTRL_X0Y1    dcm_top/inst/clkout5_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKOUT4
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DTClockGenerator
  To Clock:  clkfbout_DTClockGenerator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.841ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DTClockGenerator
Waveform(ns):       { 5.000 8.125 }
Period(ns):         6.250
Sources:            { dcm_top/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         6.250       4.841      BUFGCTRL_X0Y8    dcm_top/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         6.250       5.179      MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         6.250       5.179      MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.250       93.750     MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.250       207.110    MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        5.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/contatore_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 0.395ns (9.605%)  route 3.717ns (90.395%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.600ns = ( 13.600 - 10.000 ) 
    Source Clock Delay      (SCD):    4.017ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.337     4.017    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y101       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.223     4.240 r  CDCE0/FSM_onehot_cfg_state_machine_reg[5]/Q
                         net (fo=11, routed)          1.087     5.327    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[5]
    SLICE_X103Y98        LUT4 (Prop_lut4_I2_O)        0.043     5.370 r  CDCE0/phy_data[30]_i_2/O
                         net (fo=8, routed)           0.626     5.995    CDCE0/phy_data[30]_i_2_n_0
    SLICE_X104Y100       LUT5 (Prop_lut5_I4_O)        0.043     6.038 r  CDCE0/FSM_onehot_cfg_state_machine[22]_i_2/O
                         net (fo=12, routed)          0.983     7.022    CDCE0/FSM_onehot_cfg_state_machine[22]_i_2_n_0
    SLICE_X98Y99         LUT5 (Prop_lut5_I1_O)        0.043     7.065 r  CDCE0/contatore[31]_i_5/O
                         net (fo=1, routed)           0.227     7.291    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine_reg[23]_0
    SLICE_X97Y99         LUT6 (Prop_lut6_I5_O)        0.043     7.334 r  CDCE0/SPI_MASTER_CLKGEN/contatore[31]_i_1/O
                         net (fo=32, routed)          0.794     8.129    CDCE0/contatore
    SLICE_X96Y102        FDRE                                         r  CDCE0/contatore_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.153    13.600    CDCE0/clk_100_IBUF_BUFG
    SLICE_X96Y102        FDRE                                         r  CDCE0/contatore_reg[24]/C
                         clock pessimism              0.318    13.919    
                         clock uncertainty           -0.035    13.883    
    SLICE_X96Y102        FDRE (Setup_fdre_C_CE)      -0.201    13.682    CDCE0/contatore_reg[24]
  -------------------------------------------------------------------
                         required time                         13.682    
                         arrival time                          -8.129    
  -------------------------------------------------------------------
                         slack                                  5.553    

Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/contatore_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 0.395ns (9.605%)  route 3.717ns (90.395%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.600ns = ( 13.600 - 10.000 ) 
    Source Clock Delay      (SCD):    4.017ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.337     4.017    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y101       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.223     4.240 r  CDCE0/FSM_onehot_cfg_state_machine_reg[5]/Q
                         net (fo=11, routed)          1.087     5.327    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[5]
    SLICE_X103Y98        LUT4 (Prop_lut4_I2_O)        0.043     5.370 r  CDCE0/phy_data[30]_i_2/O
                         net (fo=8, routed)           0.626     5.995    CDCE0/phy_data[30]_i_2_n_0
    SLICE_X104Y100       LUT5 (Prop_lut5_I4_O)        0.043     6.038 r  CDCE0/FSM_onehot_cfg_state_machine[22]_i_2/O
                         net (fo=12, routed)          0.983     7.022    CDCE0/FSM_onehot_cfg_state_machine[22]_i_2_n_0
    SLICE_X98Y99         LUT5 (Prop_lut5_I1_O)        0.043     7.065 r  CDCE0/contatore[31]_i_5/O
                         net (fo=1, routed)           0.227     7.291    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine_reg[23]_0
    SLICE_X97Y99         LUT6 (Prop_lut6_I5_O)        0.043     7.334 r  CDCE0/SPI_MASTER_CLKGEN/contatore[31]_i_1/O
                         net (fo=32, routed)          0.794     8.129    CDCE0/contatore
    SLICE_X96Y102        FDRE                                         r  CDCE0/contatore_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.153    13.600    CDCE0/clk_100_IBUF_BUFG
    SLICE_X96Y102        FDRE                                         r  CDCE0/contatore_reg[25]/C
                         clock pessimism              0.318    13.919    
                         clock uncertainty           -0.035    13.883    
    SLICE_X96Y102        FDRE (Setup_fdre_C_CE)      -0.201    13.682    CDCE0/contatore_reg[25]
  -------------------------------------------------------------------
                         required time                         13.682    
                         arrival time                          -8.129    
  -------------------------------------------------------------------
                         slack                                  5.553    

Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/contatore_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 0.395ns (9.605%)  route 3.717ns (90.395%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.600ns = ( 13.600 - 10.000 ) 
    Source Clock Delay      (SCD):    4.017ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.337     4.017    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y101       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.223     4.240 r  CDCE0/FSM_onehot_cfg_state_machine_reg[5]/Q
                         net (fo=11, routed)          1.087     5.327    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[5]
    SLICE_X103Y98        LUT4 (Prop_lut4_I2_O)        0.043     5.370 r  CDCE0/phy_data[30]_i_2/O
                         net (fo=8, routed)           0.626     5.995    CDCE0/phy_data[30]_i_2_n_0
    SLICE_X104Y100       LUT5 (Prop_lut5_I4_O)        0.043     6.038 r  CDCE0/FSM_onehot_cfg_state_machine[22]_i_2/O
                         net (fo=12, routed)          0.983     7.022    CDCE0/FSM_onehot_cfg_state_machine[22]_i_2_n_0
    SLICE_X98Y99         LUT5 (Prop_lut5_I1_O)        0.043     7.065 r  CDCE0/contatore[31]_i_5/O
                         net (fo=1, routed)           0.227     7.291    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine_reg[23]_0
    SLICE_X97Y99         LUT6 (Prop_lut6_I5_O)        0.043     7.334 r  CDCE0/SPI_MASTER_CLKGEN/contatore[31]_i_1/O
                         net (fo=32, routed)          0.794     8.129    CDCE0/contatore
    SLICE_X96Y102        FDRE                                         r  CDCE0/contatore_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.153    13.600    CDCE0/clk_100_IBUF_BUFG
    SLICE_X96Y102        FDRE                                         r  CDCE0/contatore_reg[31]/C
                         clock pessimism              0.318    13.919    
                         clock uncertainty           -0.035    13.883    
    SLICE_X96Y102        FDRE (Setup_fdre_C_CE)      -0.201    13.682    CDCE0/contatore_reg[31]
  -------------------------------------------------------------------
                         required time                         13.682    
                         arrival time                          -8.129    
  -------------------------------------------------------------------
                         slack                                  5.553    

Slack (MET) :             5.644ns  (required time - arrival time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/contatore_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 0.395ns (9.822%)  route 3.627ns (90.178%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.600ns = ( 13.600 - 10.000 ) 
    Source Clock Delay      (SCD):    4.017ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.337     4.017    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y101       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.223     4.240 r  CDCE0/FSM_onehot_cfg_state_machine_reg[5]/Q
                         net (fo=11, routed)          1.087     5.327    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[5]
    SLICE_X103Y98        LUT4 (Prop_lut4_I2_O)        0.043     5.370 r  CDCE0/phy_data[30]_i_2/O
                         net (fo=8, routed)           0.626     5.995    CDCE0/phy_data[30]_i_2_n_0
    SLICE_X104Y100       LUT5 (Prop_lut5_I4_O)        0.043     6.038 r  CDCE0/FSM_onehot_cfg_state_machine[22]_i_2/O
                         net (fo=12, routed)          0.983     7.022    CDCE0/FSM_onehot_cfg_state_machine[22]_i_2_n_0
    SLICE_X98Y99         LUT5 (Prop_lut5_I1_O)        0.043     7.065 r  CDCE0/contatore[31]_i_5/O
                         net (fo=1, routed)           0.227     7.291    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine_reg[23]_0
    SLICE_X97Y99         LUT6 (Prop_lut6_I5_O)        0.043     7.334 r  CDCE0/SPI_MASTER_CLKGEN/contatore[31]_i_1/O
                         net (fo=32, routed)          0.704     8.038    CDCE0/contatore
    SLICE_X96Y103        FDRE                                         r  CDCE0/contatore_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.153    13.600    CDCE0/clk_100_IBUF_BUFG
    SLICE_X96Y103        FDRE                                         r  CDCE0/contatore_reg[26]/C
                         clock pessimism              0.318    13.919    
                         clock uncertainty           -0.035    13.883    
    SLICE_X96Y103        FDRE (Setup_fdre_C_CE)      -0.201    13.682    CDCE0/contatore_reg[26]
  -------------------------------------------------------------------
                         required time                         13.682    
                         arrival time                          -8.038    
  -------------------------------------------------------------------
                         slack                                  5.644    

Slack (MET) :             5.644ns  (required time - arrival time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/contatore_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 0.395ns (9.822%)  route 3.627ns (90.178%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.600ns = ( 13.600 - 10.000 ) 
    Source Clock Delay      (SCD):    4.017ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.337     4.017    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y101       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.223     4.240 r  CDCE0/FSM_onehot_cfg_state_machine_reg[5]/Q
                         net (fo=11, routed)          1.087     5.327    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[5]
    SLICE_X103Y98        LUT4 (Prop_lut4_I2_O)        0.043     5.370 r  CDCE0/phy_data[30]_i_2/O
                         net (fo=8, routed)           0.626     5.995    CDCE0/phy_data[30]_i_2_n_0
    SLICE_X104Y100       LUT5 (Prop_lut5_I4_O)        0.043     6.038 r  CDCE0/FSM_onehot_cfg_state_machine[22]_i_2/O
                         net (fo=12, routed)          0.983     7.022    CDCE0/FSM_onehot_cfg_state_machine[22]_i_2_n_0
    SLICE_X98Y99         LUT5 (Prop_lut5_I1_O)        0.043     7.065 r  CDCE0/contatore[31]_i_5/O
                         net (fo=1, routed)           0.227     7.291    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine_reg[23]_0
    SLICE_X97Y99         LUT6 (Prop_lut6_I5_O)        0.043     7.334 r  CDCE0/SPI_MASTER_CLKGEN/contatore[31]_i_1/O
                         net (fo=32, routed)          0.704     8.038    CDCE0/contatore
    SLICE_X96Y103        FDRE                                         r  CDCE0/contatore_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.153    13.600    CDCE0/clk_100_IBUF_BUFG
    SLICE_X96Y103        FDRE                                         r  CDCE0/contatore_reg[27]/C
                         clock pessimism              0.318    13.919    
                         clock uncertainty           -0.035    13.883    
    SLICE_X96Y103        FDRE (Setup_fdre_C_CE)      -0.201    13.682    CDCE0/contatore_reg[27]
  -------------------------------------------------------------------
                         required time                         13.682    
                         arrival time                          -8.038    
  -------------------------------------------------------------------
                         slack                                  5.644    

Slack (MET) :             5.644ns  (required time - arrival time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/contatore_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 0.395ns (9.822%)  route 3.627ns (90.178%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.600ns = ( 13.600 - 10.000 ) 
    Source Clock Delay      (SCD):    4.017ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.337     4.017    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y101       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.223     4.240 r  CDCE0/FSM_onehot_cfg_state_machine_reg[5]/Q
                         net (fo=11, routed)          1.087     5.327    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[5]
    SLICE_X103Y98        LUT4 (Prop_lut4_I2_O)        0.043     5.370 r  CDCE0/phy_data[30]_i_2/O
                         net (fo=8, routed)           0.626     5.995    CDCE0/phy_data[30]_i_2_n_0
    SLICE_X104Y100       LUT5 (Prop_lut5_I4_O)        0.043     6.038 r  CDCE0/FSM_onehot_cfg_state_machine[22]_i_2/O
                         net (fo=12, routed)          0.983     7.022    CDCE0/FSM_onehot_cfg_state_machine[22]_i_2_n_0
    SLICE_X98Y99         LUT5 (Prop_lut5_I1_O)        0.043     7.065 r  CDCE0/contatore[31]_i_5/O
                         net (fo=1, routed)           0.227     7.291    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine_reg[23]_0
    SLICE_X97Y99         LUT6 (Prop_lut6_I5_O)        0.043     7.334 r  CDCE0/SPI_MASTER_CLKGEN/contatore[31]_i_1/O
                         net (fo=32, routed)          0.704     8.038    CDCE0/contatore
    SLICE_X96Y103        FDRE                                         r  CDCE0/contatore_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.153    13.600    CDCE0/clk_100_IBUF_BUFG
    SLICE_X96Y103        FDRE                                         r  CDCE0/contatore_reg[28]/C
                         clock pessimism              0.318    13.919    
                         clock uncertainty           -0.035    13.883    
    SLICE_X96Y103        FDRE (Setup_fdre_C_CE)      -0.201    13.682    CDCE0/contatore_reg[28]
  -------------------------------------------------------------------
                         required time                         13.682    
                         arrival time                          -8.038    
  -------------------------------------------------------------------
                         slack                                  5.644    

Slack (MET) :             5.644ns  (required time - arrival time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/contatore_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 0.395ns (9.822%)  route 3.627ns (90.178%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.600ns = ( 13.600 - 10.000 ) 
    Source Clock Delay      (SCD):    4.017ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.337     4.017    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y101       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.223     4.240 r  CDCE0/FSM_onehot_cfg_state_machine_reg[5]/Q
                         net (fo=11, routed)          1.087     5.327    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[5]
    SLICE_X103Y98        LUT4 (Prop_lut4_I2_O)        0.043     5.370 r  CDCE0/phy_data[30]_i_2/O
                         net (fo=8, routed)           0.626     5.995    CDCE0/phy_data[30]_i_2_n_0
    SLICE_X104Y100       LUT5 (Prop_lut5_I4_O)        0.043     6.038 r  CDCE0/FSM_onehot_cfg_state_machine[22]_i_2/O
                         net (fo=12, routed)          0.983     7.022    CDCE0/FSM_onehot_cfg_state_machine[22]_i_2_n_0
    SLICE_X98Y99         LUT5 (Prop_lut5_I1_O)        0.043     7.065 r  CDCE0/contatore[31]_i_5/O
                         net (fo=1, routed)           0.227     7.291    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine_reg[23]_0
    SLICE_X97Y99         LUT6 (Prop_lut6_I5_O)        0.043     7.334 r  CDCE0/SPI_MASTER_CLKGEN/contatore[31]_i_1/O
                         net (fo=32, routed)          0.704     8.038    CDCE0/contatore
    SLICE_X96Y103        FDRE                                         r  CDCE0/contatore_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.153    13.600    CDCE0/clk_100_IBUF_BUFG
    SLICE_X96Y103        FDRE                                         r  CDCE0/contatore_reg[29]/C
                         clock pessimism              0.318    13.919    
                         clock uncertainty           -0.035    13.883    
    SLICE_X96Y103        FDRE (Setup_fdre_C_CE)      -0.201    13.682    CDCE0/contatore_reg[29]
  -------------------------------------------------------------------
                         required time                         13.682    
                         arrival time                          -8.038    
  -------------------------------------------------------------------
                         slack                                  5.644    

Slack (MET) :             5.649ns  (required time - arrival time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/contatore_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 0.395ns (9.833%)  route 3.622ns (90.167%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.600ns = ( 13.600 - 10.000 ) 
    Source Clock Delay      (SCD):    4.017ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.337     4.017    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y101       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.223     4.240 r  CDCE0/FSM_onehot_cfg_state_machine_reg[5]/Q
                         net (fo=11, routed)          1.087     5.327    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[5]
    SLICE_X103Y98        LUT4 (Prop_lut4_I2_O)        0.043     5.370 r  CDCE0/phy_data[30]_i_2/O
                         net (fo=8, routed)           0.626     5.995    CDCE0/phy_data[30]_i_2_n_0
    SLICE_X104Y100       LUT5 (Prop_lut5_I4_O)        0.043     6.038 r  CDCE0/FSM_onehot_cfg_state_machine[22]_i_2/O
                         net (fo=12, routed)          0.983     7.022    CDCE0/FSM_onehot_cfg_state_machine[22]_i_2_n_0
    SLICE_X98Y99         LUT5 (Prop_lut5_I1_O)        0.043     7.065 r  CDCE0/contatore[31]_i_5/O
                         net (fo=1, routed)           0.227     7.291    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine_reg[23]_0
    SLICE_X97Y99         LUT6 (Prop_lut6_I5_O)        0.043     7.334 r  CDCE0/SPI_MASTER_CLKGEN/contatore[31]_i_1/O
                         net (fo=32, routed)          0.699     8.034    CDCE0/contatore
    SLICE_X96Y100        FDRE                                         r  CDCE0/contatore_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.153    13.600    CDCE0/clk_100_IBUF_BUFG
    SLICE_X96Y100        FDRE                                         r  CDCE0/contatore_reg[15]/C
                         clock pessimism              0.318    13.919    
                         clock uncertainty           -0.035    13.883    
    SLICE_X96Y100        FDRE (Setup_fdre_C_CE)      -0.201    13.682    CDCE0/contatore_reg[15]
  -------------------------------------------------------------------
                         required time                         13.682    
                         arrival time                          -8.034    
  -------------------------------------------------------------------
                         slack                                  5.649    

Slack (MET) :             5.649ns  (required time - arrival time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/contatore_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 0.395ns (9.833%)  route 3.622ns (90.167%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.600ns = ( 13.600 - 10.000 ) 
    Source Clock Delay      (SCD):    4.017ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.337     4.017    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y101       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.223     4.240 r  CDCE0/FSM_onehot_cfg_state_machine_reg[5]/Q
                         net (fo=11, routed)          1.087     5.327    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[5]
    SLICE_X103Y98        LUT4 (Prop_lut4_I2_O)        0.043     5.370 r  CDCE0/phy_data[30]_i_2/O
                         net (fo=8, routed)           0.626     5.995    CDCE0/phy_data[30]_i_2_n_0
    SLICE_X104Y100       LUT5 (Prop_lut5_I4_O)        0.043     6.038 r  CDCE0/FSM_onehot_cfg_state_machine[22]_i_2/O
                         net (fo=12, routed)          0.983     7.022    CDCE0/FSM_onehot_cfg_state_machine[22]_i_2_n_0
    SLICE_X98Y99         LUT5 (Prop_lut5_I1_O)        0.043     7.065 r  CDCE0/contatore[31]_i_5/O
                         net (fo=1, routed)           0.227     7.291    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine_reg[23]_0
    SLICE_X97Y99         LUT6 (Prop_lut6_I5_O)        0.043     7.334 r  CDCE0/SPI_MASTER_CLKGEN/contatore[31]_i_1/O
                         net (fo=32, routed)          0.699     8.034    CDCE0/contatore
    SLICE_X96Y100        FDRE                                         r  CDCE0/contatore_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.153    13.600    CDCE0/clk_100_IBUF_BUFG
    SLICE_X96Y100        FDRE                                         r  CDCE0/contatore_reg[16]/C
                         clock pessimism              0.318    13.919    
                         clock uncertainty           -0.035    13.883    
    SLICE_X96Y100        FDRE (Setup_fdre_C_CE)      -0.201    13.682    CDCE0/contatore_reg[16]
  -------------------------------------------------------------------
                         required time                         13.682    
                         arrival time                          -8.034    
  -------------------------------------------------------------------
                         slack                                  5.649    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/contatore_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.395ns (9.842%)  route 3.618ns (90.158%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.599ns = ( 13.599 - 10.000 ) 
    Source Clock Delay      (SCD):    4.017ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.337     4.017    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y101       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.223     4.240 r  CDCE0/FSM_onehot_cfg_state_machine_reg[5]/Q
                         net (fo=11, routed)          1.087     5.327    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[5]
    SLICE_X103Y98        LUT4 (Prop_lut4_I2_O)        0.043     5.370 r  CDCE0/phy_data[30]_i_2/O
                         net (fo=8, routed)           0.626     5.995    CDCE0/phy_data[30]_i_2_n_0
    SLICE_X104Y100       LUT5 (Prop_lut5_I4_O)        0.043     6.038 r  CDCE0/FSM_onehot_cfg_state_machine[22]_i_2/O
                         net (fo=12, routed)          0.983     7.022    CDCE0/FSM_onehot_cfg_state_machine[22]_i_2_n_0
    SLICE_X98Y99         LUT5 (Prop_lut5_I1_O)        0.043     7.065 r  CDCE0/contatore[31]_i_5/O
                         net (fo=1, routed)           0.227     7.291    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine_reg[23]_0
    SLICE_X97Y99         LUT6 (Prop_lut6_I5_O)        0.043     7.334 r  CDCE0/SPI_MASTER_CLKGEN/contatore[31]_i_1/O
                         net (fo=32, routed)          0.695     8.030    CDCE0/contatore
    SLICE_X93Y103        FDRE                                         r  CDCE0/contatore_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.152    13.599    CDCE0/clk_100_IBUF_BUFG
    SLICE_X93Y103        FDRE                                         r  CDCE0/contatore_reg[30]/C
                         clock pessimism              0.318    13.918    
                         clock uncertainty           -0.035    13.882    
    SLICE_X93Y103        FDRE (Setup_fdre_C_CE)      -0.201    13.681    CDCE0/contatore_reg[30]
  -------------------------------------------------------------------
                         required time                         13.681    
                         arrival time                          -8.030    
  -------------------------------------------------------------------
                         slack                                  5.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.192%)  route 0.149ns (53.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.634     1.696    CDCE0/clk_100_IBUF_BUFG
    SLICE_X99Y99         FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y99         FDRE (Prop_fdre_C_Q)         0.100     1.796 r  CDCE0/FSM_onehot_cfg_state_machine_reg[20]/Q
                         net (fo=3, routed)           0.149     1.945    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[20]
    SLICE_X100Y100       LUT6 (Prop_lut6_I2_O)        0.028     1.973 r  CDCE0/FSM_onehot_cfg_state_machine[21]_i_1/O
                         net (fo=1, routed)           0.000     1.973    CDCE0/FSM_onehot_cfg_state_machine[21]_i_1_n_0
    SLICE_X100Y100       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.782     2.082    CDCE0/clk_100_IBUF_BUFG
    SLICE_X100Y100       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[21]/C
                         clock pessimism             -0.245     1.836    
    SLICE_X100Y100       FDRE (Hold_fdre_C_D)         0.060     1.896    CDCE0/FSM_onehot_cfg_state_machine_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.462%)  route 0.196ns (60.538%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.663     1.725    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y99        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y99        FDRE (Prop_fdre_C_Q)         0.100     1.825 r  CDCE0/FSM_onehot_cfg_state_machine_reg[10]/Q
                         net (fo=3, routed)           0.196     2.021    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[10]
    SLICE_X104Y100       LUT5 (Prop_lut5_I1_O)        0.028     2.049 r  CDCE0/FSM_onehot_cfg_state_machine[11]_i_1/O
                         net (fo=1, routed)           0.000     2.049    CDCE0/FSM_onehot_cfg_state_machine[11]_i_1_n_0
    SLICE_X104Y100       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.811     2.111    CDCE0/clk_100_IBUF_BUFG
    SLICE_X104Y100       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[11]/C
                         clock pessimism             -0.245     1.865    
    SLICE_X104Y100       FDRE (Hold_fdre_C_D)         0.087     1.952    CDCE0/FSM_onehot_cfg_state_machine_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/contatore_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.128ns (28.293%)  route 0.324ns (71.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.582     1.644    CDCE0/clk_100_IBUF_BUFG
    SLICE_X99Y100        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.100     1.744 r  CDCE0/FSM_onehot_cfg_state_machine_reg[1]/Q
                         net (fo=59, routed)          0.324     2.069    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[1]
    SLICE_X94Y99         LUT4 (Prop_lut4_I0_O)        0.028     2.097 r  CDCE0/contatore[12]_i_1/O
                         net (fo=1, routed)           0.000     2.097    CDCE0/contatore[12]_i_1_n_0
    SLICE_X94Y99         FDRE                                         r  CDCE0/contatore_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.854     2.154    CDCE0/clk_100_IBUF_BUFG
    SLICE_X94Y99         FDRE                                         r  CDCE0/contatore_reg[12]/C
                         clock pessimism             -0.245     1.908    
    SLICE_X94Y99         FDRE (Hold_fdre_C_D)         0.087     1.995    CDCE0/contatore_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/contatore_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.128ns (28.107%)  route 0.327ns (71.893%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.582     1.644    CDCE0/clk_100_IBUF_BUFG
    SLICE_X99Y100        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.100     1.744 r  CDCE0/FSM_onehot_cfg_state_machine_reg[1]/Q
                         net (fo=59, routed)          0.327     2.072    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[1]
    SLICE_X94Y99         LUT4 (Prop_lut4_I0_O)        0.028     2.100 r  CDCE0/contatore[11]_i_1/O
                         net (fo=1, routed)           0.000     2.100    CDCE0/contatore[11]_i_1_n_0
    SLICE_X94Y99         FDRE                                         r  CDCE0/contatore_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.854     2.154    CDCE0/clk_100_IBUF_BUFG
    SLICE_X94Y99         FDRE                                         r  CDCE0/contatore_reg[11]/C
                         clock pessimism             -0.245     1.908    
    SLICE_X94Y99         FDRE (Hold_fdre_C_D)         0.087     1.995    CDCE0/contatore_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/phy_data_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.128ns (27.770%)  route 0.333ns (72.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.582     1.644    CDCE0/clk_100_IBUF_BUFG
    SLICE_X100Y100       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y100       FDRE (Prop_fdre_C_Q)         0.100     1.744 r  CDCE0/FSM_onehot_cfg_state_machine_reg[21]/Q
                         net (fo=19, routed)          0.333     2.077    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[21]
    SLICE_X105Y99        LUT3 (Prop_lut3_I1_O)        0.028     2.105 r  CDCE0/phy_data[8]_i_1/O
                         net (fo=1, routed)           0.000     2.105    CDCE0/phy_data[8]_i_1_n_0
    SLICE_X105Y99        FDSE                                         r  CDCE0/phy_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.883     2.183    CDCE0/clk_100_IBUF_BUFG
    SLICE_X105Y99        FDSE                                         r  CDCE0/phy_data_reg[8]/C
                         clock pessimism             -0.245     1.937    
    SLICE_X105Y99        FDSE (Hold_fdse_C_D)         0.060     1.997    CDCE0/phy_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/contatore_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.128ns (27.845%)  route 0.332ns (72.155%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.582     1.644    CDCE0/clk_100_IBUF_BUFG
    SLICE_X99Y100        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.100     1.744 r  CDCE0/FSM_onehot_cfg_state_machine_reg[1]/Q
                         net (fo=59, routed)          0.332     2.076    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[1]
    SLICE_X94Y99         LUT4 (Prop_lut4_I0_O)        0.028     2.104 r  CDCE0/contatore[9]_i_1/O
                         net (fo=1, routed)           0.000     2.104    CDCE0/contatore[9]_i_1_n_0
    SLICE_X94Y99         FDRE                                         r  CDCE0/contatore_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.854     2.154    CDCE0/clk_100_IBUF_BUFG
    SLICE_X94Y99         FDRE                                         r  CDCE0/contatore_reg[9]/C
                         clock pessimism             -0.245     1.908    
    SLICE_X94Y99         FDRE (Hold_fdre_C_D)         0.087     1.995    CDCE0/contatore_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.128ns (31.486%)  route 0.279ns (68.514%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.611     1.673    CDCE0/clk_100_IBUF_BUFG
    SLICE_X102Y100       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y100       FDRE (Prop_fdre_C_Q)         0.100     1.773 r  CDCE0/FSM_onehot_cfg_state_machine_reg[19]/Q
                         net (fo=20, routed)          0.279     2.052    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[19]
    SLICE_X99Y99         LUT5 (Prop_lut5_I1_O)        0.028     2.080 r  CDCE0/FSM_onehot_cfg_state_machine[20]_i_1/O
                         net (fo=1, routed)           0.000     2.080    CDCE0/FSM_onehot_cfg_state_machine[20]_i_1_n_0
    SLICE_X99Y99         FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.854     2.154    CDCE0/clk_100_IBUF_BUFG
    SLICE_X99Y99         FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[20]/C
                         clock pessimism             -0.245     1.908    
    SLICE_X99Y99         FDRE (Hold_fdre_C_D)         0.060     1.968    CDCE0/FSM_onehot_cfg_state_machine_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/contatore_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.128ns (27.545%)  route 0.337ns (72.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.582     1.644    CDCE0/clk_100_IBUF_BUFG
    SLICE_X99Y100        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.100     1.744 r  CDCE0/FSM_onehot_cfg_state_machine_reg[1]/Q
                         net (fo=59, routed)          0.337     2.081    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[1]
    SLICE_X94Y99         LUT4 (Prop_lut4_I0_O)        0.028     2.109 r  CDCE0/contatore[10]_i_1/O
                         net (fo=1, routed)           0.000     2.109    CDCE0/contatore[10]_i_1_n_0
    SLICE_X94Y99         FDRE                                         r  CDCE0/contatore_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.854     2.154    CDCE0/clk_100_IBUF_BUFG
    SLICE_X94Y99         FDRE                                         r  CDCE0/contatore_reg[10]/C
                         clock pessimism             -0.245     1.908    
    SLICE_X94Y99         FDRE (Hold_fdre_C_D)         0.087     1.995    CDCE0/contatore_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/CK_CONFIG_DONE_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.146ns (42.583%)  route 0.197ns (57.417%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.634     1.696    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y99         FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDRE (Prop_fdre_C_Q)         0.118     1.814 f  CDCE0/FSM_onehot_cfg_state_machine_reg[0]/Q
                         net (fo=23, routed)          0.197     2.011    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[0]
    SLICE_X98Y101        LUT5 (Prop_lut5_I0_O)        0.028     2.039 r  CDCE0/CK_CONFIG_DONE_i_1/O
                         net (fo=1, routed)           0.000     2.039    CDCE0/CK_CONFIG_DONE_i_1_n_0
    SLICE_X98Y101        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.782     2.082    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y101        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
                         clock pessimism             -0.245     1.836    
    SLICE_X98Y101        FDRE (Hold_fdre_C_D)         0.087     1.923    CDCE0/CK_CONFIG_DONE_reg
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.136%)  route 0.191ns (59.864%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.663     1.725    CDCE0/clk_100_IBUF_BUFG
    SLICE_X102Y99        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y99        FDRE (Prop_fdre_C_Q)         0.100     1.825 f  CDCE0/FSM_onehot_cfg_state_machine_reg[13]/Q
                         net (fo=18, routed)          0.191     2.016    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[13]
    SLICE_X103Y101       LUT4 (Prop_lut4_I2_O)        0.028     2.044 r  CDCE0/FSM_onehot_cfg_state_machine[15]_i_1/O
                         net (fo=1, routed)           0.000     2.044    CDCE0/FSM_onehot_cfg_state_machine[15]_i_1_n_0
    SLICE_X103Y101       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.811     2.111    CDCE0/clk_100_IBUF_BUFG
    SLICE_X103Y101       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[15]/C
                         clock pessimism             -0.245     1.865    
    SLICE_X103Y101       FDRE (Hold_fdre_C_D)         0.060     1.925    CDCE0/FSM_onehot_cfg_state_machine_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.409         10.000      8.592      BUFGCTRL_X0Y6    clk_100_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X108Y102   CDCE0/SPI_MASTER_CLKGEN/Inst_spi_timing_module/contatore_reg[1]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X105Y98    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[2]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X106Y99    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[3]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X106Y99    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[4]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X105Y98    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[5]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X105Y98    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[6]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X106Y99    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[8]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X105Y98    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X108Y102   CDCE0/SPI_MASTER_CLKGEN/Inst_spi_timing_module/contatore_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X107Y100   CDCE0/phy_start_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X105Y98    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X106Y99    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X106Y99    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X105Y98    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X105Y98    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X106Y99    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[8]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X98Y99     CDCE0/FSM_onehot_cfg_state_machine_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X103Y99    CDCE0/FSM_onehot_cfg_state_machine_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X104Y100   CDCE0/FSM_onehot_cfg_state_machine_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X102Y99    CDCE0/FSM_onehot_cfg_state_machine_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X102Y99    CDCE0/FSM_onehot_cfg_state_machine_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X104Y100   CDCE0/FSM_onehot_cfg_state_machine_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X103Y101   CDCE0/FSM_onehot_cfg_state_machine_reg[15]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X103Y100   CDCE0/FSM_onehot_cfg_state_machine_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y2  adcs/adc_interface1/ADC_DESER1/delayctrl/REFCLK
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y0    adcs/dcm_ref/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  adcs/adc_interface1/ADC_DESER1/delayctrl/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.952ns  (required time - arrival time)
  Source:                 adcs/aaprog.SMID_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.SMdelay_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.649ns  (logic 0.517ns (7.776%)  route 6.132ns (92.224%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 46.337 - 40.000 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.280     6.975    adcs/dcm_ref_n_2
    SLICE_X94Y111        FDCE                                         r  adcs/aaprog.SMID_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y111        FDCE (Prop_fdce_C_Q)         0.259     7.234 f  adcs/aaprog.SMID_reg[24]/Q
                         net (fo=4, routed)           0.551     7.785    adcs/aaprog.SMID_reg__0__0[24]
    SLICE_X92Y109        LUT4 (Prop_lut4_I2_O)        0.043     7.828 f  adcs/aaprog.SMADC_1_RESET_i_10/O
                         net (fo=2, routed)           0.351     8.178    adcs/aaprog.SMADC_1_RESET_i_10_n_0
    SLICE_X93Y109        LUT4 (Prop_lut4_I0_O)        0.043     8.221 f  adcs/aaprog.SMADC_1_RESET_i_8/O
                         net (fo=2, routed)           0.331     8.552    adcs/aaprog.SMADC_1_RESET_i_8_n_0
    SLICE_X93Y109        LUT5 (Prop_lut5_I0_O)        0.043     8.595 f  adcs/aaprog.SMID[0]_i_18/O
                         net (fo=1, routed)           0.523     9.118    adcs/aaprog.SMID[0]_i_18_n_0
    SLICE_X96Y108        LUT6 (Prop_lut6_I5_O)        0.043     9.161 r  adcs/aaprog.SMID[0]_i_12/O
                         net (fo=4, routed)           0.617     9.779    adcs/aaprog.SMID[0]_i_12_n_0
    SLICE_X93Y106        LUT6 (Prop_lut6_I3_O)        0.043     9.822 f  adcs/aaprog.SMADCnew[3]_i_2/O
                         net (fo=8, routed)           0.701    10.522    adcs/aaprog.SMADCnew[3]_i_2_n_0
    SLICE_X90Y107        LUT6 (Prop_lut6_I2_O)        0.043    10.565 r  adcs/aaprog.SMdelay[15]_i_1/O
                         net (fo=6, routed)           3.058    13.624    adcs/aaprog.SMdelay[15]_i_1_n_0
    SLICE_X90Y108        FDSE                                         r  adcs/aaprog.SMdelay_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.150    46.337    adcs/dcm_ref_n_2
    SLICE_X90Y108        FDSE                                         r  adcs/aaprog.SMdelay_reg[11]/C
                         clock pessimism              0.593    46.931    
                         clock uncertainty           -0.074    46.856    
    SLICE_X90Y108        FDSE (Setup_fdse_C_S)       -0.281    46.575    adcs/aaprog.SMdelay_reg[11]
  -------------------------------------------------------------------
                         required time                         46.575    
                         arrival time                         -13.624    
  -------------------------------------------------------------------
                         slack                                 32.952    

Slack (MET) :             32.952ns  (required time - arrival time)
  Source:                 adcs/aaprog.SMID_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.SMdelay_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.649ns  (logic 0.517ns (7.776%)  route 6.132ns (92.224%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 46.337 - 40.000 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.280     6.975    adcs/dcm_ref_n_2
    SLICE_X94Y111        FDCE                                         r  adcs/aaprog.SMID_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y111        FDCE (Prop_fdce_C_Q)         0.259     7.234 f  adcs/aaprog.SMID_reg[24]/Q
                         net (fo=4, routed)           0.551     7.785    adcs/aaprog.SMID_reg__0__0[24]
    SLICE_X92Y109        LUT4 (Prop_lut4_I2_O)        0.043     7.828 f  adcs/aaprog.SMADC_1_RESET_i_10/O
                         net (fo=2, routed)           0.351     8.178    adcs/aaprog.SMADC_1_RESET_i_10_n_0
    SLICE_X93Y109        LUT4 (Prop_lut4_I0_O)        0.043     8.221 f  adcs/aaprog.SMADC_1_RESET_i_8/O
                         net (fo=2, routed)           0.331     8.552    adcs/aaprog.SMADC_1_RESET_i_8_n_0
    SLICE_X93Y109        LUT5 (Prop_lut5_I0_O)        0.043     8.595 f  adcs/aaprog.SMID[0]_i_18/O
                         net (fo=1, routed)           0.523     9.118    adcs/aaprog.SMID[0]_i_18_n_0
    SLICE_X96Y108        LUT6 (Prop_lut6_I5_O)        0.043     9.161 r  adcs/aaprog.SMID[0]_i_12/O
                         net (fo=4, routed)           0.617     9.779    adcs/aaprog.SMID[0]_i_12_n_0
    SLICE_X93Y106        LUT6 (Prop_lut6_I3_O)        0.043     9.822 f  adcs/aaprog.SMADCnew[3]_i_2/O
                         net (fo=8, routed)           0.701    10.522    adcs/aaprog.SMADCnew[3]_i_2_n_0
    SLICE_X90Y107        LUT6 (Prop_lut6_I2_O)        0.043    10.565 r  adcs/aaprog.SMdelay[15]_i_1/O
                         net (fo=6, routed)           3.058    13.624    adcs/aaprog.SMdelay[15]_i_1_n_0
    SLICE_X90Y108        FDSE                                         r  adcs/aaprog.SMdelay_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.150    46.337    adcs/dcm_ref_n_2
    SLICE_X90Y108        FDSE                                         r  adcs/aaprog.SMdelay_reg[13]/C
                         clock pessimism              0.593    46.931    
                         clock uncertainty           -0.074    46.856    
    SLICE_X90Y108        FDSE (Setup_fdse_C_S)       -0.281    46.575    adcs/aaprog.SMdelay_reg[13]
  -------------------------------------------------------------------
                         required time                         46.575    
                         arrival time                         -13.624    
  -------------------------------------------------------------------
                         slack                                 32.952    

Slack (MET) :             32.952ns  (required time - arrival time)
  Source:                 adcs/aaprog.SMID_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.SMdelay_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.649ns  (logic 0.517ns (7.776%)  route 6.132ns (92.224%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 46.337 - 40.000 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.280     6.975    adcs/dcm_ref_n_2
    SLICE_X94Y111        FDCE                                         r  adcs/aaprog.SMID_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y111        FDCE (Prop_fdce_C_Q)         0.259     7.234 f  adcs/aaprog.SMID_reg[24]/Q
                         net (fo=4, routed)           0.551     7.785    adcs/aaprog.SMID_reg__0__0[24]
    SLICE_X92Y109        LUT4 (Prop_lut4_I2_O)        0.043     7.828 f  adcs/aaprog.SMADC_1_RESET_i_10/O
                         net (fo=2, routed)           0.351     8.178    adcs/aaprog.SMADC_1_RESET_i_10_n_0
    SLICE_X93Y109        LUT4 (Prop_lut4_I0_O)        0.043     8.221 f  adcs/aaprog.SMADC_1_RESET_i_8/O
                         net (fo=2, routed)           0.331     8.552    adcs/aaprog.SMADC_1_RESET_i_8_n_0
    SLICE_X93Y109        LUT5 (Prop_lut5_I0_O)        0.043     8.595 f  adcs/aaprog.SMID[0]_i_18/O
                         net (fo=1, routed)           0.523     9.118    adcs/aaprog.SMID[0]_i_18_n_0
    SLICE_X96Y108        LUT6 (Prop_lut6_I5_O)        0.043     9.161 r  adcs/aaprog.SMID[0]_i_12/O
                         net (fo=4, routed)           0.617     9.779    adcs/aaprog.SMID[0]_i_12_n_0
    SLICE_X93Y106        LUT6 (Prop_lut6_I3_O)        0.043     9.822 f  adcs/aaprog.SMADCnew[3]_i_2/O
                         net (fo=8, routed)           0.701    10.522    adcs/aaprog.SMADCnew[3]_i_2_n_0
    SLICE_X90Y107        LUT6 (Prop_lut6_I2_O)        0.043    10.565 r  adcs/aaprog.SMdelay[15]_i_1/O
                         net (fo=6, routed)           3.058    13.624    adcs/aaprog.SMdelay[15]_i_1_n_0
    SLICE_X90Y108        FDSE                                         r  adcs/aaprog.SMdelay_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.150    46.337    adcs/dcm_ref_n_2
    SLICE_X90Y108        FDSE                                         r  adcs/aaprog.SMdelay_reg[14]/C
                         clock pessimism              0.593    46.931    
                         clock uncertainty           -0.074    46.856    
    SLICE_X90Y108        FDSE (Setup_fdse_C_S)       -0.281    46.575    adcs/aaprog.SMdelay_reg[14]
  -------------------------------------------------------------------
                         required time                         46.575    
                         arrival time                         -13.624    
  -------------------------------------------------------------------
                         slack                                 32.952    

Slack (MET) :             32.952ns  (required time - arrival time)
  Source:                 adcs/aaprog.SMID_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.SMdelay_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.649ns  (logic 0.517ns (7.776%)  route 6.132ns (92.224%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 46.337 - 40.000 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.280     6.975    adcs/dcm_ref_n_2
    SLICE_X94Y111        FDCE                                         r  adcs/aaprog.SMID_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y111        FDCE (Prop_fdce_C_Q)         0.259     7.234 f  adcs/aaprog.SMID_reg[24]/Q
                         net (fo=4, routed)           0.551     7.785    adcs/aaprog.SMID_reg__0__0[24]
    SLICE_X92Y109        LUT4 (Prop_lut4_I2_O)        0.043     7.828 f  adcs/aaprog.SMADC_1_RESET_i_10/O
                         net (fo=2, routed)           0.351     8.178    adcs/aaprog.SMADC_1_RESET_i_10_n_0
    SLICE_X93Y109        LUT4 (Prop_lut4_I0_O)        0.043     8.221 f  adcs/aaprog.SMADC_1_RESET_i_8/O
                         net (fo=2, routed)           0.331     8.552    adcs/aaprog.SMADC_1_RESET_i_8_n_0
    SLICE_X93Y109        LUT5 (Prop_lut5_I0_O)        0.043     8.595 f  adcs/aaprog.SMID[0]_i_18/O
                         net (fo=1, routed)           0.523     9.118    adcs/aaprog.SMID[0]_i_18_n_0
    SLICE_X96Y108        LUT6 (Prop_lut6_I5_O)        0.043     9.161 r  adcs/aaprog.SMID[0]_i_12/O
                         net (fo=4, routed)           0.617     9.779    adcs/aaprog.SMID[0]_i_12_n_0
    SLICE_X93Y106        LUT6 (Prop_lut6_I3_O)        0.043     9.822 f  adcs/aaprog.SMADCnew[3]_i_2/O
                         net (fo=8, routed)           0.701    10.522    adcs/aaprog.SMADCnew[3]_i_2_n_0
    SLICE_X90Y107        LUT6 (Prop_lut6_I2_O)        0.043    10.565 r  adcs/aaprog.SMdelay[15]_i_1/O
                         net (fo=6, routed)           3.058    13.624    adcs/aaprog.SMdelay[15]_i_1_n_0
    SLICE_X90Y108        FDSE                                         r  adcs/aaprog.SMdelay_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.150    46.337    adcs/dcm_ref_n_2
    SLICE_X90Y108        FDSE                                         r  adcs/aaprog.SMdelay_reg[15]/C
                         clock pessimism              0.593    46.931    
                         clock uncertainty           -0.074    46.856    
    SLICE_X90Y108        FDSE (Setup_fdse_C_S)       -0.281    46.575    adcs/aaprog.SMdelay_reg[15]
  -------------------------------------------------------------------
                         required time                         46.575    
                         arrival time                         -13.624    
  -------------------------------------------------------------------
                         slack                                 32.952    

Slack (MET) :             32.959ns  (required time - arrival time)
  Source:                 adcs/aaprog.SMID_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.SMdelay_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.642ns  (logic 0.517ns (7.784%)  route 6.125ns (92.216%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 46.337 - 40.000 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.280     6.975    adcs/dcm_ref_n_2
    SLICE_X94Y111        FDCE                                         r  adcs/aaprog.SMID_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y111        FDCE (Prop_fdce_C_Q)         0.259     7.234 f  adcs/aaprog.SMID_reg[24]/Q
                         net (fo=4, routed)           0.551     7.785    adcs/aaprog.SMID_reg__0__0[24]
    SLICE_X92Y109        LUT4 (Prop_lut4_I2_O)        0.043     7.828 f  adcs/aaprog.SMADC_1_RESET_i_10/O
                         net (fo=2, routed)           0.351     8.178    adcs/aaprog.SMADC_1_RESET_i_10_n_0
    SLICE_X93Y109        LUT4 (Prop_lut4_I0_O)        0.043     8.221 f  adcs/aaprog.SMADC_1_RESET_i_8/O
                         net (fo=2, routed)           0.331     8.552    adcs/aaprog.SMADC_1_RESET_i_8_n_0
    SLICE_X93Y109        LUT5 (Prop_lut5_I0_O)        0.043     8.595 f  adcs/aaprog.SMID[0]_i_18/O
                         net (fo=1, routed)           0.523     9.118    adcs/aaprog.SMID[0]_i_18_n_0
    SLICE_X96Y108        LUT6 (Prop_lut6_I5_O)        0.043     9.161 r  adcs/aaprog.SMID[0]_i_12/O
                         net (fo=4, routed)           0.617     9.779    adcs/aaprog.SMID[0]_i_12_n_0
    SLICE_X93Y106        LUT6 (Prop_lut6_I3_O)        0.043     9.822 f  adcs/aaprog.SMADCnew[3]_i_2/O
                         net (fo=8, routed)           0.701    10.522    adcs/aaprog.SMADCnew[3]_i_2_n_0
    SLICE_X90Y107        LUT6 (Prop_lut6_I2_O)        0.043    10.565 r  adcs/aaprog.SMdelay[15]_i_1/O
                         net (fo=6, routed)           3.051    13.617    adcs/aaprog.SMdelay[15]_i_1_n_0
    SLICE_X88Y107        FDSE                                         r  adcs/aaprog.SMdelay_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.150    46.337    adcs/dcm_ref_n_2
    SLICE_X88Y107        FDSE                                         r  adcs/aaprog.SMdelay_reg[10]/C
                         clock pessimism              0.593    46.931    
                         clock uncertainty           -0.074    46.856    
    SLICE_X88Y107        FDSE (Setup_fdse_C_S)       -0.281    46.575    adcs/aaprog.SMdelay_reg[10]
  -------------------------------------------------------------------
                         required time                         46.575    
                         arrival time                         -13.617    
  -------------------------------------------------------------------
                         slack                                 32.959    

Slack (MET) :             32.959ns  (required time - arrival time)
  Source:                 adcs/aaprog.SMID_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.SMdelay_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.642ns  (logic 0.517ns (7.784%)  route 6.125ns (92.216%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 46.337 - 40.000 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.280     6.975    adcs/dcm_ref_n_2
    SLICE_X94Y111        FDCE                                         r  adcs/aaprog.SMID_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y111        FDCE (Prop_fdce_C_Q)         0.259     7.234 f  adcs/aaprog.SMID_reg[24]/Q
                         net (fo=4, routed)           0.551     7.785    adcs/aaprog.SMID_reg__0__0[24]
    SLICE_X92Y109        LUT4 (Prop_lut4_I2_O)        0.043     7.828 f  adcs/aaprog.SMADC_1_RESET_i_10/O
                         net (fo=2, routed)           0.351     8.178    adcs/aaprog.SMADC_1_RESET_i_10_n_0
    SLICE_X93Y109        LUT4 (Prop_lut4_I0_O)        0.043     8.221 f  adcs/aaprog.SMADC_1_RESET_i_8/O
                         net (fo=2, routed)           0.331     8.552    adcs/aaprog.SMADC_1_RESET_i_8_n_0
    SLICE_X93Y109        LUT5 (Prop_lut5_I0_O)        0.043     8.595 f  adcs/aaprog.SMID[0]_i_18/O
                         net (fo=1, routed)           0.523     9.118    adcs/aaprog.SMID[0]_i_18_n_0
    SLICE_X96Y108        LUT6 (Prop_lut6_I5_O)        0.043     9.161 r  adcs/aaprog.SMID[0]_i_12/O
                         net (fo=4, routed)           0.617     9.779    adcs/aaprog.SMID[0]_i_12_n_0
    SLICE_X93Y106        LUT6 (Prop_lut6_I3_O)        0.043     9.822 f  adcs/aaprog.SMADCnew[3]_i_2/O
                         net (fo=8, routed)           0.701    10.522    adcs/aaprog.SMADCnew[3]_i_2_n_0
    SLICE_X90Y107        LUT6 (Prop_lut6_I2_O)        0.043    10.565 r  adcs/aaprog.SMdelay[15]_i_1/O
                         net (fo=6, routed)           3.051    13.617    adcs/aaprog.SMdelay[15]_i_1_n_0
    SLICE_X88Y107        FDSE                                         r  adcs/aaprog.SMdelay_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.150    46.337    adcs/dcm_ref_n_2
    SLICE_X88Y107        FDSE                                         r  adcs/aaprog.SMdelay_reg[12]/C
                         clock pessimism              0.593    46.931    
                         clock uncertainty           -0.074    46.856    
    SLICE_X88Y107        FDSE (Setup_fdse_C_S)       -0.281    46.575    adcs/aaprog.SMdelay_reg[12]
  -------------------------------------------------------------------
                         required time                         46.575    
                         arrival time                         -13.617    
  -------------------------------------------------------------------
                         slack                                 32.959    

Slack (MET) :             33.113ns  (required time - arrival time)
  Source:                 adcs/aaprog.SMID_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.SMdelay_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.568ns  (logic 0.517ns (7.872%)  route 6.051ns (92.128%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 46.337 - 40.000 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.280     6.975    adcs/dcm_ref_n_2
    SLICE_X94Y111        FDCE                                         r  adcs/aaprog.SMID_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y111        FDCE (Prop_fdce_C_Q)         0.259     7.234 f  adcs/aaprog.SMID_reg[24]/Q
                         net (fo=4, routed)           0.551     7.785    adcs/aaprog.SMID_reg__0__0[24]
    SLICE_X92Y109        LUT4 (Prop_lut4_I2_O)        0.043     7.828 f  adcs/aaprog.SMADC_1_RESET_i_10/O
                         net (fo=2, routed)           0.351     8.178    adcs/aaprog.SMADC_1_RESET_i_10_n_0
    SLICE_X93Y109        LUT4 (Prop_lut4_I0_O)        0.043     8.221 f  adcs/aaprog.SMADC_1_RESET_i_8/O
                         net (fo=2, routed)           0.331     8.552    adcs/aaprog.SMADC_1_RESET_i_8_n_0
    SLICE_X93Y109        LUT5 (Prop_lut5_I0_O)        0.043     8.595 f  adcs/aaprog.SMID[0]_i_18/O
                         net (fo=1, routed)           0.523     9.118    adcs/aaprog.SMID[0]_i_18_n_0
    SLICE_X96Y108        LUT6 (Prop_lut6_I5_O)        0.043     9.161 r  adcs/aaprog.SMID[0]_i_12/O
                         net (fo=4, routed)           0.617     9.779    adcs/aaprog.SMID[0]_i_12_n_0
    SLICE_X93Y106        LUT6 (Prop_lut6_I3_O)        0.043     9.822 f  adcs/aaprog.SMADCnew[3]_i_2/O
                         net (fo=8, routed)           0.609    10.430    adcs/aaprog.SMADCnew[3]_i_2_n_0
    SLICE_X90Y107        LUT6 (Prop_lut6_I5_O)        0.043    10.473 r  adcs/aaprog.SMdelay[15]_i_2/O
                         net (fo=14, routed)          3.069    13.542    adcs/aaprog.SMdelay[15]_i_2_n_0
    SLICE_X89Y106        FDSE                                         r  adcs/aaprog.SMdelay_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.150    46.337    adcs/dcm_ref_n_2
    SLICE_X89Y106        FDSE                                         r  adcs/aaprog.SMdelay_reg[5]/C
                         clock pessimism              0.593    46.931    
                         clock uncertainty           -0.074    46.856    
    SLICE_X89Y106        FDSE (Setup_fdse_C_CE)      -0.201    46.655    adcs/aaprog.SMdelay_reg[5]
  -------------------------------------------------------------------
                         required time                         46.655    
                         arrival time                         -13.542    
  -------------------------------------------------------------------
                         slack                                 33.113    

Slack (MET) :             33.113ns  (required time - arrival time)
  Source:                 adcs/aaprog.SMID_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.SMdelay_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.568ns  (logic 0.517ns (7.872%)  route 6.051ns (92.128%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 46.337 - 40.000 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.280     6.975    adcs/dcm_ref_n_2
    SLICE_X94Y111        FDCE                                         r  adcs/aaprog.SMID_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y111        FDCE (Prop_fdce_C_Q)         0.259     7.234 f  adcs/aaprog.SMID_reg[24]/Q
                         net (fo=4, routed)           0.551     7.785    adcs/aaprog.SMID_reg__0__0[24]
    SLICE_X92Y109        LUT4 (Prop_lut4_I2_O)        0.043     7.828 f  adcs/aaprog.SMADC_1_RESET_i_10/O
                         net (fo=2, routed)           0.351     8.178    adcs/aaprog.SMADC_1_RESET_i_10_n_0
    SLICE_X93Y109        LUT4 (Prop_lut4_I0_O)        0.043     8.221 f  adcs/aaprog.SMADC_1_RESET_i_8/O
                         net (fo=2, routed)           0.331     8.552    adcs/aaprog.SMADC_1_RESET_i_8_n_0
    SLICE_X93Y109        LUT5 (Prop_lut5_I0_O)        0.043     8.595 f  adcs/aaprog.SMID[0]_i_18/O
                         net (fo=1, routed)           0.523     9.118    adcs/aaprog.SMID[0]_i_18_n_0
    SLICE_X96Y108        LUT6 (Prop_lut6_I5_O)        0.043     9.161 r  adcs/aaprog.SMID[0]_i_12/O
                         net (fo=4, routed)           0.617     9.779    adcs/aaprog.SMID[0]_i_12_n_0
    SLICE_X93Y106        LUT6 (Prop_lut6_I3_O)        0.043     9.822 f  adcs/aaprog.SMADCnew[3]_i_2/O
                         net (fo=8, routed)           0.609    10.430    adcs/aaprog.SMADCnew[3]_i_2_n_0
    SLICE_X90Y107        LUT6 (Prop_lut6_I5_O)        0.043    10.473 r  adcs/aaprog.SMdelay[15]_i_2/O
                         net (fo=14, routed)          3.069    13.542    adcs/aaprog.SMdelay[15]_i_2_n_0
    SLICE_X89Y106        FDSE                                         r  adcs/aaprog.SMdelay_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.150    46.337    adcs/dcm_ref_n_2
    SLICE_X89Y106        FDSE                                         r  adcs/aaprog.SMdelay_reg[6]/C
                         clock pessimism              0.593    46.931    
                         clock uncertainty           -0.074    46.856    
    SLICE_X89Y106        FDSE (Setup_fdse_C_CE)      -0.201    46.655    adcs/aaprog.SMdelay_reg[6]
  -------------------------------------------------------------------
                         required time                         46.655    
                         arrival time                         -13.542    
  -------------------------------------------------------------------
                         slack                                 33.113    

Slack (MET) :             33.113ns  (required time - arrival time)
  Source:                 adcs/aaprog.SMID_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.SMdelay_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.568ns  (logic 0.517ns (7.872%)  route 6.051ns (92.128%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 46.337 - 40.000 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.280     6.975    adcs/dcm_ref_n_2
    SLICE_X94Y111        FDCE                                         r  adcs/aaprog.SMID_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y111        FDCE (Prop_fdce_C_Q)         0.259     7.234 f  adcs/aaprog.SMID_reg[24]/Q
                         net (fo=4, routed)           0.551     7.785    adcs/aaprog.SMID_reg__0__0[24]
    SLICE_X92Y109        LUT4 (Prop_lut4_I2_O)        0.043     7.828 f  adcs/aaprog.SMADC_1_RESET_i_10/O
                         net (fo=2, routed)           0.351     8.178    adcs/aaprog.SMADC_1_RESET_i_10_n_0
    SLICE_X93Y109        LUT4 (Prop_lut4_I0_O)        0.043     8.221 f  adcs/aaprog.SMADC_1_RESET_i_8/O
                         net (fo=2, routed)           0.331     8.552    adcs/aaprog.SMADC_1_RESET_i_8_n_0
    SLICE_X93Y109        LUT5 (Prop_lut5_I0_O)        0.043     8.595 f  adcs/aaprog.SMID[0]_i_18/O
                         net (fo=1, routed)           0.523     9.118    adcs/aaprog.SMID[0]_i_18_n_0
    SLICE_X96Y108        LUT6 (Prop_lut6_I5_O)        0.043     9.161 r  adcs/aaprog.SMID[0]_i_12/O
                         net (fo=4, routed)           0.617     9.779    adcs/aaprog.SMID[0]_i_12_n_0
    SLICE_X93Y106        LUT6 (Prop_lut6_I3_O)        0.043     9.822 f  adcs/aaprog.SMADCnew[3]_i_2/O
                         net (fo=8, routed)           0.609    10.430    adcs/aaprog.SMADCnew[3]_i_2_n_0
    SLICE_X90Y107        LUT6 (Prop_lut6_I5_O)        0.043    10.473 r  adcs/aaprog.SMdelay[15]_i_2/O
                         net (fo=14, routed)          3.069    13.542    adcs/aaprog.SMdelay[15]_i_2_n_0
    SLICE_X89Y106        FDSE                                         r  adcs/aaprog.SMdelay_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.150    46.337    adcs/dcm_ref_n_2
    SLICE_X89Y106        FDSE                                         r  adcs/aaprog.SMdelay_reg[7]/C
                         clock pessimism              0.593    46.931    
                         clock uncertainty           -0.074    46.856    
    SLICE_X89Y106        FDSE (Setup_fdse_C_CE)      -0.201    46.655    adcs/aaprog.SMdelay_reg[7]
  -------------------------------------------------------------------
                         required time                         46.655    
                         arrival time                         -13.542    
  -------------------------------------------------------------------
                         slack                                 33.113    

Slack (MET) :             33.139ns  (required time - arrival time)
  Source:                 adcs/aaprog.SMID_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.SMdelay_reg[11]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.565ns  (logic 0.517ns (7.876%)  route 6.048ns (92.124%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 46.337 - 40.000 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.280     6.975    adcs/dcm_ref_n_2
    SLICE_X94Y111        FDCE                                         r  adcs/aaprog.SMID_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y111        FDCE (Prop_fdce_C_Q)         0.259     7.234 f  adcs/aaprog.SMID_reg[24]/Q
                         net (fo=4, routed)           0.551     7.785    adcs/aaprog.SMID_reg__0__0[24]
    SLICE_X92Y109        LUT4 (Prop_lut4_I2_O)        0.043     7.828 f  adcs/aaprog.SMADC_1_RESET_i_10/O
                         net (fo=2, routed)           0.351     8.178    adcs/aaprog.SMADC_1_RESET_i_10_n_0
    SLICE_X93Y109        LUT4 (Prop_lut4_I0_O)        0.043     8.221 f  adcs/aaprog.SMADC_1_RESET_i_8/O
                         net (fo=2, routed)           0.331     8.552    adcs/aaprog.SMADC_1_RESET_i_8_n_0
    SLICE_X93Y109        LUT5 (Prop_lut5_I0_O)        0.043     8.595 f  adcs/aaprog.SMID[0]_i_18/O
                         net (fo=1, routed)           0.523     9.118    adcs/aaprog.SMID[0]_i_18_n_0
    SLICE_X96Y108        LUT6 (Prop_lut6_I5_O)        0.043     9.161 r  adcs/aaprog.SMID[0]_i_12/O
                         net (fo=4, routed)           0.617     9.779    adcs/aaprog.SMID[0]_i_12_n_0
    SLICE_X93Y106        LUT6 (Prop_lut6_I3_O)        0.043     9.822 f  adcs/aaprog.SMADCnew[3]_i_2/O
                         net (fo=8, routed)           0.609    10.430    adcs/aaprog.SMADCnew[3]_i_2_n_0
    SLICE_X90Y107        LUT6 (Prop_lut6_I5_O)        0.043    10.473 r  adcs/aaprog.SMdelay[15]_i_2/O
                         net (fo=14, routed)          3.066    13.539    adcs/aaprog.SMdelay[15]_i_2_n_0
    SLICE_X90Y108        FDSE                                         r  adcs/aaprog.SMdelay_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.150    46.337    adcs/dcm_ref_n_2
    SLICE_X90Y108        FDSE                                         r  adcs/aaprog.SMdelay_reg[11]/C
                         clock pessimism              0.593    46.931    
                         clock uncertainty           -0.074    46.856    
    SLICE_X90Y108        FDSE (Setup_fdse_C_CE)      -0.178    46.678    adcs/aaprog.SMdelay_reg[11]
  -------------------------------------------------------------------
                         required time                         46.678    
                         arrival time                         -13.539    
  -------------------------------------------------------------------
                         slack                                 33.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 adcs/aaprog.reset_sm_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.reset_sm_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.296%)  route 0.122ns (48.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.584ns
    Source Clock Delay      (SCD):    2.870ns
    Clock Pessimism Removal (CPR):    0.702ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.577     2.870    adcs/dcm_ref_n_2
    SLICE_X95Y113        FDRE                                         r  adcs/aaprog.reset_sm_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y113        FDRE (Prop_fdre_C_Q)         0.100     2.970 r  adcs/aaprog.reset_sm_d_reg[2]/Q
                         net (fo=1, routed)           0.122     3.092    adcs/reset_sm_d[2]
    SLICE_X94Y113        LUT6 (Prop_lut6_I2_O)        0.028     3.120 r  adcs/aaprog.reset_sm[2]_i_1/O
                         net (fo=1, routed)           0.000     3.120    adcs/aaprog.reset_sm[2]_i_1_n_0
    SLICE_X94Y113        FDCE                                         r  adcs/aaprog.reset_sm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.776     3.584    adcs/dcm_ref_n_2
    SLICE_X94Y113        FDCE                                         r  adcs/aaprog.reset_sm_reg[2]/C
                         clock pessimism             -0.702     2.881    
    SLICE_X94Y113        FDCE (Hold_fdce_C_D)         0.087     2.968    adcs/aaprog.reset_sm_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.968    
                         arrival time                           3.120    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 adcs/aaprog.SMADC_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.SMADCnew_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.285%)  route 0.132ns (50.715%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.581     2.874    adcs/dcm_ref_n_2
    SLICE_X95Y106        FDCE                                         r  adcs/aaprog.SMADC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y106        FDCE (Prop_fdce_C_Q)         0.100     2.974 f  adcs/aaprog.SMADC_reg[3]/Q
                         net (fo=16, routed)          0.132     3.106    adcs/aaprog.SMADC_reg_n_0_[3]
    SLICE_X92Y106        LUT6 (Prop_lut6_I2_O)        0.028     3.134 r  adcs/aaprog.SMADCnew[1]_i_1/O
                         net (fo=1, routed)           0.000     3.134    adcs/aaprog.SMADCnew[1]_i_1_n_0
    SLICE_X92Y106        FDRE                                         r  adcs/aaprog.SMADCnew_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.781     3.589    adcs/dcm_ref_n_2
    SLICE_X92Y106        FDRE                                         r  adcs/aaprog.SMADCnew_reg[1]/C
                         clock pessimism             -0.700     2.888    
    SLICE_X92Y106        FDRE (Hold_fdre_C_D)         0.087     2.975    adcs/aaprog.SMADCnew_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.975    
                         arrival time                           3.134    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 adcs/aaprog.reset_sm_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.reset_sm_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.155ns (61.360%)  route 0.098ns (38.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.584ns
    Source Clock Delay      (SCD):    2.870ns
    Clock Pessimism Removal (CPR):    0.682ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.577     2.870    adcs/dcm_ref_n_2
    SLICE_X95Y113        FDRE                                         r  adcs/aaprog.reset_sm_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y113        FDRE (Prop_fdre_C_Q)         0.091     2.961 r  adcs/aaprog.reset_sm_d_reg[3]/Q
                         net (fo=1, routed)           0.098     3.059    adcs/reset_sm_d[3]
    SLICE_X97Y113        LUT6 (Prop_lut6_I2_O)        0.064     3.123 r  adcs/aaprog.reset_sm[3]_i_2/O
                         net (fo=1, routed)           0.000     3.123    adcs/aaprog.reset_sm[3]_i_2_n_0
    SLICE_X97Y113        FDCE                                         r  adcs/aaprog.reset_sm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.776     3.584    adcs/dcm_ref_n_2
    SLICE_X97Y113        FDCE                                         r  adcs/aaprog.reset_sm_reg[3]/C
                         clock pessimism             -0.682     2.901    
    SLICE_X97Y113        FDCE (Hold_fdce_C_D)         0.060     2.961    adcs/aaprog.reset_sm_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.961    
                         arrival time                           3.123    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 adcs/aaprog.reset_sm_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.start_delay_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (52.053%)  route 0.118ns (47.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.584ns
    Source Clock Delay      (SCD):    2.870ns
    Clock Pessimism Removal (CPR):    0.702ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.577     2.870    adcs/dcm_ref_n_2
    SLICE_X97Y113        FDCE                                         r  adcs/aaprog.reset_sm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y113        FDCE (Prop_fdce_C_Q)         0.100     2.970 r  adcs/aaprog.reset_sm_reg[3]/Q
                         net (fo=15, routed)          0.118     3.088    adcs/aaprog.reset_sm_reg_n_0_[3]
    SLICE_X96Y113        LUT2 (Prop_lut2_I1_O)        0.028     3.116 r  adcs/aaprog.start_delay_i_2/O
                         net (fo=1, routed)           0.000     3.116    adcs/aaprog.start_delay_i_2_n_0
    SLICE_X96Y113        FDCE                                         r  adcs/aaprog.start_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.776     3.584    adcs/dcm_ref_n_2
    SLICE_X96Y113        FDCE                                         r  adcs/aaprog.start_delay_reg/C
                         clock pessimism             -0.702     2.881    
    SLICE_X96Y113        FDCE (Hold_fdce_C_D)         0.060     2.941    adcs/aaprog.start_delay_reg
  -------------------------------------------------------------------
                         required time                         -2.941    
                         arrival time                           3.116    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 adcs/aaprog.reset_sm_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.reset_sm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.157ns (56.475%)  route 0.121ns (43.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.584ns
    Source Clock Delay      (SCD):    2.870ns
    Clock Pessimism Removal (CPR):    0.702ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.577     2.870    adcs/dcm_ref_n_2
    SLICE_X95Y113        FDRE                                         r  adcs/aaprog.reset_sm_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y113        FDRE (Prop_fdre_C_Q)         0.091     2.961 r  adcs/aaprog.reset_sm_d_reg[1]/Q
                         net (fo=1, routed)           0.121     3.082    adcs/reset_sm_d[1]
    SLICE_X94Y113        LUT6 (Prop_lut6_I2_O)        0.066     3.148 r  adcs/aaprog.reset_sm[1]_i_1/O
                         net (fo=1, routed)           0.000     3.148    adcs/aaprog.reset_sm[1]_i_1_n_0
    SLICE_X94Y113        FDCE                                         r  adcs/aaprog.reset_sm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.776     3.584    adcs/dcm_ref_n_2
    SLICE_X94Y113        FDCE                                         r  adcs/aaprog.reset_sm_reg[1]/C
                         clock pessimism             -0.702     2.881    
    SLICE_X94Y113        FDCE (Hold_fdce_C_D)         0.087     2.968    adcs/aaprog.reset_sm_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.968    
                         arrival time                           3.148    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 adcs/aaprog.SMADC_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.SMADC_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.157ns (63.694%)  route 0.089ns (36.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.581     2.874    adcs/dcm_ref_n_2
    SLICE_X93Y106        FDCE                                         r  adcs/aaprog.SMADC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y106        FDCE (Prop_fdce_C_Q)         0.091     2.965 r  adcs/aaprog.SMADC_reg[0]/Q
                         net (fo=22, routed)          0.089     3.055    adcs/aaprog.SMADC_reg_n_0_[0]
    SLICE_X93Y106        LUT6 (Prop_lut6_I4_O)        0.066     3.121 r  adcs/aaprog.SMADC[2]_i_1/O
                         net (fo=1, routed)           0.000     3.121    adcs/aaprog.SMADC[2]_i_1_n_0
    SLICE_X93Y106        FDCE                                         r  adcs/aaprog.SMADC_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.781     3.589    adcs/dcm_ref_n_2
    SLICE_X93Y106        FDCE                                         r  adcs/aaprog.SMADC_reg[2]/C
                         clock pessimism             -0.714     2.874    
    SLICE_X93Y106        FDCE (Hold_fdce_C_D)         0.060     2.934    adcs/aaprog.SMADC_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.934    
                         arrival time                           3.121    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 adcs/aaprog.delay_rs_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.delay_rs_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.190ns (72.600%)  route 0.072ns (27.400%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.581ns
    Source Clock Delay      (SCD):    2.868ns
    Clock Pessimism Removal (CPR):    0.712ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.575     2.868    adcs/dcm_ref_n_2
    SLICE_X95Y117        FDRE                                         r  adcs/aaprog.delay_rs_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y117        FDRE (Prop_fdre_C_Q)         0.100     2.968 r  adcs/aaprog.delay_rs_reg[13]/Q
                         net (fo=3, routed)           0.072     3.040    adcs/delay_rs[13]
    SLICE_X95Y117        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     3.130 r  adcs/aaprog.delay_rs_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.000     3.130    adcs/aaprog.delay_rs_reg[15]_i_3_n_6
    SLICE_X95Y117        FDRE                                         r  adcs/aaprog.delay_rs_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.773     3.581    adcs/dcm_ref_n_2
    SLICE_X95Y117        FDRE                                         r  adcs/aaprog.delay_rs_reg[14]/C
                         clock pessimism             -0.712     2.868    
    SLICE_X95Y117        FDRE (Hold_fdre_C_D)         0.071     2.939    adcs/aaprog.delay_rs_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           3.130    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 adcs/aaprog.delay_rs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.delay_rs_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.190ns (72.516%)  route 0.072ns (27.484%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.582ns
    Source Clock Delay      (SCD):    2.869ns
    Clock Pessimism Removal (CPR):    0.712ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.576     2.869    adcs/dcm_ref_n_2
    SLICE_X95Y116        FDRE                                         r  adcs/aaprog.delay_rs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y116        FDRE (Prop_fdre_C_Q)         0.100     2.969 r  adcs/aaprog.delay_rs_reg[9]/Q
                         net (fo=3, routed)           0.072     3.041    adcs/delay_rs[9]
    SLICE_X95Y116        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     3.131 r  adcs/aaprog.delay_rs_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.131    adcs/aaprog.delay_rs_reg[12]_i_1_n_6
    SLICE_X95Y116        FDRE                                         r  adcs/aaprog.delay_rs_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.774     3.582    adcs/dcm_ref_n_2
    SLICE_X95Y116        FDRE                                         r  adcs/aaprog.delay_rs_reg[10]/C
                         clock pessimism             -0.712     2.869    
    SLICE_X95Y116        FDRE (Hold_fdre_C_D)         0.071     2.940    adcs/aaprog.delay_rs_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.940    
                         arrival time                           3.131    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 adcs/aaprog.SMdelay_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.SMdelay_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.198ns (75.454%)  route 0.064ns (24.546%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.587ns
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.713ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.580     2.873    adcs/dcm_ref_n_2
    SLICE_X89Y105        FDSE                                         r  adcs/aaprog.SMdelay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y105        FDSE (Prop_fdse_C_Q)         0.100     2.973 r  adcs/aaprog.SMdelay_reg[3]/Q
                         net (fo=3, routed)           0.064     3.038    adcs/SMdelay[3]
    SLICE_X89Y105        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.098     3.136 r  adcs/aaprog.SMdelay_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.136    adcs/data0[4]
    SLICE_X89Y105        FDSE                                         r  adcs/aaprog.SMdelay_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.779     3.587    adcs/dcm_ref_n_2
    SLICE_X89Y105        FDSE                                         r  adcs/aaprog.SMdelay_reg[4]/C
                         clock pessimism             -0.713     2.873    
    SLICE_X89Y105        FDSE (Hold_fdse_C_D)         0.071     2.944    adcs/aaprog.SMdelay_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.944    
                         arrival time                           3.136    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 adcs/aaprog.delay_end_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.delay_end_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.212ns (74.645%)  route 0.072ns (25.355%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.583ns
    Source Clock Delay      (SCD):    2.869ns
    Clock Pessimism Removal (CPR):    0.713ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.576     2.869    adcs/dcm_ref_n_2
    SLICE_X86Y108        FDRE                                         r  adcs/aaprog.delay_end_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y108        FDRE (Prop_fdre_C_Q)         0.118     2.987 r  adcs/aaprog.delay_end_reg[17]/Q
                         net (fo=3, routed)           0.072     3.059    adcs/aaprog.delay_end_reg_n_0_[17]
    SLICE_X86Y108        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.094     3.153 r  adcs/aaprog.delay_end_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.153    adcs/aaprog.delay_end_reg[20]_i_1_n_6
    SLICE_X86Y108        FDRE                                         r  adcs/aaprog.delay_end_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.775     3.583    adcs/dcm_ref_n_2
    SLICE_X86Y108        FDRE                                         r  adcs/aaprog.delay_end_reg[18]/C
                         clock pessimism             -0.713     2.869    
    SLICE_X86Y108        FDRE (Hold_fdre_C_D)         0.092     2.961    adcs/aaprog.delay_end_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.961    
                         arrival time                           3.153    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         40.000      38.592     BUFGCTRL_X0Y4    adcs/dcm_ref/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         40.000      38.929     MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X87Y104    adcs/aaprog.delay_end_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X87Y105    adcs/aaprog.delay_end_reg[7]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X87Y106    adcs/aaprog.delay_end_reg[9]/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X95Y114    adcs/aaprog.delay_rs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X95Y113    adcs/aaprog.reset_sm_d_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X95Y113    adcs/aaprog.reset_sm_d_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X97Y104    adcs/aaprog.SMADC_CS_CTRL_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.750         40.000      39.250     SLICE_X93Y106    adcs/aaprog.SMADC_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X93Y104    adcs/aaprog.SMADCwordwrite_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X94Y103    adcs/aaprog.SMADCwordwrite_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X94Y103    adcs/aaprog.SMADCwordwrite_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X94Y104    adcs/aaprog.SMADCwordwrite_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X94Y103    adcs/aaprog.SMADCwordwrite_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X87Y106    adcs/aaprog.delay_end_reg[9]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         20.000      19.600     SLICE_X95Y114    adcs/aaprog.delay_rs_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X97Y104    adcs/aaprog.SMADC_CS_CTRL_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X93Y106    adcs/aaprog.SMADC_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X96Y104    adcs/aaprog.SMADCwordwrite_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X86Y109    adcs/aaprog.delay_end_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X86Y109    adcs/aaprog.delay_end_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X86Y109    adcs/aaprog.delay_end_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X86Y109    adcs/aaprog.delay_end_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X86Y110    adcs/aaprog.delay_end_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X86Y110    adcs/aaprog.delay_end_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X86Y110    adcs/aaprog.delay_end_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X86Y110    adcs/aaprog.delay_end_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X86Y111    adcs/aaprog.delay_end_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X86Y104    adcs/aaprog.delay_end_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_ftdi
  To Clock:  clk_ftdi

Setup :            0  Failing Endpoints,  Worst Slack        5.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[96]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 1.058ns (24.363%)  route 3.285ns (75.637%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.139ns = ( 14.139 - 10.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.445     4.460    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X100Y80        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y80        FDRE (Prop_fdre_C_Q)         0.223     4.683 f  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[3]/Q
                         net (fo=4, routed)           0.634     5.317    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits[3]
    SLICE_X99Y81         LUT1 (Prop_lut1_I0_O)        0.043     5.360 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_18/O
                         net (fo=1, routed)           0.000     5.360    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_18_n_0
    SLICE_X99Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.619 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.619    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_5_n_0
    SLICE_X99Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.672 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.672    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_24_n_0
    SLICE_X99Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.725 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.725    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_20_n_0
    SLICE_X99Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.778 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.778    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_19_n_0
    SLICE_X99Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.831 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.831    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_21_n_0
    SLICE_X99Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.942 f  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_22/O[0]
                         net (fo=1, routed)           0.450     6.392    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA1[27]
    SLICE_X98Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.516 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_8/O
                         net (fo=1, routed)           0.446     6.962    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_8_n_0
    SLICE_X98Y83         LUT6 (Prop_lut6_I2_O)        0.043     7.005 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_2/O
                         net (fo=12, routed)          0.745     7.750    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/bits_reg[18]_0
    SLICE_X103Y77        LUT6 (Prop_lut6_I0_O)        0.043     7.793 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/EEPROM_SHA[111]_i_1/O
                         net (fo=16, routed)          1.010     8.803    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit_n_12
    SLICE_X107Y71        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[96]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.364    14.139    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X107Y71        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[96]/C
                         clock pessimism              0.328    14.467    
                         clock uncertainty           -0.035    14.432    
    SLICE_X107Y71        FDRE (Setup_fdre_C_CE)      -0.201    14.231    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[96]
  -------------------------------------------------------------------
                         required time                         14.231    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[97]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 1.058ns (24.363%)  route 3.285ns (75.637%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.139ns = ( 14.139 - 10.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.445     4.460    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X100Y80        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y80        FDRE (Prop_fdre_C_Q)         0.223     4.683 f  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[3]/Q
                         net (fo=4, routed)           0.634     5.317    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits[3]
    SLICE_X99Y81         LUT1 (Prop_lut1_I0_O)        0.043     5.360 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_18/O
                         net (fo=1, routed)           0.000     5.360    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_18_n_0
    SLICE_X99Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.619 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.619    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_5_n_0
    SLICE_X99Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.672 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.672    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_24_n_0
    SLICE_X99Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.725 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.725    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_20_n_0
    SLICE_X99Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.778 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.778    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_19_n_0
    SLICE_X99Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.831 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.831    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_21_n_0
    SLICE_X99Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.942 f  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_22/O[0]
                         net (fo=1, routed)           0.450     6.392    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA1[27]
    SLICE_X98Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.516 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_8/O
                         net (fo=1, routed)           0.446     6.962    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_8_n_0
    SLICE_X98Y83         LUT6 (Prop_lut6_I2_O)        0.043     7.005 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_2/O
                         net (fo=12, routed)          0.745     7.750    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/bits_reg[18]_0
    SLICE_X103Y77        LUT6 (Prop_lut6_I0_O)        0.043     7.793 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/EEPROM_SHA[111]_i_1/O
                         net (fo=16, routed)          1.010     8.803    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit_n_12
    SLICE_X107Y71        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[97]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.364    14.139    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X107Y71        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[97]/C
                         clock pessimism              0.328    14.467    
                         clock uncertainty           -0.035    14.432    
    SLICE_X107Y71        FDRE (Setup_fdre_C_CE)      -0.201    14.231    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[97]
  -------------------------------------------------------------------
                         required time                         14.231    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[98]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 1.058ns (24.363%)  route 3.285ns (75.637%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.139ns = ( 14.139 - 10.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.445     4.460    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X100Y80        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y80        FDRE (Prop_fdre_C_Q)         0.223     4.683 f  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[3]/Q
                         net (fo=4, routed)           0.634     5.317    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits[3]
    SLICE_X99Y81         LUT1 (Prop_lut1_I0_O)        0.043     5.360 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_18/O
                         net (fo=1, routed)           0.000     5.360    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_18_n_0
    SLICE_X99Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.619 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.619    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_5_n_0
    SLICE_X99Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.672 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.672    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_24_n_0
    SLICE_X99Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.725 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.725    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_20_n_0
    SLICE_X99Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.778 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.778    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_19_n_0
    SLICE_X99Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.831 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.831    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_21_n_0
    SLICE_X99Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.942 f  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_22/O[0]
                         net (fo=1, routed)           0.450     6.392    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA1[27]
    SLICE_X98Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.516 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_8/O
                         net (fo=1, routed)           0.446     6.962    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_8_n_0
    SLICE_X98Y83         LUT6 (Prop_lut6_I2_O)        0.043     7.005 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_2/O
                         net (fo=12, routed)          0.745     7.750    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/bits_reg[18]_0
    SLICE_X103Y77        LUT6 (Prop_lut6_I0_O)        0.043     7.793 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/EEPROM_SHA[111]_i_1/O
                         net (fo=16, routed)          1.010     8.803    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit_n_12
    SLICE_X107Y71        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[98]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.364    14.139    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X107Y71        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[98]/C
                         clock pessimism              0.328    14.467    
                         clock uncertainty           -0.035    14.432    
    SLICE_X107Y71        FDRE (Setup_fdre_C_CE)      -0.201    14.231    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[98]
  -------------------------------------------------------------------
                         required time                         14.231    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             5.495ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[99]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 1.058ns (25.053%)  route 3.165ns (74.947%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.086ns = ( 14.086 - 10.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.445     4.460    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X100Y80        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y80        FDRE (Prop_fdre_C_Q)         0.223     4.683 f  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[3]/Q
                         net (fo=4, routed)           0.634     5.317    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits[3]
    SLICE_X99Y81         LUT1 (Prop_lut1_I0_O)        0.043     5.360 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_18/O
                         net (fo=1, routed)           0.000     5.360    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_18_n_0
    SLICE_X99Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.619 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.619    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_5_n_0
    SLICE_X99Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.672 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.672    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_24_n_0
    SLICE_X99Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.725 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.725    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_20_n_0
    SLICE_X99Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.778 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.778    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_19_n_0
    SLICE_X99Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.831 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.831    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_21_n_0
    SLICE_X99Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.942 f  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_22/O[0]
                         net (fo=1, routed)           0.450     6.392    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA1[27]
    SLICE_X98Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.516 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_8/O
                         net (fo=1, routed)           0.446     6.962    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_8_n_0
    SLICE_X98Y83         LUT6 (Prop_lut6_I2_O)        0.043     7.005 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_2/O
                         net (fo=12, routed)          0.745     7.750    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/bits_reg[18]_0
    SLICE_X103Y77        LUT6 (Prop_lut6_I0_O)        0.043     7.793 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/EEPROM_SHA[111]_i_1/O
                         net (fo=16, routed)          0.890     8.683    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit_n_12
    SLICE_X100Y71        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[99]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.311    14.086    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X100Y71        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[99]/C
                         clock pessimism              0.328    14.414    
                         clock uncertainty           -0.035    14.379    
    SLICE_X100Y71        FDRE (Setup_fdre_C_CE)      -0.201    14.178    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[99]
  -------------------------------------------------------------------
                         required time                         14.178    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                  5.495    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[136]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 1.058ns (25.232%)  route 3.135ns (74.768%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.139ns = ( 14.139 - 10.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.445     4.460    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X100Y80        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y80        FDRE (Prop_fdre_C_Q)         0.223     4.683 f  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[3]/Q
                         net (fo=4, routed)           0.634     5.317    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits[3]
    SLICE_X99Y81         LUT1 (Prop_lut1_I0_O)        0.043     5.360 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_18/O
                         net (fo=1, routed)           0.000     5.360    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_18_n_0
    SLICE_X99Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.619 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.619    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_5_n_0
    SLICE_X99Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.672 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.672    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_24_n_0
    SLICE_X99Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.725 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.725    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_20_n_0
    SLICE_X99Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.778 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.778    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_19_n_0
    SLICE_X99Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.831 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.831    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_21_n_0
    SLICE_X99Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.942 f  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_22/O[0]
                         net (fo=1, routed)           0.450     6.392    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA1[27]
    SLICE_X98Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.516 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_8/O
                         net (fo=1, routed)           0.446     6.962    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_8_n_0
    SLICE_X98Y83         LUT6 (Prop_lut6_I2_O)        0.043     7.005 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_2/O
                         net (fo=12, routed)          0.746     7.751    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/bits_reg[18]_0
    SLICE_X103Y77        LUT6 (Prop_lut6_I0_O)        0.043     7.794 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/EEPROM_SHA[143]_i_1/O
                         net (fo=16, routed)          0.859     8.653    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit_n_4
    SLICE_X103Y70        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[136]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.364    14.139    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X103Y70        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[136]/C
                         clock pessimism              0.328    14.467    
                         clock uncertainty           -0.035    14.432    
    SLICE_X103Y70        FDRE (Setup_fdre_C_CE)      -0.201    14.231    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[136]
  -------------------------------------------------------------------
                         required time                         14.231    
                         arrival time                          -8.653    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.605ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[100]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 1.058ns (25.725%)  route 3.055ns (74.275%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.086ns = ( 14.086 - 10.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.445     4.460    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X100Y80        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y80        FDRE (Prop_fdre_C_Q)         0.223     4.683 f  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[3]/Q
                         net (fo=4, routed)           0.634     5.317    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits[3]
    SLICE_X99Y81         LUT1 (Prop_lut1_I0_O)        0.043     5.360 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_18/O
                         net (fo=1, routed)           0.000     5.360    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_18_n_0
    SLICE_X99Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.619 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.619    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_5_n_0
    SLICE_X99Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.672 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.672    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_24_n_0
    SLICE_X99Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.725 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.725    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_20_n_0
    SLICE_X99Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.778 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.778    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_19_n_0
    SLICE_X99Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.831 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.831    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_21_n_0
    SLICE_X99Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.942 f  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_22/O[0]
                         net (fo=1, routed)           0.450     6.392    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA1[27]
    SLICE_X98Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.516 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_8/O
                         net (fo=1, routed)           0.446     6.962    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_8_n_0
    SLICE_X98Y83         LUT6 (Prop_lut6_I2_O)        0.043     7.005 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_2/O
                         net (fo=12, routed)          0.745     7.750    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/bits_reg[18]_0
    SLICE_X103Y77        LUT6 (Prop_lut6_I0_O)        0.043     7.793 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/EEPROM_SHA[111]_i_1/O
                         net (fo=16, routed)          0.780     8.573    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit_n_12
    SLICE_X101Y71        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[100]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.311    14.086    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X101Y71        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[100]/C
                         clock pessimism              0.328    14.414    
                         clock uncertainty           -0.035    14.379    
    SLICE_X101Y71        FDRE (Setup_fdre_C_CE)      -0.201    14.178    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[100]
  -------------------------------------------------------------------
                         required time                         14.178    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                  5.605    

Slack (MET) :             5.605ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[101]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 1.058ns (25.725%)  route 3.055ns (74.275%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.086ns = ( 14.086 - 10.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.445     4.460    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X100Y80        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y80        FDRE (Prop_fdre_C_Q)         0.223     4.683 f  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[3]/Q
                         net (fo=4, routed)           0.634     5.317    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits[3]
    SLICE_X99Y81         LUT1 (Prop_lut1_I0_O)        0.043     5.360 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_18/O
                         net (fo=1, routed)           0.000     5.360    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_18_n_0
    SLICE_X99Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.619 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.619    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_5_n_0
    SLICE_X99Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.672 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.672    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_24_n_0
    SLICE_X99Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.725 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.725    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_20_n_0
    SLICE_X99Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.778 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.778    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_19_n_0
    SLICE_X99Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.831 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.831    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_21_n_0
    SLICE_X99Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.942 f  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_22/O[0]
                         net (fo=1, routed)           0.450     6.392    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA1[27]
    SLICE_X98Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.516 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_8/O
                         net (fo=1, routed)           0.446     6.962    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_8_n_0
    SLICE_X98Y83         LUT6 (Prop_lut6_I2_O)        0.043     7.005 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_2/O
                         net (fo=12, routed)          0.745     7.750    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/bits_reg[18]_0
    SLICE_X103Y77        LUT6 (Prop_lut6_I0_O)        0.043     7.793 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/EEPROM_SHA[111]_i_1/O
                         net (fo=16, routed)          0.780     8.573    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit_n_12
    SLICE_X101Y71        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[101]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.311    14.086    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X101Y71        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[101]/C
                         clock pessimism              0.328    14.414    
                         clock uncertainty           -0.035    14.379    
    SLICE_X101Y71        FDRE (Setup_fdre_C_CE)      -0.201    14.178    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[101]
  -------------------------------------------------------------------
                         required time                         14.178    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                  5.605    

Slack (MET) :             5.605ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[107]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 1.058ns (25.725%)  route 3.055ns (74.275%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.086ns = ( 14.086 - 10.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.445     4.460    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X100Y80        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y80        FDRE (Prop_fdre_C_Q)         0.223     4.683 f  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[3]/Q
                         net (fo=4, routed)           0.634     5.317    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits[3]
    SLICE_X99Y81         LUT1 (Prop_lut1_I0_O)        0.043     5.360 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_18/O
                         net (fo=1, routed)           0.000     5.360    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_18_n_0
    SLICE_X99Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.619 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.619    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_5_n_0
    SLICE_X99Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.672 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.672    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_24_n_0
    SLICE_X99Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.725 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.725    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_20_n_0
    SLICE_X99Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.778 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.778    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_19_n_0
    SLICE_X99Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.831 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.831    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_21_n_0
    SLICE_X99Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.942 f  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_22/O[0]
                         net (fo=1, routed)           0.450     6.392    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA1[27]
    SLICE_X98Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.516 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_8/O
                         net (fo=1, routed)           0.446     6.962    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_8_n_0
    SLICE_X98Y83         LUT6 (Prop_lut6_I2_O)        0.043     7.005 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_2/O
                         net (fo=12, routed)          0.745     7.750    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/bits_reg[18]_0
    SLICE_X103Y77        LUT6 (Prop_lut6_I0_O)        0.043     7.793 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/EEPROM_SHA[111]_i_1/O
                         net (fo=16, routed)          0.780     8.573    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit_n_12
    SLICE_X101Y71        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[107]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.311    14.086    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X101Y71        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[107]/C
                         clock pessimism              0.328    14.414    
                         clock uncertainty           -0.035    14.379    
    SLICE_X101Y71        FDRE (Setup_fdre_C_CE)      -0.201    14.178    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[107]
  -------------------------------------------------------------------
                         required time                         14.178    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                  5.605    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[211]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        4.092ns  (logic 1.058ns (25.858%)  route 3.034ns (74.142%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.085ns = ( 14.085 - 10.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.445     4.460    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X100Y80        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y80        FDRE (Prop_fdre_C_Q)         0.223     4.683 f  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[3]/Q
                         net (fo=4, routed)           0.634     5.317    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits[3]
    SLICE_X99Y81         LUT1 (Prop_lut1_I0_O)        0.043     5.360 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_18/O
                         net (fo=1, routed)           0.000     5.360    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_18_n_0
    SLICE_X99Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.619 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.619    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_5_n_0
    SLICE_X99Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.672 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.672    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_24_n_0
    SLICE_X99Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.725 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.725    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_20_n_0
    SLICE_X99Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.778 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.778    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_19_n_0
    SLICE_X99Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.831 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.831    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_21_n_0
    SLICE_X99Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.942 f  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_22/O[0]
                         net (fo=1, routed)           0.450     6.392    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA1[27]
    SLICE_X98Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.516 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_8/O
                         net (fo=1, routed)           0.446     6.962    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_8_n_0
    SLICE_X98Y83         LUT6 (Prop_lut6_I2_O)        0.043     7.005 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_2/O
                         net (fo=12, routed)          0.644     7.649    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/bits_reg[18]_0
    SLICE_X100Y77        LUT6 (Prop_lut6_I0_O)        0.043     7.692 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/EEPROM_SHA[223]_i_1/O
                         net (fo=16, routed)          0.860     8.552    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit_n_1
    SLICE_X100Y72        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[211]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.310    14.085    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X100Y72        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[211]/C
                         clock pessimism              0.328    14.413    
                         clock uncertainty           -0.035    14.378    
    SLICE_X100Y72        FDRE (Setup_fdre_C_CE)      -0.201    14.177    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[211]
  -------------------------------------------------------------------
                         required time                         14.177    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.635ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[86]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 1.058ns (25.930%)  route 3.022ns (74.070%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.084ns = ( 14.084 - 10.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.445     4.460    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X100Y80        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y80        FDRE (Prop_fdre_C_Q)         0.223     4.683 f  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits_reg[3]/Q
                         net (fo=4, routed)           0.634     5.317    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/bits[3]
    SLICE_X99Y81         LUT1 (Prop_lut1_I0_O)        0.043     5.360 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_18/O
                         net (fo=1, routed)           0.000     5.360    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_18_n_0
    SLICE_X99Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.619 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.619    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_5_n_0
    SLICE_X99Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.672 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.672    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_24_n_0
    SLICE_X99Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.725 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.725    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_20_n_0
    SLICE_X99Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.778 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.778    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_19_n_0
    SLICE_X99Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.831 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.831    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_21_n_0
    SLICE_X99Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.942 f  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[255]_i_22/O[0]
                         net (fo=1, routed)           0.450     6.392    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA1[27]
    SLICE_X98Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.516 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_8/O
                         net (fo=1, routed)           0.446     6.962    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_8_n_0
    SLICE_X98Y83         LUT6 (Prop_lut6_I2_O)        0.043     7.005 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA[255]_i_2/O
                         net (fo=12, routed)          0.467     7.472    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/bits_reg[18]_0
    SLICE_X103Y78        LUT6 (Prop_lut6_I0_O)        0.043     7.515 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/EEPROM_SHA[95]_i_1/O
                         net (fo=16, routed)          1.025     8.540    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit_n_5
    SLICE_X96Y73         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[86]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.309    14.084    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X96Y73         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[86]/C
                         clock pessimism              0.328    14.412    
                         clock uncertainty           -0.035    14.377    
    SLICE_X96Y73         FDRE (Setup_fdre_C_CE)      -0.201    14.176    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[86]
  -------------------------------------------------------------------
                         required time                         14.176    
                         arrival time                          -8.540    
  -------------------------------------------------------------------
                         slack                                  5.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.100ns (55.392%)  route 0.081ns (44.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.651     1.897    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X105Y77        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y77        FDRE (Prop_fdre_C_Q)         0.100     1.997 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[12]/Q
                         net (fo=1, routed)           0.081     2.077    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg_n_0_[12]
    SLICE_X104Y77        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.869     2.354    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X104Y77        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK1_reg[12]/C
                         clock pessimism             -0.446     1.908    
    SLICE_X104Y77        FDRE (Hold_fdre_C_D)         0.063     1.971    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.668     1.914    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X87Y25         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y25         FDRE (Prop_fdre_C_Q)         0.100     2.014 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     2.069    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X87Y25         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.904     2.389    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X87Y25         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.475     1.914    
    SLICE_X87Y25         FDRE (Hold_fdre_C_D)         0.047     1.961    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.674     1.920    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X93Y22         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y22         FDPE (Prop_fdpe_C_Q)         0.100     2.020 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055     2.075    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X93Y22         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.912     2.397    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X93Y22         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.477     1.920    
    SLICE_X93Y22         FDPE (Hold_fdpe_C_D)         0.047     1.967    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.670     1.916    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X79Y20         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y20         FDRE (Prop_fdre_C_Q)         0.100     2.016 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     2.071    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X79Y20         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.907     2.392    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X79Y20         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.476     1.916    
    SLICE_X79Y20         FDRE (Hold_fdre_C_D)         0.047     1.963    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/T_timeout_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/timeout_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.703     1.949    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X105Y27        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/T_timeout_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y27        FDRE (Prop_fdre_C_Q)         0.100     2.049 r  USBInterface/Inst_ft600_fifo245_core/T_timeout_counter_reg[13]/Q
                         net (fo=1, routed)           0.081     2.129    USBInterface/Inst_ft600_fifo245_core/T_timeout_counter_reg_n_0_[13]
    SLICE_X104Y27        LUT3 (Prop_lut3_I2_O)        0.028     2.157 r  USBInterface/Inst_ft600_fifo245_core/timeout_counter[29]_i_1/O
                         net (fo=1, routed)           0.000     2.157    USBInterface/Inst_ft600_fifo245_core/timeout_counter[29]
    SLICE_X104Y27        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/timeout_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.941     2.426    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X104Y27        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/timeout_counter_reg[29]/C
                         clock pessimism             -0.466     1.960    
    SLICE_X104Y27        FDRE (Hold_fdre_C_D)         0.087     2.047    USBInterface/Inst_ft600_fifo245_core/timeout_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/T_timeout_counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/timeout_counter_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.705     1.951    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X105Y29        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/T_timeout_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y29        FDRE (Prop_fdre_C_Q)         0.100     2.051 r  USBInterface/Inst_ft600_fifo245_core/T_timeout_counter_reg[21]/Q
                         net (fo=1, routed)           0.081     2.131    USBInterface/Inst_ft600_fifo245_core/T_timeout_counter_reg_n_0_[21]
    SLICE_X104Y29        LUT3 (Prop_lut3_I2_O)        0.028     2.159 r  USBInterface/Inst_ft600_fifo245_core/timeout_counter[37]_i_1/O
                         net (fo=1, routed)           0.000     2.159    USBInterface/Inst_ft600_fifo245_core/timeout_counter[37]
    SLICE_X104Y29        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/timeout_counter_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.943     2.428    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X104Y29        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/timeout_counter_reg[37]/C
                         clock pessimism             -0.466     1.962    
    SLICE_X104Y29        FDRE (Hold_fdre_C_D)         0.087     2.049    USBInterface/Inst_ft600_fifo245_core/timeout_counter_reg[37]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.670     1.916    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X79Y20         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y20         FDRE (Prop_fdre_C_Q)         0.100     2.016 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     2.071    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X79Y20         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.907     2.392    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X79Y20         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.476     1.916    
    SLICE_X79Y20         FDRE (Hold_fdre_C_D)         0.044     1.960    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_ADDR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/WRITEWORD_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.100ns (53.154%)  route 0.088ns (46.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.658     1.904    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X109Y82        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_ADDR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y82        FDRE (Prop_fdre_C_Q)         0.100     2.004 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_ADDR_reg[0]/Q
                         net (fo=8, routed)           0.088     2.092    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/EEPROM_ADDR[0]
    SLICE_X108Y82        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/WRITEWORD_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.876     2.361    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/FTDI_CLK
    SLICE_X108Y82        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/WRITEWORD_reg[16]/C
                         clock pessimism             -0.446     1.915    
    SLICE_X108Y82        FDRE (Hold_fdre_C_D)         0.063     1.978    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/WRITEWORD_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/iSend_Shit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/xpm_cdc_single_inst/src_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (60.823%)  route 0.064ns (39.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.704     1.950    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X103Y28        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/iSend_Shit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y28        FDRE (Prop_fdre_C_Q)         0.100     2.050 r  USBInterface/Inst_ft600_fifo245_core/iSend_Shit_reg/Q
                         net (fo=4, routed)           0.064     2.114    USBInterface/xpm_cdc_single_inst/src_in
    SLICE_X103Y28        FDRE                                         r  USBInterface/xpm_cdc_single_inst/src_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.942     2.427    USBInterface/xpm_cdc_single_inst/src_clk
    SLICE_X103Y28        FDRE                                         r  USBInterface/xpm_cdc_single_inst/src_ff_reg/C
                         clock pessimism             -0.477     1.950    
    SLICE_X103Y28        FDRE (Hold_fdre_C_D)         0.047     1.997    USBInterface/xpm_cdc_single_inst/src_ff_reg
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/data_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.269%)  route 0.062ns (32.731%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.713     1.959    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X106Y37        FDCE                                         r  USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y37        FDCE (Prop_fdce_C_Q)         0.100     2.059 r  USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.062     2.121    USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg_n_0_[2]
    SLICE_X107Y37        LUT5 (Prop_lut5_I1_O)        0.028     2.149 r  USBInterface/Inst_ft600_fifo245_core/data_valid_i_1/O
                         net (fo=1, routed)           0.000     2.149    USBInterface/Inst_ft600_fifo245_core/data_valid_i_1_n_0
    SLICE_X107Y37        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/data_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.952     2.437    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X107Y37        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/data_valid_reg/C
                         clock pessimism             -0.467     1.970    
    SLICE_X107Y37        FDRE (Hold_fdre_C_D)         0.060     2.030    USBInterface/Inst_ft600_fifo245_core/data_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ftdi
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FTDI_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X4Y7    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X4Y12   USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y3  FTDI_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X109Y82  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_ADDR_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X109Y82  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_ADDR_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X109Y83  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_ADDR_reg[7]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X97Y76   USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[110]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X97Y76   USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[111]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X104Y75  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[117]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X104Y75  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[119]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X104Y71  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[203]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X103Y72  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[234]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X104Y72  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X104Y72  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X105Y72  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[75]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X105Y72  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[77]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X104Y72  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X104Y72  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[9]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         5.000       4.600      SLICE_X92Y21   USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X104Y77  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK5_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X107Y25  USBInterface/Inst_ft600_fifo245_core/T_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X105Y24  USBInterface/Inst_ft600_fifo245_core/T_timeout_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X105Y25  USBInterface/Inst_ft600_fifo245_core/T_timeout_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X105Y26  USBInterface/Inst_ft600_fifo245_core/T_timeout_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X105Y26  USBInterface/Inst_ft600_fifo245_core/T_timeout_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X106Y27  USBInterface/Inst_ft600_fifo245_core/T_timeout_counter_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X107Y28  USBInterface/Inst_ft600_fifo245_core/T_timeout_counter_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X107Y28  USBInterface/Inst_ft600_fifo245_core/T_timeout_counter_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X107Y28  USBInterface/Inst_ft600_fifo245_core/T_timeout_counter_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X105Y24  USBInterface/Inst_ft600_fifo245_core/T_timeout_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  ADC_DESER1_n_1
  To Clock:  D_LVDS_DCLK

Setup :            0  Failing Endpoints,  Worst Slack       15.202ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.202ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.774ns  (logic 0.259ns (33.466%)  route 0.515ns (66.534%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y120                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X104Y120       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.515     0.774    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X103Y115       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X103Y115       FDRE (Setup_fdre_C_D)       -0.005    15.976    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         15.976    
                         arrival time                          -0.774    
  -------------------------------------------------------------------
                         slack                                 15.202    

Slack (MET) :             15.205ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.692ns  (logic 0.236ns (34.103%)  route 0.456ns (65.897%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y120                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X104Y120       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.456     0.692    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X102Y114       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X102Y114       FDRE (Setup_fdre_C_D)       -0.084    15.897    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         15.897    
                         arrival time                          -0.692    
  -------------------------------------------------------------------
                         slack                                 15.205    

Slack (MET) :             15.207ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.768ns  (logic 0.259ns (33.705%)  route 0.509ns (66.295%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y120                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X104Y120       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.509     0.768    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X103Y115       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X103Y115       FDRE (Setup_fdre_C_D)       -0.006    15.975    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         15.975    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                 15.207    

Slack (MET) :             15.234ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.691ns  (logic 0.236ns (34.154%)  route 0.455ns (65.846%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y120                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X104Y120       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.455     0.691    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X104Y114       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X104Y114       FDRE (Setup_fdre_C_D)       -0.056    15.925    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         15.925    
                         arrival time                          -0.691    
  -------------------------------------------------------------------
                         slack                                 15.234    

Slack (MET) :             15.248ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.647ns  (logic 0.204ns (31.547%)  route 0.443ns (68.453%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y120                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X105Y120       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.443     0.647    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X105Y115       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X105Y115       FDRE (Setup_fdre_C_D)       -0.086    15.895    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         15.895    
                         arrival time                          -0.647    
  -------------------------------------------------------------------
                         slack                                 15.248    

Slack (MET) :             15.251ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.642ns  (logic 0.236ns (36.781%)  route 0.406ns (63.219%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y120                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X104Y120       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.406     0.642    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X103Y115       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X103Y115       FDRE (Setup_fdre_C_D)       -0.088    15.893    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         15.893    
                         arrival time                          -0.642    
  -------------------------------------------------------------------
                         slack                                 15.251    

Slack (MET) :             15.327ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.678ns  (logic 0.259ns (38.217%)  route 0.419ns (61.783%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y120                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X104Y120       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.419     0.678    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X104Y114       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X104Y114       FDRE (Setup_fdre_C_D)        0.024    16.005    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         16.005    
                         arrival time                          -0.678    
  -------------------------------------------------------------------
                         slack                                 15.327    

Slack (MET) :             15.478ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.498ns  (logic 0.223ns (44.735%)  route 0.275ns (55.265%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y120                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X105Y120       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.275     0.498    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X105Y117       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X105Y117       FDRE (Setup_fdre_C_D)       -0.005    15.976    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         15.976    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                 15.478    

Slack (MET) :             15.478ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.529ns  (logic 0.259ns (48.984%)  route 0.270ns (51.016%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y113                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X104Y113       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.270     0.529    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X104Y114       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X104Y114       FDRE (Setup_fdre_C_D)        0.026    16.007    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         16.007    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                 15.478    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.447ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.delay_rs_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.694ns  (logic 0.345ns (4.484%)  route 7.349ns (95.516%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.331ns = ( 46.331 - 40.000 ) 
    Source Clock Delay      (SCD):    3.965ns = ( 33.965 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.285    33.965    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y101        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.259    34.224 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          4.071    38.295    adcs/CK_CONFIG_DONE
    SLICE_X94Y114        LUT6 (Prop_lut6_I1_O)        0.043    38.338 r  adcs/aaprog.delay_rs[15]_i_2/O
                         net (fo=17, routed)          1.611    39.949    adcs/delay_rs0
    SLICE_X96Y114        LUT2 (Prop_lut2_I0_O)        0.043    39.992 r  adcs/aaprog.delay_rs[15]_i_1/O
                         net (fo=14, routed)          1.667    41.659    adcs/aaprog.delay_rs[15]_i_1_n_0
    SLICE_X95Y117        FDRE                                         r  adcs/aaprog.delay_rs_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.144    46.331    adcs/dcm_ref_n_2
    SLICE_X95Y117        FDRE                                         r  adcs/aaprog.delay_rs_reg[13]/C
                         clock pessimism              0.232    46.564    
                         clock uncertainty           -0.154    46.410    
    SLICE_X95Y117        FDRE (Setup_fdre_C_R)       -0.304    46.106    adcs/aaprog.delay_rs_reg[13]
  -------------------------------------------------------------------
                         required time                         46.106    
                         arrival time                         -41.659    
  -------------------------------------------------------------------
                         slack                                  4.447    

Slack (MET) :             4.447ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.delay_rs_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.694ns  (logic 0.345ns (4.484%)  route 7.349ns (95.516%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.331ns = ( 46.331 - 40.000 ) 
    Source Clock Delay      (SCD):    3.965ns = ( 33.965 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.285    33.965    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y101        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.259    34.224 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          4.071    38.295    adcs/CK_CONFIG_DONE
    SLICE_X94Y114        LUT6 (Prop_lut6_I1_O)        0.043    38.338 r  adcs/aaprog.delay_rs[15]_i_2/O
                         net (fo=17, routed)          1.611    39.949    adcs/delay_rs0
    SLICE_X96Y114        LUT2 (Prop_lut2_I0_O)        0.043    39.992 r  adcs/aaprog.delay_rs[15]_i_1/O
                         net (fo=14, routed)          1.667    41.659    adcs/aaprog.delay_rs[15]_i_1_n_0
    SLICE_X95Y117        FDRE                                         r  adcs/aaprog.delay_rs_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.144    46.331    adcs/dcm_ref_n_2
    SLICE_X95Y117        FDRE                                         r  adcs/aaprog.delay_rs_reg[14]/C
                         clock pessimism              0.232    46.564    
                         clock uncertainty           -0.154    46.410    
    SLICE_X95Y117        FDRE (Setup_fdre_C_R)       -0.304    46.106    adcs/aaprog.delay_rs_reg[14]
  -------------------------------------------------------------------
                         required time                         46.106    
                         arrival time                         -41.659    
  -------------------------------------------------------------------
                         slack                                  4.447    

Slack (MET) :             4.447ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.delay_rs_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.694ns  (logic 0.345ns (4.484%)  route 7.349ns (95.516%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.331ns = ( 46.331 - 40.000 ) 
    Source Clock Delay      (SCD):    3.965ns = ( 33.965 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.285    33.965    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y101        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.259    34.224 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          4.071    38.295    adcs/CK_CONFIG_DONE
    SLICE_X94Y114        LUT6 (Prop_lut6_I1_O)        0.043    38.338 r  adcs/aaprog.delay_rs[15]_i_2/O
                         net (fo=17, routed)          1.611    39.949    adcs/delay_rs0
    SLICE_X96Y114        LUT2 (Prop_lut2_I0_O)        0.043    39.992 r  adcs/aaprog.delay_rs[15]_i_1/O
                         net (fo=14, routed)          1.667    41.659    adcs/aaprog.delay_rs[15]_i_1_n_0
    SLICE_X95Y117        FDRE                                         r  adcs/aaprog.delay_rs_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.144    46.331    adcs/dcm_ref_n_2
    SLICE_X95Y117        FDRE                                         r  adcs/aaprog.delay_rs_reg[15]/C
                         clock pessimism              0.232    46.564    
                         clock uncertainty           -0.154    46.410    
    SLICE_X95Y117        FDRE (Setup_fdre_C_R)       -0.304    46.106    adcs/aaprog.delay_rs_reg[15]
  -------------------------------------------------------------------
                         required time                         46.106    
                         arrival time                         -41.659    
  -------------------------------------------------------------------
                         slack                                  4.447    

Slack (MET) :             4.556ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.delay_rs_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.588ns  (logic 0.345ns (4.546%)  route 7.243ns (95.454%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 46.334 - 40.000 ) 
    Source Clock Delay      (SCD):    3.965ns = ( 33.965 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.285    33.965    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y101        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.259    34.224 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          4.071    38.295    adcs/CK_CONFIG_DONE
    SLICE_X94Y114        LUT6 (Prop_lut6_I1_O)        0.043    38.338 r  adcs/aaprog.delay_rs[15]_i_2/O
                         net (fo=17, routed)          1.611    39.949    adcs/delay_rs0
    SLICE_X96Y114        LUT2 (Prop_lut2_I0_O)        0.043    39.992 r  adcs/aaprog.delay_rs[15]_i_1/O
                         net (fo=14, routed)          1.561    41.553    adcs/aaprog.delay_rs[15]_i_1_n_0
    SLICE_X95Y114        FDSE                                         r  adcs/aaprog.delay_rs_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.147    46.334    adcs/dcm_ref_n_2
    SLICE_X95Y114        FDSE                                         r  adcs/aaprog.delay_rs_reg[0]/C
                         clock pessimism              0.232    46.567    
                         clock uncertainty           -0.154    46.413    
    SLICE_X95Y114        FDSE (Setup_fdse_C_S)       -0.304    46.109    adcs/aaprog.delay_rs_reg[0]
  -------------------------------------------------------------------
                         required time                         46.109    
                         arrival time                         -41.553    
  -------------------------------------------------------------------
                         slack                                  4.556    

Slack (MET) :             4.556ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.delay_rs_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.588ns  (logic 0.345ns (4.546%)  route 7.243ns (95.454%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 46.334 - 40.000 ) 
    Source Clock Delay      (SCD):    3.965ns = ( 33.965 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.285    33.965    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y101        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.259    34.224 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          4.071    38.295    adcs/CK_CONFIG_DONE
    SLICE_X94Y114        LUT6 (Prop_lut6_I1_O)        0.043    38.338 r  adcs/aaprog.delay_rs[15]_i_2/O
                         net (fo=17, routed)          1.611    39.949    adcs/delay_rs0
    SLICE_X96Y114        LUT2 (Prop_lut2_I0_O)        0.043    39.992 r  adcs/aaprog.delay_rs[15]_i_1/O
                         net (fo=14, routed)          1.561    41.553    adcs/aaprog.delay_rs[15]_i_1_n_0
    SLICE_X95Y114        FDSE                                         r  adcs/aaprog.delay_rs_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.147    46.334    adcs/dcm_ref_n_2
    SLICE_X95Y114        FDSE                                         r  adcs/aaprog.delay_rs_reg[1]/C
                         clock pessimism              0.232    46.567    
                         clock uncertainty           -0.154    46.413    
    SLICE_X95Y114        FDSE (Setup_fdse_C_S)       -0.304    46.109    adcs/aaprog.delay_rs_reg[1]
  -------------------------------------------------------------------
                         required time                         46.109    
                         arrival time                         -41.553    
  -------------------------------------------------------------------
                         slack                                  4.556    

Slack (MET) :             4.556ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.delay_rs_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.588ns  (logic 0.345ns (4.546%)  route 7.243ns (95.454%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 46.334 - 40.000 ) 
    Source Clock Delay      (SCD):    3.965ns = ( 33.965 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.285    33.965    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y101        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.259    34.224 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          4.071    38.295    adcs/CK_CONFIG_DONE
    SLICE_X94Y114        LUT6 (Prop_lut6_I1_O)        0.043    38.338 r  adcs/aaprog.delay_rs[15]_i_2/O
                         net (fo=17, routed)          1.611    39.949    adcs/delay_rs0
    SLICE_X96Y114        LUT2 (Prop_lut2_I0_O)        0.043    39.992 r  adcs/aaprog.delay_rs[15]_i_1/O
                         net (fo=14, routed)          1.561    41.553    adcs/aaprog.delay_rs[15]_i_1_n_0
    SLICE_X95Y114        FDSE                                         r  adcs/aaprog.delay_rs_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.147    46.334    adcs/dcm_ref_n_2
    SLICE_X95Y114        FDSE                                         r  adcs/aaprog.delay_rs_reg[2]/C
                         clock pessimism              0.232    46.567    
                         clock uncertainty           -0.154    46.413    
    SLICE_X95Y114        FDSE (Setup_fdse_C_S)       -0.304    46.109    adcs/aaprog.delay_rs_reg[2]
  -------------------------------------------------------------------
                         required time                         46.109    
                         arrival time                         -41.553    
  -------------------------------------------------------------------
                         slack                                  4.556    

Slack (MET) :             4.556ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.delay_rs_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.588ns  (logic 0.345ns (4.546%)  route 7.243ns (95.454%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 46.334 - 40.000 ) 
    Source Clock Delay      (SCD):    3.965ns = ( 33.965 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.285    33.965    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y101        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.259    34.224 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          4.071    38.295    adcs/CK_CONFIG_DONE
    SLICE_X94Y114        LUT6 (Prop_lut6_I1_O)        0.043    38.338 r  adcs/aaprog.delay_rs[15]_i_2/O
                         net (fo=17, routed)          1.611    39.949    adcs/delay_rs0
    SLICE_X96Y114        LUT2 (Prop_lut2_I0_O)        0.043    39.992 r  adcs/aaprog.delay_rs[15]_i_1/O
                         net (fo=14, routed)          1.561    41.553    adcs/aaprog.delay_rs[15]_i_1_n_0
    SLICE_X95Y114        FDSE                                         r  adcs/aaprog.delay_rs_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.147    46.334    adcs/dcm_ref_n_2
    SLICE_X95Y114        FDSE                                         r  adcs/aaprog.delay_rs_reg[3]/C
                         clock pessimism              0.232    46.567    
                         clock uncertainty           -0.154    46.413    
    SLICE_X95Y114        FDSE (Setup_fdse_C_S)       -0.304    46.109    adcs/aaprog.delay_rs_reg[3]
  -------------------------------------------------------------------
                         required time                         46.109    
                         arrival time                         -41.553    
  -------------------------------------------------------------------
                         slack                                  4.556    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.delay_rs_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.516ns  (logic 0.345ns (4.590%)  route 7.171ns (95.410%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.332ns = ( 46.332 - 40.000 ) 
    Source Clock Delay      (SCD):    3.965ns = ( 33.965 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.285    33.965    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y101        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.259    34.224 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          4.071    38.295    adcs/CK_CONFIG_DONE
    SLICE_X94Y114        LUT6 (Prop_lut6_I1_O)        0.043    38.338 r  adcs/aaprog.delay_rs[15]_i_2/O
                         net (fo=17, routed)          1.611    39.949    adcs/delay_rs0
    SLICE_X96Y114        LUT2 (Prop_lut2_I0_O)        0.043    39.992 r  adcs/aaprog.delay_rs[15]_i_1/O
                         net (fo=14, routed)          1.489    41.480    adcs/aaprog.delay_rs[15]_i_1_n_0
    SLICE_X95Y116        FDRE                                         r  adcs/aaprog.delay_rs_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.145    46.332    adcs/dcm_ref_n_2
    SLICE_X95Y116        FDRE                                         r  adcs/aaprog.delay_rs_reg[10]/C
                         clock pessimism              0.232    46.565    
                         clock uncertainty           -0.154    46.411    
    SLICE_X95Y116        FDRE (Setup_fdre_C_R)       -0.304    46.107    adcs/aaprog.delay_rs_reg[10]
  -------------------------------------------------------------------
                         required time                         46.107    
                         arrival time                         -41.480    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.delay_rs_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.516ns  (logic 0.345ns (4.590%)  route 7.171ns (95.410%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.332ns = ( 46.332 - 40.000 ) 
    Source Clock Delay      (SCD):    3.965ns = ( 33.965 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.285    33.965    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y101        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.259    34.224 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          4.071    38.295    adcs/CK_CONFIG_DONE
    SLICE_X94Y114        LUT6 (Prop_lut6_I1_O)        0.043    38.338 r  adcs/aaprog.delay_rs[15]_i_2/O
                         net (fo=17, routed)          1.611    39.949    adcs/delay_rs0
    SLICE_X96Y114        LUT2 (Prop_lut2_I0_O)        0.043    39.992 r  adcs/aaprog.delay_rs[15]_i_1/O
                         net (fo=14, routed)          1.489    41.480    adcs/aaprog.delay_rs[15]_i_1_n_0
    SLICE_X95Y116        FDRE                                         r  adcs/aaprog.delay_rs_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.145    46.332    adcs/dcm_ref_n_2
    SLICE_X95Y116        FDRE                                         r  adcs/aaprog.delay_rs_reg[11]/C
                         clock pessimism              0.232    46.565    
                         clock uncertainty           -0.154    46.411    
    SLICE_X95Y116        FDRE (Setup_fdre_C_R)       -0.304    46.107    adcs/aaprog.delay_rs_reg[11]
  -------------------------------------------------------------------
                         required time                         46.107    
                         arrival time                         -41.480    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.delay_rs_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.516ns  (logic 0.345ns (4.590%)  route 7.171ns (95.410%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.332ns = ( 46.332 - 40.000 ) 
    Source Clock Delay      (SCD):    3.965ns = ( 33.965 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.285    33.965    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y101        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.259    34.224 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          4.071    38.295    adcs/CK_CONFIG_DONE
    SLICE_X94Y114        LUT6 (Prop_lut6_I1_O)        0.043    38.338 r  adcs/aaprog.delay_rs[15]_i_2/O
                         net (fo=17, routed)          1.611    39.949    adcs/delay_rs0
    SLICE_X96Y114        LUT2 (Prop_lut2_I0_O)        0.043    39.992 r  adcs/aaprog.delay_rs[15]_i_1/O
                         net (fo=14, routed)          1.489    41.480    adcs/aaprog.delay_rs[15]_i_1_n_0
    SLICE_X95Y116        FDRE                                         r  adcs/aaprog.delay_rs_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.145    46.332    adcs/dcm_ref_n_2
    SLICE_X95Y116        FDRE                                         r  adcs/aaprog.delay_rs_reg[12]/C
                         clock pessimism              0.232    46.565    
                         clock uncertainty           -0.154    46.411    
    SLICE_X95Y116        FDRE (Setup_fdre_C_R)       -0.304    46.107    adcs/aaprog.delay_rs_reg[12]
  -------------------------------------------------------------------
                         required time                         46.107    
                         arrival time                         -41.480    
  -------------------------------------------------------------------
                         slack                                  4.626    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.idx_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.242ns (6.876%)  route 3.278ns (93.124%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.980ns
    Source Clock Delay      (SCD):    3.600ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.153     3.600    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y101        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.206     3.806 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          0.493     4.300    adcs/CK_CONFIG_DONE
    SLICE_X97Y105        LUT5 (Prop_lut5_I2_O)        0.036     4.336 r  adcs/aaprog.idx[31]_i_1/O
                         net (fo=32, routed)          2.784     7.120    adcs/aaprog.idx[31]_i_1_n_0
    SLICE_X98Y104        FDRE                                         r  adcs/aaprog.idx_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.285     6.980    adcs/dcm_ref_n_2
    SLICE_X98Y104        FDRE                                         r  adcs/aaprog.idx_reg[1]/C
                         clock pessimism             -0.232     6.747    
                         clock uncertainty            0.154     6.901    
    SLICE_X98Y104        FDRE (Hold_fdre_C_R)         0.059     6.960    adcs/aaprog.idx_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.960    
                         arrival time                           7.120    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.idx_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.242ns (6.876%)  route 3.278ns (93.124%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.980ns
    Source Clock Delay      (SCD):    3.600ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.153     3.600    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y101        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.206     3.806 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          0.493     4.300    adcs/CK_CONFIG_DONE
    SLICE_X97Y105        LUT5 (Prop_lut5_I2_O)        0.036     4.336 r  adcs/aaprog.idx[31]_i_1/O
                         net (fo=32, routed)          2.784     7.120    adcs/aaprog.idx[31]_i_1_n_0
    SLICE_X98Y104        FDRE                                         r  adcs/aaprog.idx_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.285     6.980    adcs/dcm_ref_n_2
    SLICE_X98Y104        FDRE                                         r  adcs/aaprog.idx_reg[2]/C
                         clock pessimism             -0.232     6.747    
                         clock uncertainty            0.154     6.901    
    SLICE_X98Y104        FDRE (Hold_fdre_C_R)         0.059     6.960    adcs/aaprog.idx_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.960    
                         arrival time                           7.120    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.idx_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.242ns (6.876%)  route 3.278ns (93.124%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.980ns
    Source Clock Delay      (SCD):    3.600ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.153     3.600    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y101        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.206     3.806 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          0.493     4.300    adcs/CK_CONFIG_DONE
    SLICE_X97Y105        LUT5 (Prop_lut5_I2_O)        0.036     4.336 r  adcs/aaprog.idx[31]_i_1/O
                         net (fo=32, routed)          2.784     7.120    adcs/aaprog.idx[31]_i_1_n_0
    SLICE_X98Y104        FDRE                                         r  adcs/aaprog.idx_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.285     6.980    adcs/dcm_ref_n_2
    SLICE_X98Y104        FDRE                                         r  adcs/aaprog.idx_reg[3]/C
                         clock pessimism             -0.232     6.747    
                         clock uncertainty            0.154     6.901    
    SLICE_X98Y104        FDRE (Hold_fdre_C_R)         0.059     6.960    adcs/aaprog.idx_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.960    
                         arrival time                           7.120    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.idx_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.242ns (6.876%)  route 3.278ns (93.124%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.980ns
    Source Clock Delay      (SCD):    3.600ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.153     3.600    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y101        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.206     3.806 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          0.493     4.300    adcs/CK_CONFIG_DONE
    SLICE_X97Y105        LUT5 (Prop_lut5_I2_O)        0.036     4.336 r  adcs/aaprog.idx[31]_i_1/O
                         net (fo=32, routed)          2.784     7.120    adcs/aaprog.idx[31]_i_1_n_0
    SLICE_X98Y104        FDRE                                         r  adcs/aaprog.idx_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.285     6.980    adcs/dcm_ref_n_2
    SLICE_X98Y104        FDRE                                         r  adcs/aaprog.idx_reg[4]/C
                         clock pessimism             -0.232     6.747    
                         clock uncertainty            0.154     6.901    
    SLICE_X98Y104        FDRE (Hold_fdre_C_R)         0.059     6.960    adcs/aaprog.idx_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.960    
                         arrival time                           7.120    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMADCnew_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 0.242ns (6.601%)  route 3.424ns (93.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.978ns
    Source Clock Delay      (SCD):    3.600ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.153     3.600    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y101        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.206     3.806 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          3.424     7.230    adcs/CK_CONFIG_DONE
    SLICE_X92Y106        LUT6 (Prop_lut6_I4_O)        0.036     7.266 r  adcs/aaprog.SMADCnew[1]_i_1/O
                         net (fo=1, routed)           0.000     7.266    adcs/aaprog.SMADCnew[1]_i_1_n_0
    SLICE_X92Y106        FDRE                                         r  adcs/aaprog.SMADCnew_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.283     6.978    adcs/dcm_ref_n_2
    SLICE_X92Y106        FDRE                                         r  adcs/aaprog.SMADCnew_reg[1]/C
                         clock pessimism             -0.232     6.745    
                         clock uncertainty            0.154     6.899    
    SLICE_X92Y106        FDRE (Hold_fdre_C_D)         0.188     7.087    adcs/aaprog.SMADCnew_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.087    
                         arrival time                           7.266    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.idx_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.242ns (6.876%)  route 3.278ns (93.124%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.980ns
    Source Clock Delay      (SCD):    3.600ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.153     3.600    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y101        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.206     3.806 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          0.493     4.300    adcs/CK_CONFIG_DONE
    SLICE_X97Y105        LUT5 (Prop_lut5_I2_O)        0.036     4.336 r  adcs/aaprog.idx[31]_i_1/O
                         net (fo=32, routed)          2.784     7.120    adcs/aaprog.idx[31]_i_1_n_0
    SLICE_X99Y104        FDRE                                         r  adcs/aaprog.idx_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.285     6.980    adcs/dcm_ref_n_2
    SLICE_X99Y104        FDRE                                         r  adcs/aaprog.idx_reg[0]/C
                         clock pessimism             -0.232     6.747    
                         clock uncertainty            0.154     6.901    
    SLICE_X99Y104        FDRE (Hold_fdre_C_R)         0.026     6.927    adcs/aaprog.idx_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.927    
                         arrival time                           7.120    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.idx_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.242ns (6.847%)  route 3.292ns (93.153%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.979ns
    Source Clock Delay      (SCD):    3.600ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.153     3.600    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y101        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.206     3.806 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          0.634     4.440    adcs/CK_CONFIG_DONE
    SLICE_X97Y106        LUT4 (Prop_lut4_I1_O)        0.036     4.476 r  adcs/aaprog.SMADC_1_MOSI_i_1/O
                         net (fo=33, routed)          2.659     7.134    adcs/SMADC_1_MOSI0
    SLICE_X98Y106        FDRE                                         r  adcs/aaprog.idx_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.284     6.979    adcs/dcm_ref_n_2
    SLICE_X98Y106        FDRE                                         r  adcs/aaprog.idx_reg[10]/C
                         clock pessimism             -0.232     6.746    
                         clock uncertainty            0.154     6.900    
    SLICE_X98Y106        FDRE (Hold_fdre_C_CE)        0.040     6.940    adcs/aaprog.idx_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.940    
                         arrival time                           7.134    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.idx_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.242ns (6.847%)  route 3.292ns (93.153%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.979ns
    Source Clock Delay      (SCD):    3.600ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.153     3.600    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y101        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.206     3.806 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          0.634     4.440    adcs/CK_CONFIG_DONE
    SLICE_X97Y106        LUT4 (Prop_lut4_I1_O)        0.036     4.476 r  adcs/aaprog.SMADC_1_MOSI_i_1/O
                         net (fo=33, routed)          2.659     7.134    adcs/SMADC_1_MOSI0
    SLICE_X98Y106        FDRE                                         r  adcs/aaprog.idx_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.284     6.979    adcs/dcm_ref_n_2
    SLICE_X98Y106        FDRE                                         r  adcs/aaprog.idx_reg[11]/C
                         clock pessimism             -0.232     6.746    
                         clock uncertainty            0.154     6.900    
    SLICE_X98Y106        FDRE (Hold_fdre_C_CE)        0.040     6.940    adcs/aaprog.idx_reg[11]
  -------------------------------------------------------------------
                         required time                         -6.940    
                         arrival time                           7.134    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.idx_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.242ns (6.847%)  route 3.292ns (93.153%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.979ns
    Source Clock Delay      (SCD):    3.600ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.153     3.600    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y101        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.206     3.806 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          0.634     4.440    adcs/CK_CONFIG_DONE
    SLICE_X97Y106        LUT4 (Prop_lut4_I1_O)        0.036     4.476 r  adcs/aaprog.SMADC_1_MOSI_i_1/O
                         net (fo=33, routed)          2.659     7.134    adcs/SMADC_1_MOSI0
    SLICE_X98Y106        FDRE                                         r  adcs/aaprog.idx_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.284     6.979    adcs/dcm_ref_n_2
    SLICE_X98Y106        FDRE                                         r  adcs/aaprog.idx_reg[12]/C
                         clock pessimism             -0.232     6.746    
                         clock uncertainty            0.154     6.900    
    SLICE_X98Y106        FDRE (Hold_fdre_C_CE)        0.040     6.940    adcs/aaprog.idx_reg[12]
  -------------------------------------------------------------------
                         required time                         -6.940    
                         arrival time                           7.134    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.idx_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.242ns (6.847%)  route 3.292ns (93.153%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.979ns
    Source Clock Delay      (SCD):    3.600ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.153     3.600    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y101        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.206     3.806 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          0.634     4.440    adcs/CK_CONFIG_DONE
    SLICE_X97Y106        LUT4 (Prop_lut4_I1_O)        0.036     4.476 r  adcs/aaprog.SMADC_1_MOSI_i_1/O
                         net (fo=33, routed)          2.659     7.134    adcs/SMADC_1_MOSI0
    SLICE_X98Y106        FDRE                                         r  adcs/aaprog.idx_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.284     6.979    adcs/dcm_ref_n_2
    SLICE_X98Y106        FDRE                                         r  adcs/aaprog.idx_reg[9]/C
                         clock pessimism             -0.232     6.746    
                         clock uncertainty            0.154     6.900    
    SLICE_X98Y106        FDRE (Hold_fdre_C_CE)        0.040     6.940    adcs/aaprog.idx_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.940    
                         arrival time                           7.134    
  -------------------------------------------------------------------
                         slack                                  0.194    





---------------------------------------------------------------------------------------------------
From Clock:  D_LVDS_DCLK
  To Clock:  clk_ftdi

Setup :            0  Failing Endpoints,  Worst Slack        5.544ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.727ns  (logic 0.259ns (35.604%)  route 0.468ns (64.396%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y28                                      0.000     0.000 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X86Y28         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.468     0.727    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X86Y25         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X86Y25         FDRE (Setup_fdre_C_D)        0.021     6.271    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.271    
                         arrival time                          -0.727    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.598ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.561ns  (logic 0.204ns (36.331%)  route 0.357ns (63.669%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y21                                      0.000     0.000 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X79Y21         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.357     0.561    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X79Y20         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X79Y20         FDRE (Setup_fdre_C_D)       -0.091     6.159    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.159    
                         arrival time                          -0.561    
  -------------------------------------------------------------------
                         slack                                  5.598    

Slack (MET) :             5.608ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.582ns  (logic 0.204ns (35.062%)  route 0.378ns (64.938%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y27                                      0.000     0.000 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X87Y27         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.378     0.582    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X86Y26         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X86Y26         FDRE (Setup_fdre_C_D)       -0.060     6.190    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.190    
                         arrival time                          -0.582    
  -------------------------------------------------------------------
                         slack                                  5.608    

Slack (MET) :             5.632ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.561ns  (logic 0.204ns (36.361%)  route 0.357ns (63.639%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y21                                      0.000     0.000 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X79Y21         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.357     0.561    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X78Y21         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X78Y21         FDRE (Setup_fdre_C_D)       -0.057     6.193    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.193    
                         arrival time                          -0.561    
  -------------------------------------------------------------------
                         slack                                  5.632    

Slack (MET) :             5.675ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.517ns  (logic 0.236ns (45.667%)  route 0.281ns (54.333%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y28                                      0.000     0.000 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X86Y28         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.281     0.517    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X86Y26         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X86Y26         FDRE (Setup_fdre_C_D)       -0.058     6.192    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.192    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  5.675    

Slack (MET) :             5.693ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.495ns  (logic 0.204ns (41.172%)  route 0.291ns (58.828%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y21                                      0.000     0.000 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X79Y21         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.291     0.495    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X78Y20         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X78Y20         FDRE (Setup_fdre_C_D)       -0.062     6.188    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.188    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                  5.693    

Slack (MET) :             5.739ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.502ns  (logic 0.223ns (44.390%)  route 0.279ns (55.610%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y21                                      0.000     0.000 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X79Y21         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.279     0.502    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X79Y20         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X79Y20         FDRE (Setup_fdre_C_D)       -0.009     6.241    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.241    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  5.739    

Slack (MET) :             5.739ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.532ns  (logic 0.259ns (48.708%)  route 0.273ns (51.292%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y28                                      0.000     0.000 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X86Y28         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.273     0.532    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X86Y26         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X86Y26         FDRE (Setup_fdre_C_D)        0.021     6.271    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.271    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                  5.739    

Slack (MET) :             5.748ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.523ns  (logic 0.223ns (42.644%)  route 0.300ns (57.356%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y21                                      0.000     0.000 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X79Y21         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.300     0.523    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X78Y21         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X78Y21         FDRE (Setup_fdre_C_D)        0.021     6.271    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.271    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  5.748    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.490ns  (logic 0.223ns (45.534%)  route 0.267ns (54.466%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y27                                      0.000     0.000 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X87Y27         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.267     0.490    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X87Y25         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X87Y25         FDRE (Setup_fdre_C_D)       -0.009     6.241    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.241    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  5.751    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC_DESER1_n_1
  To Clock:  ADC_DESER1_n_1

Setup :            0  Failing Endpoints,  Worst Slack       14.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.707ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.259ns (26.494%)  route 0.719ns (73.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 18.848 - 15.981 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.561     3.224    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDPE (Prop_fdpe_C_Q)         0.259     3.483 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.719     4.202    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X102Y121       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.512    18.848    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X102Y121       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.308    19.156    
                         clock uncertainty           -0.035    19.121    
    SLICE_X102Y121       FDCE (Recov_fdce_C_CLR)     -0.212    18.909    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         18.909    
                         arrival time                          -4.202    
  -------------------------------------------------------------------
                         slack                                 14.707    

Slack (MET) :             14.707ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.259ns (26.494%)  route 0.719ns (73.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 18.848 - 15.981 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.561     3.224    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDPE (Prop_fdpe_C_Q)         0.259     3.483 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.719     4.202    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X102Y121       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.512    18.848    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X102Y121       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.308    19.156    
                         clock uncertainty           -0.035    19.121    
    SLICE_X102Y121       FDCE (Recov_fdce_C_CLR)     -0.212    18.909    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         18.909    
                         arrival time                          -4.202    
  -------------------------------------------------------------------
                         slack                                 14.707    

Slack (MET) :             14.707ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.259ns (26.494%)  route 0.719ns (73.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 18.848 - 15.981 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.561     3.224    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDPE (Prop_fdpe_C_Q)         0.259     3.483 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.719     4.202    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X102Y121       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.512    18.848    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X102Y121       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.308    19.156    
                         clock uncertainty           -0.035    19.121    
    SLICE_X102Y121       FDCE (Recov_fdce_C_CLR)     -0.212    18.909    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         18.909    
                         arrival time                          -4.202    
  -------------------------------------------------------------------
                         slack                                 14.707    

Slack (MET) :             14.707ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.259ns (26.494%)  route 0.719ns (73.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 18.848 - 15.981 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.561     3.224    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDPE (Prop_fdpe_C_Q)         0.259     3.483 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.719     4.202    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X102Y121       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.512    18.848    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X102Y121       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.308    19.156    
                         clock uncertainty           -0.035    19.121    
    SLICE_X102Y121       FDCE (Recov_fdce_C_CLR)     -0.212    18.909    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         18.909    
                         arrival time                          -4.202    
  -------------------------------------------------------------------
                         slack                                 14.707    

Slack (MET) :             14.709ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.259ns (26.551%)  route 0.716ns (73.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 18.848 - 15.981 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.561     3.224    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDPE (Prop_fdpe_C_Q)         0.259     3.483 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.716     4.200    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X103Y121       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.512    18.848    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X103Y121       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.308    19.156    
                         clock uncertainty           -0.035    19.121    
    SLICE_X103Y121       FDCE (Recov_fdce_C_CLR)     -0.212    18.909    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         18.909    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                 14.709    

Slack (MET) :             14.709ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.259ns (26.551%)  route 0.716ns (73.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 18.848 - 15.981 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.561     3.224    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDPE (Prop_fdpe_C_Q)         0.259     3.483 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.716     4.200    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X103Y121       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.512    18.848    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X103Y121       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.308    19.156    
                         clock uncertainty           -0.035    19.121    
    SLICE_X103Y121       FDCE (Recov_fdce_C_CLR)     -0.212    18.909    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         18.909    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                 14.709    

Slack (MET) :             14.709ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.259ns (26.551%)  route 0.716ns (73.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 18.848 - 15.981 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.561     3.224    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDPE (Prop_fdpe_C_Q)         0.259     3.483 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.716     4.200    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X103Y121       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.512    18.848    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X103Y121       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/C
                         clock pessimism              0.308    19.156    
                         clock uncertainty           -0.035    19.121    
    SLICE_X103Y121       FDCE (Recov_fdce_C_CLR)     -0.212    18.909    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         18.909    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                 14.709    

Slack (MET) :             14.737ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.259ns (27.347%)  route 0.688ns (72.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 18.847 - 15.981 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.561     3.224    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDPE (Prop_fdpe_C_Q)         0.259     3.483 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.688     4.171    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X102Y122       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.511    18.847    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X102Y122       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.308    19.155    
                         clock uncertainty           -0.035    19.120    
    SLICE_X102Y122       FDCE (Recov_fdce_C_CLR)     -0.212    18.908    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         18.908    
                         arrival time                          -4.171    
  -------------------------------------------------------------------
                         slack                                 14.737    

Slack (MET) :             14.737ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.259ns (27.347%)  route 0.688ns (72.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 18.847 - 15.981 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.561     3.224    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDPE (Prop_fdpe_C_Q)         0.259     3.483 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.688     4.171    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X102Y122       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.511    18.847    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X102Y122       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.308    19.155    
                         clock uncertainty           -0.035    19.120    
    SLICE_X102Y122       FDCE (Recov_fdce_C_CLR)     -0.212    18.908    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         18.908    
                         arrival time                          -4.171    
  -------------------------------------------------------------------
                         slack                                 14.737    

Slack (MET) :             14.743ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.259ns (26.551%)  route 0.716ns (73.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 18.848 - 15.981 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.561     3.224    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDPE (Prop_fdpe_C_Q)         0.259     3.483 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.716     4.200    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X103Y121       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.512    18.848    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X103Y121       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.308    19.156    
                         clock uncertainty           -0.035    19.121    
    SLICE_X103Y121       FDPE (Recov_fdpe_C_PRE)     -0.178    18.943    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         18.943    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                 14.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.118ns (40.452%)  route 0.174ns (59.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.263     1.361    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDPE (Prop_fdpe_C_Q)         0.118     1.479 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.174     1.653    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X104Y124       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.297     1.605    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X104Y124       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
                         clock pessimism             -0.210     1.395    
    SLICE_X104Y124       FDCE (Remov_fdce_C_CLR)     -0.050     1.345    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.107ns (40.688%)  route 0.156ns (59.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.263     1.361    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X108Y125       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDPE (Prop_fdpe_C_Q)         0.107     1.468 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.156     1.624    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y124       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.297     1.605    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y124       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.210     1.395    
    SLICE_X108Y124       FDCE (Remov_fdce_C_CLR)     -0.086     1.309    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.107ns (40.688%)  route 0.156ns (59.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.263     1.361    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X108Y125       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDPE (Prop_fdpe_C_Q)         0.107     1.468 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.156     1.624    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y124       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.297     1.605    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y124       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.210     1.395    
    SLICE_X108Y124       FDCE (Remov_fdce_C_CLR)     -0.086     1.309    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.107ns (40.688%)  route 0.156ns (59.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.263     1.361    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X108Y125       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDPE (Prop_fdpe_C_Q)         0.107     1.468 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.156     1.624    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y124       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.297     1.605    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y124       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.210     1.395    
    SLICE_X108Y124       FDCE (Remov_fdce_C_CLR)     -0.086     1.309    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.107ns (40.688%)  route 0.156ns (59.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.263     1.361    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X108Y125       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDPE (Prop_fdpe_C_Q)         0.107     1.468 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.156     1.624    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y124       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.297     1.605    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.210     1.395    
    SLICE_X108Y124       FDPE (Remov_fdpe_C_PRE)     -0.088     1.307    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.107ns (40.688%)  route 0.156ns (59.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.263     1.361    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X108Y125       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDPE (Prop_fdpe_C_Q)         0.107     1.468 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.156     1.624    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y124       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.297     1.605    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.210     1.395    
    SLICE_X108Y124       FDPE (Remov_fdpe_C_PRE)     -0.088     1.307    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.107ns (40.688%)  route 0.156ns (59.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.263     1.361    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X108Y125       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDPE (Prop_fdpe_C_Q)         0.107     1.468 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.156     1.624    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y124       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.297     1.605    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.210     1.395    
    SLICE_X108Y124       FDPE (Remov_fdpe_C_PRE)     -0.088     1.307    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.107ns (40.688%)  route 0.156ns (59.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.263     1.361    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X108Y125       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDPE (Prop_fdpe_C_Q)         0.107     1.468 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.156     1.624    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y124       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.297     1.605    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.210     1.395    
    SLICE_X108Y124       FDPE (Remov_fdpe_C_PRE)     -0.088     1.307    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.107ns (40.688%)  route 0.156ns (59.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.263     1.361    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X108Y125       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDPE (Prop_fdpe_C_Q)         0.107     1.468 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.156     1.624    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y124       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.297     1.605    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.210     1.395    
    SLICE_X108Y124       FDPE (Remov_fdpe_C_PRE)     -0.088     1.307    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.107ns (40.265%)  route 0.159ns (59.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.263     1.361    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X108Y125       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDPE (Prop_fdpe_C_Q)         0.107     1.468 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.159     1.627    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X107Y124       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.297     1.605    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y124       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.210     1.395    
    SLICE_X107Y124       FDCE (Remov_fdce_C_CLR)     -0.105     1.290    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.337    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  D_LVDS_DCLK
  To Clock:  D_LVDS_DCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.671ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.671ns  (required time - arrival time)
  Source:                 U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U49/COUNTER_REGISTER_reg[10]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        3.212ns  (logic 0.622ns (19.367%)  route 2.590ns (80.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.157ns = ( 15.407 - 11.250 ) 
    Source Clock Delay      (SCD):    4.599ns = ( 9.599 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        1.648     9.599    U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/lopt
    RAMB18_X5Y6          RAMB18E1                                     r  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y6          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622    10.221 f  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=139, routed)         2.590    12.810    U49/doutb[0]
    SLICE_X69Y37         FDCE                                         f  U49/COUNTER_REGISTER_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        1.434    15.407    U49/lopt
    SLICE_X69Y37         FDCE                                         r  U49/COUNTER_REGISTER_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.318    15.725    
                         clock uncertainty           -0.035    15.690    
    SLICE_X69Y37         FDCE (Recov_fdce_C_CLR)     -0.208    15.482    U49/COUNTER_REGISTER_reg[10]
  -------------------------------------------------------------------
                         required time                         15.482    
                         arrival time                         -12.810    
  -------------------------------------------------------------------
                         slack                                  2.671    

Slack (MET) :             2.671ns  (required time - arrival time)
  Source:                 U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U49/COUNTER_REGISTER_reg[11]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        3.212ns  (logic 0.622ns (19.367%)  route 2.590ns (80.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.157ns = ( 15.407 - 11.250 ) 
    Source Clock Delay      (SCD):    4.599ns = ( 9.599 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        1.648     9.599    U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/lopt
    RAMB18_X5Y6          RAMB18E1                                     r  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y6          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622    10.221 f  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=139, routed)         2.590    12.810    U49/doutb[0]
    SLICE_X69Y37         FDCE                                         f  U49/COUNTER_REGISTER_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        1.434    15.407    U49/lopt
    SLICE_X69Y37         FDCE                                         r  U49/COUNTER_REGISTER_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.318    15.725    
                         clock uncertainty           -0.035    15.690    
    SLICE_X69Y37         FDCE (Recov_fdce_C_CLR)     -0.208    15.482    U49/COUNTER_REGISTER_reg[11]
  -------------------------------------------------------------------
                         required time                         15.482    
                         arrival time                         -12.810    
  -------------------------------------------------------------------
                         slack                                  2.671    

Slack (MET) :             2.671ns  (required time - arrival time)
  Source:                 U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U49/COUNTER_REGISTER_reg[8]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        3.212ns  (logic 0.622ns (19.367%)  route 2.590ns (80.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.157ns = ( 15.407 - 11.250 ) 
    Source Clock Delay      (SCD):    4.599ns = ( 9.599 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        1.648     9.599    U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/lopt
    RAMB18_X5Y6          RAMB18E1                                     r  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y6          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622    10.221 f  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=139, routed)         2.590    12.810    U49/doutb[0]
    SLICE_X69Y37         FDCE                                         f  U49/COUNTER_REGISTER_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        1.434    15.407    U49/lopt
    SLICE_X69Y37         FDCE                                         r  U49/COUNTER_REGISTER_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.318    15.725    
                         clock uncertainty           -0.035    15.690    
    SLICE_X69Y37         FDCE (Recov_fdce_C_CLR)     -0.208    15.482    U49/COUNTER_REGISTER_reg[8]
  -------------------------------------------------------------------
                         required time                         15.482    
                         arrival time                         -12.810    
  -------------------------------------------------------------------
                         slack                                  2.671    

Slack (MET) :             2.671ns  (required time - arrival time)
  Source:                 U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U49/COUNTER_REGISTER_reg[9]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        3.212ns  (logic 0.622ns (19.367%)  route 2.590ns (80.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.157ns = ( 15.407 - 11.250 ) 
    Source Clock Delay      (SCD):    4.599ns = ( 9.599 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        1.648     9.599    U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/lopt
    RAMB18_X5Y6          RAMB18E1                                     r  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y6          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622    10.221 f  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=139, routed)         2.590    12.810    U49/doutb[0]
    SLICE_X69Y37         FDCE                                         f  U49/COUNTER_REGISTER_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        1.434    15.407    U49/lopt
    SLICE_X69Y37         FDCE                                         r  U49/COUNTER_REGISTER_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.318    15.725    
                         clock uncertainty           -0.035    15.690    
    SLICE_X69Y37         FDCE (Recov_fdce_C_CLR)     -0.208    15.482    U49/COUNTER_REGISTER_reg[9]
  -------------------------------------------------------------------
                         required time                         15.482    
                         arrival time                         -12.810    
  -------------------------------------------------------------------
                         slack                                  2.671    

Slack (MET) :             2.839ns  (required time - arrival time)
  Source:                 U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U49/COUNTER_REGISTER_reg[16]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        3.045ns  (logic 0.622ns (20.425%)  route 2.423ns (79.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 15.408 - 11.250 ) 
    Source Clock Delay      (SCD):    4.599ns = ( 9.599 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        1.648     9.599    U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/lopt
    RAMB18_X5Y6          RAMB18E1                                     r  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y6          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622    10.221 f  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=139, routed)         2.423    12.644    U49/doutb[0]
    SLICE_X69Y39         FDCE                                         f  U49/COUNTER_REGISTER_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        1.435    15.408    U49/lopt
    SLICE_X69Y39         FDCE                                         r  U49/COUNTER_REGISTER_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.318    15.726    
                         clock uncertainty           -0.035    15.691    
    SLICE_X69Y39         FDCE (Recov_fdce_C_CLR)     -0.208    15.483    U49/COUNTER_REGISTER_reg[16]
  -------------------------------------------------------------------
                         required time                         15.483    
                         arrival time                         -12.644    
  -------------------------------------------------------------------
                         slack                                  2.839    

Slack (MET) :             2.839ns  (required time - arrival time)
  Source:                 U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U49/COUNTER_REGISTER_reg[17]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        3.045ns  (logic 0.622ns (20.425%)  route 2.423ns (79.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 15.408 - 11.250 ) 
    Source Clock Delay      (SCD):    4.599ns = ( 9.599 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        1.648     9.599    U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/lopt
    RAMB18_X5Y6          RAMB18E1                                     r  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y6          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622    10.221 f  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=139, routed)         2.423    12.644    U49/doutb[0]
    SLICE_X69Y39         FDCE                                         f  U49/COUNTER_REGISTER_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        1.435    15.408    U49/lopt
    SLICE_X69Y39         FDCE                                         r  U49/COUNTER_REGISTER_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.318    15.726    
                         clock uncertainty           -0.035    15.691    
    SLICE_X69Y39         FDCE (Recov_fdce_C_CLR)     -0.208    15.483    U49/COUNTER_REGISTER_reg[17]
  -------------------------------------------------------------------
                         required time                         15.483    
                         arrival time                         -12.644    
  -------------------------------------------------------------------
                         slack                                  2.839    

Slack (MET) :             2.839ns  (required time - arrival time)
  Source:                 U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U49/COUNTER_REGISTER_reg[18]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        3.045ns  (logic 0.622ns (20.425%)  route 2.423ns (79.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 15.408 - 11.250 ) 
    Source Clock Delay      (SCD):    4.599ns = ( 9.599 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        1.648     9.599    U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/lopt
    RAMB18_X5Y6          RAMB18E1                                     r  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y6          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622    10.221 f  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=139, routed)         2.423    12.644    U49/doutb[0]
    SLICE_X69Y39         FDCE                                         f  U49/COUNTER_REGISTER_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        1.435    15.408    U49/lopt
    SLICE_X69Y39         FDCE                                         r  U49/COUNTER_REGISTER_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.318    15.726    
                         clock uncertainty           -0.035    15.691    
    SLICE_X69Y39         FDCE (Recov_fdce_C_CLR)     -0.208    15.483    U49/COUNTER_REGISTER_reg[18]
  -------------------------------------------------------------------
                         required time                         15.483    
                         arrival time                         -12.644    
  -------------------------------------------------------------------
                         slack                                  2.839    

Slack (MET) :             2.839ns  (required time - arrival time)
  Source:                 U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U49/COUNTER_REGISTER_reg[19]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        3.045ns  (logic 0.622ns (20.425%)  route 2.423ns (79.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 15.408 - 11.250 ) 
    Source Clock Delay      (SCD):    4.599ns = ( 9.599 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        1.648     9.599    U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/lopt
    RAMB18_X5Y6          RAMB18E1                                     r  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y6          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622    10.221 f  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=139, routed)         2.423    12.644    U49/doutb[0]
    SLICE_X69Y39         FDCE                                         f  U49/COUNTER_REGISTER_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        1.435    15.408    U49/lopt
    SLICE_X69Y39         FDCE                                         r  U49/COUNTER_REGISTER_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.318    15.726    
                         clock uncertainty           -0.035    15.691    
    SLICE_X69Y39         FDCE (Recov_fdce_C_CLR)     -0.208    15.483    U49/COUNTER_REGISTER_reg[19]
  -------------------------------------------------------------------
                         required time                         15.483    
                         arrival time                         -12.644    
  -------------------------------------------------------------------
                         slack                                  2.839    

Slack (MET) :             2.893ns  (required time - arrival time)
  Source:                 FC/Inst_spi_ctrl/FSM_sequential_state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            FC/Inst_spi_ctrl/tx_sreg_reg[6]_C/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        3.071ns  (logic 0.435ns (14.164%)  route 2.636ns (85.836%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 15.242 - 11.250 ) 
    Source Clock Delay      (SCD):    4.350ns = ( 9.350 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        1.399     9.350    FC/Inst_spi_ctrl/lopt
    SLICE_X62Y53         FDRE                                         r  FC/Inst_spi_ctrl/FSM_sequential_state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.263     9.613 r  FC/Inst_spi_ctrl/FSM_sequential_state_reg[3]/Q
                         net (fo=38, routed)          0.704    10.317    FC/Inst_spi_ctrl/state[3]
    SLICE_X67Y53         LUT5 (Prop_lut5_I4_O)        0.043    10.360 r  FC/Inst_spi_ctrl/tx_sreg_reg[7]_LDC_i_6/O
                         net (fo=10, routed)          0.630    10.990    FC/Inst_spi_ctrl/tx_sreg_reg[7]_LDC_i_6_n_0
    SLICE_X67Y50         LUT5 (Prop_lut5_I2_O)        0.043    11.033 r  FC/Inst_spi_ctrl/tx_sreg_reg[6]_LDC_i_5/O
                         net (fo=1, routed)           0.312    11.345    FC/Inst_spi_ctrl/tx_sreg_reg[6]_LDC_i_5_n_0
    SLICE_X67Y51         LUT6 (Prop_lut6_I5_O)        0.043    11.388 r  FC/Inst_spi_ctrl/tx_sreg_reg[6]_LDC_i_3/O
                         net (fo=2, routed)           0.584    11.972    FC/Inst_spi_ctrl/tx_reg[6]
    SLICE_X72Y54         LUT2 (Prop_lut2_I1_O)        0.043    12.015 f  FC/Inst_spi_ctrl/tx_sreg_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.407    12.421    FC/Inst_spi_ctrl/tx_sreg_reg[6]_LDC_i_2_n_0
    SLICE_X73Y54         FDCE                                         f  FC/Inst_spi_ctrl/tx_sreg_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        1.269    15.242    FC/Inst_spi_ctrl/lopt
    SLICE_X73Y54         FDCE                                         r  FC/Inst_spi_ctrl/tx_sreg_reg[6]_C/C  (IS_INVERTED)
                         clock pessimism              0.316    15.558    
                         clock uncertainty           -0.035    15.523    
    SLICE_X73Y54         FDCE (Recov_fdce_C_CLR)     -0.208    15.315    FC/Inst_spi_ctrl/tx_sreg_reg[6]_C
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                         -12.421    
  -------------------------------------------------------------------
                         slack                                  2.893    

Slack (MET) :             3.001ns  (required time - arrival time)
  Source:                 U86/U2/GEN_EDGE[0].PORT_OUT_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U86/U0/COUNTER_REGISTER_reg[0]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        2.994ns  (logic 0.228ns (7.615%)  route 2.766ns (92.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.146ns = ( 15.396 - 11.250 ) 
    Source Clock Delay      (SCD):    4.401ns = ( 9.401 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        1.450     9.401    U86/U2/lopt
    SLICE_X81Y56         FDCE                                         r  U86/U2/GEN_EDGE[0].PORT_OUT_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y56         FDCE (Prop_fdce_C_Q)         0.228     9.629 f  U86/U2/GEN_EDGE[0].PORT_OUT_reg[0]/Q
                         net (fo=103, routed)         2.766    12.395    U86/U0/U2_out
    SLICE_X59Y32         FDCE                                         f  U86/U0/COUNTER_REGISTER_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        1.423    15.396    U86/U0/lopt
    SLICE_X59Y32         FDCE                                         r  U86/U0/COUNTER_REGISTER_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.243    15.639    
                         clock uncertainty           -0.035    15.604    
    SLICE_X59Y32         FDCE (Recov_fdce_C_CLR)     -0.208    15.396    U86/U0/COUNTER_REGISTER_reg[0]
  -------------------------------------------------------------------
                         required time                         15.396    
                         arrival time                         -12.395    
  -------------------------------------------------------------------
                         slack                                  3.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (falling edge-triggered cell FDPE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        1.236ns  (logic 0.112ns (9.059%)  route 1.124ns (90.941%))
  Logic Levels:           0  
  Clock Path Skew:        1.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns = ( 8.289 - 5.000 ) 
    Source Clock Delay      (SCD):    1.986ns = ( 6.986 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        0.676     6.986    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X88Y19         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y19         FDPE (Prop_fdpe_C_Q)         0.112     7.098 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           1.124     8.222    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X88Y20         FDPE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        0.935     7.397    iD_LVDS_DCLK_BUFG
    SLICE_X93Y100        LUT1 (Prop_lut1_I0_O)        0.035     7.432 r  xpm_cdc_single_inst_i_1/O
                         net (fo=36, routed)          0.857     8.289    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X88Y20         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.152     8.136    
    SLICE_X88Y20         FDPE (Remov_fdpe_C_PRE)     -0.088     8.048    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -8.048    
                         arrival time                           8.222    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (falling edge-triggered cell FDPE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        1.236ns  (logic 0.112ns (9.059%)  route 1.124ns (90.941%))
  Logic Levels:           0  
  Clock Path Skew:        1.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns = ( 8.289 - 5.000 ) 
    Source Clock Delay      (SCD):    1.986ns = ( 6.986 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        0.676     6.986    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X88Y19         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y19         FDPE (Prop_fdpe_C_Q)         0.112     7.098 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           1.124     8.222    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X88Y20         FDPE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        0.935     7.397    iD_LVDS_DCLK_BUFG
    SLICE_X93Y100        LUT1 (Prop_lut1_I0_O)        0.035     7.432 r  xpm_cdc_single_inst_i_1/O
                         net (fo=36, routed)          0.857     8.289    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X88Y20         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.152     8.136    
    SLICE_X88Y20         FDPE (Remov_fdpe_C_PRE)     -0.088     8.048    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -8.048    
                         arrival time                           8.222    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (falling edge-triggered cell FDPE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.943ns  (logic 0.107ns (11.351%)  route 0.836ns (88.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 7.837 - 5.000 ) 
    Source Clock Delay      (SCD):    1.887ns = ( 6.887 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        0.577     6.887    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X96Y115        FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y115        FDPE (Prop_fdpe_C_Q)         0.107     6.994 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=49, routed)          0.836     7.829    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AS[0]
    SLICE_X98Y114        FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        0.935     7.397    iD_LVDS_DCLK_BUFG
    SLICE_X93Y100        LUT1 (Prop_lut1_I0_O)        0.035     7.432 r  xpm_cdc_single_inst_i_1/O
                         net (fo=36, routed)          0.405     7.837    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X98Y114        FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.152     7.685    
    SLICE_X98Y114        FDPE (Remov_fdpe_C_PRE)     -0.052     7.633    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -7.633    
                         arrival time                           7.829    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (falling edge-triggered cell FDPE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.943ns  (logic 0.107ns (11.351%)  route 0.836ns (88.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 7.837 - 5.000 ) 
    Source Clock Delay      (SCD):    1.887ns = ( 6.887 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        0.577     6.887    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X96Y115        FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y115        FDPE (Prop_fdpe_C_Q)         0.107     6.994 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=49, routed)          0.836     7.829    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AS[0]
    SLICE_X98Y114        FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        0.935     7.397    iD_LVDS_DCLK_BUFG
    SLICE_X93Y100        LUT1 (Prop_lut1_I0_O)        0.035     7.432 r  xpm_cdc_single_inst_i_1/O
                         net (fo=36, routed)          0.405     7.837    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X98Y114        FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.152     7.685    
    SLICE_X98Y114        FDPE (Remov_fdpe_C_PRE)     -0.052     7.633    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -7.633    
                         arrival time                           7.829    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (falling edge-triggered cell FDPE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.943ns  (logic 0.107ns (11.351%)  route 0.836ns (88.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 7.837 - 5.000 ) 
    Source Clock Delay      (SCD):    1.887ns = ( 6.887 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        0.577     6.887    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X96Y115        FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y115        FDPE (Prop_fdpe_C_Q)         0.107     6.994 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=49, routed)          0.836     7.829    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AS[0]
    SLICE_X98Y114        FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        0.935     7.397    iD_LVDS_DCLK_BUFG
    SLICE_X93Y100        LUT1 (Prop_lut1_I0_O)        0.035     7.432 r  xpm_cdc_single_inst_i_1/O
                         net (fo=36, routed)          0.405     7.837    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X98Y114        FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.152     7.685    
    SLICE_X98Y114        FDPE (Remov_fdpe_C_PRE)     -0.052     7.633    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -7.633    
                         arrival time                           7.829    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (falling edge-triggered cell FDPE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.943ns  (logic 0.107ns (11.351%)  route 0.836ns (88.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 7.837 - 5.000 ) 
    Source Clock Delay      (SCD):    1.887ns = ( 6.887 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        0.577     6.887    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X96Y115        FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y115        FDPE (Prop_fdpe_C_Q)         0.107     6.994 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=49, routed)          0.836     7.829    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AS[0]
    SLICE_X98Y114        FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        0.935     7.397    iD_LVDS_DCLK_BUFG
    SLICE_X93Y100        LUT1 (Prop_lut1_I0_O)        0.035     7.432 r  xpm_cdc_single_inst_i_1/O
                         net (fo=36, routed)          0.405     7.837    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X98Y114        FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.152     7.685    
    SLICE_X98Y114        FDPE (Remov_fdpe_C_PRE)     -0.052     7.633    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -7.633    
                         arrival time                           7.829    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (falling edge-triggered cell FDPE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        1.360ns  (logic 0.107ns (7.869%)  route 1.253ns (92.131%))
  Logic Levels:           0  
  Clock Path Skew:        1.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.365ns = ( 8.365 - 5.000 ) 
    Source Clock Delay      (SCD):    1.983ns = ( 6.983 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        0.673     6.983    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X93Y23         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y23         FDPE (Prop_fdpe_C_Q)         0.107     7.090 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=18, routed)          1.253     8.342    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X87Y28         FDPE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        0.935     7.397    iD_LVDS_DCLK_BUFG
    SLICE_X93Y100        LUT1 (Prop_lut1_I0_O)        0.035     7.432 r  xpm_cdc_single_inst_i_1/O
                         net (fo=36, routed)          0.933     8.365    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X87Y28         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.152     8.212    
    SLICE_X87Y28         FDPE (Remov_fdpe_C_PRE)     -0.072     8.140    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -8.140    
                         arrival time                           8.342    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (falling edge-triggered cell FDPE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        1.360ns  (logic 0.107ns (7.869%)  route 1.253ns (92.131%))
  Logic Levels:           0  
  Clock Path Skew:        1.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.365ns = ( 8.365 - 5.000 ) 
    Source Clock Delay      (SCD):    1.983ns = ( 6.983 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        0.673     6.983    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X93Y23         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y23         FDPE (Prop_fdpe_C_Q)         0.107     7.090 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=18, routed)          1.253     8.342    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X87Y28         FDPE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        0.935     7.397    iD_LVDS_DCLK_BUFG
    SLICE_X93Y100        LUT1 (Prop_lut1_I0_O)        0.035     7.432 r  xpm_cdc_single_inst_i_1/O
                         net (fo=36, routed)          0.933     8.365    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X87Y28         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.152     8.212    
    SLICE_X87Y28         FDPE (Remov_fdpe_C_PRE)     -0.072     8.140    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -8.140    
                         arrival time                           8.342    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 FC/Inst_spi_ctrl/tx_enable_d_reg/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            FC/Inst_spi_ctrl/tx_sreg_reg[1]_P/PRE
                            (removal check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.431ns  (logic 0.135ns (31.304%)  route 0.296ns (68.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 7.353 - 5.000 ) 
    Source Clock Delay      (SCD):    1.910ns = ( 6.910 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        0.600     6.910    FC/Inst_spi_ctrl/lopt
    SLICE_X67Y50         FDRE                                         r  FC/Inst_spi_ctrl/tx_enable_d_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.107     7.017 r  FC/Inst_spi_ctrl/tx_enable_d_reg/Q
                         net (fo=17, routed)          0.163     7.180    FC/Inst_spi_ctrl/tx_enable_d
    SLICE_X69Y49         LUT6 (Prop_lut6_I5_O)        0.028     7.208 f  FC/Inst_spi_ctrl/tx_sreg_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.133     7.341    FC/Inst_spi_ctrl/tx_sreg_reg[1]_LDC_i_1_n_0
    SLICE_X71Y49         FDPE                                         f  FC/Inst_spi_ctrl/tx_sreg_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        0.891     7.353    FC/Inst_spi_ctrl/lopt
    SLICE_X71Y49         FDPE                                         r  FC/Inst_spi_ctrl/tx_sreg_reg[1]_P/C  (IS_INVERTED)
                         clock pessimism             -0.180     7.173    
    SLICE_X71Y49         FDPE (Remov_fdpe_C_PRE)     -0.064     7.109    FC/Inst_spi_ctrl/tx_sreg_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -7.109    
                         arrival time                           7.341    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 FC/Inst_spi_ctrl/tx_data_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            FC/Inst_spi_ctrl/tx_sreg_reg[1]_C/CLR
                            (removal check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.465ns  (logic 0.151ns (32.440%)  route 0.314ns (67.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns = ( 7.354 - 5.000 ) 
    Source Clock Delay      (SCD):    1.910ns = ( 6.910 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        0.600     6.910    FC/Inst_spi_ctrl/lopt
    SLICE_X68Y50         FDRE                                         r  FC/Inst_spi_ctrl/tx_data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y50         FDRE (Prop_fdre_C_Q)         0.123     7.033 r  FC/Inst_spi_ctrl/tx_data_reg[1]/Q
                         net (fo=2, routed)           0.160     7.193    FC/Inst_spi_ctrl/tx_data[1]
    SLICE_X69Y49         LUT6 (Prop_lut6_I1_O)        0.028     7.221 f  FC/Inst_spi_ctrl/tx_sreg_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.154     7.375    FC/Inst_spi_ctrl/tx_sreg_reg[1]_LDC_i_2_n_0
    SLICE_X72Y49         FDCE                                         f  FC/Inst_spi_ctrl/tx_sreg_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6764, routed)        0.892     7.354    FC/Inst_spi_ctrl/lopt
    SLICE_X72Y49         FDCE                                         r  FC/Inst_spi_ctrl/tx_sreg_reg[1]_C/C  (IS_INVERTED)
                         clock pessimism             -0.180     7.174    
    SLICE_X72Y49         FDCE (Remov_fdce_C_CLR)     -0.044     7.130    FC/Inst_spi_ctrl/tx_sreg_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -7.130    
                         arrival time                           7.375    
  -------------------------------------------------------------------
                         slack                                  0.245    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_ftdi
  To Clock:  clk_ftdi

Setup :            0  Failing Endpoints,  Worst Slack        7.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.123ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.204ns (8.139%)  route 2.302ns (91.861%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.687ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.672     4.687    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X106Y18        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y18        FDRE (Prop_fdre_C_Q)         0.204     4.891 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         2.302     7.194    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X106Y37        FDCE                                         f  USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.542    14.317    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X106Y37        FDCE                                         r  USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.330    14.647    
                         clock uncertainty           -0.035    14.612    
    SLICE_X106Y37        FDCE (Recov_fdce_C_CLR)     -0.295    14.317    USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.317    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                  7.123    

Slack (MET) :             7.123ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.204ns (8.139%)  route 2.302ns (91.861%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.687ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.672     4.687    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X106Y18        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y18        FDRE (Prop_fdre_C_Q)         0.204     4.891 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         2.302     7.194    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X106Y37        FDCE                                         f  USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.542    14.317    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X106Y37        FDCE                                         r  USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.330    14.647    
                         clock uncertainty           -0.035    14.612    
    SLICE_X106Y37        FDCE (Recov_fdce_C_CLR)     -0.295    14.317    USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.317    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                  7.123    

Slack (MET) :             7.123ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.204ns (8.139%)  route 2.302ns (91.861%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.687ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.672     4.687    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X106Y18        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y18        FDRE (Prop_fdre_C_Q)         0.204     4.891 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         2.302     7.194    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X106Y37        FDCE                                         f  USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.542    14.317    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X106Y37        FDCE                                         r  USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.330    14.647    
                         clock uncertainty           -0.035    14.612    
    SLICE_X106Y37        FDCE (Recov_fdce_C_CLR)     -0.295    14.317    USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.317    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                  7.123    

Slack (MET) :             7.157ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.204ns (8.139%)  route 2.302ns (91.861%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.687ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.672     4.687    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X106Y18        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y18        FDRE (Prop_fdre_C_Q)         0.204     4.891 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         2.302     7.194    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X106Y37        FDPE                                         f  USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.542    14.317    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X106Y37        FDPE                                         r  USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.330    14.647    
                         clock uncertainty           -0.035    14.612    
    SLICE_X106Y37        FDPE (Recov_fdpe_C_PRE)     -0.261    14.351    USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.351    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                  7.157    

Slack (MET) :             8.772ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.259ns (27.043%)  route 0.699ns (72.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns = ( 14.248 - 10.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.611     4.626    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y20         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y20         FDPE (Prop_fdpe_C_Q)         0.259     4.885 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.699     5.584    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X82Y23         FDPE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.473    14.248    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X82Y23         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.330    14.578    
                         clock uncertainty           -0.035    14.543    
    SLICE_X82Y23         FDPE (Recov_fdpe_C_PRE)     -0.187    14.356    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         14.356    
                         arrival time                          -5.584    
  -------------------------------------------------------------------
                         slack                                  8.772    

Slack (MET) :             8.772ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg/PRE
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.259ns (27.043%)  route 0.699ns (72.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns = ( 14.248 - 10.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.611     4.626    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y20         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y20         FDPE (Prop_fdpe_C_Q)         0.259     4.885 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.699     5.584    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/AR[0]
    SLICE_X82Y23         FDPE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.473    14.248    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/rd_clk
    SLICE_X82Y23         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg/C
                         clock pessimism              0.330    14.578    
                         clock uncertainty           -0.035    14.543    
    SLICE_X82Y23         FDPE (Recov_fdpe_C_PRE)     -0.187    14.356    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg
  -------------------------------------------------------------------
                         required time                         14.356    
                         arrival time                          -5.584    
  -------------------------------------------------------------------
                         slack                                  8.772    

Slack (MET) :             8.805ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.259ns (27.043%)  route 0.699ns (72.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns = ( 14.248 - 10.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.611     4.626    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y20         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y20         FDPE (Prop_fdpe_C_Q)         0.259     4.885 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.699     5.584    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X82Y23         FDPE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.473    14.248    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X82Y23         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.330    14.578    
                         clock uncertainty           -0.035    14.543    
    SLICE_X82Y23         FDPE (Recov_fdpe_C_PRE)     -0.154    14.389    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         14.389    
                         arrival time                          -5.584    
  -------------------------------------------------------------------
                         slack                                  8.805    

Slack (MET) :             8.836ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.223ns (25.601%)  route 0.648ns (74.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.251ns = ( 14.251 - 10.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.612     4.627    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X93Y22         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y22         FDPE (Prop_fdpe_C_Q)         0.223     4.850 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          0.648     5.498    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X89Y25         FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.476    14.251    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X89Y25         FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.330    14.581    
                         clock uncertainty           -0.035    14.546    
    SLICE_X89Y25         FDCE (Recov_fdce_C_CLR)     -0.212    14.334    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.334    
                         arrival time                          -5.498    
  -------------------------------------------------------------------
                         slack                                  8.836    

Slack (MET) :             8.894ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.223ns (25.601%)  route 0.648ns (74.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.251ns = ( 14.251 - 10.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.612     4.627    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X93Y22         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y22         FDPE (Prop_fdpe_C_Q)         0.223     4.850 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          0.648     5.498    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X88Y25         FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.476    14.251    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X88Y25         FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.330    14.581    
                         clock uncertainty           -0.035    14.546    
    SLICE_X88Y25         FDCE (Recov_fdce_C_CLR)     -0.154    14.392    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                          -5.498    
  -------------------------------------------------------------------
                         slack                                  8.894    

Slack (MET) :             8.894ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.223ns (25.601%)  route 0.648ns (74.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.251ns = ( 14.251 - 10.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.612     4.627    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X93Y22         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y22         FDPE (Prop_fdpe_C_Q)         0.223     4.850 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          0.648     5.498    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X88Y25         FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.476    14.251    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X88Y25         FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.330    14.581    
                         clock uncertainty           -0.035    14.546    
    SLICE_X88Y25         FDCE (Recov_fdce_C_CLR)     -0.154    14.392    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                          -5.498    
  -------------------------------------------------------------------
                         slack                                  8.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.107ns (52.703%)  route 0.096ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.675     1.921    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X92Y21         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y21         FDPE (Prop_fdpe_C_Q)         0.107     2.028 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.096     2.124    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X92Y22         FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.912     2.397    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y22         FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.465     1.932    
    SLICE_X92Y22         FDCE (Remov_fdce_C_CLR)     -0.086     1.846    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.107ns (52.703%)  route 0.096ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.675     1.921    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X92Y21         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y21         FDPE (Prop_fdpe_C_Q)         0.107     2.028 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.096     2.124    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X92Y22         FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.912     2.397    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y22         FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.465     1.932    
    SLICE_X92Y22         FDCE (Remov_fdce_C_CLR)     -0.086     1.846    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.107ns (52.703%)  route 0.096ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.675     1.921    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X92Y21         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y21         FDPE (Prop_fdpe_C_Q)         0.107     2.028 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.096     2.124    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X92Y22         FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.912     2.397    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y22         FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.465     1.932    
    SLICE_X92Y22         FDCE (Remov_fdce_C_CLR)     -0.086     1.846    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.107ns (52.703%)  route 0.096ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.675     1.921    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X92Y21         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y21         FDPE (Prop_fdpe_C_Q)         0.107     2.028 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.096     2.124    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X92Y22         FDPE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.912     2.397    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y22         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.465     1.932    
    SLICE_X92Y22         FDPE (Remov_fdpe_C_PRE)     -0.088     1.844    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.107ns (52.703%)  route 0.096ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.675     1.921    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X92Y21         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y21         FDPE (Prop_fdpe_C_Q)         0.107     2.028 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.096     2.124    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X93Y22         FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.912     2.397    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X93Y22         FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.465     1.932    
    SLICE_X93Y22         FDCE (Remov_fdce_C_CLR)     -0.105     1.827    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.107ns (52.703%)  route 0.096ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.675     1.921    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X92Y21         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y21         FDPE (Prop_fdpe_C_Q)         0.107     2.028 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.096     2.124    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X93Y22         FDPE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.912     2.397    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X93Y22         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.465     1.932    
    SLICE_X93Y22         FDPE (Remov_fdpe_C_PRE)     -0.108     1.824    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.107ns (52.703%)  route 0.096ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.675     1.921    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X92Y21         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y21         FDPE (Prop_fdpe_C_Q)         0.107     2.028 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.096     2.124    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X93Y22         FDPE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.912     2.397    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X93Y22         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.465     1.932    
    SLICE_X93Y22         FDPE (Remov_fdpe_C_PRE)     -0.108     1.824    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.107ns (52.703%)  route 0.096ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.675     1.921    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X92Y21         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y21         FDPE (Prop_fdpe_C_Q)         0.107     2.028 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.096     2.124    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X93Y22         FDPE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.912     2.397    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X93Y22         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.465     1.932    
    SLICE_X93Y22         FDPE (Remov_fdpe_C_PRE)     -0.108     1.824    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.107ns (52.703%)  route 0.096ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.675     1.921    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X92Y21         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y21         FDPE (Prop_fdpe_C_Q)         0.107     2.028 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.096     2.124    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X93Y22         FDPE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.912     2.397    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X93Y22         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.465     1.932    
    SLICE_X93Y22         FDPE (Remov_fdpe_C_PRE)     -0.108     1.824    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.091ns (35.690%)  route 0.164ns (64.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.674     1.920    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X93Y22         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y22         FDPE (Prop_fdpe_C_Q)         0.091     2.011 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.164     2.175    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/out
    SLICE_X88Y22         FDPE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.910     2.395    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X88Y22         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism             -0.447     1.948    
    SLICE_X88Y22         FDPE (Remov_fdpe_C_PRE)     -0.090     1.858    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.317    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.744ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.462ns  (logic 0.310ns (4.154%)  route 7.152ns (95.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 46.337 - 40.000 ) 
    Source Clock Delay      (SCD):    3.965ns = ( 33.965 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.285    33.965    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y101        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.259    34.224 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          3.684    37.907    CDCE0/CK_CONFIG_DONE
    SLICE_X92Y108        LUT1 (Prop_lut1_I0_O)        0.051    37.958 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          3.468    41.427    adcs/ADCreset
    SLICE_X94Y109        FDCE                                         f  adcs/aaprog.SMID_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.150    46.337    adcs/dcm_ref_n_2
    SLICE_X94Y109        FDCE                                         r  adcs/aaprog.SMID_reg[16]/C
                         clock pessimism              0.232    46.570    
                         clock uncertainty           -0.154    46.416    
    SLICE_X94Y109        FDCE (Recov_fdce_C_CLR)     -0.245    46.171    adcs/aaprog.SMID_reg[16]
  -------------------------------------------------------------------
                         required time                         46.171    
                         arrival time                         -41.427    
  -------------------------------------------------------------------
                         slack                                  4.744    

Slack (MET) :             4.744ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.462ns  (logic 0.310ns (4.154%)  route 7.152ns (95.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 46.337 - 40.000 ) 
    Source Clock Delay      (SCD):    3.965ns = ( 33.965 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.285    33.965    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y101        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.259    34.224 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          3.684    37.907    CDCE0/CK_CONFIG_DONE
    SLICE_X92Y108        LUT1 (Prop_lut1_I0_O)        0.051    37.958 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          3.468    41.427    adcs/ADCreset
    SLICE_X94Y109        FDCE                                         f  adcs/aaprog.SMID_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.150    46.337    adcs/dcm_ref_n_2
    SLICE_X94Y109        FDCE                                         r  adcs/aaprog.SMID_reg[17]/C
                         clock pessimism              0.232    46.570    
                         clock uncertainty           -0.154    46.416    
    SLICE_X94Y109        FDCE (Recov_fdce_C_CLR)     -0.245    46.171    adcs/aaprog.SMID_reg[17]
  -------------------------------------------------------------------
                         required time                         46.171    
                         arrival time                         -41.427    
  -------------------------------------------------------------------
                         slack                                  4.744    

Slack (MET) :             4.744ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.462ns  (logic 0.310ns (4.154%)  route 7.152ns (95.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 46.337 - 40.000 ) 
    Source Clock Delay      (SCD):    3.965ns = ( 33.965 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.285    33.965    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y101        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.259    34.224 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          3.684    37.907    CDCE0/CK_CONFIG_DONE
    SLICE_X92Y108        LUT1 (Prop_lut1_I0_O)        0.051    37.958 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          3.468    41.427    adcs/ADCreset
    SLICE_X94Y109        FDCE                                         f  adcs/aaprog.SMID_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.150    46.337    adcs/dcm_ref_n_2
    SLICE_X94Y109        FDCE                                         r  adcs/aaprog.SMID_reg[18]/C
                         clock pessimism              0.232    46.570    
                         clock uncertainty           -0.154    46.416    
    SLICE_X94Y109        FDCE (Recov_fdce_C_CLR)     -0.245    46.171    adcs/aaprog.SMID_reg[18]
  -------------------------------------------------------------------
                         required time                         46.171    
                         arrival time                         -41.427    
  -------------------------------------------------------------------
                         slack                                  4.744    

Slack (MET) :             4.744ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.462ns  (logic 0.310ns (4.154%)  route 7.152ns (95.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 46.337 - 40.000 ) 
    Source Clock Delay      (SCD):    3.965ns = ( 33.965 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.285    33.965    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y101        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.259    34.224 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          3.684    37.907    CDCE0/CK_CONFIG_DONE
    SLICE_X92Y108        LUT1 (Prop_lut1_I0_O)        0.051    37.958 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          3.468    41.427    adcs/ADCreset
    SLICE_X94Y109        FDCE                                         f  adcs/aaprog.SMID_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.150    46.337    adcs/dcm_ref_n_2
    SLICE_X94Y109        FDCE                                         r  adcs/aaprog.SMID_reg[19]/C
                         clock pessimism              0.232    46.570    
                         clock uncertainty           -0.154    46.416    
    SLICE_X94Y109        FDCE (Recov_fdce_C_CLR)     -0.245    46.171    adcs/aaprog.SMID_reg[19]
  -------------------------------------------------------------------
                         required time                         46.171    
                         arrival time                         -41.427    
  -------------------------------------------------------------------
                         slack                                  4.744    

Slack (MET) :             4.745ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.start_delay_reg/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.402ns  (logic 0.310ns (4.188%)  route 7.092ns (95.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 46.336 - 40.000 ) 
    Source Clock Delay      (SCD):    3.965ns = ( 33.965 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.285    33.965    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y101        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.259    34.224 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          3.684    37.907    CDCE0/CK_CONFIG_DONE
    SLICE_X92Y108        LUT1 (Prop_lut1_I0_O)        0.051    37.958 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          3.408    41.366    adcs/ADCreset
    SLICE_X96Y113        FDCE                                         f  adcs/aaprog.start_delay_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.149    46.336    adcs/dcm_ref_n_2
    SLICE_X96Y113        FDCE                                         r  adcs/aaprog.start_delay_reg/C
                         clock pessimism              0.232    46.569    
                         clock uncertainty           -0.154    46.415    
    SLICE_X96Y113        FDCE (Recov_fdce_C_CLR)     -0.303    46.112    adcs/aaprog.start_delay_reg
  -------------------------------------------------------------------
                         required time                         46.112    
                         arrival time                         -41.366    
  -------------------------------------------------------------------
                         slack                                  4.745    

Slack (MET) :             4.747ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.reset_sm_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.400ns  (logic 0.310ns (4.189%)  route 7.090ns (95.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 46.336 - 40.000 ) 
    Source Clock Delay      (SCD):    3.965ns = ( 33.965 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.285    33.965    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y101        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.259    34.224 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          3.684    37.907    CDCE0/CK_CONFIG_DONE
    SLICE_X92Y108        LUT1 (Prop_lut1_I0_O)        0.051    37.958 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          3.406    41.364    adcs/ADCreset
    SLICE_X97Y113        FDCE                                         f  adcs/aaprog.reset_sm_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.149    46.336    adcs/dcm_ref_n_2
    SLICE_X97Y113        FDCE                                         r  adcs/aaprog.reset_sm_reg[0]/C
                         clock pessimism              0.232    46.569    
                         clock uncertainty           -0.154    46.415    
    SLICE_X97Y113        FDCE (Recov_fdce_C_CLR)     -0.303    46.112    adcs/aaprog.reset_sm_reg[0]
  -------------------------------------------------------------------
                         required time                         46.112    
                         arrival time                         -41.364    
  -------------------------------------------------------------------
                         slack                                  4.747    

Slack (MET) :             4.747ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.reset_sm_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.400ns  (logic 0.310ns (4.189%)  route 7.090ns (95.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 46.336 - 40.000 ) 
    Source Clock Delay      (SCD):    3.965ns = ( 33.965 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.285    33.965    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y101        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.259    34.224 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          3.684    37.907    CDCE0/CK_CONFIG_DONE
    SLICE_X92Y108        LUT1 (Prop_lut1_I0_O)        0.051    37.958 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          3.406    41.364    adcs/ADCreset
    SLICE_X97Y113        FDCE                                         f  adcs/aaprog.reset_sm_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.149    46.336    adcs/dcm_ref_n_2
    SLICE_X97Y113        FDCE                                         r  adcs/aaprog.reset_sm_reg[3]/C
                         clock pessimism              0.232    46.569    
                         clock uncertainty           -0.154    46.415    
    SLICE_X97Y113        FDCE (Recov_fdce_C_CLR)     -0.303    46.112    adcs/aaprog.reset_sm_reg[3]
  -------------------------------------------------------------------
                         required time                         46.112    
                         arrival time                         -41.364    
  -------------------------------------------------------------------
                         slack                                  4.747    

Slack (MET) :             4.759ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMADC_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.390ns  (logic 0.310ns (4.195%)  route 7.080ns (95.805%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 46.338 - 40.000 ) 
    Source Clock Delay      (SCD):    3.965ns = ( 33.965 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.285    33.965    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y101        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.259    34.224 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          3.684    37.907    CDCE0/CK_CONFIG_DONE
    SLICE_X92Y108        LUT1 (Prop_lut1_I0_O)        0.051    37.958 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          3.397    41.355    adcs/ADCreset
    SLICE_X93Y106        FDCE                                         f  adcs/aaprog.SMADC_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.151    46.338    adcs/dcm_ref_n_2
    SLICE_X93Y106        FDCE                                         r  adcs/aaprog.SMADC_reg[0]/C
                         clock pessimism              0.232    46.571    
                         clock uncertainty           -0.154    46.417    
    SLICE_X93Y106        FDCE (Recov_fdce_C_CLR)     -0.303    46.114    adcs/aaprog.SMADC_reg[0]
  -------------------------------------------------------------------
                         required time                         46.114    
                         arrival time                         -41.355    
  -------------------------------------------------------------------
                         slack                                  4.759    

Slack (MET) :             4.759ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMADC_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.390ns  (logic 0.310ns (4.195%)  route 7.080ns (95.805%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 46.338 - 40.000 ) 
    Source Clock Delay      (SCD):    3.965ns = ( 33.965 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.285    33.965    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y101        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.259    34.224 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          3.684    37.907    CDCE0/CK_CONFIG_DONE
    SLICE_X92Y108        LUT1 (Prop_lut1_I0_O)        0.051    37.958 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          3.397    41.355    adcs/ADCreset
    SLICE_X93Y106        FDCE                                         f  adcs/aaprog.SMADC_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.151    46.338    adcs/dcm_ref_n_2
    SLICE_X93Y106        FDCE                                         r  adcs/aaprog.SMADC_reg[2]/C
                         clock pessimism              0.232    46.571    
                         clock uncertainty           -0.154    46.417    
    SLICE_X93Y106        FDCE (Recov_fdce_C_CLR)     -0.303    46.114    adcs/aaprog.SMADC_reg[2]
  -------------------------------------------------------------------
                         required time                         46.114    
                         arrival time                         -41.355    
  -------------------------------------------------------------------
                         slack                                  4.759    

Slack (MET) :             4.828ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.380ns  (logic 0.310ns (4.200%)  route 7.070ns (95.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.339ns = ( 46.339 - 40.000 ) 
    Source Clock Delay      (SCD):    3.965ns = ( 33.965 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.285    33.965    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y101        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.259    34.224 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          3.684    37.907    CDCE0/CK_CONFIG_DONE
    SLICE_X92Y108        LUT1 (Prop_lut1_I0_O)        0.051    37.958 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          3.387    41.345    adcs/ADCreset
    SLICE_X94Y105        FDCE                                         f  adcs/aaprog.SMID_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.152    46.339    adcs/dcm_ref_n_2
    SLICE_X94Y105        FDCE                                         r  adcs/aaprog.SMID_reg[0]/C
                         clock pessimism              0.232    46.572    
                         clock uncertainty           -0.154    46.418    
    SLICE_X94Y105        FDCE (Recov_fdce_C_CLR)     -0.245    46.173    adcs/aaprog.SMID_reg[0]
  -------------------------------------------------------------------
                         required time                         46.173    
                         arrival time                         -41.345    
  -------------------------------------------------------------------
                         slack                                  4.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.073ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[12]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.145ns (3.773%)  route 3.698ns (96.227%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.582     1.644    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y101        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.118     1.762 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          2.106     3.868    CDCE0/CK_CONFIG_DONE
    SLICE_X92Y108        LUT1 (Prop_lut1_I0_O)        0.027     3.895 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.593     5.487    adcs/ADCreset
    SLICE_X94Y108        FDCE                                         f  adcs/aaprog.SMID_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.780     3.588    adcs/dcm_ref_n_2
    SLICE_X94Y108        FDCE                                         r  adcs/aaprog.SMID_reg[12]/C
                         clock pessimism             -0.237     3.350    
                         clock uncertainty            0.154     3.504    
    SLICE_X94Y108        FDCE (Remov_fdce_C_CLR)     -0.090     3.414    adcs/aaprog.SMID_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.414    
                         arrival time                           5.487    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.073ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[13]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.145ns (3.773%)  route 3.698ns (96.227%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.582     1.644    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y101        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.118     1.762 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          2.106     3.868    CDCE0/CK_CONFIG_DONE
    SLICE_X92Y108        LUT1 (Prop_lut1_I0_O)        0.027     3.895 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.593     5.487    adcs/ADCreset
    SLICE_X94Y108        FDCE                                         f  adcs/aaprog.SMID_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.780     3.588    adcs/dcm_ref_n_2
    SLICE_X94Y108        FDCE                                         r  adcs/aaprog.SMID_reg[13]/C
                         clock pessimism             -0.237     3.350    
                         clock uncertainty            0.154     3.504    
    SLICE_X94Y108        FDCE (Remov_fdce_C_CLR)     -0.090     3.414    adcs/aaprog.SMID_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.414    
                         arrival time                           5.487    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.073ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[14]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.145ns (3.773%)  route 3.698ns (96.227%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.582     1.644    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y101        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.118     1.762 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          2.106     3.868    CDCE0/CK_CONFIG_DONE
    SLICE_X92Y108        LUT1 (Prop_lut1_I0_O)        0.027     3.895 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.593     5.487    adcs/ADCreset
    SLICE_X94Y108        FDCE                                         f  adcs/aaprog.SMID_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.780     3.588    adcs/dcm_ref_n_2
    SLICE_X94Y108        FDCE                                         r  adcs/aaprog.SMID_reg[14]/C
                         clock pessimism             -0.237     3.350    
                         clock uncertainty            0.154     3.504    
    SLICE_X94Y108        FDCE (Remov_fdce_C_CLR)     -0.090     3.414    adcs/aaprog.SMID_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.414    
                         arrival time                           5.487    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.073ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[15]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.145ns (3.773%)  route 3.698ns (96.227%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.582     1.644    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y101        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.118     1.762 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          2.106     3.868    CDCE0/CK_CONFIG_DONE
    SLICE_X92Y108        LUT1 (Prop_lut1_I0_O)        0.027     3.895 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.593     5.487    adcs/ADCreset
    SLICE_X94Y108        FDCE                                         f  adcs/aaprog.SMID_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.780     3.588    adcs/dcm_ref_n_2
    SLICE_X94Y108        FDCE                                         r  adcs/aaprog.SMID_reg[15]/C
                         clock pessimism             -0.237     3.350    
                         clock uncertainty            0.154     3.504    
    SLICE_X94Y108        FDCE (Remov_fdce_C_CLR)     -0.090     3.414    adcs/aaprog.SMID_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.414    
                         arrival time                           5.487    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.080ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[28]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.145ns (3.769%)  route 3.702ns (96.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.585ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.582     1.644    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y101        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.118     1.762 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          2.106     3.868    CDCE0/CK_CONFIG_DONE
    SLICE_X92Y108        LUT1 (Prop_lut1_I0_O)        0.027     3.895 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.597     5.491    adcs/ADCreset
    SLICE_X94Y112        FDCE                                         f  adcs/aaprog.SMID_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.777     3.585    adcs/dcm_ref_n_2
    SLICE_X94Y112        FDCE                                         r  adcs/aaprog.SMID_reg[28]/C
                         clock pessimism             -0.237     3.347    
                         clock uncertainty            0.154     3.501    
    SLICE_X94Y112        FDCE (Remov_fdce_C_CLR)     -0.090     3.411    adcs/aaprog.SMID_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.411    
                         arrival time                           5.491    
  -------------------------------------------------------------------
                         slack                                  2.080    

Slack (MET) :             2.080ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[29]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.145ns (3.769%)  route 3.702ns (96.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.585ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.582     1.644    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y101        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.118     1.762 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          2.106     3.868    CDCE0/CK_CONFIG_DONE
    SLICE_X92Y108        LUT1 (Prop_lut1_I0_O)        0.027     3.895 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.597     5.491    adcs/ADCreset
    SLICE_X94Y112        FDCE                                         f  adcs/aaprog.SMID_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.777     3.585    adcs/dcm_ref_n_2
    SLICE_X94Y112        FDCE                                         r  adcs/aaprog.SMID_reg[29]/C
                         clock pessimism             -0.237     3.347    
                         clock uncertainty            0.154     3.501    
    SLICE_X94Y112        FDCE (Remov_fdce_C_CLR)     -0.090     3.411    adcs/aaprog.SMID_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.411    
                         arrival time                           5.491    
  -------------------------------------------------------------------
                         slack                                  2.080    

Slack (MET) :             2.080ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[30]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.145ns (3.769%)  route 3.702ns (96.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.585ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.582     1.644    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y101        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.118     1.762 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          2.106     3.868    CDCE0/CK_CONFIG_DONE
    SLICE_X92Y108        LUT1 (Prop_lut1_I0_O)        0.027     3.895 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.597     5.491    adcs/ADCreset
    SLICE_X94Y112        FDCE                                         f  adcs/aaprog.SMID_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.777     3.585    adcs/dcm_ref_n_2
    SLICE_X94Y112        FDCE                                         r  adcs/aaprog.SMID_reg[30]/C
                         clock pessimism             -0.237     3.347    
                         clock uncertainty            0.154     3.501    
    SLICE_X94Y112        FDCE (Remov_fdce_C_CLR)     -0.090     3.411    adcs/aaprog.SMID_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.411    
                         arrival time                           5.491    
  -------------------------------------------------------------------
                         slack                                  2.080    

Slack (MET) :             2.080ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[31]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.145ns (3.769%)  route 3.702ns (96.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.585ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.582     1.644    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y101        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.118     1.762 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          2.106     3.868    CDCE0/CK_CONFIG_DONE
    SLICE_X92Y108        LUT1 (Prop_lut1_I0_O)        0.027     3.895 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.597     5.491    adcs/ADCreset
    SLICE_X94Y112        FDCE                                         f  adcs/aaprog.SMID_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.777     3.585    adcs/dcm_ref_n_2
    SLICE_X94Y112        FDCE                                         r  adcs/aaprog.SMID_reg[31]/C
                         clock pessimism             -0.237     3.347    
                         clock uncertainty            0.154     3.501    
    SLICE_X94Y112        FDCE (Remov_fdce_C_CLR)     -0.090     3.411    adcs/aaprog.SMID_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.411    
                         arrival time                           5.491    
  -------------------------------------------------------------------
                         slack                                  2.080    

Slack (MET) :             2.082ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[24]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 0.145ns (3.765%)  route 3.706ns (96.235%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.587ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.582     1.644    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y101        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.118     1.762 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          2.106     3.868    CDCE0/CK_CONFIG_DONE
    SLICE_X92Y108        LUT1 (Prop_lut1_I0_O)        0.027     3.895 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.600     5.495    adcs/ADCreset
    SLICE_X94Y111        FDCE                                         f  adcs/aaprog.SMID_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.779     3.587    adcs/dcm_ref_n_2
    SLICE_X94Y111        FDCE                                         r  adcs/aaprog.SMID_reg[24]/C
                         clock pessimism             -0.237     3.349    
                         clock uncertainty            0.154     3.503    
    SLICE_X94Y111        FDCE (Remov_fdce_C_CLR)     -0.090     3.413    adcs/aaprog.SMID_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.413    
                         arrival time                           5.495    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.082ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[25]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 0.145ns (3.765%)  route 3.706ns (96.235%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.587ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.582     1.644    CDCE0/clk_100_IBUF_BUFG
    SLICE_X98Y101        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.118     1.762 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=29, routed)          2.106     3.868    CDCE0/CK_CONFIG_DONE
    SLICE_X92Y108        LUT1 (Prop_lut1_I0_O)        0.027     3.895 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.600     5.495    adcs/ADCreset
    SLICE_X94Y111        FDCE                                         f  adcs/aaprog.SMID_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.779     3.587    adcs/dcm_ref_n_2
    SLICE_X94Y111        FDCE                                         r  adcs/aaprog.SMID_reg[25]/C
                         clock pessimism             -0.237     3.349    
                         clock uncertainty            0.154     3.503    
    SLICE_X94Y111        FDCE (Remov_fdce_C_CLR)     -0.090     3.413    adcs/aaprog.SMID_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.413    
                         arrival time                           5.495    
  -------------------------------------------------------------------
                         slack                                  2.082    





