Analysis & Synthesis report for ethernet_test
Tue Apr 16 22:36:24 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for udp_icache:udp_icache_inst0|altsyncram:altsyncram_component|altsyncram_1ur1:auto_generated
 16. Parameter Settings for User Entity Instance: udp:udp_inst|ipsend:b2v_inst
 17. Parameter Settings for User Entity Instance: udp:udp_inst|iprecieve:b2v_inst8
 18. Parameter Settings for User Entity Instance: udp_icache:udp_icache_inst0|altsyncram:altsyncram_component
 19. altsyncram Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "udp:udp_inst|iprecieve:b2v_inst8"
 21. Port Connectivity Checks: "udp:udp_inst|crc:b2v_inst4"
 22. Port Connectivity Checks: "udp:udp_inst|ipsend:b2v_inst"
 23. Port Connectivity Checks: "udp:udp_inst"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Apr 16 22:36:24 2019           ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                      ; ethernet_test                                   ;
; Top-level Entity Name              ; ethernet                                        ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 807                                             ;
;     Total combinational functions  ; 618                                             ;
;     Dedicated logic registers      ; 386                                             ;
; Total registers                    ; 386                                             ;
; Total pins                         ; 48                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 16,384                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; ethernet           ; ethernet_test      ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Maximum processors allowed for parallel compilation                        ; All                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; rtl/udp_cmd.vh                   ; yes             ; User Unspecified File        ; E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/udp_cmd.vh               ;         ;
; rtl/cache/udp_icache.v           ; yes             ; User Wizard-Generated File   ; E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/cache/udp_icache.v       ;         ;
; rtl/iprecieve.v                  ; yes             ; User Verilog HDL File        ; E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/iprecieve.v              ;         ;
; rtl/udp.v                        ; yes             ; User Verilog HDL File        ; E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/udp.v                    ;         ;
; rtl/ipsend.v                     ; yes             ; User Verilog HDL File        ; E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v                 ;         ;
; rtl/ethernet.v                   ; yes             ; User Verilog HDL File        ; E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ethernet.v               ;         ;
; rtl/crc.v                        ; yes             ; User Verilog HDL File        ; E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/crc.v                    ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/aglobal171.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_1ur1.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/db/altsyncram_1ur1.tdf       ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 807         ;
;                                             ;             ;
; Total combinational functions               ; 618         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 291         ;
;     -- 3 input functions                    ; 115         ;
;     -- <=2 input functions                  ; 212         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 458         ;
;     -- arithmetic mode                      ; 160         ;
;                                             ;             ;
; Total registers                             ; 386         ;
;     -- Dedicated logic registers            ; 386         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 48          ;
; Total memory bits                           ; 16384       ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; E_RXC~input ;
; Maximum fan-out                             ; 262         ;
; Total fan-out                               ; 4004        ;
; Average fan-out                             ; 3.54        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                          ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                  ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |ethernet                                 ; 618 (34)            ; 386 (22)                  ; 16384       ; 0            ; 0       ; 0         ; 48   ; 0            ; |ethernet                                                                                            ; ethernet        ; work         ;
;    |udp:udp_inst|                         ; 583 (0)             ; 363 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|udp:udp_inst                                                                               ; udp             ; work         ;
;       |crc:b2v_inst4|                     ; 36 (36)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|udp:udp_inst|crc:b2v_inst4                                                                 ; crc             ; work         ;
;       |iprecieve:b2v_inst8|               ; 116 (116)           ; 207 (207)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|udp:udp_inst|iprecieve:b2v_inst8                                                           ; iprecieve       ; work         ;
;       |ipsend:b2v_inst|                   ; 431 (431)           ; 124 (124)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|udp:udp_inst|ipsend:b2v_inst                                                               ; ipsend          ; work         ;
;    |udp_icache:udp_icache_inst0|          ; 1 (0)               ; 1 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|udp_icache:udp_icache_inst0                                                                ; udp_icache      ; work         ;
;       |altsyncram:altsyncram_component|   ; 1 (0)               ; 1 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|udp_icache:udp_icache_inst0|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_1ur1:auto_generated| ; 1 (1)               ; 1 (1)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|udp_icache:udp_icache_inst0|altsyncram:altsyncram_component|altsyncram_1ur1:auto_generated ; altsyncram_1ur1 ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; udp_icache:udp_icache_inst0|altsyncram:altsyncram_component|altsyncram_1ur1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None ;
+-------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                          ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                       ; IP Include File        ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+------------------------+
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |ethernet|udp_icache:udp_icache_inst0 ; rtl/cache/udp_icache.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                            ;
+---------------------------------------------------+-----------------------------------------------------------+
; Register name                                     ; Reason for Removal                                        ;
+---------------------------------------------------+-----------------------------------------------------------+
; udp:udp_inst|ipsend:b2v_inst|mema[1][15]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[1][14]          ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[1][13]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[1][12]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[1][11]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[1][10]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[1][9]           ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[1][8]           ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[1][7]           ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[1][6]           ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[1][5]           ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[1][4]           ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[1][3]           ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[1][2]           ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[1][1]           ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[1][0]           ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[0][31]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[0][30]          ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[0][29]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[0][28]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[0][27]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[0][26]          ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[0][25]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[0][24]          ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[0][23]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[0][22]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[0][21]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[0][20]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[0][19]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[0][18]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[0][17]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[0][16]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[0][15]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[0][14]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[0][13]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[0][12]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[0][11]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[0][10]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[0][9]           ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[0][8]           ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[0][7]           ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[0][6]           ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[0][5]           ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[0][4]           ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[0][3]           ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[0][2]           ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[0][1]           ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[0][0]           ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[2][16]          ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[2][17]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[2][18]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[2][19]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[2][20]          ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[2][21]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[2][22]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[2][23]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[2][24]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[2][25]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[2][26]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[2][27]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[2][28]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[2][29]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[2][30]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[2][31]          ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[3][0]           ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[3][1]           ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[3][2]           ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[3][3]           ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[3][4]           ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[3][5]           ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[3][6]           ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[3][7]           ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[3][8]           ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[3][9]           ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[3][10]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[3][11]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[3][12]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[3][13]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[3][14]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[3][15]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[3][16]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[3][17]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[3][18]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[3][19]          ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[3][20]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[3][21]          ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[3][22]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[3][23]          ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[3][24]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[3][25]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[3][26]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[3][27]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[3][28]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[3][29]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[3][30]          ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[3][31]          ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[4][0]           ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[4][1]           ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[4][2]           ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[4][3]           ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[4][4]           ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[4][5]           ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[4][6]           ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[4][7]           ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[4][8]           ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[4][9]           ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[4][10]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[4][11]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[4][12]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[4][13]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[4][14]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[4][15]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[4][16]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[4][17]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[4][18]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[4][19]          ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[4][20]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[4][21]          ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[4][22]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[4][23]          ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[4][24]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[4][25]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[4][26]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[4][27]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[4][28]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[4][29]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[4][30]          ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[4][31]          ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[5][0]           ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[5][1]           ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[5][2]           ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[5][3]           ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[5][4]           ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[5][5]           ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[5][6]           ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[5][7]           ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[5][8]           ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[5][9]           ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[5][10]          ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[5][11]          ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[5][12]          ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[5][13]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[5][14]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[5][15]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[5][16]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[5][17]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[5][18]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[5][19]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[5][20]          ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[5][21]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[5][22]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[5][23]          ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[5][24]          ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[5][25]          ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[5][26]          ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[5][27]          ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[5][28]          ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[5][29]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[5][30]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[5][31]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[6][0]           ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[6][1]           ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[6][2]           ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[6][3]           ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[6][4]           ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[6][5]           ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[6][6]           ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[6][7]           ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[6][8]           ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[6][9]           ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[6][10]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[6][11]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[6][12]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[6][13]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[6][14]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[6][15]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[6][16]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[6][17]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[6][18]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[6][19]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[6][20]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[6][21]          ; Stuck at VCC due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[6][22]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[6][23]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[6][24]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[6][25]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[6][26]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[6][27]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[6][28]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[6][29]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[6][30]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|mema[6][31]          ; Stuck at GND due to stuck port data_in                    ;
; udp:udp_inst|ipsend:b2v_inst|check_buffer[20..31] ; Merged with udp:udp_inst|ipsend:b2v_inst|check_buffer[19] ;
; udp:udp_inst|ipsend:b2v_inst|check_buffer[19]     ; Stuck at GND due to stuck port data_in                    ;
; Total Number of Removed Registers = 205           ;                                                           ;
+---------------------------------------------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                          ;
+------------------------------------------+---------------------------+-----------------------------------------------+
; Register name                            ; Reason for Removal        ; Registers Removed due to This Register        ;
+------------------------------------------+---------------------------+-----------------------------------------------+
; udp:udp_inst|ipsend:b2v_inst|mema[3][16] ; Stuck at GND              ; udp:udp_inst|ipsend:b2v_inst|check_buffer[19] ;
;                                          ; due to stuck port data_in ;                                               ;
+------------------------------------------+---------------------------+-----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 386   ;
; Number of registers using Synchronous Clear  ; 67    ;
; Number of registers using Synchronous Load   ; 9     ;
; Number of registers using Asynchronous Clear ; 32    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 357   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Inverted Register Statistics                        ;
+-------------------------------------------+---------+
; Inverted Register                         ; Fan out ;
+-------------------------------------------+---------+
; udp:udp_inst|crc:b2v_inst4|Crc[7]         ; 2       ;
; udp:udp_inst|crc:b2v_inst4|Crc[11]        ; 2       ;
; udp:udp_inst|crc:b2v_inst4|Crc[15]        ; 2       ;
; udp:udp_inst|crc:b2v_inst4|Crc[3]         ; 2       ;
; udp:udp_inst|crc:b2v_inst4|Crc[23]        ; 2       ;
; udp:udp_inst|crc:b2v_inst4|Crc[27]        ; 2       ;
; udp:udp_inst|crc:b2v_inst4|Crc[19]        ; 2       ;
; udp:udp_inst|crc:b2v_inst4|Crc[22]        ; 2       ;
; udp:udp_inst|crc:b2v_inst4|Crc[10]        ; 2       ;
; udp:udp_inst|crc:b2v_inst4|Crc[6]         ; 2       ;
; udp:udp_inst|crc:b2v_inst4|Crc[14]        ; 2       ;
; udp:udp_inst|crc:b2v_inst4|Crc[2]         ; 2       ;
; udp:udp_inst|crc:b2v_inst4|Crc[26]        ; 2       ;
; udp:udp_inst|crc:b2v_inst4|Crc[18]        ; 2       ;
; udp:udp_inst|crc:b2v_inst4|Crc[9]         ; 2       ;
; udp:udp_inst|crc:b2v_inst4|Crc[5]         ; 2       ;
; udp:udp_inst|crc:b2v_inst4|Crc[13]        ; 2       ;
; udp:udp_inst|crc:b2v_inst4|Crc[1]         ; 2       ;
; udp:udp_inst|crc:b2v_inst4|Crc[21]        ; 2       ;
; udp:udp_inst|crc:b2v_inst4|Crc[31]        ; 7       ;
; udp:udp_inst|crc:b2v_inst4|Crc[25]        ; 2       ;
; udp:udp_inst|crc:b2v_inst4|Crc[17]        ; 2       ;
; udp:udp_inst|crc:b2v_inst4|Crc[8]         ; 2       ;
; udp:udp_inst|crc:b2v_inst4|Crc[4]         ; 2       ;
; udp:udp_inst|crc:b2v_inst4|Crc[12]        ; 2       ;
; udp:udp_inst|crc:b2v_inst4|Crc[0]         ; 2       ;
; udp:udp_inst|crc:b2v_inst4|Crc[20]        ; 2       ;
; udp:udp_inst|crc:b2v_inst4|Crc[30]        ; 5       ;
; udp:udp_inst|crc:b2v_inst4|Crc[24]        ; 2       ;
; udp:udp_inst|crc:b2v_inst4|Crc[16]        ; 2       ;
; udp:udp_inst|crc:b2v_inst4|Crc[28]        ; 5       ;
; udp:udp_inst|crc:b2v_inst4|Crc[29]        ; 3       ;
; udp:udp_inst|iprecieve:b2v_inst8|state[0] ; 23      ;
; Total number of inverted registers = 33   ;         ;
+-------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |ethernet|udp:udp_inst|iprecieve:b2v_inst8|mydata[15]       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ethernet|icache_rd_addr[1]                                 ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ethernet|icache_wr_addr[7]                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ethernet|udp:udp_inst|iprecieve:b2v_inst8|byte_data[7]     ;
; 9:1                ; 5 bits    ; 30 LEs        ; 5 LEs                ; 25 LEs                 ; Yes        ; |ethernet|udp:udp_inst|ipsend:b2v_inst|q[4]                 ;
; 9:1                ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; Yes        ; |ethernet|udp:udp_inst|ipsend:b2v_inst|check_buffer[16]     ;
; 9:1                ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; Yes        ; |ethernet|udp:udp_inst|ipsend:b2v_inst|mema[2][10]          ;
; 9:1                ; 7 bits    ; 42 LEs        ; 7 LEs                ; 35 LEs                 ; Yes        ; |ethernet|udp:udp_inst|ipsend:b2v_inst|k[4]                 ;
; 9:1                ; 5 bits    ; 30 LEs        ; 5 LEs                ; 25 LEs                 ; Yes        ; |ethernet|udp:udp_inst|ipsend:b2v_inst|j[2]                 ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |ethernet|udp:udp_inst|ipsend:b2v_inst|check_buffer[11]     ;
; 10:1               ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |ethernet|udp:udp_inst|ipsend:b2v_inst|package_cnt[0]       ;
; 10:1               ; 5 bits    ; 30 LEs        ; 5 LEs                ; 25 LEs                 ; Yes        ; |ethernet|udp:udp_inst|ipsend:b2v_inst|p[4]                 ;
; 11:1               ; 18 bits   ; 126 LEs       ; 36 LEs               ; 90 LEs                 ; Yes        ; |ethernet|udp:udp_inst|ipsend:b2v_inst|datain_reg[4]        ;
; 11:1               ; 13 bits   ; 91 LEs        ; 26 LEs               ; 65 LEs                 ; Yes        ; |ethernet|udp:udp_inst|ipsend:b2v_inst|datain_reg[8]        ;
; 12:1               ; 5 bits    ; 40 LEs        ; 5 LEs                ; 35 LEs                 ; Yes        ; |ethernet|udp:udp_inst|ipsend:b2v_inst|i[0]                 ;
; 19:1               ; 3 bits    ; 36 LEs        ; 3 LEs                ; 33 LEs                 ; Yes        ; |ethernet|udp:udp_inst|iprecieve:b2v_inst8|byte_counter[0]  ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ethernet|udp:udp_inst|ipsend:b2v_inst|state[1]             ;
; 25:1               ; 5 bits    ; 80 LEs        ; 5 LEs                ; 75 LEs                 ; Yes        ; |ethernet|udp:udp_inst|iprecieve:b2v_inst8|state_counter[1] ;
; 29:1               ; 2 bits    ; 38 LEs        ; 12 LEs               ; 26 LEs                 ; Yes        ; |ethernet|udp:udp_inst|iprecieve:b2v_inst8|state[1]         ;
; 105:1              ; 2 bits    ; 140 LEs       ; 76 LEs               ; 64 LEs                 ; Yes        ; |ethernet|udp:udp_inst|ipsend:b2v_inst|dataout[0]           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for udp_icache:udp_icache_inst0|altsyncram:altsyncram_component|altsyncram_1ur1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp:udp_inst|ipsend:b2v_inst ;
+------------------+-------+------------------------------------------------+
; Parameter Name   ; Value ; Type                                           ;
+------------------+-------+------------------------------------------------+
; risc_v2udp_ack   ; ack+  ; String                                         ;
; risc_v2udp_OK    ; OK!   ; String                                         ;
;                  ;       ;                                                ;
; risc_v2udp_ERROR ; ER!   ; String                                         ;
;                  ;       ;                                                ;
; udp2risc_v_nop   ; nop-  ; String                                         ;
; udp2risc_v_rst   ; rst-  ; String                                         ;
; udp2risc_v_prg   ; prg-  ; String                                         ;
; udp2risc_v_run   ; run-  ; String                                         ;
; udp2risc_v_held  ; hld-  ; String                                         ;
+------------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp:udp_inst|iprecieve:b2v_inst8 ;
+------------------+-------+----------------------------------------------------+
; Parameter Name   ; Value ; Type                                               ;
+------------------+-------+----------------------------------------------------+
; risc_v2udp_ack   ; ack+  ; String                                             ;
; risc_v2udp_OK    ; OK!   ; String                                             ;
;                  ;       ;                                                    ;
; risc_v2udp_ERROR ; ER!   ; String                                             ;
;                  ;       ;                                                    ;
; udp2risc_v_nop   ; nop-  ; String                                             ;
; udp2risc_v_rst   ; rst-  ; String                                             ;
; udp2risc_v_prg   ; prg-  ; String                                             ;
; udp2risc_v_run   ; run-  ; String                                             ;
; udp2risc_v_held  ; hld-  ; String                                             ;
+------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp_icache:udp_icache_inst0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                               ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                               ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 32                   ; Signed Integer                               ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                               ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; CLEAR0               ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; CLEAR0               ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_1ur1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                        ;
+-------------------------------------------+-------------------------------------------------------------+
; Name                                      ; Value                                                       ;
+-------------------------------------------+-------------------------------------------------------------+
; Number of entity instances                ; 1                                                           ;
; Entity Instance                           ; udp_icache:udp_icache_inst0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                   ;
;     -- WIDTH_A                            ; 32                                                          ;
;     -- NUMWORDS_A                         ; 512                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 32                                                          ;
;     -- NUMWORDS_B                         ; 512                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
+-------------------------------------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp:udp_inst|iprecieve:b2v_inst8"                                                                                                     ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                         ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; board_IP   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; board_mac  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; IP_layer   ; Output ; Warning  ; Output or bidir port (160 bits) is wider than the port expression (1 bits) it drives; bit(s) "IP_layer[159..1]" have no fanouts ;
; IP_layer   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; IP_Prtcl   ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "IP_Prtcl[15..1]" have no fanouts   ;
; IP_Prtcl   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; mydata_num ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; total_len  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; pc_IP      ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "pc_IP[31..1]" have no fanouts      ;
; pc_IP      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; pc_mac     ; Output ; Warning  ; Output or bidir port (48 bits) is wider than the port expression (1 bits) it drives; bit(s) "pc_mac[47..1]" have no fanouts     ;
; pc_mac     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; state      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; UDP_layer  ; Output ; Warning  ; Output or bidir port (64 bits) is wider than the port expression (1 bits) it drives; bit(s) "UDP_layer[63..1]" have no fanouts  ;
; UDP_layer  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp:udp_inst|crc:b2v_inst4"                                                                   ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; CrcNext[27..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp:udp_inst|ipsend:b2v_inst"                                                                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clr     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; clr[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; state   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp:udp_inst"                                                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; phy_eth_txer ; Output ; Info     ; Explicitly unconnected                                                              ;
; valid_ip_p   ; Output ; Info     ; Explicitly unconnected                                                              ;
; tx_finish    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 48                          ;
; cycloneiii_ff         ; 386                         ;
;     ENA               ; 252                         ;
;     ENA CLR           ; 32                          ;
;     ENA SCLR          ; 64                          ;
;     ENA SLD           ; 9                           ;
;     SCLR              ; 3                           ;
;     plain             ; 26                          ;
; cycloneiii_lcell_comb ; 619                         ;
;     arith             ; 160                         ;
;         2 data inputs ; 140                         ;
;         3 data inputs ; 20                          ;
;     normal            ; 459                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 56                          ;
;         3 data inputs ; 95                          ;
;         4 data inputs ; 291                         ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 8.60                        ;
; Average LUT depth     ; 4.39                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Tue Apr 16 22:36:13 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ethernet_test -c ethernet_test
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cache/udp_icache.v
    Info (12023): Found entity 1: udp_icache File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/cache/udp_icache.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rtl/iprecieve.v
    Info (12023): Found entity 1: iprecieve File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/iprecieve.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/udp.v
    Info (12023): Found entity 1: udp File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/udp.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ipsend.v
    Info (12023): Found entity 1: ipsend File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ethernet.v
    Info (12023): Found entity 1: ethernet File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ethernet.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/data_num.v
    Info (12023): Found entity 1: data_num File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/data_num.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/crc.v
    Info (12023): Found entity 1: crc File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/crc.v Line: 3
Warning (10236): Verilog HDL Implicit Net warning at udp.v(84): created implicit net for "IP_layer" File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/udp.v Line: 84
Warning (10236): Verilog HDL Implicit Net warning at udp.v(85): created implicit net for "IP_Ptrcl" File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/udp.v Line: 85
Warning (10236): Verilog HDL Implicit Net warning at udp.v(88): created implicit net for "pc_IP" File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/udp.v Line: 88
Warning (10236): Verilog HDL Implicit Net warning at udp.v(89): created implicit net for "pc_mac" File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/udp.v Line: 89
Warning (10236): Verilog HDL Implicit Net warning at udp.v(94): created implicit net for "UDP_layer" File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/udp.v Line: 94
Warning (10236): Verilog HDL Implicit Net warning at ethernet.v(55): created implicit net for "data_o_valid" File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ethernet.v Line: 55
Info (12127): Elaborating entity "ethernet" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at ethernet.v(95): truncated value with size 32 to match size of target (9) File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ethernet.v Line: 95
Warning (10230): Verilog HDL assignment warning at ethernet.v(118): truncated value with size 32 to match size of target (9) File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ethernet.v Line: 118
Info (12128): Elaborating entity "udp" for hierarchy "udp:udp_inst" File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ethernet.v Line: 60
Info (12128): Elaborating entity "ipsend" for hierarchy "udp:udp_inst|ipsend:b2v_inst" File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/udp.v Line: 60
Warning (10036): Verilog HDL or VHDL warning at ipsend.v(43): object "count2" assigned a value but never read File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 43
Warning (10036): Verilog HDL or VHDL warning at ipsend.v(53): object "r" assigned a value but never read File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 53
Warning (10855): Verilog HDL warning at ipsend.v(58): initial value for variable mema should be constant File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 58
Warning (10230): Verilog HDL assignment warning at ipsend.v(189): truncated value with size 32 to match size of target (5) File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 189
Warning (10230): Verilog HDL assignment warning at ipsend.v(192): truncated value with size 32 to match size of target (5) File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 192
Warning (10230): Verilog HDL assignment warning at ipsend.v(209): truncated value with size 32 to match size of target (6) File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 209
Warning (10230): Verilog HDL assignment warning at ipsend.v(214): truncated value with size 32 to match size of target (6) File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 214
Warning (10230): Verilog HDL assignment warning at ipsend.v(224): truncated value with size 32 to match size of target (5) File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 224
Warning (10230): Verilog HDL assignment warning at ipsend.v(227): truncated value with size 32 to match size of target (5) File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 227
Warning (10230): Verilog HDL assignment warning at ipsend.v(230): truncated value with size 32 to match size of target (5) File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 230
Warning (10230): Verilog HDL assignment warning at ipsend.v(233): truncated value with size 32 to match size of target (5) File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 233
Warning (10230): Verilog HDL assignment warning at ipsend.v(236): truncated value with size 32 to match size of target (5) File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 236
Warning (10230): Verilog HDL assignment warning at ipsend.v(239): truncated value with size 32 to match size of target (5) File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 239
Warning (10230): Verilog HDL assignment warning at ipsend.v(242): truncated value with size 32 to match size of target (5) File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 242
Warning (10230): Verilog HDL assignment warning at ipsend.v(248): truncated value with size 32 to match size of target (4) File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 248
Warning (10230): Verilog HDL assignment warning at ipsend.v(255): truncated value with size 32 to match size of target (5) File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 255
Warning (10230): Verilog HDL assignment warning at ipsend.v(258): truncated value with size 32 to match size of target (5) File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 258
Warning (10230): Verilog HDL assignment warning at ipsend.v(261): truncated value with size 32 to match size of target (5) File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 261
Warning (10230): Verilog HDL assignment warning at ipsend.v(264): truncated value with size 32 to match size of target (5) File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 264
Warning (10230): Verilog HDL assignment warning at ipsend.v(267): truncated value with size 32 to match size of target (5) File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 267
Warning (10230): Verilog HDL assignment warning at ipsend.v(270): truncated value with size 32 to match size of target (5) File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 270
Warning (10230): Verilog HDL assignment warning at ipsend.v(273): truncated value with size 32 to match size of target (5) File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 273
Warning (10230): Verilog HDL assignment warning at ipsend.v(277): truncated value with size 32 to match size of target (5) File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 277
Warning (10230): Verilog HDL assignment warning at ipsend.v(288): truncated value with size 32 to match size of target (5) File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 288
Warning (10230): Verilog HDL assignment warning at ipsend.v(291): truncated value with size 32 to match size of target (5) File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 291
Warning (10230): Verilog HDL assignment warning at ipsend.v(294): truncated value with size 32 to match size of target (5) File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 294
Warning (10230): Verilog HDL assignment warning at ipsend.v(297): truncated value with size 32 to match size of target (5) File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 297
Warning (10230): Verilog HDL assignment warning at ipsend.v(300): truncated value with size 32 to match size of target (5) File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 300
Warning (10230): Verilog HDL assignment warning at ipsend.v(303): truncated value with size 32 to match size of target (5) File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 303
Warning (10230): Verilog HDL assignment warning at ipsend.v(306): truncated value with size 32 to match size of target (5) File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 306
Warning (10230): Verilog HDL assignment warning at ipsend.v(320): truncated value with size 32 to match size of target (4) File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 320
Warning (10230): Verilog HDL assignment warning at ipsend.v(333): truncated value with size 32 to match size of target (5) File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 333
Warning (10230): Verilog HDL assignment warning at ipsend.v(336): truncated value with size 32 to match size of target (5) File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 336
Warning (10230): Verilog HDL assignment warning at ipsend.v(339): truncated value with size 32 to match size of target (5) File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 339
Warning (10230): Verilog HDL assignment warning at ipsend.v(342): truncated value with size 32 to match size of target (5) File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 342
Warning (10230): Verilog HDL assignment warning at ipsend.v(345): truncated value with size 32 to match size of target (5) File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 345
Warning (10230): Verilog HDL assignment warning at ipsend.v(348): truncated value with size 32 to match size of target (5) File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 348
Warning (10230): Verilog HDL assignment warning at ipsend.v(351): truncated value with size 32 to match size of target (5) File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 351
Warning (10230): Verilog HDL assignment warning at ipsend.v(354): truncated value with size 32 to match size of target (5) File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 354
Warning (10030): Net "mema2.data_a" at ipsend.v(40) has no driver or initial value, using a default initial value '0' File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 40
Warning (10030): Net "mema2.waddr_a" at ipsend.v(40) has no driver or initial value, using a default initial value '0' File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 40
Warning (10030): Net "mema2.we_a" at ipsend.v(40) has no driver or initial value, using a default initial value '0' File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 40
Info (12128): Elaborating entity "crc" for hierarchy "udp:udp_inst|crc:b2v_inst4" File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/udp.v Line: 69
Info (12128): Elaborating entity "iprecieve" for hierarchy "udp:udp_inst|iprecieve:b2v_inst8" File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/udp.v Line: 95
Info (12128): Elaborating entity "udp_icache" for hierarchy "udp_icache:udp_icache_inst0" File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ethernet.v Line: 74
Info (12128): Elaborating entity "altsyncram" for hierarchy "udp_icache:udp_icache_inst0|altsyncram:altsyncram_component" File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/cache/udp_icache.v Line: 94
Info (12130): Elaborated megafunction instantiation "udp_icache:udp_icache_inst0|altsyncram:altsyncram_component" File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/cache/udp_icache.v Line: 94
Info (12133): Instantiated megafunction "udp_icache:udp_icache_inst0|altsyncram:altsyncram_component" with the following parameter: File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/cache/udp_icache.v Line: 94
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1ur1.tdf
    Info (12023): Found entity 1: altsyncram_1ur1 File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/db/altsyncram_1ur1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1ur1" for hierarchy "udp_icache:udp_icache_inst0|altsyncram:altsyncram_component|altsyncram_1ur1:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "udp:udp_inst|ipsend:b2v_inst|mema2" is uninferred due to inappropriate RAM size File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ipsend.v Line: 40
Critical Warning (127005): Memory depth (64) in the design file differs from memory depth (44) in the Memory Initialization File "E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/db/ethernet_test.ram0_ipsend_dcf860f0.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/crc.v Line: 48
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "E_RESET" is stuck at VCC File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ethernet.v Line: 9
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FPGA_GCLK1" File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ethernet.v Line: 5
    Warning (15610): No output dependent on input pin "E_RXER" File: E:/xilinx_cmp_arch/RISC_V/Altera_UDP_PrgRx/rtl/ethernet.v Line: 13
Info (21057): Implemented 888 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 38 output pins
    Info (21061): Implemented 808 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings
    Info: Peak virtual memory: 663 megabytes
    Info: Processing ended: Tue Apr 16 22:36:24 2019
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:23


