<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>CBB&lt;cc&gt; -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">CBB&lt;cc&gt;</h2><p>Compare bytes and branch</p>
      <p class="aml">This instruction compares the byte values in two registers, and conditionally
branches to a label at a PC-relative offset if the condition is true.
It provides a hint that this is not a subroutine call or return.
This instruction does not affect the condition flags.</p>
    <p class="desc">This instruction is used by the pseudo-instructions <a href="cbble_regs.html" title="Compare signed less than or equal bytes and branch">CBBLE</a>, <a href="cbblo_regs.html" title="Compare unsigned lower than bytes and branch">CBBLO</a>, <a href="cbbls_regs.html" title="Compare unsigned lower than or equal bytes and branch">CBBLS</a>, and <a href="cbblt_regs.html" title="Compare signed less than bytes and branch">CBBLT</a>.</p>
    <h3 class="classheading"><a id="iclass_branch"/>Branch<span style="font-size:smaller;"><br/>(FEAT_CMPBR)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td colspan="3" class="lr">cc</td><td colspan="5" class="lr">Rm</td><td class="lr">1</td><td class="lr">0</td><td colspan="9" class="lr">imm9</td><td colspan="5" class="lr">Rt</td></tr><tr class="secondrow"><td colspan="8"/><td colspan="3"/><td colspan="5"/><td/><td class="droppedname">H</td><td colspan="9"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">
              Encoding for the Greater than variant
            </h4><a id="CBBGT_8_regs"/>
        Applies when
        <span class="bitdiff"> (cc == 000)</span><p class="asm-code">CBBGT  <a href="#WtOrWZR" title="Is the 32-bit name of the general-purpose register to be tested, encoded in the &quot;Rt&quot; field.">&lt;Wt&gt;</a>, <a href="#WmOrWZR__2" title="Is the 32-bit name of the second general-purpose source register, encoded in the &quot;Rm&quot; field.">&lt;Wm&gt;</a>, <a href="#imm9_offset" title="Is the program label to be conditionally branched to. Its offset from the address of this instruction, in the range -1024 to 1020, is encoded as &quot;imm9&quot; times 4.">&lt;label&gt;</a></p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Greater than or equal variant
            </h4><a id="CBBGE_8_regs"/>
        Applies when
        <span class="bitdiff"> (cc == 001)</span><p class="asm-code">CBBGE  <a href="#WtOrWZR" title="Is the 32-bit name of the general-purpose register to be tested, encoded in the &quot;Rt&quot; field.">&lt;Wt&gt;</a>, <a href="#WmOrWZR__2" title="Is the 32-bit name of the second general-purpose source register, encoded in the &quot;Rm&quot; field.">&lt;Wm&gt;</a>, <a href="#imm9_offset" title="Is the program label to be conditionally branched to. Its offset from the address of this instruction, in the range -1024 to 1020, is encoded as &quot;imm9&quot; times 4.">&lt;label&gt;</a></p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Higher variant
            </h4><a id="CBBHI_8_regs"/>
        Applies when
        <span class="bitdiff"> (cc == 010)</span><p class="asm-code">CBBHI  <a href="#WtOrWZR" title="Is the 32-bit name of the general-purpose register to be tested, encoded in the &quot;Rt&quot; field.">&lt;Wt&gt;</a>, <a href="#WmOrWZR__2" title="Is the 32-bit name of the second general-purpose source register, encoded in the &quot;Rm&quot; field.">&lt;Wm&gt;</a>, <a href="#imm9_offset" title="Is the program label to be conditionally branched to. Its offset from the address of this instruction, in the range -1024 to 1020, is encoded as &quot;imm9&quot; times 4.">&lt;label&gt;</a></p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Higher or same variant
            </h4><a id="CBBHS_8_regs"/>
        Applies when
        <span class="bitdiff"> (cc == 011)</span><p class="asm-code">CBBHS  <a href="#WtOrWZR" title="Is the 32-bit name of the general-purpose register to be tested, encoded in the &quot;Rt&quot; field.">&lt;Wt&gt;</a>, <a href="#WmOrWZR__2" title="Is the 32-bit name of the second general-purpose source register, encoded in the &quot;Rm&quot; field.">&lt;Wm&gt;</a>, <a href="#imm9_offset" title="Is the program label to be conditionally branched to. Its offset from the address of this instruction, in the range -1024 to 1020, is encoded as &quot;imm9&quot; times 4.">&lt;label&gt;</a></p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Equal variant
            </h4><a id="CBBEQ_8_regs"/>
        Applies when
        <span class="bitdiff"> (cc == 110)</span><p class="asm-code">CBBEQ  <a href="#WtOrWZR" title="Is the 32-bit name of the general-purpose register to be tested, encoded in the &quot;Rt&quot; field.">&lt;Wt&gt;</a>, <a href="#WmOrWZR__2" title="Is the 32-bit name of the second general-purpose source register, encoded in the &quot;Rm&quot; field.">&lt;Wm&gt;</a>, <a href="#imm9_offset" title="Is the program label to be conditionally branched to. Its offset from the address of this instruction, in the range -1024 to 1020, is encoded as &quot;imm9&quot; times 4.">&lt;label&gt;</a></p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Not equal variant
            </h4><a id="CBBNE_8_regs"/>
        Applies when
        <span class="bitdiff"> (cc == 111)</span><p class="asm-code">CBBNE  <a href="#WtOrWZR" title="Is the 32-bit name of the general-purpose register to be tested, encoded in the &quot;Rt&quot; field.">&lt;Wt&gt;</a>, <a href="#WmOrWZR__2" title="Is the 32-bit name of the second general-purpose source register, encoded in the &quot;Rm&quot; field.">&lt;Wm&gt;</a>, <a href="#imm9_offset" title="Is the program label to be conditionally branched to. Its offset from the address of this instruction, in the range -1024 to 1020, is encoded as &quot;imm9&quot; times 4.">&lt;label&gt;</a></p></div><h4>Decode for all variants of this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_CMPBR) then <a href="shared_pseudocode.html#impl-shared.EndOfDecode.1" title="function: EndOfDecode(DecodeType reason)">EndOfDecode</a>(<a href="shared_pseudocode.html#Decode_UNDEF" title="enumeration DecodeType { Decode_UNDEF, Decode_NOP, Decode_OK }">Decode_UNDEF</a>);
constant integer datasize = 8 &lt;&lt; <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(H);
constant integer t = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rt);
constant integer m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rm);
constant bits(64) offset = <a href="shared_pseudocode.html#impl-shared.SignExtend.2" title="function: bits(N) SignExtend(bits(M) x, integer N)">SignExtend</a>(imm9:'00', 64);
<a href="shared_pseudocode.html#CmpOp" title="enumeration CmpOp { Cmp_EQ, Cmp_NE, Cmp_GE, Cmp_GT, Cmp_LT, Cmp_LE, Cmp_UN }">CmpOp</a> op;
boolean unsigned;

case cc of
    when '000' op = <a href="shared_pseudocode.html#Cmp_GT" title="enumeration CmpOp { Cmp_EQ, Cmp_NE, Cmp_GE, Cmp_GT, Cmp_LT, Cmp_LE, Cmp_UN }">Cmp_GT</a>; unsigned = FALSE;
    when '001' op = <a href="shared_pseudocode.html#Cmp_GE" title="enumeration CmpOp { Cmp_EQ, Cmp_NE, Cmp_GE, Cmp_GT, Cmp_LT, Cmp_LE, Cmp_UN }">Cmp_GE</a>; unsigned = FALSE;
    when '010' op = <a href="shared_pseudocode.html#Cmp_GT" title="enumeration CmpOp { Cmp_EQ, Cmp_NE, Cmp_GE, Cmp_GT, Cmp_LT, Cmp_LE, Cmp_UN }">Cmp_GT</a>; unsigned = TRUE;
    when '011' op = <a href="shared_pseudocode.html#Cmp_GE" title="enumeration CmpOp { Cmp_EQ, Cmp_NE, Cmp_GE, Cmp_GT, Cmp_LT, Cmp_LE, Cmp_UN }">Cmp_GE</a>; unsigned = TRUE;
    when '110' op = <a href="shared_pseudocode.html#Cmp_EQ" title="enumeration CmpOp { Cmp_EQ, Cmp_NE, Cmp_GE, Cmp_GT, Cmp_LT, Cmp_LE, Cmp_UN }">Cmp_EQ</a>; unsigned = TRUE;
    when '111' op = <a href="shared_pseudocode.html#Cmp_NE" title="enumeration CmpOp { Cmp_EQ, Cmp_NE, Cmp_GE, Cmp_GT, Cmp_LT, Cmp_LE, Cmp_UN }">Cmp_NE</a>; unsigned = TRUE;
    otherwise <a href="shared_pseudocode.html#impl-shared.EndOfDecode.1" title="function: EndOfDecode(DecodeType reason)">EndOfDecode</a>(<a href="shared_pseudocode.html#Decode_UNDEF" title="enumeration DecodeType { Decode_UNDEF, Decode_NOP, Decode_OK }">Decode_UNDEF</a>);</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Wt&gt;</td><td><a id="WtOrWZR"/>
        
          <p class="aml">Is the 32-bit name of the general-purpose register to be tested, encoded in the "Rt" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Wm&gt;</td><td><a id="WmOrWZR__2"/>
        
          <p class="aml">Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;label&gt;</td><td><a id="imm9_offset"/>
        
          <p class="aml">Is the program label to be conditionally branched to. Its offset from the address of this instruction, in the range -1024 to 1020, is encoded as "imm9" times 4.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">constant bits(datasize) operand1 = <a href="shared_pseudocode.html#impl-aarch64.X.read.2" title="accessor: bits(width) X[integer n, integer width]">X</a>[t, datasize];
constant bits(datasize) operand2 = <a href="shared_pseudocode.html#impl-aarch64.X.read.2" title="accessor: bits(width) X[integer n, integer width]">X</a>[m, datasize];
constant boolean branch_conditional = TRUE;

boolean cond;
constant integer value1 = <a href="shared_pseudocode.html#impl-shared.Int.2" title="function: integer Int(bits(N) x, boolean unsigned)">Int</a>(operand1, unsigned);
constant integer value2 = <a href="shared_pseudocode.html#impl-shared.Int.2" title="function: integer Int(bits(N) x, boolean unsigned)">Int</a>(operand2, unsigned);
case op of
    when <a href="shared_pseudocode.html#Cmp_EQ" title="enumeration CmpOp { Cmp_EQ, Cmp_NE, Cmp_GE, Cmp_GT, Cmp_LT, Cmp_LE, Cmp_UN }">Cmp_EQ</a> cond = value1 == value2;
    when <a href="shared_pseudocode.html#Cmp_NE" title="enumeration CmpOp { Cmp_EQ, Cmp_NE, Cmp_GE, Cmp_GT, Cmp_LT, Cmp_LE, Cmp_UN }">Cmp_NE</a> cond = value1 != value2;
    when <a href="shared_pseudocode.html#Cmp_GE" title="enumeration CmpOp { Cmp_EQ, Cmp_NE, Cmp_GE, Cmp_GT, Cmp_LT, Cmp_LE, Cmp_UN }">Cmp_GE</a> cond = value1 &gt;= value2;
    when <a href="shared_pseudocode.html#Cmp_LT" title="enumeration CmpOp { Cmp_EQ, Cmp_NE, Cmp_GE, Cmp_GT, Cmp_LT, Cmp_LE, Cmp_UN }">Cmp_LT</a> cond = value1 &lt;  value2;
    when <a href="shared_pseudocode.html#Cmp_GT" title="enumeration CmpOp { Cmp_EQ, Cmp_NE, Cmp_GE, Cmp_GT, Cmp_LT, Cmp_LE, Cmp_UN }">Cmp_GT</a> cond = value1 &gt;  value2;
    when <a href="shared_pseudocode.html#Cmp_LE" title="enumeration CmpOp { Cmp_EQ, Cmp_NE, Cmp_GE, Cmp_GT, Cmp_LT, Cmp_LE, Cmp_UN }">Cmp_LE</a> cond = value1 &lt;= value2;

if cond then
    <a href="shared_pseudocode.html#impl-shared.BranchTo.3" title="function: BranchTo(bits(N) target, BranchType branch_type, boolean branch_conditional)">BranchTo</a>(<a href="shared_pseudocode.html#impl-aarch64.PC64.read.none" title="accessor: bits(64) PC64">PC64</a> + offset, <a href="shared_pseudocode.html#BranchType_DIR" title="enumeration BranchType { BranchType_DIRCALL, BranchType_INDCALL, BranchType_ERET, BranchType_DBGEXIT, BranchType_RET, BranchType_DIR, BranchType_INDIR, BranchType_EXCEPTION, BranchType_TMFAIL, BranchType_RESET, BranchType_UNKNOWN}">BranchType_DIR</a>, branch_conditional);
else
    <a href="shared_pseudocode.html#impl-shared.BranchNotTaken.2" title="function: BranchNotTaken(BranchType branchtype, boolean branch_conditional)">BranchNotTaken</a>(<a href="shared_pseudocode.html#BranchType_DIR" title="enumeration BranchType { BranchType_DIRCALL, BranchType_INDCALL, BranchType_ERET, BranchType_DBGEXIT, BranchType_RET, BranchType_DIR, BranchType_INDIR, BranchType_EXCEPTION, BranchType_TMFAIL, BranchType_RESET, BranchType_UNKNOWN}">BranchType_DIR</a>, branch_conditional);</p></div>
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: aarchmrs v2025-03_rel, pseudocode v2025-03_rel
      ; Build timestamp: 2025-03-21T17:41
    </p><p class="copyconf">
      Copyright © 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
