

================================================================
== Vitis HLS Report for 'scal_float_2u_unsigned_int_s'
================================================================
* Date:           Mon Jun 12 16:50:47 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cemit_replaced
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.322 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       11|       11|  36.663 ns|  36.663 ns|   11|   11|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_59_1  |        9|        9|         6|          1|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       26|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     6|      286|      156|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       63|    -|
|Register             |        -|     -|      143|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     6|      429|      245|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+-------------------------------+---------+----+-----+----+-----+
    |              Instance              |             Module            | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------------------+-------------------------------+---------+----+-----+----+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U115  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U116  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    +------------------------------------+-------------------------------+---------+----+-----+----+-----+
    |Total                               |                               |        0|   6|  286| 156|    0|
    +------------------------------------+-------------------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_4_fu_87_p2                      |         +|   0|  0|  10|           3|           1|
    |ap_condition_146                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln59_fu_81_p2                |      icmp|   0|  0|   8|           3|           3|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  26|          10|           9|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |   9|          2|    3|          6|
    |i_fu_46                  |   9|          2|    3|          6|
    |l_betaC5_blk_n           |   9|          2|    1|          2|
    |l_strC6_i_blk_n          |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   11|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |i_fu_46                           |   3|   0|    3|          0|
    |l_val_5_reg_151                   |  32|   0|   32|          0|
    |l_val_reg_146                     |  32|   0|   32|          0|
    |mul_1_reg_171                     |  32|   0|   32|          0|
    |mul_reg_166                       |  32|   0|   32|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 143|   0|  143|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  scal<float, 2u, unsigned int>|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  scal<float, 2u, unsigned int>|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  scal<float, 2u, unsigned int>|  return value|
|start_full_n             |   in|    1|  ap_ctrl_hs|  scal<float, 2u, unsigned int>|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  scal<float, 2u, unsigned int>|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|  scal<float, 2u, unsigned int>|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  scal<float, 2u, unsigned int>|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  scal<float, 2u, unsigned int>|  return value|
|start_out                |  out|    1|  ap_ctrl_hs|  scal<float, 2u, unsigned int>|  return value|
|start_write              |  out|    1|  ap_ctrl_hs|  scal<float, 2u, unsigned int>|  return value|
|l_strC6_i_dout           |   in|   64|     ap_fifo|                      l_strC6_i|       pointer|
|l_strC6_i_empty_n        |   in|    1|     ap_fifo|                      l_strC6_i|       pointer|
|l_strC6_i_read           |  out|    1|     ap_fifo|                      l_strC6_i|       pointer|
|l_betaC5_din             |  out|   64|     ap_fifo|                       l_betaC5|       pointer|
|l_betaC5_num_data_valid  |   in|    2|     ap_fifo|                       l_betaC5|       pointer|
|l_betaC5_fifo_cap        |   in|    2|     ap_fifo|                       l_betaC5|       pointer|
|l_betaC5_full_n          |   in|    1|     ap_fifo|                       l_betaC5|       pointer|
|l_betaC5_write           |  out|    1|     ap_fifo|                       l_betaC5|       pointer|
+-------------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.71>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_betaC5, void @empty_11, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_strC6_i, void @empty_11, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln59 = store i3 0, i3 %i" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:59]   --->   Operation 12 'store' 'store_ln59' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln59 = br void %for.inc" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:59]   --->   Operation 13 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_3 = load i3 %i" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:59]   --->   Operation 14 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.49ns)   --->   "%icmp_ln59 = icmp_eq  i3 %i_3, i3 5" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:59]   --->   Operation 15 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.57ns)   --->   "%i_4 = add i3 %i_3, i3 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:59]   --->   Operation 17 'add' 'i_4' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %for.inc.split, void %for.end10" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:59]   --->   Operation 18 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.21ns)   --->   "%p_Val2_s = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %l_strC6_i" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:63]   --->   Operation 19 'read' 'p_Val2_s' <Predicate = (!icmp_ln59)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%l_val = trunc i64 %p_Val2_s"   --->   Operation 20 'trunc' 'l_val' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%l_val_5 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Val2_s, i32 32, i32 63"   --->   Operation 21 'partselect' 'l_val_5' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln59 = store i3 %i_4, i3 %i" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:59]   --->   Operation 22 'store' 'store_ln59' <Predicate = (!icmp_ln59)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%bitcast_ln110 = bitcast i32 %l_val" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:110]   --->   Operation 23 'bitcast' 'bitcast_ln110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%bitcast_ln110_1 = bitcast i32 %l_val_5" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:110]   --->   Operation 24 'bitcast' 'bitcast_ln110_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [4/4] (2.32ns)   --->   "%mul = fmul i32 %bitcast_ln110, i32 0" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:65]   --->   Operation 25 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [4/4] (2.32ns)   --->   "%mul_1 = fmul i32 %bitcast_ln110_1, i32 0" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:65]   --->   Operation 26 'fmul' 'mul_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 27 [3/4] (2.32ns)   --->   "%mul = fmul i32 %bitcast_ln110, i32 0" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:65]   --->   Operation 27 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [3/4] (2.32ns)   --->   "%mul_1 = fmul i32 %bitcast_ln110_1, i32 0" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:65]   --->   Operation 28 'fmul' 'mul_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 29 [2/4] (2.32ns)   --->   "%mul = fmul i32 %bitcast_ln110, i32 0" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:65]   --->   Operation 29 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [2/4] (2.32ns)   --->   "%mul_1 = fmul i32 %bitcast_ln110_1, i32 0" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:65]   --->   Operation 30 'fmul' 'mul_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 31 [1/4] (2.32ns)   --->   "%mul = fmul i32 %bitcast_ln110, i32 0" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:65]   --->   Operation 31 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/4] (2.32ns)   --->   "%mul_1 = fmul i32 %bitcast_ln110_1, i32 0" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:65]   --->   Operation 32 'fmul' 'mul_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln69 = ret" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:69]   --->   Operation 40 'ret' 'ret_ln69' <Predicate = (icmp_ln59)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.21>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln60 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_26" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:60]   --->   Operation 33 'specpipeline' 'specpipeline_ln60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:59]   --->   Operation 34 'specloopname' 'specloopname_ln59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%l_val_V = bitcast i32 %mul" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:132]   --->   Operation 35 'bitcast' 'l_val_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%l_val_V_4 = bitcast i32 %mul_1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:132]   --->   Operation 36 'bitcast' 'l_val_V_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %l_val_V_4, i32 %l_val_V"   --->   Operation 37 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (1.21ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %l_betaC5, i64 %p_Result_s" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:67]   --->   Operation 38 'write' 'write_ln67' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln59 = br void %for.inc" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/scal.hpp:59]   --->   Operation 39 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ l_strC6_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ l_betaC5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 0100000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
store_ln59        (store            ) [ 0000000]
br_ln59           (br               ) [ 0000000]
i_3               (load             ) [ 0000000]
icmp_ln59         (icmp             ) [ 0111110]
empty             (speclooptripcount) [ 0000000]
i_4               (add              ) [ 0000000]
br_ln59           (br               ) [ 0000000]
p_Val2_s          (read             ) [ 0000000]
l_val             (trunc            ) [ 0110000]
l_val_5           (partselect       ) [ 0110000]
store_ln59        (store            ) [ 0000000]
bitcast_ln110     (bitcast          ) [ 0101110]
bitcast_ln110_1   (bitcast          ) [ 0101110]
mul               (fmul             ) [ 0100001]
mul_1             (fmul             ) [ 0100001]
specpipeline_ln60 (specpipeline     ) [ 0000000]
specloopname_ln59 (specloopname     ) [ 0000000]
l_val_V           (bitcast          ) [ 0000000]
l_val_V_4         (bitcast          ) [ 0000000]
p_Result_s        (bitconcatenate   ) [ 0000000]
write_ln67        (write            ) [ 0000000]
br_ln59           (br               ) [ 0000000]
ret_ln69          (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="l_strC6_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_strC6_i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="l_betaC5">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_betaC5"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="p_Val2_s_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="64" slack="0"/>
<pin id="52" dir="0" index="1" bw="64" slack="0"/>
<pin id="53" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="write_ln67_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="64" slack="0"/>
<pin id="59" dir="0" index="2" bw="64" slack="0"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln67/6 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="0"/>
<pin id="66" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_1/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="store_ln59_store_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="0"/>
<pin id="75" dir="0" index="1" bw="3" slack="0"/>
<pin id="76" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="i_3_load_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="3" slack="0"/>
<pin id="80" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="icmp_ln59_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="3" slack="0"/>
<pin id="83" dir="0" index="1" bw="3" slack="0"/>
<pin id="84" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="i_4_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="3" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="l_val_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="64" slack="0"/>
<pin id="95" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="l_val/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="l_val_5_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="64" slack="0"/>
<pin id="100" dir="0" index="2" bw="7" slack="0"/>
<pin id="101" dir="0" index="3" bw="7" slack="0"/>
<pin id="102" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="l_val_5/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln59_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="3" slack="0"/>
<pin id="109" dir="0" index="1" bw="3" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="bitcast_ln110_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="1"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln110/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="bitcast_ln110_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="1"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln110_1/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="l_val_V_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="1"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="l_val_V/6 "/>
</bind>
</comp>

<comp id="123" class="1004" name="l_val_V_4_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="1"/>
<pin id="125" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="l_val_V_4/6 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_Result_s_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="32" slack="0"/>
<pin id="130" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="135" class="1005" name="i_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="3" slack="0"/>
<pin id="137" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="142" class="1005" name="icmp_ln59_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="4"/>
<pin id="144" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln59 "/>
</bind>
</comp>

<comp id="146" class="1005" name="l_val_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l_val "/>
</bind>
</comp>

<comp id="151" class="1005" name="l_val_5_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l_val_5 "/>
</bind>
</comp>

<comp id="156" class="1005" name="bitcast_ln110_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln110 "/>
</bind>
</comp>

<comp id="161" class="1005" name="bitcast_ln110_1_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln110_1 "/>
</bind>
</comp>

<comp id="166" class="1005" name="mul_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="171" class="1005" name="mul_1_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="1"/>
<pin id="173" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="26" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="44" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="34" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="72"><net_src comp="34" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="85"><net_src comp="78" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="91"><net_src comp="78" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="96"><net_src comp="50" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="104"><net_src comp="50" pin="2"/><net_sink comp="97" pin=1"/></net>

<net id="105"><net_src comp="30" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="106"><net_src comp="32" pin="0"/><net_sink comp="97" pin=3"/></net>

<net id="111"><net_src comp="87" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="112" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="119"><net_src comp="116" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="131"><net_src comp="42" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="123" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="120" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="134"><net_src comp="126" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="138"><net_src comp="46" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="140"><net_src comp="135" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="141"><net_src comp="135" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="145"><net_src comp="81" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="93" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="154"><net_src comp="97" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="159"><net_src comp="112" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="164"><net_src comp="116" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="169"><net_src comp="63" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="174"><net_src comp="68" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="123" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: l_strC6_i | {}
	Port: l_betaC5 | {6 }
 - Input state : 
	Port: scal<float, 2u, unsigned int> : l_strC6_i | {1 }
  - Chain level:
	State 1
		store_ln59 : 1
		i_3 : 1
		icmp_ln59 : 2
		i_4 : 2
		br_ln59 : 3
		store_ln59 : 3
	State 2
		mul : 1
		mul_1 : 1
	State 3
	State 4
	State 5
	State 6
		p_Result_s : 1
		write_ln67 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   fmul   |        grp_fu_63       |    3    |   143   |    78   |
|          |        grp_fu_68       |    3    |   143   |    78   |
|----------|------------------------|---------|---------|---------|
|    add   |        i_4_fu_87       |    0    |    0    |    10   |
|----------|------------------------|---------|---------|---------|
|   icmp   |     icmp_ln59_fu_81    |    0    |    0    |    8    |
|----------|------------------------|---------|---------|---------|
|   read   |   p_Val2_s_read_fu_50  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln67_write_fu_56 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |       l_val_fu_93      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|      l_val_5_fu_97     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|bitconcatenate|    p_Result_s_fu_126   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    6    |   286   |   174   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|bitcast_ln110_1_reg_161|   32   |
| bitcast_ln110_reg_156 |   32   |
|       i_reg_135       |    3   |
|   icmp_ln59_reg_142   |    1   |
|    l_val_5_reg_151    |   32   |
|     l_val_reg_146     |   32   |
|     mul_1_reg_171     |   32   |
|      mul_reg_166      |   32   |
+-----------------------+--------+
|         Total         |   196  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_63 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_68 |  p0  |   2  |  32  |   64   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   128  ||  0.774  ||    18   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   286  |   174  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   196  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    0   |   482  |   192  |
+-----------+--------+--------+--------+--------+
