Analysis & Synthesis report for gyztankwar
Sat Mar 30 17:59:19 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for romtest:rgbgenerate|altsyncram:altsyncram_component|altsyncram_m2g1:auto_generated
 16. Parameter Settings for User Entity Instance: Top-level Entity: |vgatest
 17. Parameter Settings for User Entity Instance: romtest:rgbgenerate|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: pll_clock:M1|pll_clock_0002:pll_clock_inst|altera_pll:altera_pll_i
 19. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 20. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 21. Parameter Settings for Inferred Entity Instance: lpm_divide:Div2
 22. Parameter Settings for Inferred Entity Instance: lpm_divide:Div3
 23. Parameter Settings for Inferred Entity Instance: lpm_divide:Div4
 24. altsyncram Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "pll_clock:M1"
 26. Port Connectivity Checks: "enermy2bullet:t2b3"
 27. Port Connectivity Checks: "enermy2bullet:t2b2"
 28. Port Connectivity Checks: "enermy2bullet:t2b1"
 29. Port Connectivity Checks: "enermy2bullet:t2b0"
 30. Port Connectivity Checks: "enermy1bullet:t1b3"
 31. Port Connectivity Checks: "enermy1bullet:t1b2"
 32. Port Connectivity Checks: "enermy1bullet:t1b1"
 33. Port Connectivity Checks: "enermy1bullet:t1b0"
 34. Port Connectivity Checks: "mybullet:t0b3"
 35. Port Connectivity Checks: "mybullet:t0b2"
 36. Port Connectivity Checks: "mybullet:t0b1"
 37. Port Connectivity Checks: "mybullet:t0b0"
 38. Port Connectivity Checks: "RanGen:rangen0"
 39. Post-Synthesis Netlist Statistics for Top Partition
 40. Elapsed Time Per Partition
 41. Analysis & Synthesis Messages
 42. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Mar 30 17:59:19 2019           ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                   ; gyztankwar                                      ;
; Top-level Entity Name           ; vgatest                                         ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 486                                             ;
; Total pins                      ; 110                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 480,000                                         ;
; Total DSP Blocks                ; 11                                              ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; vgatest            ; gyztankwar         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ; Library   ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+-----------+
; pll_clock/pll_clock_0002.v       ; yes             ; User Verilog HDL File                  ; D:/tankwar/pll_clock/pll_clock_0002.v                                   ; pll_clock ;
; pll_clock.v                      ; yes             ; User Wizard-Generated File             ; D:/tankwar/pll_clock.v                                                  ; pll_clock ;
; vgatest.v                        ; yes             ; User Verilog HDL File                  ; D:/tankwar/vgatest.v                                                    ;           ;
; RanGen.v                         ; yes             ; User Verilog HDL File                  ; D:/tankwar/RanGen.v                                                     ;           ;
; mybullet.v                       ; yes             ; User Verilog HDL File                  ; D:/tankwar/mybullet.v                                                   ;           ;
; enermy1bullet.v                  ; yes             ; User Verilog HDL File                  ; D:/tankwar/enermy1bullet.v                                              ;           ;
; enermy2bullet.v                  ; yes             ; User Verilog HDL File                  ; D:/tankwar/enermy2bullet.v                                              ;           ;
; segment.v                        ; yes             ; User Verilog HDL File                  ; D:/tankwar/segment.v                                                    ;           ;
; romtest.v                        ; yes             ; User Wizard-Generated File             ; D:/tankwar/romtest.v                                                    ;           ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf        ;           ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;           ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.inc           ;           ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_decode.inc        ;           ;
; aglobal180.inc                   ; yes             ; Megafunction                           ; c:/intelfpga/18.0/quartus/libraries/megafunctions/aglobal180.inc        ;           ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga/18.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;           ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altrom.inc            ;           ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altram.inc            ;           ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altdpram.inc          ;           ;
; db/altsyncram_m2g1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/tankwar/db/altsyncram_m2g1.tdf                                       ;           ;
; crazybird.mif                    ; yes             ; Auto-Found Memory Initialization File  ; D:/tankwar/crazybird.mif                                                ;           ;
; db/decode_01a.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/tankwar/db/decode_01a.tdf                                            ;           ;
; db/mux_5hb.tdf                   ; yes             ; Auto-Generated Megafunction            ; D:/tankwar/db/mux_5hb.tdf                                               ;           ;
; altera_pll.v                     ; yes             ; Megafunction                           ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v          ;           ;
; lpm_divide.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_divide.tdf        ;           ;
; abs_divider.inc                  ; yes             ; Megafunction                           ; c:/intelfpga/18.0/quartus/libraries/megafunctions/abs_divider.inc       ;           ;
; sign_div_unsign.inc              ; yes             ; Megafunction                           ; c:/intelfpga/18.0/quartus/libraries/megafunctions/sign_div_unsign.inc   ;           ;
; db/lpm_divide_0dm.tdf            ; yes             ; Auto-Generated Megafunction            ; D:/tankwar/db/lpm_divide_0dm.tdf                                        ;           ;
; db/sign_div_unsign_6nh.tdf       ; yes             ; Auto-Generated Megafunction            ; D:/tankwar/db/sign_div_unsign_6nh.tdf                                   ;           ;
; db/alt_u_div_i2f.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/tankwar/db/alt_u_div_i2f.tdf                                         ;           ;
; db/lpm_divide_3dm.tdf            ; yes             ; Auto-Generated Megafunction            ; D:/tankwar/db/lpm_divide_3dm.tdf                                        ;           ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction            ; D:/tankwar/db/sign_div_unsign_9nh.tdf                                   ;           ;
; db/alt_u_div_o2f.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/tankwar/db/alt_u_div_o2f.tdf                                         ;           ;
; db/lpm_divide_scm.tdf            ; yes             ; Auto-Generated Megafunction            ; D:/tankwar/db/lpm_divide_scm.tdf                                        ;           ;
; db/sign_div_unsign_2nh.tdf       ; yes             ; Auto-Generated Megafunction            ; D:/tankwar/db/sign_div_unsign_2nh.tdf                                   ;           ;
; db/alt_u_div_a2f.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/tankwar/db/alt_u_div_a2f.tdf                                         ;           ;
; db/lpm_divide_ibm.tdf            ; yes             ; Auto-Generated Megafunction            ; D:/tankwar/db/lpm_divide_ibm.tdf                                        ;           ;
; db/sign_div_unsign_olh.tdf       ; yes             ; Auto-Generated Megafunction            ; D:/tankwar/db/sign_div_unsign_olh.tdf                                   ;           ;
; db/alt_u_div_mve.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/tankwar/db/alt_u_div_mve.tdf                                         ;           ;
; db/lpm_divide_fbm.tdf            ; yes             ; Auto-Generated Megafunction            ; D:/tankwar/db/lpm_divide_fbm.tdf                                        ;           ;
; db/sign_div_unsign_llh.tdf       ; yes             ; Auto-Generated Megafunction            ; D:/tankwar/db/sign_div_unsign_llh.tdf                                   ;           ;
; db/alt_u_div_gve.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/tankwar/db/alt_u_div_gve.tdf                                         ;           ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+-----------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 4551        ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 8057        ;
;     -- 7 input functions                    ; 14          ;
;     -- 6 input functions                    ; 1026        ;
;     -- 5 input functions                    ; 1879        ;
;     -- 4 input functions                    ; 675         ;
;     -- <=3 input functions                  ; 4463        ;
;                                             ;             ;
; Dedicated logic registers                   ; 486         ;
;                                             ;             ;
; I/O pins                                    ; 110         ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 480000      ;
;                                             ;             ;
; Total DSP Blocks                            ; 11          ;
;                                             ;             ;
; Total PLLs                                  ; 2           ;
;     -- PLLs                                 ; 2           ;
;                                             ;             ;
; Maximum fan-out node                        ; rst_n~input ;
; Maximum fan-out                             ; 484         ;
; Total fan-out                               ; 32612       ;
; Average fan-out                             ; 3.69        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                          ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |vgatest                                  ; 8057 (2041)         ; 486 (197)                 ; 480000            ; 11         ; 110  ; 0            ; |vgatest                                                                                                           ; vgatest             ; work         ;
;    |RanGen:rangen0|                       ; 8 (8)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |vgatest|RanGen:rangen0                                                                                            ; RanGen              ; work         ;
;    |enermy1bullet:t1b0|                   ; 205 (205)           ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |vgatest|enermy1bullet:t1b0                                                                                        ; enermy1bullet       ; work         ;
;    |enermy1bullet:t1b1|                   ; 205 (205)           ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |vgatest|enermy1bullet:t1b1                                                                                        ; enermy1bullet       ; work         ;
;    |enermy1bullet:t1b2|                   ; 205 (205)           ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |vgatest|enermy1bullet:t1b2                                                                                        ; enermy1bullet       ; work         ;
;    |enermy1bullet:t1b3|                   ; 263 (263)           ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |vgatest|enermy1bullet:t1b3                                                                                        ; enermy1bullet       ; work         ;
;    |enermy2bullet:t2b0|                   ; 398 (398)           ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |vgatest|enermy2bullet:t2b0                                                                                        ; enermy2bullet       ; work         ;
;    |enermy2bullet:t2b1|                   ; 397 (397)           ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |vgatest|enermy2bullet:t2b1                                                                                        ; enermy2bullet       ; work         ;
;    |enermy2bullet:t2b2|                   ; 397 (397)           ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |vgatest|enermy2bullet:t2b2                                                                                        ; enermy2bullet       ; work         ;
;    |enermy2bullet:t2b3|                   ; 455 (455)           ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |vgatest|enermy2bullet:t2b3                                                                                        ; enermy2bullet       ; work         ;
;    |lpm_divide:Div0|                      ; 140 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgatest|lpm_divide:Div0                                                                                           ; lpm_divide          ; work         ;
;       |lpm_divide_3dm:auto_generated|     ; 140 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgatest|lpm_divide:Div0|lpm_divide_3dm:auto_generated                                                             ; lpm_divide_3dm      ; work         ;
;          |sign_div_unsign_9nh:divider|    ; 140 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgatest|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider                                 ; sign_div_unsign_9nh ; work         ;
;             |alt_u_div_o2f:divider|       ; 140 (140)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgatest|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider           ; alt_u_div_o2f       ; work         ;
;    |lpm_divide:Div1|                      ; 226 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgatest|lpm_divide:Div1                                                                                           ; lpm_divide          ; work         ;
;       |lpm_divide_0dm:auto_generated|     ; 226 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgatest|lpm_divide:Div1|lpm_divide_0dm:auto_generated                                                             ; lpm_divide_0dm      ; work         ;
;          |sign_div_unsign_6nh:divider|    ; 226 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgatest|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider                                 ; sign_div_unsign_6nh ; work         ;
;             |alt_u_div_i2f:divider|       ; 226 (226)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgatest|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_i2f:divider           ; alt_u_div_i2f       ; work         ;
;    |lpm_divide:Div2|                      ; 268 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgatest|lpm_divide:Div2                                                                                           ; lpm_divide          ; work         ;
;       |lpm_divide_scm:auto_generated|     ; 268 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgatest|lpm_divide:Div2|lpm_divide_scm:auto_generated                                                             ; lpm_divide_scm      ; work         ;
;          |sign_div_unsign_2nh:divider|    ; 268 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgatest|lpm_divide:Div2|lpm_divide_scm:auto_generated|sign_div_unsign_2nh:divider                                 ; sign_div_unsign_2nh ; work         ;
;             |alt_u_div_a2f:divider|       ; 268 (268)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgatest|lpm_divide:Div2|lpm_divide_scm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_a2f:divider           ; alt_u_div_a2f       ; work         ;
;    |lpm_divide:Div3|                      ; 250 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgatest|lpm_divide:Div3                                                                                           ; lpm_divide          ; work         ;
;       |lpm_divide_ibm:auto_generated|     ; 250 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgatest|lpm_divide:Div3|lpm_divide_ibm:auto_generated                                                             ; lpm_divide_ibm      ; work         ;
;          |sign_div_unsign_olh:divider|    ; 250 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgatest|lpm_divide:Div3|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                                 ; sign_div_unsign_olh ; work         ;
;             |alt_u_div_mve:divider|       ; 250 (250)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgatest|lpm_divide:Div3|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider           ; alt_u_div_mve       ; work         ;
;    |lpm_divide:Div4|                      ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgatest|lpm_divide:Div4                                                                                           ; lpm_divide          ; work         ;
;       |lpm_divide_fbm:auto_generated|     ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgatest|lpm_divide:Div4|lpm_divide_fbm:auto_generated                                                             ; lpm_divide_fbm      ; work         ;
;          |sign_div_unsign_llh:divider|    ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgatest|lpm_divide:Div4|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider                                 ; sign_div_unsign_llh ; work         ;
;             |alt_u_div_gve:divider|       ; 181 (181)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgatest|lpm_divide:Div4|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider           ; alt_u_div_gve       ; work         ;
;    |mybullet:t0b0|                        ; 578 (578)           ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |vgatest|mybullet:t0b0                                                                                             ; mybullet            ; work         ;
;    |mybullet:t0b1|                        ; 579 (579)           ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |vgatest|mybullet:t0b1                                                                                             ; mybullet            ; work         ;
;    |mybullet:t0b2|                        ; 579 (579)           ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |vgatest|mybullet:t0b2                                                                                             ; mybullet            ; work         ;
;    |mybullet:t0b3|                        ; 637 (637)           ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |vgatest|mybullet:t0b3                                                                                             ; mybullet            ; work         ;
;    |pll_clock:M1|                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgatest|pll_clock:M1                                                                                              ; pll_clock           ; pll_clock    ;
;       |pll_clock_0002:pll_clock_inst|     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgatest|pll_clock:M1|pll_clock_0002:pll_clock_inst                                                                ; pll_clock_0002      ; pll_clock    ;
;          |altera_pll:altera_pll_i|        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgatest|pll_clock:M1|pll_clock_0002:pll_clock_inst|altera_pll:altera_pll_i                                        ; altera_pll          ; work         ;
;    |romtest:rgbgenerate|                  ; 3 (0)               ; 4 (0)                     ; 480000            ; 0          ; 0    ; 0            ; |vgatest|romtest:rgbgenerate                                                                                       ; romtest             ; work         ;
;       |altsyncram:altsyncram_component|   ; 3 (0)               ; 4 (0)                     ; 480000            ; 0          ; 0    ; 0            ; |vgatest|romtest:rgbgenerate|altsyncram:altsyncram_component                                                       ; altsyncram          ; work         ;
;          |altsyncram_m2g1:auto_generated| ; 3 (0)               ; 4 (4)                     ; 480000            ; 0          ; 0    ; 0            ; |vgatest|romtest:rgbgenerate|altsyncram:altsyncram_component|altsyncram_m2g1:auto_generated                        ; altsyncram_m2g1     ; work         ;
;             |decode_01a:rden_decode|      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgatest|romtest:rgbgenerate|altsyncram:altsyncram_component|altsyncram_m2g1:auto_generated|decode_01a:rden_decode ; decode_01a          ; work         ;
;    |segment:i0|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgatest|segment:i0                                                                                                ; segment             ; work         ;
;    |segment:i1|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgatest|segment:i1                                                                                                ; segment             ; work         ;
;    |segment:i2|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgatest|segment:i2                                                                                                ; segment             ; work         ;
;    |segment:i3|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgatest|segment:i3                                                                                                ; segment             ; work         ;
;    |segment:i4|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgatest|segment:i4                                                                                                ; segment             ; work         ;
;    |segment:i5|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vgatest|segment:i5                                                                                                ; segment             ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+------------------+
; Name                                                                                          ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF              ;
+-----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+------------------+
; romtest:rgbgenerate|altsyncram:altsyncram_component|altsyncram_m2g1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 20000        ; 24           ; --           ; --           ; 480000 ; ../CrazyBird.mif ;
+-----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18 plus 36       ; 11          ;
; Total number of DSP blocks      ; 11          ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 11          ;
+---------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------+-----------------+
; Altera ; altera_pll   ; 18.0    ; N/A          ; N/A          ; |vgatest|pll_clock:M1        ; pll_clock.v     ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |vgatest|romtest:rgbgenerate ; romtest.v       ;
+--------+--------------+---------+--------------+--------------+------------------------------+-----------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; RanGen:rangen0|rand_counter[1]        ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 486   ;
; Number of registers using Synchronous Clear  ; 144   ;
; Number of registers using Synchronous Load   ; 27    ;
; Number of registers using Asynchronous Clear ; 482   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 375   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Inverted Register Statistics                        ;
+-------------------------------------------+---------+
; Inverted Register                         ; Fan out ;
+-------------------------------------------+---------+
; RanGen:rangen0|rand_num[3]                ; 3       ;
; RanGen:rangen0|rand_num[6]                ; 4       ;
; RanGen:rangen0|rand_num[7]                ; 4       ;
; live[0]                                   ; 3       ;
; live[1]                                   ; 3       ;
; live[2]                                   ; 3       ;
; live[3]                                   ; 3       ;
; live[4]                                   ; 4       ;
; live[5]                                   ; 4       ;
; live[6]                                   ; 3       ;
; live[7]                                   ; 3       ;
; live[8]                                   ; 3       ;
; live[9]                                   ; 2       ;
; tank_exit[2]                              ; 49      ;
; tank_direction[4]                         ; 64      ;
; tank_exit[3]                              ; 48      ;
; tank_direction[6]                         ; 64      ;
; tank_exit[4]                              ; 43      ;
; mybullet:t0b3|bullet_y[4]                 ; 44      ;
; enermy2bullet:t2b2|bullet_y[4]            ; 43      ;
; mybullet:t0b3|bullet_y[2]                 ; 45      ;
; mybullet:t0b3|bullet_y[3]                 ; 44      ;
; enermy2bullet:t2b2|bullet_y[2]            ; 44      ;
; enermy2bullet:t2b2|bullet_y[3]            ; 43      ;
; mybullet:t0b3|bullet_y[1]                 ; 45      ;
; enermy2bullet:t2b2|bullet_y[1]            ; 44      ;
; mybullet:t0b3|bullet_x[3]                 ; 43      ;
; mybullet:t0b3|bullet_x[4]                 ; 43      ;
; enermy2bullet:t2b2|bullet_x[3]            ; 42      ;
; enermy2bullet:t2b2|bullet_x[4]            ; 42      ;
; mybullet:t0b3|bullet_x[1]                 ; 44      ;
; mybullet:t0b3|bullet_x[2]                 ; 45      ;
; enermy2bullet:t2b2|bullet_x[1]            ; 43      ;
; enermy2bullet:t2b2|bullet_x[2]            ; 44      ;
; enermy2bullet:t2b1|bullet_y[4]            ; 43      ;
; enermy2bullet:t2b1|bullet_y[2]            ; 44      ;
; enermy2bullet:t2b1|bullet_y[3]            ; 43      ;
; enermy2bullet:t2b1|bullet_y[1]            ; 44      ;
; enermy2bullet:t2b0|bullet_y[4]            ; 43      ;
; enermy2bullet:t2b0|bullet_y[2]            ; 44      ;
; enermy2bullet:t2b0|bullet_y[3]            ; 43      ;
; enermy2bullet:t2b0|bullet_y[1]            ; 44      ;
; enermy2bullet:t2b0|bullet_x[3]            ; 42      ;
; enermy2bullet:t2b0|bullet_x[4]            ; 42      ;
; enermy2bullet:t2b0|bullet_x[1]            ; 43      ;
; enermy2bullet:t2b0|bullet_x[2]            ; 44      ;
; enermy2bullet:t2b1|bullet_x[3]            ; 42      ;
; enermy2bullet:t2b1|bullet_x[4]            ; 42      ;
; enermy2bullet:t2b1|bullet_x[1]            ; 43      ;
; enermy2bullet:t2b1|bullet_x[2]            ; 44      ;
; enermy2bullet:t2b3|bullet_y[4]            ; 43      ;
; enermy2bullet:t2b3|bullet_y[2]            ; 44      ;
; enermy2bullet:t2b3|bullet_y[3]            ; 43      ;
; enermy2bullet:t2b3|bullet_y[1]            ; 44      ;
; enermy2bullet:t2b3|bullet_x[3]            ; 42      ;
; enermy2bullet:t2b3|bullet_x[4]            ; 42      ;
; enermy2bullet:t2b3|bullet_x[1]            ; 43      ;
; enermy2bullet:t2b3|bullet_x[2]            ; 44      ;
; enermy1bullet:t1b3|bullet_y[4]            ; 43      ;
; enermy1bullet:t1b3|bullet_y[2]            ; 44      ;
; enermy1bullet:t1b3|bullet_y[3]            ; 43      ;
; enermy1bullet:t1b3|bullet_y[1]            ; 44      ;
; enermy1bullet:t1b3|bullet_x[3]            ; 42      ;
; enermy1bullet:t1b3|bullet_x[4]            ; 42      ;
; enermy1bullet:t1b3|bullet_x[1]            ; 43      ;
; enermy1bullet:t1b3|bullet_x[2]            ; 44      ;
; enermy1bullet:t1b0|bullet_y[4]            ; 43      ;
; enermy1bullet:t1b0|bullet_y[2]            ; 44      ;
; enermy1bullet:t1b0|bullet_y[3]            ; 43      ;
; enermy1bullet:t1b0|bullet_y[1]            ; 44      ;
; enermy1bullet:t1b0|bullet_x[4]            ; 42      ;
; enermy1bullet:t1b0|bullet_x[2]            ; 44      ;
; enermy1bullet:t1b0|bullet_x[3]            ; 42      ;
; enermy1bullet:t1b0|bullet_x[1]            ; 43      ;
; enermy1bullet:t1b1|bullet_y[4]            ; 43      ;
; enermy1bullet:t1b1|bullet_y[2]            ; 44      ;
; enermy1bullet:t1b1|bullet_y[3]            ; 43      ;
; enermy1bullet:t1b1|bullet_y[1]            ; 44      ;
; tank_x[37]                                ; 26      ;
; tank_x[38]                                ; 25      ;
; tank_x[34]                                ; 24      ;
; tank_y[32]                                ; 24      ;
; enermy1bullet:t1b1|bullet_x[4]            ; 42      ;
; enermy1bullet:t1b1|bullet_x[2]            ; 44      ;
; enermy1bullet:t1b1|bullet_x[3]            ; 42      ;
; enermy1bullet:t1b1|bullet_x[1]            ; 43      ;
; enermy1bullet:t1b2|bullet_y[4]            ; 43      ;
; enermy1bullet:t1b2|bullet_y[2]            ; 44      ;
; enermy1bullet:t1b2|bullet_y[3]            ; 43      ;
; enermy1bullet:t1b2|bullet_y[1]            ; 44      ;
; tank_x[27]                                ; 24      ;
; tank_x[26]                                ; 23      ;
; tank_x[23]                                ; 23      ;
; tank_y[22]                                ; 24      ;
; enermy1bullet:t1b2|bullet_x[4]            ; 42      ;
; enermy1bullet:t1b2|bullet_x[2]            ; 44      ;
; enermy1bullet:t1b2|bullet_x[3]            ; 42      ;
; enermy1bullet:t1b2|bullet_x[1]            ; 43      ;
; mybullet:t0b2|bullet_y[4]                 ; 44      ;
; mybullet:t0b2|bullet_y[2]                 ; 45      ;
; Total number of inverted registers = 132* ;         ;
+-------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |vgatest|y_cnt[4]                       ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |vgatest|score[8]                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |vgatest|direction_reg[2]~reg0          ;
; 16:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |vgatest|tank_direction[9]              ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |vgatest|tank_x[21]                     ;
; 7:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |vgatest|tank_y[29]                     ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |vgatest|tank_x[30]                     ;
; 7:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |vgatest|tank_y[39]                     ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |vgatest|enermy2bullet:t2b3|bullet_x[7] ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |vgatest|enermy2bullet:t2b3|bullet_y[0] ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |vgatest|enermy2bullet:t2b2|bullet_x[9] ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |vgatest|enermy2bullet:t2b2|bullet_y[9] ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |vgatest|enermy2bullet:t2b1|bullet_x[6] ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |vgatest|enermy2bullet:t2b1|bullet_y[6] ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |vgatest|enermy2bullet:t2b0|bullet_x[6] ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |vgatest|enermy2bullet:t2b0|bullet_y[7] ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |vgatest|enermy1bullet:t1b3|bullet_x[5] ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |vgatest|enermy1bullet:t1b3|bullet_y[0] ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |vgatest|enermy1bullet:t1b2|bullet_x[5] ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |vgatest|enermy1bullet:t1b2|bullet_y[9] ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |vgatest|enermy1bullet:t1b1|bullet_x[5] ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |vgatest|enermy1bullet:t1b1|bullet_y[9] ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |vgatest|enermy1bullet:t1b0|bullet_x[8] ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |vgatest|enermy1bullet:t1b0|bullet_y[0] ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |vgatest|mybullet:t0b3|bullet_x[8]      ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |vgatest|mybullet:t0b3|bullet_y[5]      ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |vgatest|mybullet:t0b2|bullet_x[9]      ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |vgatest|mybullet:t0b2|bullet_y[6]      ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |vgatest|mybullet:t0b1|bullet_x[9]      ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |vgatest|mybullet:t0b1|bullet_y[8]      ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |vgatest|mybullet:t0b0|bullet_x[9]      ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |vgatest|mybullet:t0b0|bullet_y[0]      ;
; 19:1               ; 8 bits    ; 96 LEs        ; 8 LEs                ; 88 LEs                 ; Yes        ; |vgatest|tank_x[44]                     ;
; 19:1               ; 3 bits    ; 36 LEs        ; 6 LEs                ; 30 LEs                 ; Yes        ; |vgatest|tank_y[49]                     ;
; 25:1               ; 16 bits   ; 256 LEs       ; 256 LEs              ; 0 LEs                  ; Yes        ; |vgatest|red[6]~reg0                    ;
; 26:1               ; 8 bits    ; 136 LEs       ; 128 LEs              ; 8 LEs                  ; Yes        ; |vgatest|green[2]~reg0                  ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |vgatest|tank_x[26]                     ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |vgatest|tank_x[34]                     ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |vgatest|enermy2bullet:t2b3|bullet_x[4] ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |vgatest|enermy2bullet:t2b3|bullet_y[1] ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |vgatest|enermy2bullet:t2b2|bullet_x[4] ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |vgatest|enermy2bullet:t2b2|bullet_y[2] ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |vgatest|enermy2bullet:t2b1|bullet_x[4] ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |vgatest|enermy2bullet:t2b1|bullet_y[4] ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |vgatest|enermy2bullet:t2b0|bullet_x[2] ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |vgatest|enermy2bullet:t2b0|bullet_y[3] ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |vgatest|enermy1bullet:t1b3|bullet_x[4] ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |vgatest|enermy1bullet:t1b3|bullet_y[1] ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |vgatest|enermy1bullet:t1b2|bullet_x[3] ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |vgatest|enermy1bullet:t1b2|bullet_y[3] ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |vgatest|enermy1bullet:t1b1|bullet_x[1] ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |vgatest|enermy1bullet:t1b1|bullet_y[1] ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |vgatest|enermy1bullet:t1b0|bullet_x[4] ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |vgatest|enermy1bullet:t1b0|bullet_y[2] ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |vgatest|mybullet:t0b3|bullet_x[3]      ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |vgatest|mybullet:t0b3|bullet_y[3]      ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |vgatest|mybullet:t0b2|bullet_x[4]      ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |vgatest|mybullet:t0b2|bullet_y[2]      ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |vgatest|mybullet:t0b1|bullet_x[1]      ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |vgatest|mybullet:t0b1|bullet_y[2]      ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |vgatest|mybullet:t0b0|bullet_x[4]      ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |vgatest|mybullet:t0b0|bullet_y[4]      ;
; 19:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |vgatest|tank_x[41]                     ;
; 19:1               ; 7 bits    ; 84 LEs        ; 14 LEs               ; 70 LEs                 ; Yes        ; |vgatest|tank_y[44]                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |vgatest|red                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |vgatest|enermy2bullet:t2b3|Mux8        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |vgatest|enermy2bullet:t2b3|Mux19       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |vgatest|enermy1bullet:t1b3|Mux4        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |vgatest|enermy1bullet:t1b3|Mux22       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |vgatest|mybullet:t0b3|Mux0             ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |vgatest|mybullet:t0b3|Mux20            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |vgatest|red                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for romtest:rgbgenerate|altsyncram:altsyncram_component|altsyncram_m2g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |vgatest ;
+----------------+------------+-------------------------------------------+
; Parameter Name ; Value      ; Type                                      ;
+----------------+------------+-------------------------------------------+
; H_SYNC_END     ; 0001100000 ; Unsigned Binary                           ;
; V_SYNC_END     ; 0000000010 ; Unsigned Binary                           ;
; H_SYNC_TOTAL   ; 1100100000 ; Unsigned Binary                           ;
; V_SYNC_TOTAL   ; 1000001101 ; Unsigned Binary                           ;
; H_SHOW_START   ; 0010010000 ; Unsigned Binary                           ;
; V_SHOW_START   ; 0000100011 ; Unsigned Binary                           ;
+----------------+------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: romtest:rgbgenerate|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                              ;
; WIDTH_A                            ; 24                   ; Signed Integer                       ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                       ;
; NUMWORDS_A                         ; 20000                ; Signed Integer                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 1                    ; Untyped                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; ../CrazyBird.mif     ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_m2g1      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_clock:M1|pll_clock_0002:pll_clock_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                            ;
+--------------------------------------+------------------------+-------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                          ;
; fractional_vco_multiplier            ; false                  ; String                                          ;
; pll_type                             ; General                ; String                                          ;
; pll_subtype                          ; General                ; String                                          ;
; number_of_clocks                     ; 3                      ; Signed Integer                                  ;
; operation_mode                       ; direct                 ; String                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                  ;
; data_rate                            ; 0                      ; Signed Integer                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                  ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                          ;
; phase_shift0                         ; 0 ps                   ; String                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                          ;
; phase_shift1                         ; 0 ps                   ; String                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency2              ; 200.000000 MHz         ; String                                          ;
; phase_shift2                         ; 0 ps                   ; String                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                                          ;
; phase_shift3                         ; 0 ps                   ; String                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                          ;
; phase_shift4                         ; 0 ps                   ; String                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                          ;
; phase_shift5                         ; 0 ps                   ; String                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                          ;
; phase_shift6                         ; 0 ps                   ; String                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                          ;
; phase_shift7                         ; 0 ps                   ; String                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                          ;
; phase_shift8                         ; 0 ps                   ; String                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                          ;
; phase_shift9                         ; 0 ps                   ; String                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                          ;
; phase_shift10                        ; 0 ps                   ; String                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                          ;
; phase_shift11                        ; 0 ps                   ; String                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                          ;
; phase_shift12                        ; 0 ps                   ; String                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                          ;
; phase_shift13                        ; 0 ps                   ; String                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                          ;
; phase_shift14                        ; 0 ps                   ; String                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                          ;
; phase_shift15                        ; 0 ps                   ; String                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                          ;
; phase_shift16                        ; 0 ps                   ; String                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                          ;
; phase_shift17                        ; 0 ps                   ; String                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                  ;
; clock_name_0                         ;                        ; String                                          ;
; clock_name_1                         ;                        ; String                                          ;
; clock_name_2                         ;                        ; String                                          ;
; clock_name_3                         ;                        ; String                                          ;
; clock_name_4                         ;                        ; String                                          ;
; clock_name_5                         ;                        ; String                                          ;
; clock_name_6                         ;                        ; String                                          ;
; clock_name_7                         ;                        ; String                                          ;
; clock_name_8                         ;                        ; String                                          ;
; clock_name_global_0                  ; false                  ; String                                          ;
; clock_name_global_1                  ; false                  ; String                                          ;
; clock_name_global_2                  ; false                  ; String                                          ;
; clock_name_global_3                  ; false                  ; String                                          ;
; clock_name_global_4                  ; false                  ; String                                          ;
; clock_name_global_5                  ; false                  ; String                                          ;
; clock_name_global_6                  ; false                  ; String                                          ;
; clock_name_global_7                  ; false                  ; String                                          ;
; clock_name_global_8                  ; false                  ; String                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                  ;
; pll_slf_rst                          ; false                  ; String                                          ;
; pll_bw_sel                           ; low                    ; String                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
+--------------------------------------+------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                ;
; LPM_WIDTHD             ; 14             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_0dm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                ;
; LPM_WIDTHD             ; 17             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_3dm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_scm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_fbm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                ;
+-------------------------------------------+-----------------------------------------------------+
; Name                                      ; Value                                               ;
+-------------------------------------------+-----------------------------------------------------+
; Number of entity instances                ; 1                                                   ;
; Entity Instance                           ; romtest:rgbgenerate|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                 ;
;     -- WIDTH_A                            ; 24                                                  ;
;     -- NUMWORDS_A                         ; 20000                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                              ;
;     -- WIDTH_B                            ; 1                                                   ;
;     -- NUMWORDS_B                         ; 1                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
+-------------------------------------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_clock:M1"                                                                                                ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; outclk_2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; locked   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "enermy2bullet:t2b3"                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; shoot            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; bullet_exit_reg  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bullet_direction ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "enermy2bullet:t2b2"                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; shoot            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; bullet_exit_reg  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bullet_direction ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "enermy2bullet:t2b1"                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; shoot            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; bullet_exit_reg  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bullet_direction ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "enermy2bullet:t2b0"                                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; shoot             ; Input  ; Info     ; Stuck at VCC                                                                        ;
; bullet_exit_front ; Input  ; Info     ; Stuck at VCC                                                                        ;
; bullet_exit_reg   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bullet_direction  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "enermy1bullet:t1b3"                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; shoot            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; bullet_exit_reg  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bullet_direction ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "enermy1bullet:t1b2"                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; shoot            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; bullet_exit_reg  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bullet_direction ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "enermy1bullet:t1b1"                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; shoot            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; bullet_exit_reg  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bullet_direction ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "enermy1bullet:t1b0"                                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; shoot             ; Input  ; Info     ; Stuck at VCC                                                                        ;
; bullet_exit_front ; Input  ; Info     ; Stuck at VCC                                                                        ;
; bullet_exit_reg   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bullet_direction  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mybullet:t0b3"                                                                                  ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; bullet_exit_reg  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bullet_direction ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mybullet:t0b2"                                                                                  ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; bullet_exit_reg  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bullet_direction ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mybullet:t0b1"                                                                                  ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; bullet_exit_reg  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bullet_direction ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mybullet:t0b0"                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; bullet_exit_front ; Input  ; Info     ; Stuck at VCC                                                                        ;
; bullet_exit_reg   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bullet_direction  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RanGen:rangen0"                                                                               ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; rand_num[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 486                         ;
;     CLR               ; 21                          ;
;     CLR SCLR          ; 62                          ;
;     CLR SCLR SLD      ; 8                           ;
;     CLR SLD           ; 16                          ;
;     ENA CLR           ; 301                         ;
;     ENA CLR SCLR      ; 71                          ;
;     ENA CLR SCLR SLD  ; 3                           ;
;     plain             ; 4                           ;
; arriav_lcell_comb     ; 8079                        ;
;     arith             ; 1991                        ;
;         0 data inputs ; 140                         ;
;         1 data inputs ; 1025                        ;
;         2 data inputs ; 147                         ;
;         3 data inputs ; 233                         ;
;         4 data inputs ; 161                         ;
;         5 data inputs ; 285                         ;
;     extend            ; 14                          ;
;         7 data inputs ; 14                          ;
;     normal            ; 3977                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 33                          ;
;         2 data inputs ; 592                         ;
;         3 data inputs ; 216                         ;
;         4 data inputs ; 514                         ;
;         5 data inputs ; 1594                        ;
;         6 data inputs ; 1026                        ;
;     shared            ; 2097                        ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 52                          ;
;         2 data inputs ; 2040                        ;
; arriav_mac            ; 11                          ;
; boundary_port         ; 110                         ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 72                          ;
;                       ;                             ;
; Max LUT depth         ; 24.70                       ;
; Average LUT depth     ; 7.56                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:16     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Sat Mar 30 17:58:47 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off gyztankwar -c gyztankwar
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file pll_clock/pll_clock_0002.v
    Info (12023): Found entity 1: pll_clock_0002 File: D:/tankwar/pll_clock/pll_clock_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pll_clock.v
    Info (12023): Found entity 1: pll_clock File: D:/tankwar/pll_clock.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file vgatest.v
    Info (12023): Found entity 1: vgatest File: D:/tankwar/vgatest.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rangen.v
    Info (12023): Found entity 1: RanGen File: D:/tankwar/RanGen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mybullet.v
    Info (12023): Found entity 1: mybullet File: D:/tankwar/mybullet.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file enermy1bullet.v
    Info (12023): Found entity 1: enermy1bullet File: D:/tankwar/enermy1bullet.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file enermy2bullet.v
    Info (12023): Found entity 1: enermy2bullet File: D:/tankwar/enermy2bullet.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file segment.v
    Info (12023): Found entity 1: segment File: D:/tankwar/segment.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file romtest.v
    Info (12023): Found entity 1: romtest File: D:/tankwar/romtest.v Line: 39
Info (12127): Elaborating entity "vgatest" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at vgatest.v(303): truncated value with size 32 to match size of target (4) File: D:/tankwar/vgatest.v Line: 303
Warning (10230): Verilog HDL assignment warning at vgatest.v(304): truncated value with size 32 to match size of target (4) File: D:/tankwar/vgatest.v Line: 304
Warning (10230): Verilog HDL assignment warning at vgatest.v(305): truncated value with size 32 to match size of target (4) File: D:/tankwar/vgatest.v Line: 305
Warning (10230): Verilog HDL assignment warning at vgatest.v(306): truncated value with size 32 to match size of target (4) File: D:/tankwar/vgatest.v Line: 306
Warning (10230): Verilog HDL assignment warning at vgatest.v(307): truncated value with size 32 to match size of target (4) File: D:/tankwar/vgatest.v Line: 307
Warning (10230): Verilog HDL assignment warning at vgatest.v(308): truncated value with size 32 to match size of target (4) File: D:/tankwar/vgatest.v Line: 308
Info (10264): Verilog HDL Case Statement information at vgatest.v(655): all case item expressions in this case statement are onehot File: D:/tankwar/vgatest.v Line: 655
Warning (10230): Verilog HDL assignment warning at vgatest.v(724): truncated value with size 25 to match size of target (1) File: D:/tankwar/vgatest.v Line: 724
Warning (10230): Verilog HDL assignment warning at vgatest.v(725): truncated value with size 25 to match size of target (1) File: D:/tankwar/vgatest.v Line: 725
Info (10264): Verilog HDL Case Statement information at vgatest.v(745): all case item expressions in this case statement are onehot File: D:/tankwar/vgatest.v Line: 745
Info (10264): Verilog HDL Case Statement information at vgatest.v(778): all case item expressions in this case statement are onehot File: D:/tankwar/vgatest.v Line: 778
Info (12128): Elaborating entity "romtest" for hierarchy "romtest:rgbgenerate" File: D:/tankwar/vgatest.v Line: 98
Info (12128): Elaborating entity "altsyncram" for hierarchy "romtest:rgbgenerate|altsyncram:altsyncram_component" File: D:/tankwar/romtest.v Line: 81
Info (12130): Elaborated megafunction instantiation "romtest:rgbgenerate|altsyncram:altsyncram_component" File: D:/tankwar/romtest.v Line: 81
Info (12133): Instantiated megafunction "romtest:rgbgenerate|altsyncram:altsyncram_component" with the following parameter: File: D:/tankwar/romtest.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../CrazyBird.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "20000"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m2g1.tdf
    Info (12023): Found entity 1: altsyncram_m2g1 File: D:/tankwar/db/altsyncram_m2g1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_m2g1" for hierarchy "romtest:rgbgenerate|altsyncram:altsyncram_component|altsyncram_m2g1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: D:/tankwar/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "romtest:rgbgenerate|altsyncram:altsyncram_component|altsyncram_m2g1:auto_generated|decode_01a:rden_decode" File: D:/tankwar/db/altsyncram_m2g1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: D:/tankwar/db/mux_5hb.tdf Line: 22
Info (12128): Elaborating entity "mux_5hb" for hierarchy "romtest:rgbgenerate|altsyncram:altsyncram_component|altsyncram_m2g1:auto_generated|mux_5hb:mux2" File: D:/tankwar/db/altsyncram_m2g1.tdf Line: 41
Info (12128): Elaborating entity "RanGen" for hierarchy "RanGen:rangen0" File: D:/tankwar/vgatest.v Line: 131
Info (12128): Elaborating entity "segment" for hierarchy "segment:i5" File: D:/tankwar/vgatest.v Line: 314
Info (12128): Elaborating entity "mybullet" for hierarchy "mybullet:t0b0" File: D:/tankwar/vgatest.v Line: 388
Info (12128): Elaborating entity "enermy1bullet" for hierarchy "enermy1bullet:t1b0" File: D:/tankwar/vgatest.v Line: 480
Info (12128): Elaborating entity "enermy2bullet" for hierarchy "enermy2bullet:t2b0" File: D:/tankwar/vgatest.v Line: 573
Info (12128): Elaborating entity "pll_clock" for hierarchy "pll_clock:M1" File: D:/tankwar/vgatest.v Line: 946
Info (12128): Elaborating entity "pll_clock_0002" for hierarchy "pll_clock:M1|pll_clock_0002:pll_clock_inst" File: D:/tankwar/pll_clock.v Line: 24
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll_clock:M1|pll_clock_0002:pll_clock_inst|altera_pll:altera_pll_i" File: D:/tankwar/pll_clock/pll_clock_0002.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll_clock:M1|pll_clock_0002:pll_clock_inst|altera_pll:altera_pll_i" File: D:/tankwar/pll_clock/pll_clock_0002.v Line: 91
Info (12133): Instantiated megafunction "pll_clock:M1|pll_clock_0002:pll_clock_inst|altera_pll:altera_pll_i" with the following parameter: File: D:/tankwar/pll_clock/pll_clock_0002.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "200.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "tank_x[19]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[18]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[17]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[16]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[15]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[14]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[13]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[12]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[11]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[10]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[9]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[8]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[7]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[6]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[5]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[4]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[3]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[2]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[1]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[0]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_y[19]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[18]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[17]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[16]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[15]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[14]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[13]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[12]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[11]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[10]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[9]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[8]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[7]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[6]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[5]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[4]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[3]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[2]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[1]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[0]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "tank_x[19]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[18]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[17]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[16]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[15]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[14]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[13]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[12]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[11]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[10]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[9]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[8]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[7]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[6]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[5]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[4]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[3]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[2]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[1]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[0]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_y[19]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[18]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[17]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[16]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[15]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[14]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[13]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[12]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[11]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[10]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[9]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[8]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[7]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[6]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[5]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[4]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[3]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[2]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[1]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[0]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "tank_x[19]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[18]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[17]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[16]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[15]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[14]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[13]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[12]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[11]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[10]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[9]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[8]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[7]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[6]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[5]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[4]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[3]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[2]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[1]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[0]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_y[19]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[18]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[17]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[16]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[15]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[14]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[13]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[12]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[11]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[10]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[9]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[8]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[7]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[6]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[5]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[4]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[3]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[2]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[1]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[0]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "tank_x[19]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[18]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[17]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[16]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[15]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[14]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[13]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[12]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[11]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[10]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[9]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[8]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[7]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[6]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[5]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[4]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[3]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[2]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[1]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[0]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_y[19]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[18]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[17]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[16]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[15]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[14]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[13]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[12]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[11]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[10]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[9]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[8]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[7]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[6]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[5]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[4]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[3]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[2]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[1]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[0]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "tank_x[19]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[18]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[17]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[16]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[15]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[14]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[13]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[12]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[11]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[10]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[9]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[8]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[7]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[6]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[5]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[4]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[3]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[2]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[1]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[0]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_y[19]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[18]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[17]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[16]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[15]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[14]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[13]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[12]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[11]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[10]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[9]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[8]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[7]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[6]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[5]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[4]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[3]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[2]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[1]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[0]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "tank_x[19]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[18]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[17]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[16]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[15]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[14]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[13]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[12]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[11]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[10]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[9]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[8]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[7]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[6]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[5]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[4]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[3]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[2]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[1]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[0]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_y[19]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[18]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[17]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[16]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[15]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[14]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[13]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[12]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[11]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[10]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[9]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[8]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[7]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[6]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[5]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[4]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[3]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[2]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[1]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[0]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "tank_x[19]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[18]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[17]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[16]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[15]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[14]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[13]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[12]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[11]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[10]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[9]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[8]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[7]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[6]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[5]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[4]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[3]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[2]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[1]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[0]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_y[19]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[18]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[17]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[16]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[15]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[14]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[13]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[12]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[11]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[10]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[9]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[8]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[7]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[6]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[5]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[4]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[3]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[2]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[1]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[0]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "tank_x[19]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[18]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[17]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[16]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[15]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[14]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[13]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[12]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[11]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[10]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[9]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[8]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[7]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[6]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[5]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[4]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[3]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[2]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[1]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[0]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_y[19]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[18]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[17]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[16]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[15]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[14]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[13]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[12]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[11]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[10]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[9]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[8]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[7]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[6]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[5]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[4]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[3]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[2]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[1]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[0]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "tank_x[19]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[18]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[17]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[16]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[15]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[14]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[13]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[12]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[11]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[10]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[9]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[8]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[7]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[6]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[5]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[4]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[3]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[2]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[1]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_x[0]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 72
    Warning (12110): Net "tank_y[19]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[18]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[17]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[16]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[15]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[14]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[13]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[12]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[11]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[10]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[9]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[8]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[7]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[6]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[5]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[4]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[3]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[2]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[1]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
    Warning (12110): Net "tank_y[0]" is missing source, defaulting to GND File: D:/tankwar/vgatest.v Line: 73
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "pll_clock:M1|pll_clock_0002:pll_clock_inst|altera_pll:altera_pll_i|outclk_wire[2]" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 748
Info (278001): Inferred 5 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1" File: D:/tankwar/vgatest.v Line: 304
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: D:/tankwar/vgatest.v Line: 303
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div2" File: D:/tankwar/vgatest.v Line: 305
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div3" File: D:/tankwar/vgatest.v Line: 306
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div4" File: D:/tankwar/vgatest.v Line: 307
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div1" File: D:/tankwar/vgatest.v Line: 304
Info (12133): Instantiated megafunction "lpm_divide:Div1" with the following parameter: File: D:/tankwar/vgatest.v Line: 304
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf
    Info (12023): Found entity 1: lpm_divide_0dm File: D:/tankwar/db/lpm_divide_0dm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_6nh File: D:/tankwar/db/sign_div_unsign_6nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf
    Info (12023): Found entity 1: alt_u_div_i2f File: D:/tankwar/db/alt_u_div_i2f.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: D:/tankwar/vgatest.v Line: 303
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: D:/tankwar/vgatest.v Line: 303
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "17"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf
    Info (12023): Found entity 1: lpm_divide_3dm File: D:/tankwar/db/lpm_divide_3dm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: D:/tankwar/db/sign_div_unsign_9nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info (12023): Found entity 1: alt_u_div_o2f File: D:/tankwar/db/alt_u_div_o2f.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div2" File: D:/tankwar/vgatest.v Line: 305
Info (12133): Instantiated megafunction "lpm_divide:Div2" with the following parameter: File: D:/tankwar/vgatest.v Line: 305
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_scm.tdf
    Info (12023): Found entity 1: lpm_divide_scm File: D:/tankwar/db/lpm_divide_scm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_2nh File: D:/tankwar/db/sign_div_unsign_2nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a2f.tdf
    Info (12023): Found entity 1: alt_u_div_a2f File: D:/tankwar/db/alt_u_div_a2f.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div3" File: D:/tankwar/vgatest.v Line: 306
Info (12133): Instantiated megafunction "lpm_divide:Div3" with the following parameter: File: D:/tankwar/vgatest.v Line: 306
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf
    Info (12023): Found entity 1: lpm_divide_ibm File: D:/tankwar/db/lpm_divide_ibm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: D:/tankwar/db/sign_div_unsign_olh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info (12023): Found entity 1: alt_u_div_mve File: D:/tankwar/db/alt_u_div_mve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div4" File: D:/tankwar/vgatest.v Line: 307
Info (12133): Instantiated megafunction "lpm_divide:Div4" with the following parameter: File: D:/tankwar/vgatest.v Line: 307
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fbm.tdf
    Info (12023): Found entity 1: lpm_divide_fbm File: D:/tankwar/db/lpm_divide_fbm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf
    Info (12023): Found entity 1: sign_div_unsign_llh File: D:/tankwar/db/sign_div_unsign_llh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf
    Info (12023): Found entity 1: alt_u_div_gve File: D:/tankwar/db/alt_u_div_gve.tdf Line: 22
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "dac_sync" is stuck at GND File: D:/tankwar/vgatest.v Line: 12
    Warning (13410): Pin "dac_blank" is stuck at VCC File: D:/tankwar/vgatest.v Line: 13
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file D:/tankwar/output_files/gyztankwar.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 8284 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 103 output pins
    Info (21061): Implemented 8089 logic cells
    Info (21064): Implemented 72 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 11 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 385 warnings
    Info: Peak virtual memory: 4951 megabytes
    Info: Processing ended: Sat Mar 30 17:59:19 2019
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:46


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/tankwar/output_files/gyztankwar.map.smsg.


