
STM32_DISPLAY_APP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08008000  08008000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e490  080081d0  080081d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000dd8  08016660  08016660  0000f660  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017438  08017438  000111ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08017438  08017438  00010438  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08017440  08017440  000111ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08017440  08017440  00010440  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08017444  08017444  00010444  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  08017448  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00013284  200001ec  08017634  000111ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20013470  08017634  00011470  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000111ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b695  00000000  00000000  0001121c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000041c9  00000000  00000000  0002c8b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a90  00000000  00000000  00030a80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014e7  00000000  00000000  00032510  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000263b0  00000000  00000000  000339f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ebae  00000000  00000000  00059da7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e12ed  00000000  00000000  00078955  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00159c42  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008764  00000000  00000000  00159c88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  001623ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080081d0 <__do_global_dtors_aux>:
 80081d0:	b510      	push	{r4, lr}
 80081d2:	4c05      	ldr	r4, [pc, #20]	@ (80081e8 <__do_global_dtors_aux+0x18>)
 80081d4:	7823      	ldrb	r3, [r4, #0]
 80081d6:	b933      	cbnz	r3, 80081e6 <__do_global_dtors_aux+0x16>
 80081d8:	4b04      	ldr	r3, [pc, #16]	@ (80081ec <__do_global_dtors_aux+0x1c>)
 80081da:	b113      	cbz	r3, 80081e2 <__do_global_dtors_aux+0x12>
 80081dc:	4804      	ldr	r0, [pc, #16]	@ (80081f0 <__do_global_dtors_aux+0x20>)
 80081de:	f3af 8000 	nop.w
 80081e2:	2301      	movs	r3, #1
 80081e4:	7023      	strb	r3, [r4, #0]
 80081e6:	bd10      	pop	{r4, pc}
 80081e8:	200001ec 	.word	0x200001ec
 80081ec:	00000000 	.word	0x00000000
 80081f0:	08016648 	.word	0x08016648

080081f4 <frame_dummy>:
 80081f4:	b508      	push	{r3, lr}
 80081f6:	4b03      	ldr	r3, [pc, #12]	@ (8008204 <frame_dummy+0x10>)
 80081f8:	b11b      	cbz	r3, 8008202 <frame_dummy+0xe>
 80081fa:	4903      	ldr	r1, [pc, #12]	@ (8008208 <frame_dummy+0x14>)
 80081fc:	4803      	ldr	r0, [pc, #12]	@ (800820c <frame_dummy+0x18>)
 80081fe:	f3af 8000 	nop.w
 8008202:	bd08      	pop	{r3, pc}
 8008204:	00000000 	.word	0x00000000
 8008208:	200001f0 	.word	0x200001f0
 800820c:	08016648 	.word	0x08016648

08008210 <strcmp>:
 8008210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008218:	2a01      	cmp	r2, #1
 800821a:	bf28      	it	cs
 800821c:	429a      	cmpcs	r2, r3
 800821e:	d0f7      	beq.n	8008210 <strcmp>
 8008220:	1ad0      	subs	r0, r2, r3
 8008222:	4770      	bx	lr

08008224 <strlen>:
 8008224:	4603      	mov	r3, r0
 8008226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800822a:	2a00      	cmp	r2, #0
 800822c:	d1fb      	bne.n	8008226 <strlen+0x2>
 800822e:	1a18      	subs	r0, r3, r0
 8008230:	3801      	subs	r0, #1
 8008232:	4770      	bx	lr
	...

08008240 <memchr>:
 8008240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8008244:	2a10      	cmp	r2, #16
 8008246:	db2b      	blt.n	80082a0 <memchr+0x60>
 8008248:	f010 0f07 	tst.w	r0, #7
 800824c:	d008      	beq.n	8008260 <memchr+0x20>
 800824e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008252:	3a01      	subs	r2, #1
 8008254:	428b      	cmp	r3, r1
 8008256:	d02d      	beq.n	80082b4 <memchr+0x74>
 8008258:	f010 0f07 	tst.w	r0, #7
 800825c:	b342      	cbz	r2, 80082b0 <memchr+0x70>
 800825e:	d1f6      	bne.n	800824e <memchr+0xe>
 8008260:	b4f0      	push	{r4, r5, r6, r7}
 8008262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8008266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800826a:	f022 0407 	bic.w	r4, r2, #7
 800826e:	f07f 0700 	mvns.w	r7, #0
 8008272:	2300      	movs	r3, #0
 8008274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8008278:	3c08      	subs	r4, #8
 800827a:	ea85 0501 	eor.w	r5, r5, r1
 800827e:	ea86 0601 	eor.w	r6, r6, r1
 8008282:	fa85 f547 	uadd8	r5, r5, r7
 8008286:	faa3 f587 	sel	r5, r3, r7
 800828a:	fa86 f647 	uadd8	r6, r6, r7
 800828e:	faa5 f687 	sel	r6, r5, r7
 8008292:	b98e      	cbnz	r6, 80082b8 <memchr+0x78>
 8008294:	d1ee      	bne.n	8008274 <memchr+0x34>
 8008296:	bcf0      	pop	{r4, r5, r6, r7}
 8008298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800829c:	f002 0207 	and.w	r2, r2, #7
 80082a0:	b132      	cbz	r2, 80082b0 <memchr+0x70>
 80082a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80082a6:	3a01      	subs	r2, #1
 80082a8:	ea83 0301 	eor.w	r3, r3, r1
 80082ac:	b113      	cbz	r3, 80082b4 <memchr+0x74>
 80082ae:	d1f8      	bne.n	80082a2 <memchr+0x62>
 80082b0:	2000      	movs	r0, #0
 80082b2:	4770      	bx	lr
 80082b4:	3801      	subs	r0, #1
 80082b6:	4770      	bx	lr
 80082b8:	2d00      	cmp	r5, #0
 80082ba:	bf06      	itte	eq
 80082bc:	4635      	moveq	r5, r6
 80082be:	3803      	subeq	r0, #3
 80082c0:	3807      	subne	r0, #7
 80082c2:	f015 0f01 	tst.w	r5, #1
 80082c6:	d107      	bne.n	80082d8 <memchr+0x98>
 80082c8:	3001      	adds	r0, #1
 80082ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80082ce:	bf02      	ittt	eq
 80082d0:	3001      	addeq	r0, #1
 80082d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80082d6:	3001      	addeq	r0, #1
 80082d8:	bcf0      	pop	{r4, r5, r6, r7}
 80082da:	3801      	subs	r0, #1
 80082dc:	4770      	bx	lr
 80082de:	bf00      	nop

080082e0 <__aeabi_drsub>:
 80082e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80082e4:	e002      	b.n	80082ec <__adddf3>
 80082e6:	bf00      	nop

080082e8 <__aeabi_dsub>:
 80082e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080082ec <__adddf3>:
 80082ec:	b530      	push	{r4, r5, lr}
 80082ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80082f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80082f6:	ea94 0f05 	teq	r4, r5
 80082fa:	bf08      	it	eq
 80082fc:	ea90 0f02 	teqeq	r0, r2
 8008300:	bf1f      	itttt	ne
 8008302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8008306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800830a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800830e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8008312:	f000 80e2 	beq.w	80084da <__adddf3+0x1ee>
 8008316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800831a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800831e:	bfb8      	it	lt
 8008320:	426d      	neglt	r5, r5
 8008322:	dd0c      	ble.n	800833e <__adddf3+0x52>
 8008324:	442c      	add	r4, r5
 8008326:	ea80 0202 	eor.w	r2, r0, r2
 800832a:	ea81 0303 	eor.w	r3, r1, r3
 800832e:	ea82 0000 	eor.w	r0, r2, r0
 8008332:	ea83 0101 	eor.w	r1, r3, r1
 8008336:	ea80 0202 	eor.w	r2, r0, r2
 800833a:	ea81 0303 	eor.w	r3, r1, r3
 800833e:	2d36      	cmp	r5, #54	@ 0x36
 8008340:	bf88      	it	hi
 8008342:	bd30      	pophi	{r4, r5, pc}
 8008344:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8008348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800834c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8008350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8008354:	d002      	beq.n	800835c <__adddf3+0x70>
 8008356:	4240      	negs	r0, r0
 8008358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800835c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8008360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8008364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8008368:	d002      	beq.n	8008370 <__adddf3+0x84>
 800836a:	4252      	negs	r2, r2
 800836c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8008370:	ea94 0f05 	teq	r4, r5
 8008374:	f000 80a7 	beq.w	80084c6 <__adddf3+0x1da>
 8008378:	f1a4 0401 	sub.w	r4, r4, #1
 800837c:	f1d5 0e20 	rsbs	lr, r5, #32
 8008380:	db0d      	blt.n	800839e <__adddf3+0xb2>
 8008382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8008386:	fa22 f205 	lsr.w	r2, r2, r5
 800838a:	1880      	adds	r0, r0, r2
 800838c:	f141 0100 	adc.w	r1, r1, #0
 8008390:	fa03 f20e 	lsl.w	r2, r3, lr
 8008394:	1880      	adds	r0, r0, r2
 8008396:	fa43 f305 	asr.w	r3, r3, r5
 800839a:	4159      	adcs	r1, r3
 800839c:	e00e      	b.n	80083bc <__adddf3+0xd0>
 800839e:	f1a5 0520 	sub.w	r5, r5, #32
 80083a2:	f10e 0e20 	add.w	lr, lr, #32
 80083a6:	2a01      	cmp	r2, #1
 80083a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80083ac:	bf28      	it	cs
 80083ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80083b2:	fa43 f305 	asr.w	r3, r3, r5
 80083b6:	18c0      	adds	r0, r0, r3
 80083b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80083bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80083c0:	d507      	bpl.n	80083d2 <__adddf3+0xe6>
 80083c2:	f04f 0e00 	mov.w	lr, #0
 80083c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80083ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80083ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80083d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80083d6:	d31b      	bcc.n	8008410 <__adddf3+0x124>
 80083d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80083dc:	d30c      	bcc.n	80083f8 <__adddf3+0x10c>
 80083de:	0849      	lsrs	r1, r1, #1
 80083e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80083e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80083e8:	f104 0401 	add.w	r4, r4, #1
 80083ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80083f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80083f4:	f080 809a 	bcs.w	800852c <__adddf3+0x240>
 80083f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80083fc:	bf08      	it	eq
 80083fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8008402:	f150 0000 	adcs.w	r0, r0, #0
 8008406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800840a:	ea41 0105 	orr.w	r1, r1, r5
 800840e:	bd30      	pop	{r4, r5, pc}
 8008410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8008414:	4140      	adcs	r0, r0
 8008416:	eb41 0101 	adc.w	r1, r1, r1
 800841a:	3c01      	subs	r4, #1
 800841c:	bf28      	it	cs
 800841e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8008422:	d2e9      	bcs.n	80083f8 <__adddf3+0x10c>
 8008424:	f091 0f00 	teq	r1, #0
 8008428:	bf04      	itt	eq
 800842a:	4601      	moveq	r1, r0
 800842c:	2000      	moveq	r0, #0
 800842e:	fab1 f381 	clz	r3, r1
 8008432:	bf08      	it	eq
 8008434:	3320      	addeq	r3, #32
 8008436:	f1a3 030b 	sub.w	r3, r3, #11
 800843a:	f1b3 0220 	subs.w	r2, r3, #32
 800843e:	da0c      	bge.n	800845a <__adddf3+0x16e>
 8008440:	320c      	adds	r2, #12
 8008442:	dd08      	ble.n	8008456 <__adddf3+0x16a>
 8008444:	f102 0c14 	add.w	ip, r2, #20
 8008448:	f1c2 020c 	rsb	r2, r2, #12
 800844c:	fa01 f00c 	lsl.w	r0, r1, ip
 8008450:	fa21 f102 	lsr.w	r1, r1, r2
 8008454:	e00c      	b.n	8008470 <__adddf3+0x184>
 8008456:	f102 0214 	add.w	r2, r2, #20
 800845a:	bfd8      	it	le
 800845c:	f1c2 0c20 	rsble	ip, r2, #32
 8008460:	fa01 f102 	lsl.w	r1, r1, r2
 8008464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8008468:	bfdc      	itt	le
 800846a:	ea41 010c 	orrle.w	r1, r1, ip
 800846e:	4090      	lslle	r0, r2
 8008470:	1ae4      	subs	r4, r4, r3
 8008472:	bfa2      	ittt	ge
 8008474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8008478:	4329      	orrge	r1, r5
 800847a:	bd30      	popge	{r4, r5, pc}
 800847c:	ea6f 0404 	mvn.w	r4, r4
 8008480:	3c1f      	subs	r4, #31
 8008482:	da1c      	bge.n	80084be <__adddf3+0x1d2>
 8008484:	340c      	adds	r4, #12
 8008486:	dc0e      	bgt.n	80084a6 <__adddf3+0x1ba>
 8008488:	f104 0414 	add.w	r4, r4, #20
 800848c:	f1c4 0220 	rsb	r2, r4, #32
 8008490:	fa20 f004 	lsr.w	r0, r0, r4
 8008494:	fa01 f302 	lsl.w	r3, r1, r2
 8008498:	ea40 0003 	orr.w	r0, r0, r3
 800849c:	fa21 f304 	lsr.w	r3, r1, r4
 80084a0:	ea45 0103 	orr.w	r1, r5, r3
 80084a4:	bd30      	pop	{r4, r5, pc}
 80084a6:	f1c4 040c 	rsb	r4, r4, #12
 80084aa:	f1c4 0220 	rsb	r2, r4, #32
 80084ae:	fa20 f002 	lsr.w	r0, r0, r2
 80084b2:	fa01 f304 	lsl.w	r3, r1, r4
 80084b6:	ea40 0003 	orr.w	r0, r0, r3
 80084ba:	4629      	mov	r1, r5
 80084bc:	bd30      	pop	{r4, r5, pc}
 80084be:	fa21 f004 	lsr.w	r0, r1, r4
 80084c2:	4629      	mov	r1, r5
 80084c4:	bd30      	pop	{r4, r5, pc}
 80084c6:	f094 0f00 	teq	r4, #0
 80084ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80084ce:	bf06      	itte	eq
 80084d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80084d4:	3401      	addeq	r4, #1
 80084d6:	3d01      	subne	r5, #1
 80084d8:	e74e      	b.n	8008378 <__adddf3+0x8c>
 80084da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80084de:	bf18      	it	ne
 80084e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80084e4:	d029      	beq.n	800853a <__adddf3+0x24e>
 80084e6:	ea94 0f05 	teq	r4, r5
 80084ea:	bf08      	it	eq
 80084ec:	ea90 0f02 	teqeq	r0, r2
 80084f0:	d005      	beq.n	80084fe <__adddf3+0x212>
 80084f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80084f6:	bf04      	itt	eq
 80084f8:	4619      	moveq	r1, r3
 80084fa:	4610      	moveq	r0, r2
 80084fc:	bd30      	pop	{r4, r5, pc}
 80084fe:	ea91 0f03 	teq	r1, r3
 8008502:	bf1e      	ittt	ne
 8008504:	2100      	movne	r1, #0
 8008506:	2000      	movne	r0, #0
 8008508:	bd30      	popne	{r4, r5, pc}
 800850a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800850e:	d105      	bne.n	800851c <__adddf3+0x230>
 8008510:	0040      	lsls	r0, r0, #1
 8008512:	4149      	adcs	r1, r1
 8008514:	bf28      	it	cs
 8008516:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800851a:	bd30      	pop	{r4, r5, pc}
 800851c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8008520:	bf3c      	itt	cc
 8008522:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8008526:	bd30      	popcc	{r4, r5, pc}
 8008528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800852c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8008530:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8008534:	f04f 0000 	mov.w	r0, #0
 8008538:	bd30      	pop	{r4, r5, pc}
 800853a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800853e:	bf1a      	itte	ne
 8008540:	4619      	movne	r1, r3
 8008542:	4610      	movne	r0, r2
 8008544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8008548:	bf1c      	itt	ne
 800854a:	460b      	movne	r3, r1
 800854c:	4602      	movne	r2, r0
 800854e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008552:	bf06      	itte	eq
 8008554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8008558:	ea91 0f03 	teqeq	r1, r3
 800855c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8008560:	bd30      	pop	{r4, r5, pc}
 8008562:	bf00      	nop

08008564 <__aeabi_ui2d>:
 8008564:	f090 0f00 	teq	r0, #0
 8008568:	bf04      	itt	eq
 800856a:	2100      	moveq	r1, #0
 800856c:	4770      	bxeq	lr
 800856e:	b530      	push	{r4, r5, lr}
 8008570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8008574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8008578:	f04f 0500 	mov.w	r5, #0
 800857c:	f04f 0100 	mov.w	r1, #0
 8008580:	e750      	b.n	8008424 <__adddf3+0x138>
 8008582:	bf00      	nop

08008584 <__aeabi_i2d>:
 8008584:	f090 0f00 	teq	r0, #0
 8008588:	bf04      	itt	eq
 800858a:	2100      	moveq	r1, #0
 800858c:	4770      	bxeq	lr
 800858e:	b530      	push	{r4, r5, lr}
 8008590:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8008594:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8008598:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800859c:	bf48      	it	mi
 800859e:	4240      	negmi	r0, r0
 80085a0:	f04f 0100 	mov.w	r1, #0
 80085a4:	e73e      	b.n	8008424 <__adddf3+0x138>
 80085a6:	bf00      	nop

080085a8 <__aeabi_f2d>:
 80085a8:	0042      	lsls	r2, r0, #1
 80085aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80085ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80085b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80085b6:	bf1f      	itttt	ne
 80085b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80085bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80085c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80085c4:	4770      	bxne	lr
 80085c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80085ca:	bf08      	it	eq
 80085cc:	4770      	bxeq	lr
 80085ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80085d2:	bf04      	itt	eq
 80085d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80085d8:	4770      	bxeq	lr
 80085da:	b530      	push	{r4, r5, lr}
 80085dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80085e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80085e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80085e8:	e71c      	b.n	8008424 <__adddf3+0x138>
 80085ea:	bf00      	nop

080085ec <__aeabi_ul2d>:
 80085ec:	ea50 0201 	orrs.w	r2, r0, r1
 80085f0:	bf08      	it	eq
 80085f2:	4770      	bxeq	lr
 80085f4:	b530      	push	{r4, r5, lr}
 80085f6:	f04f 0500 	mov.w	r5, #0
 80085fa:	e00a      	b.n	8008612 <__aeabi_l2d+0x16>

080085fc <__aeabi_l2d>:
 80085fc:	ea50 0201 	orrs.w	r2, r0, r1
 8008600:	bf08      	it	eq
 8008602:	4770      	bxeq	lr
 8008604:	b530      	push	{r4, r5, lr}
 8008606:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800860a:	d502      	bpl.n	8008612 <__aeabi_l2d+0x16>
 800860c:	4240      	negs	r0, r0
 800860e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8008612:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8008616:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800861a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800861e:	f43f aed8 	beq.w	80083d2 <__adddf3+0xe6>
 8008622:	f04f 0203 	mov.w	r2, #3
 8008626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800862a:	bf18      	it	ne
 800862c:	3203      	addne	r2, #3
 800862e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8008632:	bf18      	it	ne
 8008634:	3203      	addne	r2, #3
 8008636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800863a:	f1c2 0320 	rsb	r3, r2, #32
 800863e:	fa00 fc03 	lsl.w	ip, r0, r3
 8008642:	fa20 f002 	lsr.w	r0, r0, r2
 8008646:	fa01 fe03 	lsl.w	lr, r1, r3
 800864a:	ea40 000e 	orr.w	r0, r0, lr
 800864e:	fa21 f102 	lsr.w	r1, r1, r2
 8008652:	4414      	add	r4, r2
 8008654:	e6bd      	b.n	80083d2 <__adddf3+0xe6>
 8008656:	bf00      	nop

08008658 <__aeabi_dmul>:
 8008658:	b570      	push	{r4, r5, r6, lr}
 800865a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800865e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8008662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8008666:	bf1d      	ittte	ne
 8008668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800866c:	ea94 0f0c 	teqne	r4, ip
 8008670:	ea95 0f0c 	teqne	r5, ip
 8008674:	f000 f8de 	bleq	8008834 <__aeabi_dmul+0x1dc>
 8008678:	442c      	add	r4, r5
 800867a:	ea81 0603 	eor.w	r6, r1, r3
 800867e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8008682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8008686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800868a:	bf18      	it	ne
 800868c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8008690:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8008694:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008698:	d038      	beq.n	800870c <__aeabi_dmul+0xb4>
 800869a:	fba0 ce02 	umull	ip, lr, r0, r2
 800869e:	f04f 0500 	mov.w	r5, #0
 80086a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80086a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80086aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80086ae:	f04f 0600 	mov.w	r6, #0
 80086b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80086b6:	f09c 0f00 	teq	ip, #0
 80086ba:	bf18      	it	ne
 80086bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80086c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80086c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80086c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80086cc:	d204      	bcs.n	80086d8 <__aeabi_dmul+0x80>
 80086ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80086d2:	416d      	adcs	r5, r5
 80086d4:	eb46 0606 	adc.w	r6, r6, r6
 80086d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80086dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80086e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80086e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80086e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80086ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80086f0:	bf88      	it	hi
 80086f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80086f6:	d81e      	bhi.n	8008736 <__aeabi_dmul+0xde>
 80086f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80086fc:	bf08      	it	eq
 80086fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8008702:	f150 0000 	adcs.w	r0, r0, #0
 8008706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800870a:	bd70      	pop	{r4, r5, r6, pc}
 800870c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8008710:	ea46 0101 	orr.w	r1, r6, r1
 8008714:	ea40 0002 	orr.w	r0, r0, r2
 8008718:	ea81 0103 	eor.w	r1, r1, r3
 800871c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8008720:	bfc2      	ittt	gt
 8008722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800872a:	bd70      	popgt	{r4, r5, r6, pc}
 800872c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8008730:	f04f 0e00 	mov.w	lr, #0
 8008734:	3c01      	subs	r4, #1
 8008736:	f300 80ab 	bgt.w	8008890 <__aeabi_dmul+0x238>
 800873a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800873e:	bfde      	ittt	le
 8008740:	2000      	movle	r0, #0
 8008742:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8008746:	bd70      	pople	{r4, r5, r6, pc}
 8008748:	f1c4 0400 	rsb	r4, r4, #0
 800874c:	3c20      	subs	r4, #32
 800874e:	da35      	bge.n	80087bc <__aeabi_dmul+0x164>
 8008750:	340c      	adds	r4, #12
 8008752:	dc1b      	bgt.n	800878c <__aeabi_dmul+0x134>
 8008754:	f104 0414 	add.w	r4, r4, #20
 8008758:	f1c4 0520 	rsb	r5, r4, #32
 800875c:	fa00 f305 	lsl.w	r3, r0, r5
 8008760:	fa20 f004 	lsr.w	r0, r0, r4
 8008764:	fa01 f205 	lsl.w	r2, r1, r5
 8008768:	ea40 0002 	orr.w	r0, r0, r2
 800876c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8008770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8008774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8008778:	fa21 f604 	lsr.w	r6, r1, r4
 800877c:	eb42 0106 	adc.w	r1, r2, r6
 8008780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8008784:	bf08      	it	eq
 8008786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800878a:	bd70      	pop	{r4, r5, r6, pc}
 800878c:	f1c4 040c 	rsb	r4, r4, #12
 8008790:	f1c4 0520 	rsb	r5, r4, #32
 8008794:	fa00 f304 	lsl.w	r3, r0, r4
 8008798:	fa20 f005 	lsr.w	r0, r0, r5
 800879c:	fa01 f204 	lsl.w	r2, r1, r4
 80087a0:	ea40 0002 	orr.w	r0, r0, r2
 80087a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80087a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80087ac:	f141 0100 	adc.w	r1, r1, #0
 80087b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80087b4:	bf08      	it	eq
 80087b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80087ba:	bd70      	pop	{r4, r5, r6, pc}
 80087bc:	f1c4 0520 	rsb	r5, r4, #32
 80087c0:	fa00 f205 	lsl.w	r2, r0, r5
 80087c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80087c8:	fa20 f304 	lsr.w	r3, r0, r4
 80087cc:	fa01 f205 	lsl.w	r2, r1, r5
 80087d0:	ea43 0302 	orr.w	r3, r3, r2
 80087d4:	fa21 f004 	lsr.w	r0, r1, r4
 80087d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80087dc:	fa21 f204 	lsr.w	r2, r1, r4
 80087e0:	ea20 0002 	bic.w	r0, r0, r2
 80087e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80087e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80087ec:	bf08      	it	eq
 80087ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80087f2:	bd70      	pop	{r4, r5, r6, pc}
 80087f4:	f094 0f00 	teq	r4, #0
 80087f8:	d10f      	bne.n	800881a <__aeabi_dmul+0x1c2>
 80087fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80087fe:	0040      	lsls	r0, r0, #1
 8008800:	eb41 0101 	adc.w	r1, r1, r1
 8008804:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8008808:	bf08      	it	eq
 800880a:	3c01      	subeq	r4, #1
 800880c:	d0f7      	beq.n	80087fe <__aeabi_dmul+0x1a6>
 800880e:	ea41 0106 	orr.w	r1, r1, r6
 8008812:	f095 0f00 	teq	r5, #0
 8008816:	bf18      	it	ne
 8008818:	4770      	bxne	lr
 800881a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800881e:	0052      	lsls	r2, r2, #1
 8008820:	eb43 0303 	adc.w	r3, r3, r3
 8008824:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8008828:	bf08      	it	eq
 800882a:	3d01      	subeq	r5, #1
 800882c:	d0f7      	beq.n	800881e <__aeabi_dmul+0x1c6>
 800882e:	ea43 0306 	orr.w	r3, r3, r6
 8008832:	4770      	bx	lr
 8008834:	ea94 0f0c 	teq	r4, ip
 8008838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800883c:	bf18      	it	ne
 800883e:	ea95 0f0c 	teqne	r5, ip
 8008842:	d00c      	beq.n	800885e <__aeabi_dmul+0x206>
 8008844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008848:	bf18      	it	ne
 800884a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800884e:	d1d1      	bne.n	80087f4 <__aeabi_dmul+0x19c>
 8008850:	ea81 0103 	eor.w	r1, r1, r3
 8008854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8008858:	f04f 0000 	mov.w	r0, #0
 800885c:	bd70      	pop	{r4, r5, r6, pc}
 800885e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008862:	bf06      	itte	eq
 8008864:	4610      	moveq	r0, r2
 8008866:	4619      	moveq	r1, r3
 8008868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800886c:	d019      	beq.n	80088a2 <__aeabi_dmul+0x24a>
 800886e:	ea94 0f0c 	teq	r4, ip
 8008872:	d102      	bne.n	800887a <__aeabi_dmul+0x222>
 8008874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8008878:	d113      	bne.n	80088a2 <__aeabi_dmul+0x24a>
 800887a:	ea95 0f0c 	teq	r5, ip
 800887e:	d105      	bne.n	800888c <__aeabi_dmul+0x234>
 8008880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8008884:	bf1c      	itt	ne
 8008886:	4610      	movne	r0, r2
 8008888:	4619      	movne	r1, r3
 800888a:	d10a      	bne.n	80088a2 <__aeabi_dmul+0x24a>
 800888c:	ea81 0103 	eor.w	r1, r1, r3
 8008890:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8008894:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8008898:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800889c:	f04f 0000 	mov.w	r0, #0
 80088a0:	bd70      	pop	{r4, r5, r6, pc}
 80088a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80088a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80088aa:	bd70      	pop	{r4, r5, r6, pc}

080088ac <__aeabi_ddiv>:
 80088ac:	b570      	push	{r4, r5, r6, lr}
 80088ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80088b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80088b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80088ba:	bf1d      	ittte	ne
 80088bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80088c0:	ea94 0f0c 	teqne	r4, ip
 80088c4:	ea95 0f0c 	teqne	r5, ip
 80088c8:	f000 f8a7 	bleq	8008a1a <__aeabi_ddiv+0x16e>
 80088cc:	eba4 0405 	sub.w	r4, r4, r5
 80088d0:	ea81 0e03 	eor.w	lr, r1, r3
 80088d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80088d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80088dc:	f000 8088 	beq.w	80089f0 <__aeabi_ddiv+0x144>
 80088e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80088e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80088e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80088ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80088f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80088f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80088f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80088fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8008900:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8008904:	429d      	cmp	r5, r3
 8008906:	bf08      	it	eq
 8008908:	4296      	cmpeq	r6, r2
 800890a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800890e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8008912:	d202      	bcs.n	800891a <__aeabi_ddiv+0x6e>
 8008914:	085b      	lsrs	r3, r3, #1
 8008916:	ea4f 0232 	mov.w	r2, r2, rrx
 800891a:	1ab6      	subs	r6, r6, r2
 800891c:	eb65 0503 	sbc.w	r5, r5, r3
 8008920:	085b      	lsrs	r3, r3, #1
 8008922:	ea4f 0232 	mov.w	r2, r2, rrx
 8008926:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800892a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800892e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008936:	bf22      	ittt	cs
 8008938:	1ab6      	subcs	r6, r6, r2
 800893a:	4675      	movcs	r5, lr
 800893c:	ea40 000c 	orrcs.w	r0, r0, ip
 8008940:	085b      	lsrs	r3, r3, #1
 8008942:	ea4f 0232 	mov.w	r2, r2, rrx
 8008946:	ebb6 0e02 	subs.w	lr, r6, r2
 800894a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800894e:	bf22      	ittt	cs
 8008950:	1ab6      	subcs	r6, r6, r2
 8008952:	4675      	movcs	r5, lr
 8008954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8008958:	085b      	lsrs	r3, r3, #1
 800895a:	ea4f 0232 	mov.w	r2, r2, rrx
 800895e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008966:	bf22      	ittt	cs
 8008968:	1ab6      	subcs	r6, r6, r2
 800896a:	4675      	movcs	r5, lr
 800896c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8008970:	085b      	lsrs	r3, r3, #1
 8008972:	ea4f 0232 	mov.w	r2, r2, rrx
 8008976:	ebb6 0e02 	subs.w	lr, r6, r2
 800897a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800897e:	bf22      	ittt	cs
 8008980:	1ab6      	subcs	r6, r6, r2
 8008982:	4675      	movcs	r5, lr
 8008984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8008988:	ea55 0e06 	orrs.w	lr, r5, r6
 800898c:	d018      	beq.n	80089c0 <__aeabi_ddiv+0x114>
 800898e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8008992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8008996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800899a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800899e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80089a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80089a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80089aa:	d1c0      	bne.n	800892e <__aeabi_ddiv+0x82>
 80089ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80089b0:	d10b      	bne.n	80089ca <__aeabi_ddiv+0x11e>
 80089b2:	ea41 0100 	orr.w	r1, r1, r0
 80089b6:	f04f 0000 	mov.w	r0, #0
 80089ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80089be:	e7b6      	b.n	800892e <__aeabi_ddiv+0x82>
 80089c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80089c4:	bf04      	itt	eq
 80089c6:	4301      	orreq	r1, r0
 80089c8:	2000      	moveq	r0, #0
 80089ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80089ce:	bf88      	it	hi
 80089d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80089d4:	f63f aeaf 	bhi.w	8008736 <__aeabi_dmul+0xde>
 80089d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80089dc:	bf04      	itt	eq
 80089de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80089e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80089e6:	f150 0000 	adcs.w	r0, r0, #0
 80089ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80089ee:	bd70      	pop	{r4, r5, r6, pc}
 80089f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80089f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80089f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80089fc:	bfc2      	ittt	gt
 80089fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8008a06:	bd70      	popgt	{r4, r5, r6, pc}
 8008a08:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8008a0c:	f04f 0e00 	mov.w	lr, #0
 8008a10:	3c01      	subs	r4, #1
 8008a12:	e690      	b.n	8008736 <__aeabi_dmul+0xde>
 8008a14:	ea45 0e06 	orr.w	lr, r5, r6
 8008a18:	e68d      	b.n	8008736 <__aeabi_dmul+0xde>
 8008a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8008a1e:	ea94 0f0c 	teq	r4, ip
 8008a22:	bf08      	it	eq
 8008a24:	ea95 0f0c 	teqeq	r5, ip
 8008a28:	f43f af3b 	beq.w	80088a2 <__aeabi_dmul+0x24a>
 8008a2c:	ea94 0f0c 	teq	r4, ip
 8008a30:	d10a      	bne.n	8008a48 <__aeabi_ddiv+0x19c>
 8008a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008a36:	f47f af34 	bne.w	80088a2 <__aeabi_dmul+0x24a>
 8008a3a:	ea95 0f0c 	teq	r5, ip
 8008a3e:	f47f af25 	bne.w	800888c <__aeabi_dmul+0x234>
 8008a42:	4610      	mov	r0, r2
 8008a44:	4619      	mov	r1, r3
 8008a46:	e72c      	b.n	80088a2 <__aeabi_dmul+0x24a>
 8008a48:	ea95 0f0c 	teq	r5, ip
 8008a4c:	d106      	bne.n	8008a5c <__aeabi_ddiv+0x1b0>
 8008a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8008a52:	f43f aefd 	beq.w	8008850 <__aeabi_dmul+0x1f8>
 8008a56:	4610      	mov	r0, r2
 8008a58:	4619      	mov	r1, r3
 8008a5a:	e722      	b.n	80088a2 <__aeabi_dmul+0x24a>
 8008a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008a60:	bf18      	it	ne
 8008a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8008a66:	f47f aec5 	bne.w	80087f4 <__aeabi_dmul+0x19c>
 8008a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8008a6e:	f47f af0d 	bne.w	800888c <__aeabi_dmul+0x234>
 8008a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8008a76:	f47f aeeb 	bne.w	8008850 <__aeabi_dmul+0x1f8>
 8008a7a:	e712      	b.n	80088a2 <__aeabi_dmul+0x24a>

08008a7c <__gedf2>:
 8008a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8008a80:	e006      	b.n	8008a90 <__cmpdf2+0x4>
 8008a82:	bf00      	nop

08008a84 <__ledf2>:
 8008a84:	f04f 0c01 	mov.w	ip, #1
 8008a88:	e002      	b.n	8008a90 <__cmpdf2+0x4>
 8008a8a:	bf00      	nop

08008a8c <__cmpdf2>:
 8008a8c:	f04f 0c01 	mov.w	ip, #1
 8008a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8008a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8008a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008aa0:	bf18      	it	ne
 8008aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8008aa6:	d01b      	beq.n	8008ae0 <__cmpdf2+0x54>
 8008aa8:	b001      	add	sp, #4
 8008aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8008aae:	bf0c      	ite	eq
 8008ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8008ab4:	ea91 0f03 	teqne	r1, r3
 8008ab8:	bf02      	ittt	eq
 8008aba:	ea90 0f02 	teqeq	r0, r2
 8008abe:	2000      	moveq	r0, #0
 8008ac0:	4770      	bxeq	lr
 8008ac2:	f110 0f00 	cmn.w	r0, #0
 8008ac6:	ea91 0f03 	teq	r1, r3
 8008aca:	bf58      	it	pl
 8008acc:	4299      	cmppl	r1, r3
 8008ace:	bf08      	it	eq
 8008ad0:	4290      	cmpeq	r0, r2
 8008ad2:	bf2c      	ite	cs
 8008ad4:	17d8      	asrcs	r0, r3, #31
 8008ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8008ada:	f040 0001 	orr.w	r0, r0, #1
 8008ade:	4770      	bx	lr
 8008ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8008ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008ae8:	d102      	bne.n	8008af0 <__cmpdf2+0x64>
 8008aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8008aee:	d107      	bne.n	8008b00 <__cmpdf2+0x74>
 8008af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008af8:	d1d6      	bne.n	8008aa8 <__cmpdf2+0x1c>
 8008afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8008afe:	d0d3      	beq.n	8008aa8 <__cmpdf2+0x1c>
 8008b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8008b04:	4770      	bx	lr
 8008b06:	bf00      	nop

08008b08 <__aeabi_cdrcmple>:
 8008b08:	4684      	mov	ip, r0
 8008b0a:	4610      	mov	r0, r2
 8008b0c:	4662      	mov	r2, ip
 8008b0e:	468c      	mov	ip, r1
 8008b10:	4619      	mov	r1, r3
 8008b12:	4663      	mov	r3, ip
 8008b14:	e000      	b.n	8008b18 <__aeabi_cdcmpeq>
 8008b16:	bf00      	nop

08008b18 <__aeabi_cdcmpeq>:
 8008b18:	b501      	push	{r0, lr}
 8008b1a:	f7ff ffb7 	bl	8008a8c <__cmpdf2>
 8008b1e:	2800      	cmp	r0, #0
 8008b20:	bf48      	it	mi
 8008b22:	f110 0f00 	cmnmi.w	r0, #0
 8008b26:	bd01      	pop	{r0, pc}

08008b28 <__aeabi_dcmpeq>:
 8008b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008b2c:	f7ff fff4 	bl	8008b18 <__aeabi_cdcmpeq>
 8008b30:	bf0c      	ite	eq
 8008b32:	2001      	moveq	r0, #1
 8008b34:	2000      	movne	r0, #0
 8008b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8008b3a:	bf00      	nop

08008b3c <__aeabi_dcmplt>:
 8008b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008b40:	f7ff ffea 	bl	8008b18 <__aeabi_cdcmpeq>
 8008b44:	bf34      	ite	cc
 8008b46:	2001      	movcc	r0, #1
 8008b48:	2000      	movcs	r0, #0
 8008b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8008b4e:	bf00      	nop

08008b50 <__aeabi_dcmple>:
 8008b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008b54:	f7ff ffe0 	bl	8008b18 <__aeabi_cdcmpeq>
 8008b58:	bf94      	ite	ls
 8008b5a:	2001      	movls	r0, #1
 8008b5c:	2000      	movhi	r0, #0
 8008b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8008b62:	bf00      	nop

08008b64 <__aeabi_dcmpge>:
 8008b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008b68:	f7ff ffce 	bl	8008b08 <__aeabi_cdrcmple>
 8008b6c:	bf94      	ite	ls
 8008b6e:	2001      	movls	r0, #1
 8008b70:	2000      	movhi	r0, #0
 8008b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8008b76:	bf00      	nop

08008b78 <__aeabi_dcmpgt>:
 8008b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008b7c:	f7ff ffc4 	bl	8008b08 <__aeabi_cdrcmple>
 8008b80:	bf34      	ite	cc
 8008b82:	2001      	movcc	r0, #1
 8008b84:	2000      	movcs	r0, #0
 8008b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8008b8a:	bf00      	nop

08008b8c <__aeabi_dcmpun>:
 8008b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8008b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008b94:	d102      	bne.n	8008b9c <__aeabi_dcmpun+0x10>
 8008b96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8008b9a:	d10a      	bne.n	8008bb2 <__aeabi_dcmpun+0x26>
 8008b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008ba4:	d102      	bne.n	8008bac <__aeabi_dcmpun+0x20>
 8008ba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8008baa:	d102      	bne.n	8008bb2 <__aeabi_dcmpun+0x26>
 8008bac:	f04f 0000 	mov.w	r0, #0
 8008bb0:	4770      	bx	lr
 8008bb2:	f04f 0001 	mov.w	r0, #1
 8008bb6:	4770      	bx	lr

08008bb8 <__aeabi_d2iz>:
 8008bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8008bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8008bc0:	d215      	bcs.n	8008bee <__aeabi_d2iz+0x36>
 8008bc2:	d511      	bpl.n	8008be8 <__aeabi_d2iz+0x30>
 8008bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8008bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8008bcc:	d912      	bls.n	8008bf4 <__aeabi_d2iz+0x3c>
 8008bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8008bda:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8008bde:	fa23 f002 	lsr.w	r0, r3, r2
 8008be2:	bf18      	it	ne
 8008be4:	4240      	negne	r0, r0
 8008be6:	4770      	bx	lr
 8008be8:	f04f 0000 	mov.w	r0, #0
 8008bec:	4770      	bx	lr
 8008bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008bf2:	d105      	bne.n	8008c00 <__aeabi_d2iz+0x48>
 8008bf4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8008bf8:	bf08      	it	eq
 8008bfa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8008bfe:	4770      	bx	lr
 8008c00:	f04f 0000 	mov.w	r0, #0
 8008c04:	4770      	bx	lr
 8008c06:	bf00      	nop

08008c08 <__aeabi_d2uiz>:
 8008c08:	004a      	lsls	r2, r1, #1
 8008c0a:	d211      	bcs.n	8008c30 <__aeabi_d2uiz+0x28>
 8008c0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8008c10:	d211      	bcs.n	8008c36 <__aeabi_d2uiz+0x2e>
 8008c12:	d50d      	bpl.n	8008c30 <__aeabi_d2uiz+0x28>
 8008c14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8008c18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8008c1c:	d40e      	bmi.n	8008c3c <__aeabi_d2uiz+0x34>
 8008c1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008c22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008c26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8008c2a:	fa23 f002 	lsr.w	r0, r3, r2
 8008c2e:	4770      	bx	lr
 8008c30:	f04f 0000 	mov.w	r0, #0
 8008c34:	4770      	bx	lr
 8008c36:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008c3a:	d102      	bne.n	8008c42 <__aeabi_d2uiz+0x3a>
 8008c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8008c40:	4770      	bx	lr
 8008c42:	f04f 0000 	mov.w	r0, #0
 8008c46:	4770      	bx	lr

08008c48 <__aeabi_uldivmod>:
 8008c48:	b953      	cbnz	r3, 8008c60 <__aeabi_uldivmod+0x18>
 8008c4a:	b94a      	cbnz	r2, 8008c60 <__aeabi_uldivmod+0x18>
 8008c4c:	2900      	cmp	r1, #0
 8008c4e:	bf08      	it	eq
 8008c50:	2800      	cmpeq	r0, #0
 8008c52:	bf1c      	itt	ne
 8008c54:	f04f 31ff 	movne.w	r1, #4294967295
 8008c58:	f04f 30ff 	movne.w	r0, #4294967295
 8008c5c:	f000 b9be 	b.w	8008fdc <__aeabi_idiv0>
 8008c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8008c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8008c68:	f000 f83c 	bl	8008ce4 <__udivmoddi4>
 8008c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008c74:	b004      	add	sp, #16
 8008c76:	4770      	bx	lr

08008c78 <__aeabi_d2lz>:
 8008c78:	b538      	push	{r3, r4, r5, lr}
 8008c7a:	2200      	movs	r2, #0
 8008c7c:	2300      	movs	r3, #0
 8008c7e:	4604      	mov	r4, r0
 8008c80:	460d      	mov	r5, r1
 8008c82:	f7ff ff5b 	bl	8008b3c <__aeabi_dcmplt>
 8008c86:	b928      	cbnz	r0, 8008c94 <__aeabi_d2lz+0x1c>
 8008c88:	4620      	mov	r0, r4
 8008c8a:	4629      	mov	r1, r5
 8008c8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c90:	f000 b80a 	b.w	8008ca8 <__aeabi_d2ulz>
 8008c94:	4620      	mov	r0, r4
 8008c96:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8008c9a:	f000 f805 	bl	8008ca8 <__aeabi_d2ulz>
 8008c9e:	4240      	negs	r0, r0
 8008ca0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8008ca4:	bd38      	pop	{r3, r4, r5, pc}
 8008ca6:	bf00      	nop

08008ca8 <__aeabi_d2ulz>:
 8008ca8:	b5d0      	push	{r4, r6, r7, lr}
 8008caa:	4b0c      	ldr	r3, [pc, #48]	@ (8008cdc <__aeabi_d2ulz+0x34>)
 8008cac:	2200      	movs	r2, #0
 8008cae:	4606      	mov	r6, r0
 8008cb0:	460f      	mov	r7, r1
 8008cb2:	f7ff fcd1 	bl	8008658 <__aeabi_dmul>
 8008cb6:	f7ff ffa7 	bl	8008c08 <__aeabi_d2uiz>
 8008cba:	4604      	mov	r4, r0
 8008cbc:	f7ff fc52 	bl	8008564 <__aeabi_ui2d>
 8008cc0:	4b07      	ldr	r3, [pc, #28]	@ (8008ce0 <__aeabi_d2ulz+0x38>)
 8008cc2:	2200      	movs	r2, #0
 8008cc4:	f7ff fcc8 	bl	8008658 <__aeabi_dmul>
 8008cc8:	4602      	mov	r2, r0
 8008cca:	460b      	mov	r3, r1
 8008ccc:	4630      	mov	r0, r6
 8008cce:	4639      	mov	r1, r7
 8008cd0:	f7ff fb0a 	bl	80082e8 <__aeabi_dsub>
 8008cd4:	f7ff ff98 	bl	8008c08 <__aeabi_d2uiz>
 8008cd8:	4621      	mov	r1, r4
 8008cda:	bdd0      	pop	{r4, r6, r7, pc}
 8008cdc:	3df00000 	.word	0x3df00000
 8008ce0:	41f00000 	.word	0x41f00000

08008ce4 <__udivmoddi4>:
 8008ce4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ce8:	9d08      	ldr	r5, [sp, #32]
 8008cea:	468e      	mov	lr, r1
 8008cec:	4604      	mov	r4, r0
 8008cee:	4688      	mov	r8, r1
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d14a      	bne.n	8008d8a <__udivmoddi4+0xa6>
 8008cf4:	428a      	cmp	r2, r1
 8008cf6:	4617      	mov	r7, r2
 8008cf8:	d962      	bls.n	8008dc0 <__udivmoddi4+0xdc>
 8008cfa:	fab2 f682 	clz	r6, r2
 8008cfe:	b14e      	cbz	r6, 8008d14 <__udivmoddi4+0x30>
 8008d00:	f1c6 0320 	rsb	r3, r6, #32
 8008d04:	fa01 f806 	lsl.w	r8, r1, r6
 8008d08:	fa20 f303 	lsr.w	r3, r0, r3
 8008d0c:	40b7      	lsls	r7, r6
 8008d0e:	ea43 0808 	orr.w	r8, r3, r8
 8008d12:	40b4      	lsls	r4, r6
 8008d14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8008d18:	fa1f fc87 	uxth.w	ip, r7
 8008d1c:	fbb8 f1fe 	udiv	r1, r8, lr
 8008d20:	0c23      	lsrs	r3, r4, #16
 8008d22:	fb0e 8811 	mls	r8, lr, r1, r8
 8008d26:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8008d2a:	fb01 f20c 	mul.w	r2, r1, ip
 8008d2e:	429a      	cmp	r2, r3
 8008d30:	d909      	bls.n	8008d46 <__udivmoddi4+0x62>
 8008d32:	18fb      	adds	r3, r7, r3
 8008d34:	f101 30ff 	add.w	r0, r1, #4294967295
 8008d38:	f080 80ea 	bcs.w	8008f10 <__udivmoddi4+0x22c>
 8008d3c:	429a      	cmp	r2, r3
 8008d3e:	f240 80e7 	bls.w	8008f10 <__udivmoddi4+0x22c>
 8008d42:	3902      	subs	r1, #2
 8008d44:	443b      	add	r3, r7
 8008d46:	1a9a      	subs	r2, r3, r2
 8008d48:	b2a3      	uxth	r3, r4
 8008d4a:	fbb2 f0fe 	udiv	r0, r2, lr
 8008d4e:	fb0e 2210 	mls	r2, lr, r0, r2
 8008d52:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008d56:	fb00 fc0c 	mul.w	ip, r0, ip
 8008d5a:	459c      	cmp	ip, r3
 8008d5c:	d909      	bls.n	8008d72 <__udivmoddi4+0x8e>
 8008d5e:	18fb      	adds	r3, r7, r3
 8008d60:	f100 32ff 	add.w	r2, r0, #4294967295
 8008d64:	f080 80d6 	bcs.w	8008f14 <__udivmoddi4+0x230>
 8008d68:	459c      	cmp	ip, r3
 8008d6a:	f240 80d3 	bls.w	8008f14 <__udivmoddi4+0x230>
 8008d6e:	443b      	add	r3, r7
 8008d70:	3802      	subs	r0, #2
 8008d72:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8008d76:	eba3 030c 	sub.w	r3, r3, ip
 8008d7a:	2100      	movs	r1, #0
 8008d7c:	b11d      	cbz	r5, 8008d86 <__udivmoddi4+0xa2>
 8008d7e:	40f3      	lsrs	r3, r6
 8008d80:	2200      	movs	r2, #0
 8008d82:	e9c5 3200 	strd	r3, r2, [r5]
 8008d86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d8a:	428b      	cmp	r3, r1
 8008d8c:	d905      	bls.n	8008d9a <__udivmoddi4+0xb6>
 8008d8e:	b10d      	cbz	r5, 8008d94 <__udivmoddi4+0xb0>
 8008d90:	e9c5 0100 	strd	r0, r1, [r5]
 8008d94:	2100      	movs	r1, #0
 8008d96:	4608      	mov	r0, r1
 8008d98:	e7f5      	b.n	8008d86 <__udivmoddi4+0xa2>
 8008d9a:	fab3 f183 	clz	r1, r3
 8008d9e:	2900      	cmp	r1, #0
 8008da0:	d146      	bne.n	8008e30 <__udivmoddi4+0x14c>
 8008da2:	4573      	cmp	r3, lr
 8008da4:	d302      	bcc.n	8008dac <__udivmoddi4+0xc8>
 8008da6:	4282      	cmp	r2, r0
 8008da8:	f200 8105 	bhi.w	8008fb6 <__udivmoddi4+0x2d2>
 8008dac:	1a84      	subs	r4, r0, r2
 8008dae:	eb6e 0203 	sbc.w	r2, lr, r3
 8008db2:	2001      	movs	r0, #1
 8008db4:	4690      	mov	r8, r2
 8008db6:	2d00      	cmp	r5, #0
 8008db8:	d0e5      	beq.n	8008d86 <__udivmoddi4+0xa2>
 8008dba:	e9c5 4800 	strd	r4, r8, [r5]
 8008dbe:	e7e2      	b.n	8008d86 <__udivmoddi4+0xa2>
 8008dc0:	2a00      	cmp	r2, #0
 8008dc2:	f000 8090 	beq.w	8008ee6 <__udivmoddi4+0x202>
 8008dc6:	fab2 f682 	clz	r6, r2
 8008dca:	2e00      	cmp	r6, #0
 8008dcc:	f040 80a4 	bne.w	8008f18 <__udivmoddi4+0x234>
 8008dd0:	1a8a      	subs	r2, r1, r2
 8008dd2:	0c03      	lsrs	r3, r0, #16
 8008dd4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8008dd8:	b280      	uxth	r0, r0
 8008dda:	b2bc      	uxth	r4, r7
 8008ddc:	2101      	movs	r1, #1
 8008dde:	fbb2 fcfe 	udiv	ip, r2, lr
 8008de2:	fb0e 221c 	mls	r2, lr, ip, r2
 8008de6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008dea:	fb04 f20c 	mul.w	r2, r4, ip
 8008dee:	429a      	cmp	r2, r3
 8008df0:	d907      	bls.n	8008e02 <__udivmoddi4+0x11e>
 8008df2:	18fb      	adds	r3, r7, r3
 8008df4:	f10c 38ff 	add.w	r8, ip, #4294967295
 8008df8:	d202      	bcs.n	8008e00 <__udivmoddi4+0x11c>
 8008dfa:	429a      	cmp	r2, r3
 8008dfc:	f200 80e0 	bhi.w	8008fc0 <__udivmoddi4+0x2dc>
 8008e00:	46c4      	mov	ip, r8
 8008e02:	1a9b      	subs	r3, r3, r2
 8008e04:	fbb3 f2fe 	udiv	r2, r3, lr
 8008e08:	fb0e 3312 	mls	r3, lr, r2, r3
 8008e0c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8008e10:	fb02 f404 	mul.w	r4, r2, r4
 8008e14:	429c      	cmp	r4, r3
 8008e16:	d907      	bls.n	8008e28 <__udivmoddi4+0x144>
 8008e18:	18fb      	adds	r3, r7, r3
 8008e1a:	f102 30ff 	add.w	r0, r2, #4294967295
 8008e1e:	d202      	bcs.n	8008e26 <__udivmoddi4+0x142>
 8008e20:	429c      	cmp	r4, r3
 8008e22:	f200 80ca 	bhi.w	8008fba <__udivmoddi4+0x2d6>
 8008e26:	4602      	mov	r2, r0
 8008e28:	1b1b      	subs	r3, r3, r4
 8008e2a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8008e2e:	e7a5      	b.n	8008d7c <__udivmoddi4+0x98>
 8008e30:	f1c1 0620 	rsb	r6, r1, #32
 8008e34:	408b      	lsls	r3, r1
 8008e36:	fa22 f706 	lsr.w	r7, r2, r6
 8008e3a:	431f      	orrs	r7, r3
 8008e3c:	fa0e f401 	lsl.w	r4, lr, r1
 8008e40:	fa20 f306 	lsr.w	r3, r0, r6
 8008e44:	fa2e fe06 	lsr.w	lr, lr, r6
 8008e48:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8008e4c:	4323      	orrs	r3, r4
 8008e4e:	fa00 f801 	lsl.w	r8, r0, r1
 8008e52:	fa1f fc87 	uxth.w	ip, r7
 8008e56:	fbbe f0f9 	udiv	r0, lr, r9
 8008e5a:	0c1c      	lsrs	r4, r3, #16
 8008e5c:	fb09 ee10 	mls	lr, r9, r0, lr
 8008e60:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8008e64:	fb00 fe0c 	mul.w	lr, r0, ip
 8008e68:	45a6      	cmp	lr, r4
 8008e6a:	fa02 f201 	lsl.w	r2, r2, r1
 8008e6e:	d909      	bls.n	8008e84 <__udivmoddi4+0x1a0>
 8008e70:	193c      	adds	r4, r7, r4
 8008e72:	f100 3aff 	add.w	sl, r0, #4294967295
 8008e76:	f080 809c 	bcs.w	8008fb2 <__udivmoddi4+0x2ce>
 8008e7a:	45a6      	cmp	lr, r4
 8008e7c:	f240 8099 	bls.w	8008fb2 <__udivmoddi4+0x2ce>
 8008e80:	3802      	subs	r0, #2
 8008e82:	443c      	add	r4, r7
 8008e84:	eba4 040e 	sub.w	r4, r4, lr
 8008e88:	fa1f fe83 	uxth.w	lr, r3
 8008e8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8008e90:	fb09 4413 	mls	r4, r9, r3, r4
 8008e94:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8008e98:	fb03 fc0c 	mul.w	ip, r3, ip
 8008e9c:	45a4      	cmp	ip, r4
 8008e9e:	d908      	bls.n	8008eb2 <__udivmoddi4+0x1ce>
 8008ea0:	193c      	adds	r4, r7, r4
 8008ea2:	f103 3eff 	add.w	lr, r3, #4294967295
 8008ea6:	f080 8082 	bcs.w	8008fae <__udivmoddi4+0x2ca>
 8008eaa:	45a4      	cmp	ip, r4
 8008eac:	d97f      	bls.n	8008fae <__udivmoddi4+0x2ca>
 8008eae:	3b02      	subs	r3, #2
 8008eb0:	443c      	add	r4, r7
 8008eb2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8008eb6:	eba4 040c 	sub.w	r4, r4, ip
 8008eba:	fba0 ec02 	umull	lr, ip, r0, r2
 8008ebe:	4564      	cmp	r4, ip
 8008ec0:	4673      	mov	r3, lr
 8008ec2:	46e1      	mov	r9, ip
 8008ec4:	d362      	bcc.n	8008f8c <__udivmoddi4+0x2a8>
 8008ec6:	d05f      	beq.n	8008f88 <__udivmoddi4+0x2a4>
 8008ec8:	b15d      	cbz	r5, 8008ee2 <__udivmoddi4+0x1fe>
 8008eca:	ebb8 0203 	subs.w	r2, r8, r3
 8008ece:	eb64 0409 	sbc.w	r4, r4, r9
 8008ed2:	fa04 f606 	lsl.w	r6, r4, r6
 8008ed6:	fa22 f301 	lsr.w	r3, r2, r1
 8008eda:	431e      	orrs	r6, r3
 8008edc:	40cc      	lsrs	r4, r1
 8008ede:	e9c5 6400 	strd	r6, r4, [r5]
 8008ee2:	2100      	movs	r1, #0
 8008ee4:	e74f      	b.n	8008d86 <__udivmoddi4+0xa2>
 8008ee6:	fbb1 fcf2 	udiv	ip, r1, r2
 8008eea:	0c01      	lsrs	r1, r0, #16
 8008eec:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8008ef0:	b280      	uxth	r0, r0
 8008ef2:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8008ef6:	463b      	mov	r3, r7
 8008ef8:	4638      	mov	r0, r7
 8008efa:	463c      	mov	r4, r7
 8008efc:	46b8      	mov	r8, r7
 8008efe:	46be      	mov	lr, r7
 8008f00:	2620      	movs	r6, #32
 8008f02:	fbb1 f1f7 	udiv	r1, r1, r7
 8008f06:	eba2 0208 	sub.w	r2, r2, r8
 8008f0a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8008f0e:	e766      	b.n	8008dde <__udivmoddi4+0xfa>
 8008f10:	4601      	mov	r1, r0
 8008f12:	e718      	b.n	8008d46 <__udivmoddi4+0x62>
 8008f14:	4610      	mov	r0, r2
 8008f16:	e72c      	b.n	8008d72 <__udivmoddi4+0x8e>
 8008f18:	f1c6 0220 	rsb	r2, r6, #32
 8008f1c:	fa2e f302 	lsr.w	r3, lr, r2
 8008f20:	40b7      	lsls	r7, r6
 8008f22:	40b1      	lsls	r1, r6
 8008f24:	fa20 f202 	lsr.w	r2, r0, r2
 8008f28:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8008f2c:	430a      	orrs	r2, r1
 8008f2e:	fbb3 f8fe 	udiv	r8, r3, lr
 8008f32:	b2bc      	uxth	r4, r7
 8008f34:	fb0e 3318 	mls	r3, lr, r8, r3
 8008f38:	0c11      	lsrs	r1, r2, #16
 8008f3a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008f3e:	fb08 f904 	mul.w	r9, r8, r4
 8008f42:	40b0      	lsls	r0, r6
 8008f44:	4589      	cmp	r9, r1
 8008f46:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8008f4a:	b280      	uxth	r0, r0
 8008f4c:	d93e      	bls.n	8008fcc <__udivmoddi4+0x2e8>
 8008f4e:	1879      	adds	r1, r7, r1
 8008f50:	f108 3cff 	add.w	ip, r8, #4294967295
 8008f54:	d201      	bcs.n	8008f5a <__udivmoddi4+0x276>
 8008f56:	4589      	cmp	r9, r1
 8008f58:	d81f      	bhi.n	8008f9a <__udivmoddi4+0x2b6>
 8008f5a:	eba1 0109 	sub.w	r1, r1, r9
 8008f5e:	fbb1 f9fe 	udiv	r9, r1, lr
 8008f62:	fb09 f804 	mul.w	r8, r9, r4
 8008f66:	fb0e 1119 	mls	r1, lr, r9, r1
 8008f6a:	b292      	uxth	r2, r2
 8008f6c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8008f70:	4542      	cmp	r2, r8
 8008f72:	d229      	bcs.n	8008fc8 <__udivmoddi4+0x2e4>
 8008f74:	18ba      	adds	r2, r7, r2
 8008f76:	f109 31ff 	add.w	r1, r9, #4294967295
 8008f7a:	d2c4      	bcs.n	8008f06 <__udivmoddi4+0x222>
 8008f7c:	4542      	cmp	r2, r8
 8008f7e:	d2c2      	bcs.n	8008f06 <__udivmoddi4+0x222>
 8008f80:	f1a9 0102 	sub.w	r1, r9, #2
 8008f84:	443a      	add	r2, r7
 8008f86:	e7be      	b.n	8008f06 <__udivmoddi4+0x222>
 8008f88:	45f0      	cmp	r8, lr
 8008f8a:	d29d      	bcs.n	8008ec8 <__udivmoddi4+0x1e4>
 8008f8c:	ebbe 0302 	subs.w	r3, lr, r2
 8008f90:	eb6c 0c07 	sbc.w	ip, ip, r7
 8008f94:	3801      	subs	r0, #1
 8008f96:	46e1      	mov	r9, ip
 8008f98:	e796      	b.n	8008ec8 <__udivmoddi4+0x1e4>
 8008f9a:	eba7 0909 	sub.w	r9, r7, r9
 8008f9e:	4449      	add	r1, r9
 8008fa0:	f1a8 0c02 	sub.w	ip, r8, #2
 8008fa4:	fbb1 f9fe 	udiv	r9, r1, lr
 8008fa8:	fb09 f804 	mul.w	r8, r9, r4
 8008fac:	e7db      	b.n	8008f66 <__udivmoddi4+0x282>
 8008fae:	4673      	mov	r3, lr
 8008fb0:	e77f      	b.n	8008eb2 <__udivmoddi4+0x1ce>
 8008fb2:	4650      	mov	r0, sl
 8008fb4:	e766      	b.n	8008e84 <__udivmoddi4+0x1a0>
 8008fb6:	4608      	mov	r0, r1
 8008fb8:	e6fd      	b.n	8008db6 <__udivmoddi4+0xd2>
 8008fba:	443b      	add	r3, r7
 8008fbc:	3a02      	subs	r2, #2
 8008fbe:	e733      	b.n	8008e28 <__udivmoddi4+0x144>
 8008fc0:	f1ac 0c02 	sub.w	ip, ip, #2
 8008fc4:	443b      	add	r3, r7
 8008fc6:	e71c      	b.n	8008e02 <__udivmoddi4+0x11e>
 8008fc8:	4649      	mov	r1, r9
 8008fca:	e79c      	b.n	8008f06 <__udivmoddi4+0x222>
 8008fcc:	eba1 0109 	sub.w	r1, r1, r9
 8008fd0:	46c4      	mov	ip, r8
 8008fd2:	fbb1 f9fe 	udiv	r9, r1, lr
 8008fd6:	fb09 f804 	mul.w	r8, r9, r4
 8008fda:	e7c4      	b.n	8008f66 <__udivmoddi4+0x282>

08008fdc <__aeabi_idiv0>:
 8008fdc:	4770      	bx	lr
 8008fde:	bf00      	nop

08008fe0 <fillRect>:
{
	ST7735_DrawPixel(x, y, color);
}

void fillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 8008fe0:	b590      	push	{r4, r7, lr}
 8008fe2:	b085      	sub	sp, #20
 8008fe4:	af02      	add	r7, sp, #8
 8008fe6:	4604      	mov	r4, r0
 8008fe8:	4608      	mov	r0, r1
 8008fea:	4611      	mov	r1, r2
 8008fec:	461a      	mov	r2, r3
 8008fee:	4623      	mov	r3, r4
 8008ff0:	80fb      	strh	r3, [r7, #6]
 8008ff2:	4603      	mov	r3, r0
 8008ff4:	80bb      	strh	r3, [r7, #4]
 8008ff6:	460b      	mov	r3, r1
 8008ff8:	807b      	strh	r3, [r7, #2]
 8008ffa:	4613      	mov	r3, r2
 8008ffc:	803b      	strh	r3, [r7, #0]
	ST7735_FillRectangle(x, y, w, h, color);
 8008ffe:	88f8      	ldrh	r0, [r7, #6]
 8009000:	88b9      	ldrh	r1, [r7, #4]
 8009002:	887a      	ldrh	r2, [r7, #2]
 8009004:	883c      	ldrh	r4, [r7, #0]
 8009006:	8b3b      	ldrh	r3, [r7, #24]
 8009008:	9300      	str	r3, [sp, #0]
 800900a:	4623      	mov	r3, r4
 800900c:	f000 fa88 	bl	8009520 <ST7735_FillRectangle>
}
 8009010:	bf00      	nop
 8009012:	370c      	adds	r7, #12
 8009014:	46bd      	mov	sp, r7
 8009016:	bd90      	pop	{r4, r7, pc}

08009018 <fillScreen>:
        if(a > b) _swap_int16_t(a,b);
        drawFastHLine(a, y, b-a+1, color);
    }
}

void fillScreen(uint16_t color) {
 8009018:	b580      	push	{r7, lr}
 800901a:	b084      	sub	sp, #16
 800901c:	af02      	add	r7, sp, #8
 800901e:	4603      	mov	r3, r0
 8009020:	80fb      	strh	r3, [r7, #6]
    fillRect(0, 0, _width, _height, color);
 8009022:	4b08      	ldr	r3, [pc, #32]	@ (8009044 <fillScreen+0x2c>)
 8009024:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009028:	4b07      	ldr	r3, [pc, #28]	@ (8009048 <fillScreen+0x30>)
 800902a:	f9b3 1000 	ldrsh.w	r1, [r3]
 800902e:	88fb      	ldrh	r3, [r7, #6]
 8009030:	9300      	str	r3, [sp, #0]
 8009032:	460b      	mov	r3, r1
 8009034:	2100      	movs	r1, #0
 8009036:	2000      	movs	r0, #0
 8009038:	f7ff ffd2 	bl	8008fe0 <fillRect>
}
 800903c:	bf00      	nop
 800903e:	3708      	adds	r7, #8
 8009040:	46bd      	mov	sp, r7
 8009042:	bd80      	pop	{r7, pc}
 8009044:	20000208 	.word	0x20000208
 8009048:	2000020a 	.word	0x2000020a

0800904c <ST7735_Select>:
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

void ST7735_Select()
{
 800904c:	b580      	push	{r7, lr}
 800904e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);
 8009050:	2200      	movs	r2, #0
 8009052:	2102      	movs	r1, #2
 8009054:	4802      	ldr	r0, [pc, #8]	@ (8009060 <ST7735_Select+0x14>)
 8009056:	f004 f9af 	bl	800d3b8 <HAL_GPIO_WritePin>
}
 800905a:	bf00      	nop
 800905c:	bd80      	pop	{r7, pc}
 800905e:	bf00      	nop
 8009060:	40020000 	.word	0x40020000

08009064 <ST7735_Unselect>:

void ST7735_Unselect()
{
 8009064:	b580      	push	{r7, lr}
 8009066:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);
 8009068:	2201      	movs	r2, #1
 800906a:	2102      	movs	r1, #2
 800906c:	4802      	ldr	r0, [pc, #8]	@ (8009078 <ST7735_Unselect+0x14>)
 800906e:	f004 f9a3 	bl	800d3b8 <HAL_GPIO_WritePin>
}
 8009072:	bf00      	nop
 8009074:	bd80      	pop	{r7, pc}
 8009076:	bf00      	nop
 8009078:	40020000 	.word	0x40020000

0800907c <ST7735_Reset>:

void ST7735_Reset()
{
 800907c:	b580      	push	{r7, lr}
 800907e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_RESET);
 8009080:	2200      	movs	r2, #0
 8009082:	2110      	movs	r1, #16
 8009084:	4806      	ldr	r0, [pc, #24]	@ (80090a0 <ST7735_Reset+0x24>)
 8009086:	f004 f997 	bl	800d3b8 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 800908a:	2005      	movs	r0, #5
 800908c:	f003 fe50 	bl	800cd30 <HAL_Delay>
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_SET);
 8009090:	2201      	movs	r2, #1
 8009092:	2110      	movs	r1, #16
 8009094:	4802      	ldr	r0, [pc, #8]	@ (80090a0 <ST7735_Reset+0x24>)
 8009096:	f004 f98f 	bl	800d3b8 <HAL_GPIO_WritePin>
}
 800909a:	bf00      	nop
 800909c:	bd80      	pop	{r7, pc}
 800909e:	bf00      	nop
 80090a0:	40020000 	.word	0x40020000

080090a4 <ST7735_WriteCommand>:

  void ST7735_WriteCommand(uint8_t cmd)
  {
 80090a4:	b580      	push	{r7, lr}
 80090a6:	b082      	sub	sp, #8
 80090a8:	af00      	add	r7, sp, #0
 80090aa:	4603      	mov	r3, r0
 80090ac:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_RESET);
 80090ae:	2200      	movs	r2, #0
 80090b0:	2110      	movs	r1, #16
 80090b2:	4807      	ldr	r0, [pc, #28]	@ (80090d0 <ST7735_WriteCommand+0x2c>)
 80090b4:	f004 f980 	bl	800d3b8 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 80090b8:	1df9      	adds	r1, r7, #7
 80090ba:	f04f 33ff 	mov.w	r3, #4294967295
 80090be:	2201      	movs	r2, #1
 80090c0:	4804      	ldr	r0, [pc, #16]	@ (80090d4 <ST7735_WriteCommand+0x30>)
 80090c2:	f005 f81a 	bl	800e0fa <HAL_SPI_Transmit>
}
 80090c6:	bf00      	nop
 80090c8:	3708      	adds	r7, #8
 80090ca:	46bd      	mov	sp, r7
 80090cc:	bd80      	pop	{r7, pc}
 80090ce:	bf00      	nop
 80090d0:	40020800 	.word	0x40020800
 80090d4:	200002d8 	.word	0x200002d8

080090d8 <ST7735_WriteData>:

void ST7735_WriteData(uint8_t* buff, size_t buff_size)
{
 80090d8:	b580      	push	{r7, lr}
 80090da:	b082      	sub	sp, #8
 80090dc:	af00      	add	r7, sp, #0
 80090de:	6078      	str	r0, [r7, #4]
 80090e0:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);
 80090e2:	2201      	movs	r2, #1
 80090e4:	2110      	movs	r1, #16
 80090e6:	4807      	ldr	r0, [pc, #28]	@ (8009104 <ST7735_WriteData+0x2c>)
 80090e8:	f004 f966 	bl	800d3b8 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 80090ec:	683b      	ldr	r3, [r7, #0]
 80090ee:	b29a      	uxth	r2, r3
 80090f0:	f04f 33ff 	mov.w	r3, #4294967295
 80090f4:	6879      	ldr	r1, [r7, #4]
 80090f6:	4804      	ldr	r0, [pc, #16]	@ (8009108 <ST7735_WriteData+0x30>)
 80090f8:	f004 ffff 	bl	800e0fa <HAL_SPI_Transmit>
}
 80090fc:	bf00      	nop
 80090fe:	3708      	adds	r7, #8
 8009100:	46bd      	mov	sp, r7
 8009102:	bd80      	pop	{r7, pc}
 8009104:	40020800 	.word	0x40020800
 8009108:	200002d8 	.word	0x200002d8

0800910c <DisplayInit>:

void DisplayInit(const uint8_t *addr)
{
 800910c:	b580      	push	{r7, lr}
 800910e:	b084      	sub	sp, #16
 8009110:	af00      	add	r7, sp, #0
 8009112:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	1c5a      	adds	r2, r3, #1
 8009118:	607a      	str	r2, [r7, #4]
 800911a:	781b      	ldrb	r3, [r3, #0]
 800911c:	73fb      	strb	r3, [r7, #15]
    while(numCommands--) {
 800911e:	e034      	b.n	800918a <DisplayInit+0x7e>
        uint8_t cmd = *addr++;
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	1c5a      	adds	r2, r3, #1
 8009124:	607a      	str	r2, [r7, #4]
 8009126:	781b      	ldrb	r3, [r3, #0]
 8009128:	72fb      	strb	r3, [r7, #11]
        ST7735_WriteCommand(cmd);
 800912a:	7afb      	ldrb	r3, [r7, #11]
 800912c:	4618      	mov	r0, r3
 800912e:	f7ff ffb9 	bl	80090a4 <ST7735_WriteCommand>

        numArgs = *addr++;
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	1c5a      	adds	r2, r3, #1
 8009136:	607a      	str	r2, [r7, #4]
 8009138:	781b      	ldrb	r3, [r3, #0]
 800913a:	72bb      	strb	r3, [r7, #10]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 800913c:	7abb      	ldrb	r3, [r7, #10]
 800913e:	b29b      	uxth	r3, r3
 8009140:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009144:	81bb      	strh	r3, [r7, #12]
        numArgs &= ~DELAY;
 8009146:	7abb      	ldrb	r3, [r7, #10]
 8009148:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800914c:	72bb      	strb	r3, [r7, #10]
        if(numArgs) {
 800914e:	7abb      	ldrb	r3, [r7, #10]
 8009150:	2b00      	cmp	r3, #0
 8009152:	d008      	beq.n	8009166 <DisplayInit+0x5a>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 8009154:	7abb      	ldrb	r3, [r7, #10]
 8009156:	4619      	mov	r1, r3
 8009158:	6878      	ldr	r0, [r7, #4]
 800915a:	f7ff ffbd 	bl	80090d8 <ST7735_WriteData>
            addr += numArgs;
 800915e:	7abb      	ldrb	r3, [r7, #10]
 8009160:	687a      	ldr	r2, [r7, #4]
 8009162:	4413      	add	r3, r2
 8009164:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 8009166:	89bb      	ldrh	r3, [r7, #12]
 8009168:	2b00      	cmp	r3, #0
 800916a:	d00e      	beq.n	800918a <DisplayInit+0x7e>
            ms = *addr++;
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	1c5a      	adds	r2, r3, #1
 8009170:	607a      	str	r2, [r7, #4]
 8009172:	781b      	ldrb	r3, [r3, #0]
 8009174:	81bb      	strh	r3, [r7, #12]
            if(ms == 255) ms = 500;
 8009176:	89bb      	ldrh	r3, [r7, #12]
 8009178:	2bff      	cmp	r3, #255	@ 0xff
 800917a:	d102      	bne.n	8009182 <DisplayInit+0x76>
 800917c:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8009180:	81bb      	strh	r3, [r7, #12]
            HAL_Delay(ms);
 8009182:	89bb      	ldrh	r3, [r7, #12]
 8009184:	4618      	mov	r0, r3
 8009186:	f003 fdd3 	bl	800cd30 <HAL_Delay>
    while(numCommands--) {
 800918a:	7bfb      	ldrb	r3, [r7, #15]
 800918c:	1e5a      	subs	r2, r3, #1
 800918e:	73fa      	strb	r2, [r7, #15]
 8009190:	2b00      	cmp	r3, #0
 8009192:	d1c5      	bne.n	8009120 <DisplayInit+0x14>
        }
    }
}
 8009194:	bf00      	nop
 8009196:	bf00      	nop
 8009198:	3710      	adds	r7, #16
 800919a:	46bd      	mov	sp, r7
 800919c:	bd80      	pop	{r7, pc}
	...

080091a0 <ST7735_SetAddressWindow>:

void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1)
{
 80091a0:	b590      	push	{r4, r7, lr}
 80091a2:	b085      	sub	sp, #20
 80091a4:	af00      	add	r7, sp, #0
 80091a6:	4604      	mov	r4, r0
 80091a8:	4608      	mov	r0, r1
 80091aa:	4611      	mov	r1, r2
 80091ac:	461a      	mov	r2, r3
 80091ae:	4623      	mov	r3, r4
 80091b0:	71fb      	strb	r3, [r7, #7]
 80091b2:	4603      	mov	r3, r0
 80091b4:	71bb      	strb	r3, [r7, #6]
 80091b6:	460b      	mov	r3, r1
 80091b8:	717b      	strb	r3, [r7, #5]
 80091ba:	4613      	mov	r3, r2
 80091bc:	713b      	strb	r3, [r7, #4]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 80091be:	202a      	movs	r0, #42	@ 0x2a
 80091c0:	f7ff ff70 	bl	80090a4 <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + _xstart, 0x00, x1 + _xstart };
 80091c4:	2300      	movs	r3, #0
 80091c6:	733b      	strb	r3, [r7, #12]
 80091c8:	4b17      	ldr	r3, [pc, #92]	@ (8009228 <ST7735_SetAddressWindow+0x88>)
 80091ca:	781a      	ldrb	r2, [r3, #0]
 80091cc:	79fb      	ldrb	r3, [r7, #7]
 80091ce:	4413      	add	r3, r2
 80091d0:	b2db      	uxtb	r3, r3
 80091d2:	737b      	strb	r3, [r7, #13]
 80091d4:	2300      	movs	r3, #0
 80091d6:	73bb      	strb	r3, [r7, #14]
 80091d8:	4b13      	ldr	r3, [pc, #76]	@ (8009228 <ST7735_SetAddressWindow+0x88>)
 80091da:	781a      	ldrb	r2, [r3, #0]
 80091dc:	797b      	ldrb	r3, [r7, #5]
 80091de:	4413      	add	r3, r2
 80091e0:	b2db      	uxtb	r3, r3
 80091e2:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 80091e4:	f107 030c 	add.w	r3, r7, #12
 80091e8:	2104      	movs	r1, #4
 80091ea:	4618      	mov	r0, r3
 80091ec:	f7ff ff74 	bl	80090d8 <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 80091f0:	202b      	movs	r0, #43	@ 0x2b
 80091f2:	f7ff ff57 	bl	80090a4 <ST7735_WriteCommand>
    data[1] = y0 + _ystart;
 80091f6:	4b0d      	ldr	r3, [pc, #52]	@ (800922c <ST7735_SetAddressWindow+0x8c>)
 80091f8:	781a      	ldrb	r2, [r3, #0]
 80091fa:	79bb      	ldrb	r3, [r7, #6]
 80091fc:	4413      	add	r3, r2
 80091fe:	b2db      	uxtb	r3, r3
 8009200:	737b      	strb	r3, [r7, #13]
    data[3] = y1 + _ystart;
 8009202:	4b0a      	ldr	r3, [pc, #40]	@ (800922c <ST7735_SetAddressWindow+0x8c>)
 8009204:	781a      	ldrb	r2, [r3, #0]
 8009206:	793b      	ldrb	r3, [r7, #4]
 8009208:	4413      	add	r3, r2
 800920a:	b2db      	uxtb	r3, r3
 800920c:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 800920e:	f107 030c 	add.w	r3, r7, #12
 8009212:	2104      	movs	r1, #4
 8009214:	4618      	mov	r0, r3
 8009216:	f7ff ff5f 	bl	80090d8 <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 800921a:	202c      	movs	r0, #44	@ 0x2c
 800921c:	f7ff ff42 	bl	80090a4 <ST7735_WriteCommand>
}
 8009220:	bf00      	nop
 8009222:	3714      	adds	r7, #20
 8009224:	46bd      	mov	sp, r7
 8009226:	bd90      	pop	{r4, r7, pc}
 8009228:	2000020f 	.word	0x2000020f
 800922c:	20000210 	.word	0x20000210

08009230 <ST7735_Init>:

void ST7735_Init(uint8_t rotation)
{
 8009230:	b580      	push	{r7, lr}
 8009232:	b082      	sub	sp, #8
 8009234:	af00      	add	r7, sp, #0
 8009236:	4603      	mov	r3, r0
 8009238:	71fb      	strb	r3, [r7, #7]
    ST7735_Select();
 800923a:	f7ff ff07 	bl	800904c <ST7735_Select>
    ST7735_Reset();
 800923e:	f7ff ff1d 	bl	800907c <ST7735_Reset>
    DisplayInit(init_cmds1);
 8009242:	480c      	ldr	r0, [pc, #48]	@ (8009274 <ST7735_Init+0x44>)
 8009244:	f7ff ff62 	bl	800910c <DisplayInit>
    DisplayInit(init_cmds2);
 8009248:	480b      	ldr	r0, [pc, #44]	@ (8009278 <ST7735_Init+0x48>)
 800924a:	f7ff ff5f 	bl	800910c <DisplayInit>
    DisplayInit(init_cmds3);
 800924e:	480b      	ldr	r0, [pc, #44]	@ (800927c <ST7735_Init+0x4c>)
 8009250:	f7ff ff5c 	bl	800910c <DisplayInit>

#elif ST7735_IS_128X128
    _colstart = 2;
    _rowstart = 3;
#else
    _colstart = 0;
 8009254:	4b0a      	ldr	r3, [pc, #40]	@ (8009280 <ST7735_Init+0x50>)
 8009256:	2200      	movs	r2, #0
 8009258:	701a      	strb	r2, [r3, #0]
    _rowstart = 0;
 800925a:	4b0a      	ldr	r3, [pc, #40]	@ (8009284 <ST7735_Init+0x54>)
 800925c:	2200      	movs	r2, #0
 800925e:	701a      	strb	r2, [r3, #0]
#endif
    ST7735_SetRotation (rotation);
 8009260:	79fb      	ldrb	r3, [r7, #7]
 8009262:	4618      	mov	r0, r3
 8009264:	f000 f810 	bl	8009288 <ST7735_SetRotation>
    ST7735_Unselect();
 8009268:	f7ff fefc 	bl	8009064 <ST7735_Unselect>

}
 800926c:	bf00      	nop
 800926e:	3708      	adds	r7, #8
 8009270:	46bd      	mov	sp, r7
 8009272:	bd80      	pop	{r7, pc}
 8009274:	08016860 	.word	0x08016860
 8009278:	08016898 	.word	0x08016898
 800927c:	080168a8 	.word	0x080168a8
 8009280:	2000020d 	.word	0x2000020d
 8009284:	2000020e 	.word	0x2000020e

08009288 <ST7735_SetRotation>:

void ST7735_SetRotation(uint8_t m)
{
 8009288:	b580      	push	{r7, lr}
 800928a:	b084      	sub	sp, #16
 800928c:	af00      	add	r7, sp, #0
 800928e:	4603      	mov	r3, r0
 8009290:	71fb      	strb	r3, [r7, #7]

  uint8_t madctl = 0;
 8009292:	2300      	movs	r3, #0
 8009294:	73fb      	strb	r3, [r7, #15]

  rotation = m % 4; // can't be higher than 3
 8009296:	79fb      	ldrb	r3, [r7, #7]
 8009298:	f003 0303 	and.w	r3, r3, #3
 800929c:	b2da      	uxtb	r2, r3
 800929e:	4b33      	ldr	r3, [pc, #204]	@ (800936c <ST7735_SetRotation+0xe4>)
 80092a0:	701a      	strb	r2, [r3, #0]

  switch (rotation)
 80092a2:	4b32      	ldr	r3, [pc, #200]	@ (800936c <ST7735_SetRotation+0xe4>)
 80092a4:	781b      	ldrb	r3, [r3, #0]
 80092a6:	2b03      	cmp	r3, #3
 80092a8:	d84e      	bhi.n	8009348 <ST7735_SetRotation+0xc0>
 80092aa:	a201      	add	r2, pc, #4	@ (adr r2, 80092b0 <ST7735_SetRotation+0x28>)
 80092ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092b0:	080092c1 	.word	0x080092c1
 80092b4:	080092e3 	.word	0x080092e3
 80092b8:	08009305 	.word	0x08009305
 80092bc:	08009327 	.word	0x08009327
  {
  case 0:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_RGB;
 80092c0:	23c0      	movs	r3, #192	@ 0xc0
 80092c2:	73fb      	strb	r3, [r7, #15]
      _height = ST7735_HEIGHT;
 80092c4:	4b2a      	ldr	r3, [pc, #168]	@ (8009370 <ST7735_SetRotation+0xe8>)
 80092c6:	22a0      	movs	r2, #160	@ 0xa0
 80092c8:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 80092ca:	4b2a      	ldr	r3, [pc, #168]	@ (8009374 <ST7735_SetRotation+0xec>)
 80092cc:	2280      	movs	r2, #128	@ 0x80
 80092ce:	801a      	strh	r2, [r3, #0]
      _xstart = _colstart;
 80092d0:	4b29      	ldr	r3, [pc, #164]	@ (8009378 <ST7735_SetRotation+0xf0>)
 80092d2:	781a      	ldrb	r2, [r3, #0]
 80092d4:	4b29      	ldr	r3, [pc, #164]	@ (800937c <ST7735_SetRotation+0xf4>)
 80092d6:	701a      	strb	r2, [r3, #0]
      _ystart = _rowstart;
 80092d8:	4b29      	ldr	r3, [pc, #164]	@ (8009380 <ST7735_SetRotation+0xf8>)
 80092da:	781a      	ldrb	r2, [r3, #0]
 80092dc:	4b29      	ldr	r3, [pc, #164]	@ (8009384 <ST7735_SetRotation+0xfc>)
 80092de:	701a      	strb	r2, [r3, #0]
#endif
    break;
 80092e0:	e032      	b.n	8009348 <ST7735_SetRotation+0xc0>
  case 1:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 80092e2:	23a0      	movs	r3, #160	@ 0xa0
 80092e4:	73fb      	strb	r3, [r7, #15]
      _width = ST7735_HEIGHT;
 80092e6:	4b23      	ldr	r3, [pc, #140]	@ (8009374 <ST7735_SetRotation+0xec>)
 80092e8:	22a0      	movs	r2, #160	@ 0xa0
 80092ea:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 80092ec:	4b20      	ldr	r3, [pc, #128]	@ (8009370 <ST7735_SetRotation+0xe8>)
 80092ee:	2280      	movs	r2, #128	@ 0x80
 80092f0:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 80092f2:	4b21      	ldr	r3, [pc, #132]	@ (8009378 <ST7735_SetRotation+0xf0>)
 80092f4:	781a      	ldrb	r2, [r3, #0]
 80092f6:	4b23      	ldr	r3, [pc, #140]	@ (8009384 <ST7735_SetRotation+0xfc>)
 80092f8:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 80092fa:	4b21      	ldr	r3, [pc, #132]	@ (8009380 <ST7735_SetRotation+0xf8>)
 80092fc:	781a      	ldrb	r2, [r3, #0]
 80092fe:	4b1f      	ldr	r3, [pc, #124]	@ (800937c <ST7735_SetRotation+0xf4>)
 8009300:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8009302:	e021      	b.n	8009348 <ST7735_SetRotation+0xc0>
  case 2:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_RGB;
 8009304:	2300      	movs	r3, #0
 8009306:	73fb      	strb	r3, [r7, #15]
      _height = ST7735_HEIGHT;
 8009308:	4b19      	ldr	r3, [pc, #100]	@ (8009370 <ST7735_SetRotation+0xe8>)
 800930a:	22a0      	movs	r2, #160	@ 0xa0
 800930c:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 800930e:	4b19      	ldr	r3, [pc, #100]	@ (8009374 <ST7735_SetRotation+0xec>)
 8009310:	2280      	movs	r2, #128	@ 0x80
 8009312:	801a      	strh	r2, [r3, #0]
    _xstart = _colstart;
 8009314:	4b18      	ldr	r3, [pc, #96]	@ (8009378 <ST7735_SetRotation+0xf0>)
 8009316:	781a      	ldrb	r2, [r3, #0]
 8009318:	4b18      	ldr	r3, [pc, #96]	@ (800937c <ST7735_SetRotation+0xf4>)
 800931a:	701a      	strb	r2, [r3, #0]
    _ystart = _rowstart;
 800931c:	4b18      	ldr	r3, [pc, #96]	@ (8009380 <ST7735_SetRotation+0xf8>)
 800931e:	781a      	ldrb	r2, [r3, #0]
 8009320:	4b18      	ldr	r3, [pc, #96]	@ (8009384 <ST7735_SetRotation+0xfc>)
 8009322:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8009324:	e010      	b.n	8009348 <ST7735_SetRotation+0xc0>
  case 3:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 8009326:	2360      	movs	r3, #96	@ 0x60
 8009328:	73fb      	strb	r3, [r7, #15]
      _width = ST7735_HEIGHT;
 800932a:	4b12      	ldr	r3, [pc, #72]	@ (8009374 <ST7735_SetRotation+0xec>)
 800932c:	22a0      	movs	r2, #160	@ 0xa0
 800932e:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 8009330:	4b0f      	ldr	r3, [pc, #60]	@ (8009370 <ST7735_SetRotation+0xe8>)
 8009332:	2280      	movs	r2, #128	@ 0x80
 8009334:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 8009336:	4b10      	ldr	r3, [pc, #64]	@ (8009378 <ST7735_SetRotation+0xf0>)
 8009338:	781a      	ldrb	r2, [r3, #0]
 800933a:	4b12      	ldr	r3, [pc, #72]	@ (8009384 <ST7735_SetRotation+0xfc>)
 800933c:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 800933e:	4b10      	ldr	r3, [pc, #64]	@ (8009380 <ST7735_SetRotation+0xf8>)
 8009340:	781a      	ldrb	r2, [r3, #0]
 8009342:	4b0e      	ldr	r3, [pc, #56]	@ (800937c <ST7735_SetRotation+0xf4>)
 8009344:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8009346:	bf00      	nop
  }
  ST7735_Select();
 8009348:	f7ff fe80 	bl	800904c <ST7735_Select>
  ST7735_WriteCommand(ST7735_MADCTL);
 800934c:	2036      	movs	r0, #54	@ 0x36
 800934e:	f7ff fea9 	bl	80090a4 <ST7735_WriteCommand>
  ST7735_WriteData(&madctl,1);
 8009352:	f107 030f 	add.w	r3, r7, #15
 8009356:	2101      	movs	r1, #1
 8009358:	4618      	mov	r0, r3
 800935a:	f7ff febd 	bl	80090d8 <ST7735_WriteData>
  ST7735_Unselect();
 800935e:	f7ff fe81 	bl	8009064 <ST7735_Unselect>
}
 8009362:	bf00      	nop
 8009364:	3710      	adds	r7, #16
 8009366:	46bd      	mov	sp, r7
 8009368:	bd80      	pop	{r7, pc}
 800936a:	bf00      	nop
 800936c:	2000020c 	.word	0x2000020c
 8009370:	2000020a 	.word	0x2000020a
 8009374:	20000208 	.word	0x20000208
 8009378:	2000020d 	.word	0x2000020d
 800937c:	2000020f 	.word	0x2000020f
 8009380:	2000020e 	.word	0x2000020e
 8009384:	20000210 	.word	0x20000210

08009388 <ST7735_WriteChar>:
    ST7735_WriteData(data, sizeof(data));

    ST7735_Unselect();
}

void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 8009388:	b082      	sub	sp, #8
 800938a:	b590      	push	{r4, r7, lr}
 800938c:	b089      	sub	sp, #36	@ 0x24
 800938e:	af00      	add	r7, sp, #0
 8009390:	637b      	str	r3, [r7, #52]	@ 0x34
 8009392:	4603      	mov	r3, r0
 8009394:	80fb      	strh	r3, [r7, #6]
 8009396:	460b      	mov	r3, r1
 8009398:	80bb      	strh	r3, [r7, #4]
 800939a:	4613      	mov	r3, r2
 800939c:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ST7735_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 800939e:	88fb      	ldrh	r3, [r7, #6]
 80093a0:	b2d8      	uxtb	r0, r3
 80093a2:	88bb      	ldrh	r3, [r7, #4]
 80093a4:	b2d9      	uxtb	r1, r3
 80093a6:	88fb      	ldrh	r3, [r7, #6]
 80093a8:	b2da      	uxtb	r2, r3
 80093aa:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80093ae:	4413      	add	r3, r2
 80093b0:	b2db      	uxtb	r3, r3
 80093b2:	3b01      	subs	r3, #1
 80093b4:	b2dc      	uxtb	r4, r3
 80093b6:	88bb      	ldrh	r3, [r7, #4]
 80093b8:	b2da      	uxtb	r2, r3
 80093ba:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80093be:	4413      	add	r3, r2
 80093c0:	b2db      	uxtb	r3, r3
 80093c2:	3b01      	subs	r3, #1
 80093c4:	b2db      	uxtb	r3, r3
 80093c6:	4622      	mov	r2, r4
 80093c8:	f7ff feea 	bl	80091a0 <ST7735_SetAddressWindow>

    for(i = 0; i < font.height; i++) {
 80093cc:	2300      	movs	r3, #0
 80093ce:	61fb      	str	r3, [r7, #28]
 80093d0:	e043      	b.n	800945a <ST7735_WriteChar+0xd2>
        b = font.data[(ch - 32) * font.height + i];
 80093d2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80093d4:	78fb      	ldrb	r3, [r7, #3]
 80093d6:	3b20      	subs	r3, #32
 80093d8:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 80093dc:	fb01 f303 	mul.w	r3, r1, r3
 80093e0:	4619      	mov	r1, r3
 80093e2:	69fb      	ldr	r3, [r7, #28]
 80093e4:	440b      	add	r3, r1
 80093e6:	005b      	lsls	r3, r3, #1
 80093e8:	4413      	add	r3, r2
 80093ea:	881b      	ldrh	r3, [r3, #0]
 80093ec:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 80093ee:	2300      	movs	r3, #0
 80093f0:	61bb      	str	r3, [r7, #24]
 80093f2:	e029      	b.n	8009448 <ST7735_WriteChar+0xc0>
            if((b << j) & 0x8000)  {
 80093f4:	697a      	ldr	r2, [r7, #20]
 80093f6:	69bb      	ldr	r3, [r7, #24]
 80093f8:	fa02 f303 	lsl.w	r3, r2, r3
 80093fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009400:	2b00      	cmp	r3, #0
 8009402:	d00e      	beq.n	8009422 <ST7735_WriteChar+0x9a>
                uint8_t data[] = { color >> 8, color & 0xFF };
 8009404:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8009406:	0a1b      	lsrs	r3, r3, #8
 8009408:	b29b      	uxth	r3, r3
 800940a:	b2db      	uxtb	r3, r3
 800940c:	743b      	strb	r3, [r7, #16]
 800940e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8009410:	b2db      	uxtb	r3, r3
 8009412:	747b      	strb	r3, [r7, #17]
                ST7735_WriteData(data, sizeof(data));
 8009414:	f107 0310 	add.w	r3, r7, #16
 8009418:	2102      	movs	r1, #2
 800941a:	4618      	mov	r0, r3
 800941c:	f7ff fe5c 	bl	80090d8 <ST7735_WriteData>
 8009420:	e00f      	b.n	8009442 <ST7735_WriteChar+0xba>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 8009422:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8009426:	0a1b      	lsrs	r3, r3, #8
 8009428:	b29b      	uxth	r3, r3
 800942a:	b2db      	uxtb	r3, r3
 800942c:	733b      	strb	r3, [r7, #12]
 800942e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8009432:	b2db      	uxtb	r3, r3
 8009434:	737b      	strb	r3, [r7, #13]
                ST7735_WriteData(data, sizeof(data));
 8009436:	f107 030c 	add.w	r3, r7, #12
 800943a:	2102      	movs	r1, #2
 800943c:	4618      	mov	r0, r3
 800943e:	f7ff fe4b 	bl	80090d8 <ST7735_WriteData>
        for(j = 0; j < font.width; j++) {
 8009442:	69bb      	ldr	r3, [r7, #24]
 8009444:	3301      	adds	r3, #1
 8009446:	61bb      	str	r3, [r7, #24]
 8009448:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800944c:	461a      	mov	r2, r3
 800944e:	69bb      	ldr	r3, [r7, #24]
 8009450:	4293      	cmp	r3, r2
 8009452:	d3cf      	bcc.n	80093f4 <ST7735_WriteChar+0x6c>
    for(i = 0; i < font.height; i++) {
 8009454:	69fb      	ldr	r3, [r7, #28]
 8009456:	3301      	adds	r3, #1
 8009458:	61fb      	str	r3, [r7, #28]
 800945a:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800945e:	461a      	mov	r2, r3
 8009460:	69fb      	ldr	r3, [r7, #28]
 8009462:	4293      	cmp	r3, r2
 8009464:	d3b5      	bcc.n	80093d2 <ST7735_WriteChar+0x4a>
            }
        }
    }
}
 8009466:	bf00      	nop
 8009468:	bf00      	nop
 800946a:	3724      	adds	r7, #36	@ 0x24
 800946c:	46bd      	mov	sp, r7
 800946e:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8009472:	b002      	add	sp, #8
 8009474:	4770      	bx	lr
	...

08009478 <ST7735_WriteString>:

void ST7735_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 8009478:	b082      	sub	sp, #8
 800947a:	b580      	push	{r7, lr}
 800947c:	b086      	sub	sp, #24
 800947e:	af04      	add	r7, sp, #16
 8009480:	603a      	str	r2, [r7, #0]
 8009482:	617b      	str	r3, [r7, #20]
 8009484:	4603      	mov	r3, r0
 8009486:	80fb      	strh	r3, [r7, #6]
 8009488:	460b      	mov	r3, r1
 800948a:	80bb      	strh	r3, [r7, #4]
    ST7735_Select();
 800948c:	f7ff fdde 	bl	800904c <ST7735_Select>

    while(*str) {
 8009490:	e033      	b.n	80094fa <ST7735_WriteString+0x82>
        if(x + font.width >= _width) {
 8009492:	88fb      	ldrh	r3, [r7, #6]
 8009494:	7d3a      	ldrb	r2, [r7, #20]
 8009496:	4413      	add	r3, r2
 8009498:	4a1f      	ldr	r2, [pc, #124]	@ (8009518 <ST7735_WriteString+0xa0>)
 800949a:	f9b2 2000 	ldrsh.w	r2, [r2]
 800949e:	4293      	cmp	r3, r2
 80094a0:	db16      	blt.n	80094d0 <ST7735_WriteString+0x58>
            x = 0;
 80094a2:	2300      	movs	r3, #0
 80094a4:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 80094a6:	7d7b      	ldrb	r3, [r7, #21]
 80094a8:	461a      	mov	r2, r3
 80094aa:	88bb      	ldrh	r3, [r7, #4]
 80094ac:	4413      	add	r3, r2
 80094ae:	80bb      	strh	r3, [r7, #4]
            if(y + font.height >= _height) {
 80094b0:	88bb      	ldrh	r3, [r7, #4]
 80094b2:	7d7a      	ldrb	r2, [r7, #21]
 80094b4:	4413      	add	r3, r2
 80094b6:	4a19      	ldr	r2, [pc, #100]	@ (800951c <ST7735_WriteString+0xa4>)
 80094b8:	f9b2 2000 	ldrsh.w	r2, [r2]
 80094bc:	4293      	cmp	r3, r2
 80094be:	da21      	bge.n	8009504 <ST7735_WriteString+0x8c>
                break;
            }

            if(*str == ' ') {
 80094c0:	683b      	ldr	r3, [r7, #0]
 80094c2:	781b      	ldrb	r3, [r3, #0]
 80094c4:	2b20      	cmp	r3, #32
 80094c6:	d103      	bne.n	80094d0 <ST7735_WriteString+0x58>
                // skip spaces in the beginning of the new line
                str++;
 80094c8:	683b      	ldr	r3, [r7, #0]
 80094ca:	3301      	adds	r3, #1
 80094cc:	603b      	str	r3, [r7, #0]
                continue;
 80094ce:	e014      	b.n	80094fa <ST7735_WriteString+0x82>
            }
        }

        ST7735_WriteChar(x, y, *str, font, color, bgcolor);
 80094d0:	683b      	ldr	r3, [r7, #0]
 80094d2:	781a      	ldrb	r2, [r3, #0]
 80094d4:	88b9      	ldrh	r1, [r7, #4]
 80094d6:	88f8      	ldrh	r0, [r7, #6]
 80094d8:	8c3b      	ldrh	r3, [r7, #32]
 80094da:	9302      	str	r3, [sp, #8]
 80094dc:	8bbb      	ldrh	r3, [r7, #28]
 80094de:	9301      	str	r3, [sp, #4]
 80094e0:	69bb      	ldr	r3, [r7, #24]
 80094e2:	9300      	str	r3, [sp, #0]
 80094e4:	697b      	ldr	r3, [r7, #20]
 80094e6:	f7ff ff4f 	bl	8009388 <ST7735_WriteChar>
        x += font.width;
 80094ea:	7d3b      	ldrb	r3, [r7, #20]
 80094ec:	461a      	mov	r2, r3
 80094ee:	88fb      	ldrh	r3, [r7, #6]
 80094f0:	4413      	add	r3, r2
 80094f2:	80fb      	strh	r3, [r7, #6]
        str++;
 80094f4:	683b      	ldr	r3, [r7, #0]
 80094f6:	3301      	adds	r3, #1
 80094f8:	603b      	str	r3, [r7, #0]
    while(*str) {
 80094fa:	683b      	ldr	r3, [r7, #0]
 80094fc:	781b      	ldrb	r3, [r3, #0]
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d1c7      	bne.n	8009492 <ST7735_WriteString+0x1a>
 8009502:	e000      	b.n	8009506 <ST7735_WriteString+0x8e>
                break;
 8009504:	bf00      	nop
    }

    ST7735_Unselect();
 8009506:	f7ff fdad 	bl	8009064 <ST7735_Unselect>
}
 800950a:	bf00      	nop
 800950c:	3708      	adds	r7, #8
 800950e:	46bd      	mov	sp, r7
 8009510:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009514:	b002      	add	sp, #8
 8009516:	4770      	bx	lr
 8009518:	20000208 	.word	0x20000208
 800951c:	2000020a 	.word	0x2000020a

08009520 <ST7735_FillRectangle>:

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color)
{
 8009520:	b590      	push	{r4, r7, lr}
 8009522:	b085      	sub	sp, #20
 8009524:	af00      	add	r7, sp, #0
 8009526:	4604      	mov	r4, r0
 8009528:	4608      	mov	r0, r1
 800952a:	4611      	mov	r1, r2
 800952c:	461a      	mov	r2, r3
 800952e:	4623      	mov	r3, r4
 8009530:	80fb      	strh	r3, [r7, #6]
 8009532:	4603      	mov	r3, r0
 8009534:	80bb      	strh	r3, [r7, #4]
 8009536:	460b      	mov	r3, r1
 8009538:	807b      	strh	r3, [r7, #2]
 800953a:	4613      	mov	r3, r2
 800953c:	803b      	strh	r3, [r7, #0]
    if((x >= _width) || (y >= _height)) return;
 800953e:	88fb      	ldrh	r3, [r7, #6]
 8009540:	4a37      	ldr	r2, [pc, #220]	@ (8009620 <ST7735_FillRectangle+0x100>)
 8009542:	f9b2 2000 	ldrsh.w	r2, [r2]
 8009546:	4293      	cmp	r3, r2
 8009548:	da66      	bge.n	8009618 <ST7735_FillRectangle+0xf8>
 800954a:	88bb      	ldrh	r3, [r7, #4]
 800954c:	4a35      	ldr	r2, [pc, #212]	@ (8009624 <ST7735_FillRectangle+0x104>)
 800954e:	f9b2 2000 	ldrsh.w	r2, [r2]
 8009552:	4293      	cmp	r3, r2
 8009554:	da60      	bge.n	8009618 <ST7735_FillRectangle+0xf8>
    if((x + w - 1) >= _width) w = _width - x;
 8009556:	88fa      	ldrh	r2, [r7, #6]
 8009558:	887b      	ldrh	r3, [r7, #2]
 800955a:	4413      	add	r3, r2
 800955c:	4a30      	ldr	r2, [pc, #192]	@ (8009620 <ST7735_FillRectangle+0x100>)
 800955e:	f9b2 2000 	ldrsh.w	r2, [r2]
 8009562:	4293      	cmp	r3, r2
 8009564:	dd06      	ble.n	8009574 <ST7735_FillRectangle+0x54>
 8009566:	4b2e      	ldr	r3, [pc, #184]	@ (8009620 <ST7735_FillRectangle+0x100>)
 8009568:	f9b3 3000 	ldrsh.w	r3, [r3]
 800956c:	b29a      	uxth	r2, r3
 800956e:	88fb      	ldrh	r3, [r7, #6]
 8009570:	1ad3      	subs	r3, r2, r3
 8009572:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= _height) h = _height - y;
 8009574:	88ba      	ldrh	r2, [r7, #4]
 8009576:	883b      	ldrh	r3, [r7, #0]
 8009578:	4413      	add	r3, r2
 800957a:	4a2a      	ldr	r2, [pc, #168]	@ (8009624 <ST7735_FillRectangle+0x104>)
 800957c:	f9b2 2000 	ldrsh.w	r2, [r2]
 8009580:	4293      	cmp	r3, r2
 8009582:	dd06      	ble.n	8009592 <ST7735_FillRectangle+0x72>
 8009584:	4b27      	ldr	r3, [pc, #156]	@ (8009624 <ST7735_FillRectangle+0x104>)
 8009586:	f9b3 3000 	ldrsh.w	r3, [r3]
 800958a:	b29a      	uxth	r2, r3
 800958c:	88bb      	ldrh	r3, [r7, #4]
 800958e:	1ad3      	subs	r3, r2, r3
 8009590:	803b      	strh	r3, [r7, #0]

    ST7735_Select();
 8009592:	f7ff fd5b 	bl	800904c <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 8009596:	88fb      	ldrh	r3, [r7, #6]
 8009598:	b2d8      	uxtb	r0, r3
 800959a:	88bb      	ldrh	r3, [r7, #4]
 800959c:	b2d9      	uxtb	r1, r3
 800959e:	88fb      	ldrh	r3, [r7, #6]
 80095a0:	b2da      	uxtb	r2, r3
 80095a2:	887b      	ldrh	r3, [r7, #2]
 80095a4:	b2db      	uxtb	r3, r3
 80095a6:	4413      	add	r3, r2
 80095a8:	b2db      	uxtb	r3, r3
 80095aa:	3b01      	subs	r3, #1
 80095ac:	b2dc      	uxtb	r4, r3
 80095ae:	88bb      	ldrh	r3, [r7, #4]
 80095b0:	b2da      	uxtb	r2, r3
 80095b2:	883b      	ldrh	r3, [r7, #0]
 80095b4:	b2db      	uxtb	r3, r3
 80095b6:	4413      	add	r3, r2
 80095b8:	b2db      	uxtb	r3, r3
 80095ba:	3b01      	subs	r3, #1
 80095bc:	b2db      	uxtb	r3, r3
 80095be:	4622      	mov	r2, r4
 80095c0:	f7ff fdee 	bl	80091a0 <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 80095c4:	8c3b      	ldrh	r3, [r7, #32]
 80095c6:	0a1b      	lsrs	r3, r3, #8
 80095c8:	b29b      	uxth	r3, r3
 80095ca:	b2db      	uxtb	r3, r3
 80095cc:	733b      	strb	r3, [r7, #12]
 80095ce:	8c3b      	ldrh	r3, [r7, #32]
 80095d0:	b2db      	uxtb	r3, r3
 80095d2:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);
 80095d4:	2201      	movs	r2, #1
 80095d6:	2110      	movs	r1, #16
 80095d8:	4813      	ldr	r0, [pc, #76]	@ (8009628 <ST7735_FillRectangle+0x108>)
 80095da:	f003 feed 	bl	800d3b8 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 80095de:	883b      	ldrh	r3, [r7, #0]
 80095e0:	80bb      	strh	r3, [r7, #4]
 80095e2:	e013      	b.n	800960c <ST7735_FillRectangle+0xec>
        for(x = w; x > 0; x--) {
 80095e4:	887b      	ldrh	r3, [r7, #2]
 80095e6:	80fb      	strh	r3, [r7, #6]
 80095e8:	e00a      	b.n	8009600 <ST7735_FillRectangle+0xe0>
            HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 80095ea:	f107 010c 	add.w	r1, r7, #12
 80095ee:	f04f 33ff 	mov.w	r3, #4294967295
 80095f2:	2202      	movs	r2, #2
 80095f4:	480d      	ldr	r0, [pc, #52]	@ (800962c <ST7735_FillRectangle+0x10c>)
 80095f6:	f004 fd80 	bl	800e0fa <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 80095fa:	88fb      	ldrh	r3, [r7, #6]
 80095fc:	3b01      	subs	r3, #1
 80095fe:	80fb      	strh	r3, [r7, #6]
 8009600:	88fb      	ldrh	r3, [r7, #6]
 8009602:	2b00      	cmp	r3, #0
 8009604:	d1f1      	bne.n	80095ea <ST7735_FillRectangle+0xca>
    for(y = h; y > 0; y--) {
 8009606:	88bb      	ldrh	r3, [r7, #4]
 8009608:	3b01      	subs	r3, #1
 800960a:	80bb      	strh	r3, [r7, #4]
 800960c:	88bb      	ldrh	r3, [r7, #4]
 800960e:	2b00      	cmp	r3, #0
 8009610:	d1e8      	bne.n	80095e4 <ST7735_FillRectangle+0xc4>
        }
    }

    ST7735_Unselect();
 8009612:	f7ff fd27 	bl	8009064 <ST7735_Unselect>
 8009616:	e000      	b.n	800961a <ST7735_FillRectangle+0xfa>
    if((x >= _width) || (y >= _height)) return;
 8009618:	bf00      	nop
}
 800961a:	3714      	adds	r7, #20
 800961c:	46bd      	mov	sp, r7
 800961e:	bd90      	pop	{r4, r7, pc}
 8009620:	20000208 	.word	0x20000208
 8009624:	2000020a 	.word	0x2000020a
 8009628:	40020800 	.word	0x40020800
 800962c:	200002d8 	.word	0x200002d8

08009630 <case_insensitive_strcmp>:
    return version;
}

/* Case insensitive string comparison, doesn't consider two NULL pointers equal though */
static int case_insensitive_strcmp(const unsigned char *string1, const unsigned char *string2)
{
 8009630:	b480      	push	{r7}
 8009632:	b085      	sub	sp, #20
 8009634:	af00      	add	r7, sp, #0
 8009636:	6078      	str	r0, [r7, #4]
 8009638:	6039      	str	r1, [r7, #0]
    if ((string1 == NULL) || (string2 == NULL))
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	2b00      	cmp	r3, #0
 800963e:	d002      	beq.n	8009646 <case_insensitive_strcmp+0x16>
 8009640:	683b      	ldr	r3, [r7, #0]
 8009642:	2b00      	cmp	r3, #0
 8009644:	d101      	bne.n	800964a <case_insensitive_strcmp+0x1a>
    {
        return 1;
 8009646:	2301      	movs	r3, #1
 8009648:	e056      	b.n	80096f8 <case_insensitive_strcmp+0xc8>
    }

    if (string1 == string2)
 800964a:	687a      	ldr	r2, [r7, #4]
 800964c:	683b      	ldr	r3, [r7, #0]
 800964e:	429a      	cmp	r2, r3
 8009650:	d10d      	bne.n	800966e <case_insensitive_strcmp+0x3e>
    {
        return 0;
 8009652:	2300      	movs	r3, #0
 8009654:	e050      	b.n	80096f8 <case_insensitive_strcmp+0xc8>
    }

    for(; tolower(*string1) == tolower(*string2); (void)string1++, string2++)
    {
        if (*string1 == '\0')
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	781b      	ldrb	r3, [r3, #0]
 800965a:	2b00      	cmp	r3, #0
 800965c:	d101      	bne.n	8009662 <case_insensitive_strcmp+0x32>
        {
            return 0;
 800965e:	2300      	movs	r3, #0
 8009660:	e04a      	b.n	80096f8 <case_insensitive_strcmp+0xc8>
    for(; tolower(*string1) == tolower(*string2); (void)string1++, string2++)
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	3301      	adds	r3, #1
 8009666:	607b      	str	r3, [r7, #4]
 8009668:	683b      	ldr	r3, [r7, #0]
 800966a:	3301      	adds	r3, #1
 800966c:	603b      	str	r3, [r7, #0]
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	781b      	ldrb	r3, [r3, #0]
 8009672:	73fb      	strb	r3, [r7, #15]
 8009674:	7bfb      	ldrb	r3, [r7, #15]
 8009676:	3301      	adds	r3, #1
 8009678:	4a22      	ldr	r2, [pc, #136]	@ (8009704 <case_insensitive_strcmp+0xd4>)
 800967a:	4413      	add	r3, r2
 800967c:	781b      	ldrb	r3, [r3, #0]
 800967e:	f003 0303 	and.w	r3, r3, #3
 8009682:	2b01      	cmp	r3, #1
 8009684:	d103      	bne.n	800968e <case_insensitive_strcmp+0x5e>
 8009686:	7bfb      	ldrb	r3, [r7, #15]
 8009688:	f103 0220 	add.w	r2, r3, #32
 800968c:	e000      	b.n	8009690 <case_insensitive_strcmp+0x60>
 800968e:	7bfa      	ldrb	r2, [r7, #15]
 8009690:	683b      	ldr	r3, [r7, #0]
 8009692:	781b      	ldrb	r3, [r3, #0]
 8009694:	73bb      	strb	r3, [r7, #14]
 8009696:	7bbb      	ldrb	r3, [r7, #14]
 8009698:	3301      	adds	r3, #1
 800969a:	491a      	ldr	r1, [pc, #104]	@ (8009704 <case_insensitive_strcmp+0xd4>)
 800969c:	440b      	add	r3, r1
 800969e:	781b      	ldrb	r3, [r3, #0]
 80096a0:	f003 0303 	and.w	r3, r3, #3
 80096a4:	2b01      	cmp	r3, #1
 80096a6:	d102      	bne.n	80096ae <case_insensitive_strcmp+0x7e>
 80096a8:	7bbb      	ldrb	r3, [r7, #14]
 80096aa:	3320      	adds	r3, #32
 80096ac:	e000      	b.n	80096b0 <case_insensitive_strcmp+0x80>
 80096ae:	7bbb      	ldrb	r3, [r7, #14]
 80096b0:	429a      	cmp	r2, r3
 80096b2:	d0d0      	beq.n	8009656 <case_insensitive_strcmp+0x26>
        }
    }

    return tolower(*string1) - tolower(*string2);
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	781b      	ldrb	r3, [r3, #0]
 80096b8:	737b      	strb	r3, [r7, #13]
 80096ba:	7b7b      	ldrb	r3, [r7, #13]
 80096bc:	3301      	adds	r3, #1
 80096be:	4a11      	ldr	r2, [pc, #68]	@ (8009704 <case_insensitive_strcmp+0xd4>)
 80096c0:	4413      	add	r3, r2
 80096c2:	781b      	ldrb	r3, [r3, #0]
 80096c4:	f003 0303 	and.w	r3, r3, #3
 80096c8:	2b01      	cmp	r3, #1
 80096ca:	d103      	bne.n	80096d4 <case_insensitive_strcmp+0xa4>
 80096cc:	7b7b      	ldrb	r3, [r7, #13]
 80096ce:	f103 0220 	add.w	r2, r3, #32
 80096d2:	e000      	b.n	80096d6 <case_insensitive_strcmp+0xa6>
 80096d4:	7b7a      	ldrb	r2, [r7, #13]
 80096d6:	683b      	ldr	r3, [r7, #0]
 80096d8:	781b      	ldrb	r3, [r3, #0]
 80096da:	733b      	strb	r3, [r7, #12]
 80096dc:	7b3b      	ldrb	r3, [r7, #12]
 80096de:	3301      	adds	r3, #1
 80096e0:	4908      	ldr	r1, [pc, #32]	@ (8009704 <case_insensitive_strcmp+0xd4>)
 80096e2:	440b      	add	r3, r1
 80096e4:	781b      	ldrb	r3, [r3, #0]
 80096e6:	f003 0303 	and.w	r3, r3, #3
 80096ea:	2b01      	cmp	r3, #1
 80096ec:	d102      	bne.n	80096f4 <case_insensitive_strcmp+0xc4>
 80096ee:	7b3b      	ldrb	r3, [r7, #12]
 80096f0:	3320      	adds	r3, #32
 80096f2:	e000      	b.n	80096f6 <case_insensitive_strcmp+0xc6>
 80096f4:	7b3b      	ldrb	r3, [r7, #12]
 80096f6:	1ad3      	subs	r3, r2, r3
}
 80096f8:	4618      	mov	r0, r3
 80096fa:	3714      	adds	r7, #20
 80096fc:	46bd      	mov	sp, r7
 80096fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009702:	4770      	bx	lr
 8009704:	08017238 	.word	0x08017238

08009708 <cJSON_strdup>:
#define static_strlen(string_literal) (sizeof(string_literal) - sizeof(""))

static internal_hooks global_hooks = { internal_malloc, internal_free, internal_realloc };

static unsigned char* cJSON_strdup(const unsigned char* string, const internal_hooks * const hooks)
{
 8009708:	b580      	push	{r7, lr}
 800970a:	b084      	sub	sp, #16
 800970c:	af00      	add	r7, sp, #0
 800970e:	6078      	str	r0, [r7, #4]
 8009710:	6039      	str	r1, [r7, #0]
    size_t length = 0;
 8009712:	2300      	movs	r3, #0
 8009714:	60fb      	str	r3, [r7, #12]
    unsigned char *copy = NULL;
 8009716:	2300      	movs	r3, #0
 8009718:	60bb      	str	r3, [r7, #8]

    if (string == NULL)
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	2b00      	cmp	r3, #0
 800971e:	d101      	bne.n	8009724 <cJSON_strdup+0x1c>
    {
        return NULL;
 8009720:	2300      	movs	r3, #0
 8009722:	e015      	b.n	8009750 <cJSON_strdup+0x48>
    }

    length = strlen((const char*)string) + sizeof("");
 8009724:	6878      	ldr	r0, [r7, #4]
 8009726:	f7fe fd7d 	bl	8008224 <strlen>
 800972a:	4603      	mov	r3, r0
 800972c:	3301      	adds	r3, #1
 800972e:	60fb      	str	r3, [r7, #12]
    copy = (unsigned char*)hooks->allocate(length);
 8009730:	683b      	ldr	r3, [r7, #0]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	68f8      	ldr	r0, [r7, #12]
 8009736:	4798      	blx	r3
 8009738:	60b8      	str	r0, [r7, #8]
    if (copy == NULL)
 800973a:	68bb      	ldr	r3, [r7, #8]
 800973c:	2b00      	cmp	r3, #0
 800973e:	d101      	bne.n	8009744 <cJSON_strdup+0x3c>
    {
        return NULL;
 8009740:	2300      	movs	r3, #0
 8009742:	e005      	b.n	8009750 <cJSON_strdup+0x48>
    }
    memcpy(copy, string, length);
 8009744:	68fa      	ldr	r2, [r7, #12]
 8009746:	6879      	ldr	r1, [r7, #4]
 8009748:	68b8      	ldr	r0, [r7, #8]
 800974a:	f00a fc86 	bl	801405a <memcpy>

    return copy;
 800974e:	68bb      	ldr	r3, [r7, #8]
}
 8009750:	4618      	mov	r0, r3
 8009752:	3710      	adds	r7, #16
 8009754:	46bd      	mov	sp, r7
 8009756:	bd80      	pop	{r7, pc}

08009758 <cJSON_New_Item>:
    }
}

/* Internal constructor. */
static cJSON *cJSON_New_Item(const internal_hooks * const hooks)
{
 8009758:	b580      	push	{r7, lr}
 800975a:	b084      	sub	sp, #16
 800975c:	af00      	add	r7, sp, #0
 800975e:	6078      	str	r0, [r7, #4]
    cJSON* node = (cJSON*)hooks->allocate(sizeof(cJSON));
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	2028      	movs	r0, #40	@ 0x28
 8009766:	4798      	blx	r3
 8009768:	60f8      	str	r0, [r7, #12]
    if (node)
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	2b00      	cmp	r3, #0
 800976e:	d004      	beq.n	800977a <cJSON_New_Item+0x22>
    {
        memset(node, '\0', sizeof(cJSON));
 8009770:	2228      	movs	r2, #40	@ 0x28
 8009772:	2100      	movs	r1, #0
 8009774:	68f8      	ldr	r0, [r7, #12]
 8009776:	f00a fbbf 	bl	8013ef8 <memset>
    }

    return node;
 800977a:	68fb      	ldr	r3, [r7, #12]
}
 800977c:	4618      	mov	r0, r3
 800977e:	3710      	adds	r7, #16
 8009780:	46bd      	mov	sp, r7
 8009782:	bd80      	pop	{r7, pc}

08009784 <cJSON_Delete>:

/* Delete a cJSON structure. */
CJSON_PUBLIC(void) cJSON_Delete(cJSON *item)
{
 8009784:	b580      	push	{r7, lr}
 8009786:	b084      	sub	sp, #16
 8009788:	af00      	add	r7, sp, #0
 800978a:	6078      	str	r0, [r7, #4]
    cJSON *next = NULL;
 800978c:	2300      	movs	r3, #0
 800978e:	60fb      	str	r3, [r7, #12]
    while (item != NULL)
 8009790:	e03d      	b.n	800980e <cJSON_Delete+0x8a>
    {
        next = item->next;
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	60fb      	str	r3, [r7, #12]
        if (!(item->type & cJSON_IsReference) && (item->child != NULL))
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	68db      	ldr	r3, [r3, #12]
 800979c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d108      	bne.n	80097b6 <cJSON_Delete+0x32>
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	689b      	ldr	r3, [r3, #8]
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d004      	beq.n	80097b6 <cJSON_Delete+0x32>
        {
            cJSON_Delete(item->child);
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	689b      	ldr	r3, [r3, #8]
 80097b0:	4618      	mov	r0, r3
 80097b2:	f7ff ffe7 	bl	8009784 <cJSON_Delete>
        }
        if (!(item->type & cJSON_IsReference) && (item->valuestring != NULL))
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	68db      	ldr	r3, [r3, #12]
 80097ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d10c      	bne.n	80097dc <cJSON_Delete+0x58>
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	691b      	ldr	r3, [r3, #16]
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d008      	beq.n	80097dc <cJSON_Delete+0x58>
        {
            global_hooks.deallocate(item->valuestring);
 80097ca:	4b15      	ldr	r3, [pc, #84]	@ (8009820 <cJSON_Delete+0x9c>)
 80097cc:	685b      	ldr	r3, [r3, #4]
 80097ce:	687a      	ldr	r2, [r7, #4]
 80097d0:	6912      	ldr	r2, [r2, #16]
 80097d2:	4610      	mov	r0, r2
 80097d4:	4798      	blx	r3
            item->valuestring = NULL;
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	2200      	movs	r2, #0
 80097da:	611a      	str	r2, [r3, #16]
        }
        if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	68db      	ldr	r3, [r3, #12]
 80097e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d10c      	bne.n	8009802 <cJSON_Delete+0x7e>
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	6a1b      	ldr	r3, [r3, #32]
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d008      	beq.n	8009802 <cJSON_Delete+0x7e>
        {
            global_hooks.deallocate(item->string);
 80097f0:	4b0b      	ldr	r3, [pc, #44]	@ (8009820 <cJSON_Delete+0x9c>)
 80097f2:	685b      	ldr	r3, [r3, #4]
 80097f4:	687a      	ldr	r2, [r7, #4]
 80097f6:	6a12      	ldr	r2, [r2, #32]
 80097f8:	4610      	mov	r0, r2
 80097fa:	4798      	blx	r3
            item->string = NULL;
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	2200      	movs	r2, #0
 8009800:	621a      	str	r2, [r3, #32]
        }
        global_hooks.deallocate(item);
 8009802:	4b07      	ldr	r3, [pc, #28]	@ (8009820 <cJSON_Delete+0x9c>)
 8009804:	685b      	ldr	r3, [r3, #4]
 8009806:	6878      	ldr	r0, [r7, #4]
 8009808:	4798      	blx	r3
        item = next;
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	607b      	str	r3, [r7, #4]
    while (item != NULL)
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	2b00      	cmp	r3, #0
 8009812:	d1be      	bne.n	8009792 <cJSON_Delete+0xe>
    }
}
 8009814:	bf00      	nop
 8009816:	bf00      	nop
 8009818:	3710      	adds	r7, #16
 800981a:	46bd      	mov	sp, r7
 800981c:	bd80      	pop	{r7, pc}
 800981e:	bf00      	nop
 8009820:	20000000 	.word	0x20000000

08009824 <get_decimal_point>:

/* get the decimal point character of the current locale */
static unsigned char get_decimal_point(void)
{
 8009824:	b480      	push	{r7}
 8009826:	af00      	add	r7, sp, #0
#ifdef ENABLE_LOCALES
    struct lconv *lconv = localeconv();
    return (unsigned char) lconv->decimal_point[0];
#else
    return '.';
 8009828:	232e      	movs	r3, #46	@ 0x2e
#endif
}
 800982a:	4618      	mov	r0, r3
 800982c:	46bd      	mov	sp, r7
 800982e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009832:	4770      	bx	lr
 8009834:	0000      	movs	r0, r0
	...

08009838 <parse_number>:
/* get a pointer to the buffer at the position */
#define buffer_at_offset(buffer) ((buffer)->content + (buffer)->offset)

/* Parse the input text to generate a number, and populate the result into item. */
static cJSON_bool parse_number(cJSON * const item, parse_buffer * const input_buffer)
{
 8009838:	b580      	push	{r7, lr}
 800983a:	b098      	sub	sp, #96	@ 0x60
 800983c:	af00      	add	r7, sp, #0
 800983e:	6078      	str	r0, [r7, #4]
 8009840:	6039      	str	r1, [r7, #0]
    double number = 0;
 8009842:	f04f 0200 	mov.w	r2, #0
 8009846:	f04f 0300 	mov.w	r3, #0
 800984a:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    unsigned char *after_end = NULL;
 800984e:	2300      	movs	r3, #0
 8009850:	64bb      	str	r3, [r7, #72]	@ 0x48
    unsigned char number_c_string[64];
    unsigned char decimal_point = get_decimal_point();
 8009852:	f7ff ffe7 	bl	8009824 <get_decimal_point>
 8009856:	4603      	mov	r3, r0
 8009858:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    size_t i = 0;
 800985c:	2300      	movs	r3, #0
 800985e:	65fb      	str	r3, [r7, #92]	@ 0x5c

    if ((input_buffer == NULL) || (input_buffer->content == NULL))
 8009860:	683b      	ldr	r3, [r7, #0]
 8009862:	2b00      	cmp	r3, #0
 8009864:	d003      	beq.n	800986e <parse_number+0x36>
 8009866:	683b      	ldr	r3, [r7, #0]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	2b00      	cmp	r3, #0
 800986c:	d101      	bne.n	8009872 <parse_number+0x3a>
    {
        return false;
 800986e:	2300      	movs	r3, #0
 8009870:	e0a0      	b.n	80099b4 <parse_number+0x17c>
    }

    /* copy the number into a temporary buffer and replace '.' with the decimal point
     * of the current locale (for strtod)
     * This also takes care of '\0' not necessarily being available for marking the end of the input */
    for (i = 0; (i < (sizeof(number_c_string) - 1)) && can_access_at_index(input_buffer, i); i++)
 8009872:	2300      	movs	r3, #0
 8009874:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009876:	e03d      	b.n	80098f4 <parse_number+0xbc>
    {
        switch (buffer_at_offset(input_buffer)[i])
 8009878:	683b      	ldr	r3, [r7, #0]
 800987a:	681a      	ldr	r2, [r3, #0]
 800987c:	683b      	ldr	r3, [r7, #0]
 800987e:	6899      	ldr	r1, [r3, #8]
 8009880:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009882:	440b      	add	r3, r1
 8009884:	4413      	add	r3, r2
 8009886:	781b      	ldrb	r3, [r3, #0]
 8009888:	2b45      	cmp	r3, #69	@ 0x45
 800988a:	dc17      	bgt.n	80098bc <parse_number+0x84>
 800988c:	2b2b      	cmp	r3, #43	@ 0x2b
 800988e:	db40      	blt.n	8009912 <parse_number+0xda>
 8009890:	3b2b      	subs	r3, #43	@ 0x2b
 8009892:	2201      	movs	r2, #1
 8009894:	409a      	lsls	r2, r3
 8009896:	4b4c      	ldr	r3, [pc, #304]	@ (80099c8 <parse_number+0x190>)
 8009898:	4013      	ands	r3, r2
 800989a:	2b00      	cmp	r3, #0
 800989c:	bf14      	ite	ne
 800989e:	2301      	movne	r3, #1
 80098a0:	2300      	moveq	r3, #0
 80098a2:	b2db      	uxtb	r3, r3
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d10b      	bne.n	80098c0 <parse_number+0x88>
 80098a8:	f002 0308 	and.w	r3, r2, #8
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	bf14      	ite	ne
 80098b0:	2301      	movne	r3, #1
 80098b2:	2300      	moveq	r3, #0
 80098b4:	b2db      	uxtb	r3, r3
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d111      	bne.n	80098de <parse_number+0xa6>
            case '.':
                number_c_string[i] = decimal_point;
                break;

            default:
                goto loop_end;
 80098ba:	e02a      	b.n	8009912 <parse_number+0xda>
        switch (buffer_at_offset(input_buffer)[i])
 80098bc:	2b65      	cmp	r3, #101	@ 0x65
 80098be:	d128      	bne.n	8009912 <parse_number+0xda>
                number_c_string[i] = buffer_at_offset(input_buffer)[i];
 80098c0:	683b      	ldr	r3, [r7, #0]
 80098c2:	681a      	ldr	r2, [r3, #0]
 80098c4:	683b      	ldr	r3, [r7, #0]
 80098c6:	6899      	ldr	r1, [r3, #8]
 80098c8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80098ca:	440b      	add	r3, r1
 80098cc:	4413      	add	r3, r2
 80098ce:	7819      	ldrb	r1, [r3, #0]
 80098d0:	f107 0208 	add.w	r2, r7, #8
 80098d4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80098d6:	4413      	add	r3, r2
 80098d8:	460a      	mov	r2, r1
 80098da:	701a      	strb	r2, [r3, #0]
                break;
 80098dc:	e007      	b.n	80098ee <parse_number+0xb6>
                number_c_string[i] = decimal_point;
 80098de:	f107 0208 	add.w	r2, r7, #8
 80098e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80098e4:	4413      	add	r3, r2
 80098e6:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 80098ea:	701a      	strb	r2, [r3, #0]
                break;
 80098ec:	bf00      	nop
    for (i = 0; (i < (sizeof(number_c_string) - 1)) && can_access_at_index(input_buffer, i); i++)
 80098ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80098f0:	3301      	adds	r3, #1
 80098f2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80098f4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80098f6:	2b3e      	cmp	r3, #62	@ 0x3e
 80098f8:	d80d      	bhi.n	8009916 <parse_number+0xde>
 80098fa:	683b      	ldr	r3, [r7, #0]
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d00a      	beq.n	8009916 <parse_number+0xde>
 8009900:	683b      	ldr	r3, [r7, #0]
 8009902:	689a      	ldr	r2, [r3, #8]
 8009904:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009906:	441a      	add	r2, r3
 8009908:	683b      	ldr	r3, [r7, #0]
 800990a:	685b      	ldr	r3, [r3, #4]
 800990c:	429a      	cmp	r2, r3
 800990e:	d3b3      	bcc.n	8009878 <parse_number+0x40>
        }
    }
loop_end:
 8009910:	e001      	b.n	8009916 <parse_number+0xde>
                goto loop_end;
 8009912:	bf00      	nop
 8009914:	e000      	b.n	8009918 <parse_number+0xe0>
loop_end:
 8009916:	bf00      	nop
    number_c_string[i] = '\0';
 8009918:	f107 0208 	add.w	r2, r7, #8
 800991c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800991e:	4413      	add	r3, r2
 8009920:	2200      	movs	r2, #0
 8009922:	701a      	strb	r2, [r3, #0]

    number = strtod((const char*)number_c_string, (char**)&after_end);
 8009924:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 8009928:	f107 0308 	add.w	r3, r7, #8
 800992c:	4611      	mov	r1, r2
 800992e:	4618      	mov	r0, r3
 8009930:	f00a f826 	bl	8013980 <strtod>
 8009934:	ed87 0b14 	vstr	d0, [r7, #80]	@ 0x50
    if (number_c_string == after_end)
 8009938:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800993a:	f107 0308 	add.w	r3, r7, #8
 800993e:	429a      	cmp	r2, r3
 8009940:	d101      	bne.n	8009946 <parse_number+0x10e>
    {
        return false; /* parse_error */
 8009942:	2300      	movs	r3, #0
 8009944:	e036      	b.n	80099b4 <parse_number+0x17c>
    }

    item->valuedouble = number;
 8009946:	6879      	ldr	r1, [r7, #4]
 8009948:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800994c:	e9c1 2306 	strd	r2, r3, [r1, #24]

    /* use saturation in case of overflow */
    if (number >= INT_MAX)
 8009950:	a31b      	add	r3, pc, #108	@ (adr r3, 80099c0 <parse_number+0x188>)
 8009952:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009956:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 800995a:	f7ff f903 	bl	8008b64 <__aeabi_dcmpge>
 800995e:	4603      	mov	r3, r0
 8009960:	2b00      	cmp	r3, #0
 8009962:	d004      	beq.n	800996e <parse_number+0x136>
    {
        item->valueint = INT_MAX;
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800996a:	615a      	str	r2, [r3, #20]
 800996c:	e015      	b.n	800999a <parse_number+0x162>
    }
    else if (number <= (double)INT_MIN)
 800996e:	f04f 0200 	mov.w	r2, #0
 8009972:	4b16      	ldr	r3, [pc, #88]	@ (80099cc <parse_number+0x194>)
 8009974:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8009978:	f7ff f8ea 	bl	8008b50 <__aeabi_dcmple>
 800997c:	4603      	mov	r3, r0
 800997e:	2b00      	cmp	r3, #0
 8009980:	d004      	beq.n	800998c <parse_number+0x154>
    {
        item->valueint = INT_MIN;
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8009988:	615a      	str	r2, [r3, #20]
 800998a:	e006      	b.n	800999a <parse_number+0x162>
    }
    else
    {
        item->valueint = (int)number;
 800998c:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8009990:	f7ff f912 	bl	8008bb8 <__aeabi_d2iz>
 8009994:	4602      	mov	r2, r0
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	615a      	str	r2, [r3, #20]
    }

    item->type = cJSON_Number;
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	2208      	movs	r2, #8
 800999e:	60da      	str	r2, [r3, #12]

    input_buffer->offset += (size_t)(after_end - number_c_string);
 80099a0:	683b      	ldr	r3, [r7, #0]
 80099a2:	689b      	ldr	r3, [r3, #8]
 80099a4:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80099a6:	f107 0208 	add.w	r2, r7, #8
 80099aa:	1a8a      	subs	r2, r1, r2
 80099ac:	441a      	add	r2, r3
 80099ae:	683b      	ldr	r3, [r7, #0]
 80099b0:	609a      	str	r2, [r3, #8]
    return true;
 80099b2:	2301      	movs	r3, #1
}
 80099b4:	4618      	mov	r0, r3
 80099b6:	3760      	adds	r7, #96	@ 0x60
 80099b8:	46bd      	mov	sp, r7
 80099ba:	bd80      	pop	{r7, pc}
 80099bc:	f3af 8000 	nop.w
 80099c0:	ffc00000 	.word	0xffc00000
 80099c4:	41dfffff 	.word	0x41dfffff
 80099c8:	04007fe5 	.word	0x04007fe5
 80099cc:	c1e00000 	.word	0xc1e00000

080099d0 <ensure>:
    internal_hooks hooks;
} printbuffer;

/* realloc printbuffer if necessary to have at least "needed" bytes more */
static unsigned char* ensure(printbuffer * const p, size_t needed)
{
 80099d0:	b580      	push	{r7, lr}
 80099d2:	b084      	sub	sp, #16
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	6078      	str	r0, [r7, #4]
 80099d8:	6039      	str	r1, [r7, #0]
    unsigned char *newbuffer = NULL;
 80099da:	2300      	movs	r3, #0
 80099dc:	60fb      	str	r3, [r7, #12]
    size_t newsize = 0;
 80099de:	2300      	movs	r3, #0
 80099e0:	60bb      	str	r3, [r7, #8]

    if ((p == NULL) || (p->buffer == NULL))
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d003      	beq.n	80099f0 <ensure+0x20>
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d101      	bne.n	80099f4 <ensure+0x24>
    {
        return NULL;
 80099f0:	2300      	movs	r3, #0
 80099f2:	e083      	b.n	8009afc <ensure+0x12c>
    }

    if ((p->length > 0) && (p->offset >= p->length))
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	685b      	ldr	r3, [r3, #4]
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d007      	beq.n	8009a0c <ensure+0x3c>
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	689a      	ldr	r2, [r3, #8]
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	685b      	ldr	r3, [r3, #4]
 8009a04:	429a      	cmp	r2, r3
 8009a06:	d301      	bcc.n	8009a0c <ensure+0x3c>
    {
        /* make sure that offset is valid */
        return NULL;
 8009a08:	2300      	movs	r3, #0
 8009a0a:	e077      	b.n	8009afc <ensure+0x12c>
    }

    if (needed > INT_MAX)
 8009a0c:	683b      	ldr	r3, [r7, #0]
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	da01      	bge.n	8009a16 <ensure+0x46>
    {
        /* sizes bigger than INT_MAX are currently not supported */
        return NULL;
 8009a12:	2300      	movs	r3, #0
 8009a14:	e072      	b.n	8009afc <ensure+0x12c>
    }

    needed += p->offset + 1;
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	689a      	ldr	r2, [r3, #8]
 8009a1a:	683b      	ldr	r3, [r7, #0]
 8009a1c:	4413      	add	r3, r2
 8009a1e:	3301      	adds	r3, #1
 8009a20:	603b      	str	r3, [r7, #0]
    if (needed <= p->length)
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	685b      	ldr	r3, [r3, #4]
 8009a26:	683a      	ldr	r2, [r7, #0]
 8009a28:	429a      	cmp	r2, r3
 8009a2a:	d805      	bhi.n	8009a38 <ensure+0x68>
    {
        return p->buffer + p->offset;
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681a      	ldr	r2, [r3, #0]
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	689b      	ldr	r3, [r3, #8]
 8009a34:	4413      	add	r3, r2
 8009a36:	e061      	b.n	8009afc <ensure+0x12c>
    }

    if (p->noalloc) {
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	691b      	ldr	r3, [r3, #16]
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d001      	beq.n	8009a44 <ensure+0x74>
        return NULL;
 8009a40:	2300      	movs	r3, #0
 8009a42:	e05b      	b.n	8009afc <ensure+0x12c>
    }

    /* calculate new buffer size */
    if (needed > (INT_MAX / 2))
 8009a44:	683b      	ldr	r3, [r7, #0]
 8009a46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009a4a:	d308      	bcc.n	8009a5e <ensure+0x8e>
    {
        /* overflow of int, use INT_MAX if possible */
        if (needed <= INT_MAX)
 8009a4c:	683b      	ldr	r3, [r7, #0]
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	db03      	blt.n	8009a5a <ensure+0x8a>
        {
            newsize = INT_MAX;
 8009a52:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8009a56:	60bb      	str	r3, [r7, #8]
 8009a58:	e004      	b.n	8009a64 <ensure+0x94>
        }
        else
        {
            return NULL;
 8009a5a:	2300      	movs	r3, #0
 8009a5c:	e04e      	b.n	8009afc <ensure+0x12c>
        }
    }
    else
    {
        newsize = needed * 2;
 8009a5e:	683b      	ldr	r3, [r7, #0]
 8009a60:	005b      	lsls	r3, r3, #1
 8009a62:	60bb      	str	r3, [r7, #8]
    }

    if (p->hooks.reallocate != NULL)
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	6a1b      	ldr	r3, [r3, #32]
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d018      	beq.n	8009a9e <ensure+0xce>
    {
        /* reallocate with realloc if available */
        newbuffer = (unsigned char*)p->hooks.reallocate(p->buffer, newsize);
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	6a1b      	ldr	r3, [r3, #32]
 8009a70:	687a      	ldr	r2, [r7, #4]
 8009a72:	6812      	ldr	r2, [r2, #0]
 8009a74:	68b9      	ldr	r1, [r7, #8]
 8009a76:	4610      	mov	r0, r2
 8009a78:	4798      	blx	r3
 8009a7a:	60f8      	str	r0, [r7, #12]
        if (newbuffer == NULL)
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d132      	bne.n	8009ae8 <ensure+0x118>
        {
            p->hooks.deallocate(p->buffer);
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	69db      	ldr	r3, [r3, #28]
 8009a86:	687a      	ldr	r2, [r7, #4]
 8009a88:	6812      	ldr	r2, [r2, #0]
 8009a8a:	4610      	mov	r0, r2
 8009a8c:	4798      	blx	r3
            p->length = 0;
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	2200      	movs	r2, #0
 8009a92:	605a      	str	r2, [r3, #4]
            p->buffer = NULL;
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	2200      	movs	r2, #0
 8009a98:	601a      	str	r2, [r3, #0]

            return NULL;
 8009a9a:	2300      	movs	r3, #0
 8009a9c:	e02e      	b.n	8009afc <ensure+0x12c>
        }
    }
    else
    {
        /* otherwise reallocate manually */
        newbuffer = (unsigned char*)p->hooks.allocate(newsize);
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	699b      	ldr	r3, [r3, #24]
 8009aa2:	68b8      	ldr	r0, [r7, #8]
 8009aa4:	4798      	blx	r3
 8009aa6:	60f8      	str	r0, [r7, #12]
        if (!newbuffer)
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d10d      	bne.n	8009aca <ensure+0xfa>
        {
            p->hooks.deallocate(p->buffer);
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	69db      	ldr	r3, [r3, #28]
 8009ab2:	687a      	ldr	r2, [r7, #4]
 8009ab4:	6812      	ldr	r2, [r2, #0]
 8009ab6:	4610      	mov	r0, r2
 8009ab8:	4798      	blx	r3
            p->length = 0;
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	2200      	movs	r2, #0
 8009abe:	605a      	str	r2, [r3, #4]
            p->buffer = NULL;
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	2200      	movs	r2, #0
 8009ac4:	601a      	str	r2, [r3, #0]

            return NULL;
 8009ac6:	2300      	movs	r3, #0
 8009ac8:	e018      	b.n	8009afc <ensure+0x12c>
        }

        memcpy(newbuffer, p->buffer, p->offset + 1);
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	6819      	ldr	r1, [r3, #0]
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	689b      	ldr	r3, [r3, #8]
 8009ad2:	3301      	adds	r3, #1
 8009ad4:	461a      	mov	r2, r3
 8009ad6:	68f8      	ldr	r0, [r7, #12]
 8009ad8:	f00a fabf 	bl	801405a <memcpy>
        p->hooks.deallocate(p->buffer);
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	69db      	ldr	r3, [r3, #28]
 8009ae0:	687a      	ldr	r2, [r7, #4]
 8009ae2:	6812      	ldr	r2, [r2, #0]
 8009ae4:	4610      	mov	r0, r2
 8009ae6:	4798      	blx	r3
    }
    p->length = newsize;
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	68ba      	ldr	r2, [r7, #8]
 8009aec:	605a      	str	r2, [r3, #4]
    p->buffer = newbuffer;
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	68fa      	ldr	r2, [r7, #12]
 8009af2:	601a      	str	r2, [r3, #0]

    return newbuffer + p->offset;
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	689b      	ldr	r3, [r3, #8]
 8009af8:	68fa      	ldr	r2, [r7, #12]
 8009afa:	4413      	add	r3, r2
}
 8009afc:	4618      	mov	r0, r3
 8009afe:	3710      	adds	r7, #16
 8009b00:	46bd      	mov	sp, r7
 8009b02:	bd80      	pop	{r7, pc}

08009b04 <update_offset>:

/* calculate the new length of the string in a printbuffer and update the offset */
static void update_offset(printbuffer * const buffer)
{
 8009b04:	b590      	push	{r4, r7, lr}
 8009b06:	b085      	sub	sp, #20
 8009b08:	af00      	add	r7, sp, #0
 8009b0a:	6078      	str	r0, [r7, #4]
    const unsigned char *buffer_pointer = NULL;
 8009b0c:	2300      	movs	r3, #0
 8009b0e:	60fb      	str	r3, [r7, #12]
    if ((buffer == NULL) || (buffer->buffer == NULL))
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d013      	beq.n	8009b3e <update_offset+0x3a>
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d00f      	beq.n	8009b3e <update_offset+0x3a>
    {
        return;
    }
    buffer_pointer = buffer->buffer + buffer->offset;
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	681a      	ldr	r2, [r3, #0]
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	689b      	ldr	r3, [r3, #8]
 8009b26:	4413      	add	r3, r2
 8009b28:	60fb      	str	r3, [r7, #12]

    buffer->offset += strlen((const char*)buffer_pointer);
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	689c      	ldr	r4, [r3, #8]
 8009b2e:	68f8      	ldr	r0, [r7, #12]
 8009b30:	f7fe fb78 	bl	8008224 <strlen>
 8009b34:	4603      	mov	r3, r0
 8009b36:	18e2      	adds	r2, r4, r3
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	609a      	str	r2, [r3, #8]
 8009b3c:	e000      	b.n	8009b40 <update_offset+0x3c>
        return;
 8009b3e:	bf00      	nop
}
 8009b40:	3714      	adds	r7, #20
 8009b42:	46bd      	mov	sp, r7
 8009b44:	bd90      	pop	{r4, r7, pc}
	...

08009b48 <compare_double>:

/* securely comparison of floating-point variables */
static cJSON_bool compare_double(double a, double b)
{
 8009b48:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009b4c:	b087      	sub	sp, #28
 8009b4e:	af00      	add	r7, sp, #0
 8009b50:	ed87 0b02 	vstr	d0, [r7, #8]
 8009b54:	ed87 1b00 	vstr	d1, [r7]
    double maxVal = fabs(a) > fabs(b) ? fabs(a) : fabs(b);
 8009b58:	68b8      	ldr	r0, [r7, #8]
 8009b5a:	68fe      	ldr	r6, [r7, #12]
 8009b5c:	f026 4100 	bic.w	r1, r6, #2147483648	@ 0x80000000
 8009b60:	683a      	ldr	r2, [r7, #0]
 8009b62:	687e      	ldr	r6, [r7, #4]
 8009b64:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8009b68:	f7ff f806 	bl	8008b78 <__aeabi_dcmpgt>
 8009b6c:	4603      	mov	r3, r0
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d004      	beq.n	8009b7c <compare_double+0x34>
 8009b72:	68bc      	ldr	r4, [r7, #8]
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 8009b7a:	e003      	b.n	8009b84 <compare_double+0x3c>
 8009b7c:	683c      	ldr	r4, [r7, #0]
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 8009b84:	e9c7 4504 	strd	r4, r5, [r7, #16]
    return (fabs(a - b) <= maxVal * DBL_EPSILON);
 8009b88:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009b8c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009b90:	f7fe fbaa 	bl	80082e8 <__aeabi_dsub>
 8009b94:	4602      	mov	r2, r0
 8009b96:	460b      	mov	r3, r1
 8009b98:	4690      	mov	r8, r2
 8009b9a:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 8009b9e:	f04f 0200 	mov.w	r2, #0
 8009ba2:	4b0c      	ldr	r3, [pc, #48]	@ (8009bd4 <compare_double+0x8c>)
 8009ba4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8009ba8:	f7fe fd56 	bl	8008658 <__aeabi_dmul>
 8009bac:	4602      	mov	r2, r0
 8009bae:	460b      	mov	r3, r1
 8009bb0:	2101      	movs	r1, #1
 8009bb2:	460c      	mov	r4, r1
 8009bb4:	4640      	mov	r0, r8
 8009bb6:	4649      	mov	r1, r9
 8009bb8:	f7fe ffca 	bl	8008b50 <__aeabi_dcmple>
 8009bbc:	4603      	mov	r3, r0
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d101      	bne.n	8009bc6 <compare_double+0x7e>
 8009bc2:	2300      	movs	r3, #0
 8009bc4:	461c      	mov	r4, r3
 8009bc6:	b2e3      	uxtb	r3, r4
}
 8009bc8:	4618      	mov	r0, r3
 8009bca:	371c      	adds	r7, #28
 8009bcc:	46bd      	mov	sp, r7
 8009bce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009bd2:	bf00      	nop
 8009bd4:	3cb00000 	.word	0x3cb00000

08009bd8 <print_number>:

/* Render the number nicely from the given item into a string. */
static cJSON_bool print_number(const cJSON * const item, printbuffer * const output_buffer)
{
 8009bd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009bda:	b093      	sub	sp, #76	@ 0x4c
 8009bdc:	af00      	add	r7, sp, #0
 8009bde:	6078      	str	r0, [r7, #4]
 8009be0:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 8009be2:	2300      	movs	r3, #0
 8009be4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    double d = item->valuedouble;
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8009bec:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    int length = 0;
 8009bf0:	2300      	movs	r3, #0
 8009bf2:	647b      	str	r3, [r7, #68]	@ 0x44
    size_t i = 0;
 8009bf4:	2300      	movs	r3, #0
 8009bf6:	643b      	str	r3, [r7, #64]	@ 0x40
    unsigned char number_buffer[26] = {0}; /* temporary buffer to print the number into */
 8009bf8:	f107 0314 	add.w	r3, r7, #20
 8009bfc:	2200      	movs	r2, #0
 8009bfe:	601a      	str	r2, [r3, #0]
 8009c00:	605a      	str	r2, [r3, #4]
 8009c02:	609a      	str	r2, [r3, #8]
 8009c04:	60da      	str	r2, [r3, #12]
 8009c06:	611a      	str	r2, [r3, #16]
 8009c08:	615a      	str	r2, [r3, #20]
 8009c0a:	831a      	strh	r2, [r3, #24]
    unsigned char decimal_point = get_decimal_point();
 8009c0c:	f7ff fe0a 	bl	8009824 <get_decimal_point>
 8009c10:	4603      	mov	r3, r0
 8009c12:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    double test = 0.0;
 8009c16:	f04f 0200 	mov.w	r2, #0
 8009c1a:	f04f 0300 	mov.w	r3, #0
 8009c1e:	e9c7 2302 	strd	r2, r3, [r7, #8]

    if (output_buffer == NULL)
 8009c22:	683b      	ldr	r3, [r7, #0]
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d101      	bne.n	8009c2c <print_number+0x54>
    {
        return false;
 8009c28:	2300      	movs	r3, #0
 8009c2a:	e0b4      	b.n	8009d96 <print_number+0x1be>
    }

    /* This checks for NaN and Infinity */
    if (isnan(d) || isinf(d))
 8009c2c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8009c30:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8009c34:	f7fe ffaa 	bl	8008b8c <__aeabi_dcmpun>
 8009c38:	4603      	mov	r3, r0
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d121      	bne.n	8009c82 <print_number+0xaa>
 8009c3e:	6b3c      	ldr	r4, [r7, #48]	@ 0x30
 8009c40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c42:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 8009c46:	2301      	movs	r3, #1
 8009c48:	461e      	mov	r6, r3
 8009c4a:	f04f 32ff 	mov.w	r2, #4294967295
 8009c4e:	4b54      	ldr	r3, [pc, #336]	@ (8009da0 <print_number+0x1c8>)
 8009c50:	4620      	mov	r0, r4
 8009c52:	4629      	mov	r1, r5
 8009c54:	f7fe ff9a 	bl	8008b8c <__aeabi_dcmpun>
 8009c58:	4603      	mov	r3, r0
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d10b      	bne.n	8009c76 <print_number+0x9e>
 8009c5e:	f04f 32ff 	mov.w	r2, #4294967295
 8009c62:	4b4f      	ldr	r3, [pc, #316]	@ (8009da0 <print_number+0x1c8>)
 8009c64:	4620      	mov	r0, r4
 8009c66:	4629      	mov	r1, r5
 8009c68:	f7fe ff72 	bl	8008b50 <__aeabi_dcmple>
 8009c6c:	4603      	mov	r3, r0
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d101      	bne.n	8009c76 <print_number+0x9e>
 8009c72:	2300      	movs	r3, #0
 8009c74:	461e      	mov	r6, r3
 8009c76:	b2f3      	uxtb	r3, r6
 8009c78:	f083 0301 	eor.w	r3, r3, #1
 8009c7c:	b2db      	uxtb	r3, r3
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d007      	beq.n	8009c92 <print_number+0xba>
    {
        length = sprintf((char*)number_buffer, "null");
 8009c82:	f107 0314 	add.w	r3, r7, #20
 8009c86:	4947      	ldr	r1, [pc, #284]	@ (8009da4 <print_number+0x1cc>)
 8009c88:	4618      	mov	r0, r3
 8009c8a:	f009 ffed 	bl	8013c68 <siprintf>
 8009c8e:	6478      	str	r0, [r7, #68]	@ 0x44
 8009c90:	e03f      	b.n	8009d12 <print_number+0x13a>
    }
    else if(d == (double)item->valueint)
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	695b      	ldr	r3, [r3, #20]
 8009c96:	4618      	mov	r0, r3
 8009c98:	f7fe fc74 	bl	8008584 <__aeabi_i2d>
 8009c9c:	4602      	mov	r2, r0
 8009c9e:	460b      	mov	r3, r1
 8009ca0:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8009ca4:	f7fe ff40 	bl	8008b28 <__aeabi_dcmpeq>
 8009ca8:	4603      	mov	r3, r0
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d009      	beq.n	8009cc2 <print_number+0xea>
    {
        length = sprintf((char*)number_buffer, "%d", item->valueint);
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	695a      	ldr	r2, [r3, #20]
 8009cb2:	f107 0314 	add.w	r3, r7, #20
 8009cb6:	493c      	ldr	r1, [pc, #240]	@ (8009da8 <print_number+0x1d0>)
 8009cb8:	4618      	mov	r0, r3
 8009cba:	f009 ffd5 	bl	8013c68 <siprintf>
 8009cbe:	6478      	str	r0, [r7, #68]	@ 0x44
 8009cc0:	e027      	b.n	8009d12 <print_number+0x13a>
    }
    else
    {
        /* Try 15 decimal places of precision to avoid nonsignificant nonzero digits */
        length = sprintf((char*)number_buffer, "%1.15g", d);
 8009cc2:	f107 0014 	add.w	r0, r7, #20
 8009cc6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8009cca:	4938      	ldr	r1, [pc, #224]	@ (8009dac <print_number+0x1d4>)
 8009ccc:	f009 ffcc 	bl	8013c68 <siprintf>
 8009cd0:	6478      	str	r0, [r7, #68]	@ 0x44

        /* Check whether the original double can be recovered */
        if ((sscanf((char*)number_buffer, "%lg", &test) != 1) || !compare_double((double)test, d))
 8009cd2:	f107 0208 	add.w	r2, r7, #8
 8009cd6:	f107 0314 	add.w	r3, r7, #20
 8009cda:	4935      	ldr	r1, [pc, #212]	@ (8009db0 <print_number+0x1d8>)
 8009cdc:	4618      	mov	r0, r3
 8009cde:	f009 ffe5 	bl	8013cac <siscanf>
 8009ce2:	4603      	mov	r3, r0
 8009ce4:	2b01      	cmp	r3, #1
 8009ce6:	d10c      	bne.n	8009d02 <print_number+0x12a>
 8009ce8:	ed97 7b02 	vldr	d7, [r7, #8]
 8009cec:	ed97 1b0c 	vldr	d1, [r7, #48]	@ 0x30
 8009cf0:	eeb0 0a47 	vmov.f32	s0, s14
 8009cf4:	eef0 0a67 	vmov.f32	s1, s15
 8009cf8:	f7ff ff26 	bl	8009b48 <compare_double>
 8009cfc:	4603      	mov	r3, r0
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d107      	bne.n	8009d12 <print_number+0x13a>
        {
            /* If not, print with 17 decimal places of precision */
            length = sprintf((char*)number_buffer, "%1.17g", d);
 8009d02:	f107 0014 	add.w	r0, r7, #20
 8009d06:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8009d0a:	492a      	ldr	r1, [pc, #168]	@ (8009db4 <print_number+0x1dc>)
 8009d0c:	f009 ffac 	bl	8013c68 <siprintf>
 8009d10:	6478      	str	r0, [r7, #68]	@ 0x44
        }
    }

    /* sprintf failed or buffer overrun occurred */
    if ((length < 0) || (length > (int)(sizeof(number_buffer) - 1)))
 8009d12:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	db02      	blt.n	8009d1e <print_number+0x146>
 8009d18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009d1a:	2b19      	cmp	r3, #25
 8009d1c:	dd01      	ble.n	8009d22 <print_number+0x14a>
    {
        return false;
 8009d1e:	2300      	movs	r3, #0
 8009d20:	e039      	b.n	8009d96 <print_number+0x1be>
    }

    /* reserve appropriate space in the output */
    output_pointer = ensure(output_buffer, (size_t)length + sizeof(""));
 8009d22:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009d24:	3301      	adds	r3, #1
 8009d26:	4619      	mov	r1, r3
 8009d28:	6838      	ldr	r0, [r7, #0]
 8009d2a:	f7ff fe51 	bl	80099d0 <ensure>
 8009d2e:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if (output_pointer == NULL)
 8009d30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d101      	bne.n	8009d3a <print_number+0x162>
    {
        return false;
 8009d36:	2300      	movs	r3, #0
 8009d38:	e02d      	b.n	8009d96 <print_number+0x1be>
    }

    /* copy the printed number to the output and replace locale
     * dependent decimal point with '.' */
    for (i = 0; i < ((size_t)length); i++)
 8009d3a:	2300      	movs	r3, #0
 8009d3c:	643b      	str	r3, [r7, #64]	@ 0x40
 8009d3e:	e01a      	b.n	8009d76 <print_number+0x19e>
    {
        if (number_buffer[i] == decimal_point)
 8009d40:	f107 0214 	add.w	r2, r7, #20
 8009d44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009d46:	4413      	add	r3, r2
 8009d48:	781b      	ldrb	r3, [r3, #0]
 8009d4a:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8009d4e:	429a      	cmp	r2, r3
 8009d50:	d105      	bne.n	8009d5e <print_number+0x186>
        {
            output_pointer[i] = '.';
 8009d52:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009d54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009d56:	4413      	add	r3, r2
 8009d58:	222e      	movs	r2, #46	@ 0x2e
 8009d5a:	701a      	strb	r2, [r3, #0]
            continue;
 8009d5c:	e008      	b.n	8009d70 <print_number+0x198>
        }

        output_pointer[i] = number_buffer[i];
 8009d5e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009d60:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009d62:	4413      	add	r3, r2
 8009d64:	f107 0114 	add.w	r1, r7, #20
 8009d68:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009d6a:	440a      	add	r2, r1
 8009d6c:	7812      	ldrb	r2, [r2, #0]
 8009d6e:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < ((size_t)length); i++)
 8009d70:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009d72:	3301      	adds	r3, #1
 8009d74:	643b      	str	r3, [r7, #64]	@ 0x40
 8009d76:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009d78:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009d7a:	429a      	cmp	r2, r3
 8009d7c:	d3e0      	bcc.n	8009d40 <print_number+0x168>
    }
    output_pointer[i] = '\0';
 8009d7e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009d80:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009d82:	4413      	add	r3, r2
 8009d84:	2200      	movs	r2, #0
 8009d86:	701a      	strb	r2, [r3, #0]

    output_buffer->offset += (size_t)length;
 8009d88:	683b      	ldr	r3, [r7, #0]
 8009d8a:	689a      	ldr	r2, [r3, #8]
 8009d8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009d8e:	441a      	add	r2, r3
 8009d90:	683b      	ldr	r3, [r7, #0]
 8009d92:	609a      	str	r2, [r3, #8]

    return true;
 8009d94:	2301      	movs	r3, #1
}
 8009d96:	4618      	mov	r0, r3
 8009d98:	374c      	adds	r7, #76	@ 0x4c
 8009d9a:	46bd      	mov	sp, r7
 8009d9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d9e:	bf00      	nop
 8009da0:	7fefffff 	.word	0x7fefffff
 8009da4:	0801666c 	.word	0x0801666c
 8009da8:	08016674 	.word	0x08016674
 8009dac:	08016678 	.word	0x08016678
 8009db0:	08016680 	.word	0x08016680
 8009db4:	08016684 	.word	0x08016684

08009db8 <parse_hex4>:

/* parse 4 digit hexadecimal number */
static unsigned parse_hex4(const unsigned char * const input)
{
 8009db8:	b480      	push	{r7}
 8009dba:	b085      	sub	sp, #20
 8009dbc:	af00      	add	r7, sp, #0
 8009dbe:	6078      	str	r0, [r7, #4]
    unsigned int h = 0;
 8009dc0:	2300      	movs	r3, #0
 8009dc2:	60fb      	str	r3, [r7, #12]
    size_t i = 0;
 8009dc4:	2300      	movs	r3, #0
 8009dc6:	60bb      	str	r3, [r7, #8]

    for (i = 0; i < 4; i++)
 8009dc8:	2300      	movs	r3, #0
 8009dca:	60bb      	str	r3, [r7, #8]
 8009dcc:	e04c      	b.n	8009e68 <parse_hex4+0xb0>
    {
        /* parse digit */
        if ((input[i] >= '0') && (input[i] <= '9'))
 8009dce:	687a      	ldr	r2, [r7, #4]
 8009dd0:	68bb      	ldr	r3, [r7, #8]
 8009dd2:	4413      	add	r3, r2
 8009dd4:	781b      	ldrb	r3, [r3, #0]
 8009dd6:	2b2f      	cmp	r3, #47	@ 0x2f
 8009dd8:	d90f      	bls.n	8009dfa <parse_hex4+0x42>
 8009dda:	687a      	ldr	r2, [r7, #4]
 8009ddc:	68bb      	ldr	r3, [r7, #8]
 8009dde:	4413      	add	r3, r2
 8009de0:	781b      	ldrb	r3, [r3, #0]
 8009de2:	2b39      	cmp	r3, #57	@ 0x39
 8009de4:	d809      	bhi.n	8009dfa <parse_hex4+0x42>
        {
            h += (unsigned int) input[i] - '0';
 8009de6:	687a      	ldr	r2, [r7, #4]
 8009de8:	68bb      	ldr	r3, [r7, #8]
 8009dea:	4413      	add	r3, r2
 8009dec:	781b      	ldrb	r3, [r3, #0]
 8009dee:	461a      	mov	r2, r3
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	4413      	add	r3, r2
 8009df4:	3b30      	subs	r3, #48	@ 0x30
 8009df6:	60fb      	str	r3, [r7, #12]
 8009df8:	e02d      	b.n	8009e56 <parse_hex4+0x9e>
        }
        else if ((input[i] >= 'A') && (input[i] <= 'F'))
 8009dfa:	687a      	ldr	r2, [r7, #4]
 8009dfc:	68bb      	ldr	r3, [r7, #8]
 8009dfe:	4413      	add	r3, r2
 8009e00:	781b      	ldrb	r3, [r3, #0]
 8009e02:	2b40      	cmp	r3, #64	@ 0x40
 8009e04:	d90f      	bls.n	8009e26 <parse_hex4+0x6e>
 8009e06:	687a      	ldr	r2, [r7, #4]
 8009e08:	68bb      	ldr	r3, [r7, #8]
 8009e0a:	4413      	add	r3, r2
 8009e0c:	781b      	ldrb	r3, [r3, #0]
 8009e0e:	2b46      	cmp	r3, #70	@ 0x46
 8009e10:	d809      	bhi.n	8009e26 <parse_hex4+0x6e>
        {
            h += (unsigned int) 10 + input[i] - 'A';
 8009e12:	687a      	ldr	r2, [r7, #4]
 8009e14:	68bb      	ldr	r3, [r7, #8]
 8009e16:	4413      	add	r3, r2
 8009e18:	781b      	ldrb	r3, [r3, #0]
 8009e1a:	461a      	mov	r2, r3
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	4413      	add	r3, r2
 8009e20:	3b37      	subs	r3, #55	@ 0x37
 8009e22:	60fb      	str	r3, [r7, #12]
 8009e24:	e017      	b.n	8009e56 <parse_hex4+0x9e>
        }
        else if ((input[i] >= 'a') && (input[i] <= 'f'))
 8009e26:	687a      	ldr	r2, [r7, #4]
 8009e28:	68bb      	ldr	r3, [r7, #8]
 8009e2a:	4413      	add	r3, r2
 8009e2c:	781b      	ldrb	r3, [r3, #0]
 8009e2e:	2b60      	cmp	r3, #96	@ 0x60
 8009e30:	d90f      	bls.n	8009e52 <parse_hex4+0x9a>
 8009e32:	687a      	ldr	r2, [r7, #4]
 8009e34:	68bb      	ldr	r3, [r7, #8]
 8009e36:	4413      	add	r3, r2
 8009e38:	781b      	ldrb	r3, [r3, #0]
 8009e3a:	2b66      	cmp	r3, #102	@ 0x66
 8009e3c:	d809      	bhi.n	8009e52 <parse_hex4+0x9a>
        {
            h += (unsigned int) 10 + input[i] - 'a';
 8009e3e:	687a      	ldr	r2, [r7, #4]
 8009e40:	68bb      	ldr	r3, [r7, #8]
 8009e42:	4413      	add	r3, r2
 8009e44:	781b      	ldrb	r3, [r3, #0]
 8009e46:	461a      	mov	r2, r3
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	4413      	add	r3, r2
 8009e4c:	3b57      	subs	r3, #87	@ 0x57
 8009e4e:	60fb      	str	r3, [r7, #12]
 8009e50:	e001      	b.n	8009e56 <parse_hex4+0x9e>
        }
        else /* invalid */
        {
            return 0;
 8009e52:	2300      	movs	r3, #0
 8009e54:	e00c      	b.n	8009e70 <parse_hex4+0xb8>
        }

        if (i < 3)
 8009e56:	68bb      	ldr	r3, [r7, #8]
 8009e58:	2b02      	cmp	r3, #2
 8009e5a:	d802      	bhi.n	8009e62 <parse_hex4+0xaa>
        {
            /* shift left to make place for the next nibble */
            h = h << 4;
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	011b      	lsls	r3, r3, #4
 8009e60:	60fb      	str	r3, [r7, #12]
    for (i = 0; i < 4; i++)
 8009e62:	68bb      	ldr	r3, [r7, #8]
 8009e64:	3301      	adds	r3, #1
 8009e66:	60bb      	str	r3, [r7, #8]
 8009e68:	68bb      	ldr	r3, [r7, #8]
 8009e6a:	2b03      	cmp	r3, #3
 8009e6c:	d9af      	bls.n	8009dce <parse_hex4+0x16>
        }
    }

    return h;
 8009e6e:	68fb      	ldr	r3, [r7, #12]
}
 8009e70:	4618      	mov	r0, r3
 8009e72:	3714      	adds	r7, #20
 8009e74:	46bd      	mov	sp, r7
 8009e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e7a:	4770      	bx	lr

08009e7c <utf16_literal_to_utf8>:

/* converts a UTF-16 literal to UTF-8
 * A literal can be one or two sequences of the form \uXXXX */
static unsigned char utf16_literal_to_utf8(const unsigned char * const input_pointer, const unsigned char * const input_end, unsigned char **output_pointer)
{
 8009e7c:	b580      	push	{r7, lr}
 8009e7e:	b08a      	sub	sp, #40	@ 0x28
 8009e80:	af00      	add	r7, sp, #0
 8009e82:	60f8      	str	r0, [r7, #12]
 8009e84:	60b9      	str	r1, [r7, #8]
 8009e86:	607a      	str	r2, [r7, #4]
    long unsigned int codepoint = 0;
 8009e88:	2300      	movs	r3, #0
 8009e8a:	627b      	str	r3, [r7, #36]	@ 0x24
    unsigned int first_code = 0;
 8009e8c:	2300      	movs	r3, #0
 8009e8e:	61fb      	str	r3, [r7, #28]
    const unsigned char *first_sequence = input_pointer;
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	61bb      	str	r3, [r7, #24]
    unsigned char utf8_length = 0;
 8009e94:	2300      	movs	r3, #0
 8009e96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    unsigned char utf8_position = 0;
 8009e9a:	2300      	movs	r3, #0
 8009e9c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    unsigned char sequence_length = 0;
 8009ea0:	2300      	movs	r3, #0
 8009ea2:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    unsigned char first_byte_mark = 0;
 8009ea6:	2300      	movs	r3, #0
 8009ea8:	f887 3020 	strb.w	r3, [r7, #32]

    if ((input_end - first_sequence) < 6)
 8009eac:	68ba      	ldr	r2, [r7, #8]
 8009eae:	69bb      	ldr	r3, [r7, #24]
 8009eb0:	1ad3      	subs	r3, r2, r3
 8009eb2:	2b05      	cmp	r3, #5
 8009eb4:	f340 80b7 	ble.w	800a026 <utf16_literal_to_utf8+0x1aa>
        /* input ends unexpectedly */
        goto fail;
    }

    /* get the first utf16 sequence */
    first_code = parse_hex4(first_sequence + 2);
 8009eb8:	69bb      	ldr	r3, [r7, #24]
 8009eba:	3302      	adds	r3, #2
 8009ebc:	4618      	mov	r0, r3
 8009ebe:	f7ff ff7b 	bl	8009db8 <parse_hex4>
 8009ec2:	61f8      	str	r0, [r7, #28]

    /* check that the code is valid */
    if (((first_code >= 0xDC00) && (first_code <= 0xDFFF)))
 8009ec4:	69fb      	ldr	r3, [r7, #28]
 8009ec6:	f5b3 4f5c 	cmp.w	r3, #56320	@ 0xdc00
 8009eca:	d304      	bcc.n	8009ed6 <utf16_literal_to_utf8+0x5a>
 8009ecc:	69fb      	ldr	r3, [r7, #28]
 8009ece:	f5b3 4f60 	cmp.w	r3, #57344	@ 0xe000
 8009ed2:	f0c0 80aa 	bcc.w	800a02a <utf16_literal_to_utf8+0x1ae>
    {
        goto fail;
    }

    /* UTF16 surrogate pair */
    if ((first_code >= 0xD800) && (first_code <= 0xDBFF))
 8009ed6:	69fb      	ldr	r3, [r7, #28]
 8009ed8:	f5b3 4f58 	cmp.w	r3, #55296	@ 0xd800
 8009edc:	d337      	bcc.n	8009f4e <utf16_literal_to_utf8+0xd2>
 8009ede:	69fb      	ldr	r3, [r7, #28]
 8009ee0:	f5b3 4f5c 	cmp.w	r3, #56320	@ 0xdc00
 8009ee4:	d233      	bcs.n	8009f4e <utf16_literal_to_utf8+0xd2>
    {
        const unsigned char *second_sequence = first_sequence + 6;
 8009ee6:	69bb      	ldr	r3, [r7, #24]
 8009ee8:	3306      	adds	r3, #6
 8009eea:	617b      	str	r3, [r7, #20]
        unsigned int second_code = 0;
 8009eec:	2300      	movs	r3, #0
 8009eee:	613b      	str	r3, [r7, #16]
        sequence_length = 12; /* \uXXXX\uXXXX */
 8009ef0:	230c      	movs	r3, #12
 8009ef2:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

        if ((input_end - second_sequence) < 6)
 8009ef6:	68ba      	ldr	r2, [r7, #8]
 8009ef8:	697b      	ldr	r3, [r7, #20]
 8009efa:	1ad3      	subs	r3, r2, r3
 8009efc:	2b05      	cmp	r3, #5
 8009efe:	f340 8096 	ble.w	800a02e <utf16_literal_to_utf8+0x1b2>
        {
            /* input ends unexpectedly */
            goto fail;
        }

        if ((second_sequence[0] != '\\') || (second_sequence[1] != 'u'))
 8009f02:	697b      	ldr	r3, [r7, #20]
 8009f04:	781b      	ldrb	r3, [r3, #0]
 8009f06:	2b5c      	cmp	r3, #92	@ 0x5c
 8009f08:	f040 8093 	bne.w	800a032 <utf16_literal_to_utf8+0x1b6>
 8009f0c:	697b      	ldr	r3, [r7, #20]
 8009f0e:	3301      	adds	r3, #1
 8009f10:	781b      	ldrb	r3, [r3, #0]
 8009f12:	2b75      	cmp	r3, #117	@ 0x75
 8009f14:	f040 808d 	bne.w	800a032 <utf16_literal_to_utf8+0x1b6>
            /* missing second half of the surrogate pair */
            goto fail;
        }

        /* get the second utf16 sequence */
        second_code = parse_hex4(second_sequence + 2);
 8009f18:	697b      	ldr	r3, [r7, #20]
 8009f1a:	3302      	adds	r3, #2
 8009f1c:	4618      	mov	r0, r3
 8009f1e:	f7ff ff4b 	bl	8009db8 <parse_hex4>
 8009f22:	6138      	str	r0, [r7, #16]
        /* check that the code is valid */
        if ((second_code < 0xDC00) || (second_code > 0xDFFF))
 8009f24:	693b      	ldr	r3, [r7, #16]
 8009f26:	f5b3 4f5c 	cmp.w	r3, #56320	@ 0xdc00
 8009f2a:	f0c0 8084 	bcc.w	800a036 <utf16_literal_to_utf8+0x1ba>
 8009f2e:	693b      	ldr	r3, [r7, #16]
 8009f30:	f5b3 4f60 	cmp.w	r3, #57344	@ 0xe000
 8009f34:	d27f      	bcs.n	800a036 <utf16_literal_to_utf8+0x1ba>
            goto fail;
        }


        /* calculate the unicode codepoint from the surrogate pair */
        codepoint = 0x10000 + (((first_code & 0x3FF) << 10) | (second_code & 0x3FF));
 8009f36:	69fb      	ldr	r3, [r7, #28]
 8009f38:	029a      	lsls	r2, r3, #10
 8009f3a:	4b43      	ldr	r3, [pc, #268]	@ (800a048 <utf16_literal_to_utf8+0x1cc>)
 8009f3c:	4013      	ands	r3, r2
 8009f3e:	693a      	ldr	r2, [r7, #16]
 8009f40:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8009f44:	4313      	orrs	r3, r2
 8009f46:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8009f4a:	627b      	str	r3, [r7, #36]	@ 0x24
    {
 8009f4c:	e004      	b.n	8009f58 <utf16_literal_to_utf8+0xdc>
    }
    else
    {
        sequence_length = 6; /* \uXXXX */
 8009f4e:	2306      	movs	r3, #6
 8009f50:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
        codepoint = first_code;
 8009f54:	69fb      	ldr	r3, [r7, #28]
 8009f56:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* encode as UTF-8
     * takes at maximum 4 bytes to encode:
     * 11110xxx 10xxxxxx 10xxxxxx 10xxxxxx */
    if (codepoint < 0x80)
 8009f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f5a:	2b7f      	cmp	r3, #127	@ 0x7f
 8009f5c:	d803      	bhi.n	8009f66 <utf16_literal_to_utf8+0xea>
    {
        /* normal ascii, encoding 0xxxxxxx */
        utf8_length = 1;
 8009f5e:	2301      	movs	r3, #1
 8009f60:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009f64:	e01f      	b.n	8009fa6 <utf16_literal_to_utf8+0x12a>
    }
    else if (codepoint < 0x800)
 8009f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f68:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009f6c:	d206      	bcs.n	8009f7c <utf16_literal_to_utf8+0x100>
    {
        /* two bytes, encoding 110xxxxx 10xxxxxx */
        utf8_length = 2;
 8009f6e:	2302      	movs	r3, #2
 8009f70:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        first_byte_mark = 0xC0; /* 11000000 */
 8009f74:	23c0      	movs	r3, #192	@ 0xc0
 8009f76:	f887 3020 	strb.w	r3, [r7, #32]
 8009f7a:	e014      	b.n	8009fa6 <utf16_literal_to_utf8+0x12a>
    }
    else if (codepoint < 0x10000)
 8009f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f7e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009f82:	d206      	bcs.n	8009f92 <utf16_literal_to_utf8+0x116>
    {
        /* three bytes, encoding 1110xxxx 10xxxxxx 10xxxxxx */
        utf8_length = 3;
 8009f84:	2303      	movs	r3, #3
 8009f86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        first_byte_mark = 0xE0; /* 11100000 */
 8009f8a:	23e0      	movs	r3, #224	@ 0xe0
 8009f8c:	f887 3020 	strb.w	r3, [r7, #32]
 8009f90:	e009      	b.n	8009fa6 <utf16_literal_to_utf8+0x12a>
    }
    else if (codepoint <= 0x10FFFF)
 8009f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f94:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 8009f98:	d24f      	bcs.n	800a03a <utf16_literal_to_utf8+0x1be>
    {
        /* four bytes, encoding 1110xxxx 10xxxxxx 10xxxxxx 10xxxxxx */
        utf8_length = 4;
 8009f9a:	2304      	movs	r3, #4
 8009f9c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        first_byte_mark = 0xF0; /* 11110000 */
 8009fa0:	23f0      	movs	r3, #240	@ 0xf0
 8009fa2:	f887 3020 	strb.w	r3, [r7, #32]
        /* invalid unicode codepoint */
        goto fail;
    }

    /* encode as utf8 */
    for (utf8_position = (unsigned char)(utf8_length - 1); utf8_position > 0; utf8_position--)
 8009fa6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009faa:	3b01      	subs	r3, #1
 8009fac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8009fb0:	e015      	b.n	8009fde <utf16_literal_to_utf8+0x162>
    {
        /* 10xxxxxx */
        (*output_pointer)[utf8_position] = (unsigned char)((codepoint | 0x80) & 0xBF);
 8009fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fb4:	b2db      	uxtb	r3, r3
 8009fb6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009fba:	b2da      	uxtb	r2, r3
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	6819      	ldr	r1, [r3, #0]
 8009fc0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8009fc4:	440b      	add	r3, r1
 8009fc6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8009fca:	b2d2      	uxtb	r2, r2
 8009fcc:	701a      	strb	r2, [r3, #0]
        codepoint >>= 6;
 8009fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fd0:	099b      	lsrs	r3, r3, #6
 8009fd2:	627b      	str	r3, [r7, #36]	@ 0x24
    for (utf8_position = (unsigned char)(utf8_length - 1); utf8_position > 0; utf8_position--)
 8009fd4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8009fd8:	3b01      	subs	r3, #1
 8009fda:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8009fde:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d1e5      	bne.n	8009fb2 <utf16_literal_to_utf8+0x136>
    }
    /* encode first byte */
    if (utf8_length > 1)
 8009fe6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009fea:	2b01      	cmp	r3, #1
 8009fec:	d909      	bls.n	800a002 <utf16_literal_to_utf8+0x186>
    {
        (*output_pointer)[0] = (unsigned char)((codepoint | first_byte_mark) & 0xFF);
 8009fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ff0:	b2d9      	uxtb	r1, r3
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	f897 2020 	ldrb.w	r2, [r7, #32]
 8009ffa:	430a      	orrs	r2, r1
 8009ffc:	b2d2      	uxtb	r2, r2
 8009ffe:	701a      	strb	r2, [r3, #0]
 800a000:	e007      	b.n	800a012 <utf16_literal_to_utf8+0x196>
    }
    else
    {
        (*output_pointer)[0] = (unsigned char)(codepoint & 0x7F);
 800a002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a004:	b2da      	uxtb	r2, r3
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a00e:	b2d2      	uxtb	r2, r2
 800a010:	701a      	strb	r2, [r3, #0]
    }

    *output_pointer += utf8_length;
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	681a      	ldr	r2, [r3, #0]
 800a016:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800a01a:	441a      	add	r2, r3
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	601a      	str	r2, [r3, #0]

    return sequence_length;
 800a020:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800a024:	e00b      	b.n	800a03e <utf16_literal_to_utf8+0x1c2>
        goto fail;
 800a026:	bf00      	nop
 800a028:	e008      	b.n	800a03c <utf16_literal_to_utf8+0x1c0>
        goto fail;
 800a02a:	bf00      	nop
 800a02c:	e006      	b.n	800a03c <utf16_literal_to_utf8+0x1c0>
            goto fail;
 800a02e:	bf00      	nop
 800a030:	e004      	b.n	800a03c <utf16_literal_to_utf8+0x1c0>
            goto fail;
 800a032:	bf00      	nop
 800a034:	e002      	b.n	800a03c <utf16_literal_to_utf8+0x1c0>
            goto fail;
 800a036:	bf00      	nop
 800a038:	e000      	b.n	800a03c <utf16_literal_to_utf8+0x1c0>
        goto fail;
 800a03a:	bf00      	nop

fail:
    return 0;
 800a03c:	2300      	movs	r3, #0
}
 800a03e:	4618      	mov	r0, r3
 800a040:	3728      	adds	r7, #40	@ 0x28
 800a042:	46bd      	mov	sp, r7
 800a044:	bd80      	pop	{r7, pc}
 800a046:	bf00      	nop
 800a048:	000ffc00 	.word	0x000ffc00

0800a04c <parse_string>:

/* Parse the input text into an unescaped cinput, and populate item. */
static cJSON_bool parse_string(cJSON * const item, parse_buffer * const input_buffer)
{
 800a04c:	b580      	push	{r7, lr}
 800a04e:	b08a      	sub	sp, #40	@ 0x28
 800a050:	af00      	add	r7, sp, #0
 800a052:	6078      	str	r0, [r7, #4]
 800a054:	6039      	str	r1, [r7, #0]
    const unsigned char *input_pointer = buffer_at_offset(input_buffer) + 1;
 800a056:	683b      	ldr	r3, [r7, #0]
 800a058:	681a      	ldr	r2, [r3, #0]
 800a05a:	683b      	ldr	r3, [r7, #0]
 800a05c:	689b      	ldr	r3, [r3, #8]
 800a05e:	3301      	adds	r3, #1
 800a060:	4413      	add	r3, r2
 800a062:	627b      	str	r3, [r7, #36]	@ 0x24
    const unsigned char *input_end = buffer_at_offset(input_buffer) + 1;
 800a064:	683b      	ldr	r3, [r7, #0]
 800a066:	681a      	ldr	r2, [r3, #0]
 800a068:	683b      	ldr	r3, [r7, #0]
 800a06a:	689b      	ldr	r3, [r3, #8]
 800a06c:	3301      	adds	r3, #1
 800a06e:	4413      	add	r3, r2
 800a070:	623b      	str	r3, [r7, #32]
    unsigned char *output_pointer = NULL;
 800a072:	2300      	movs	r3, #0
 800a074:	60fb      	str	r3, [r7, #12]
    unsigned char *output = NULL;
 800a076:	2300      	movs	r3, #0
 800a078:	61fb      	str	r3, [r7, #28]

    /* not a string */
    if (buffer_at_offset(input_buffer)[0] != '\"')
 800a07a:	683b      	ldr	r3, [r7, #0]
 800a07c:	681a      	ldr	r2, [r3, #0]
 800a07e:	683b      	ldr	r3, [r7, #0]
 800a080:	689b      	ldr	r3, [r3, #8]
 800a082:	4413      	add	r3, r2
 800a084:	781b      	ldrb	r3, [r3, #0]
 800a086:	2b22      	cmp	r3, #34	@ 0x22
 800a088:	f040 8103 	bne.w	800a292 <parse_string+0x246>
        goto fail;
    }

    {
        /* calculate approximate size of the output (overestimate) */
        size_t allocation_length = 0;
 800a08c:	2300      	movs	r3, #0
 800a08e:	613b      	str	r3, [r7, #16]
        size_t skipped_bytes = 0;
 800a090:	2300      	movs	r3, #0
 800a092:	61bb      	str	r3, [r7, #24]
        while (((size_t)(input_end - input_buffer->content) < input_buffer->length) && (*input_end != '\"'))
 800a094:	e017      	b.n	800a0c6 <parse_string+0x7a>
        {
            /* is escape sequence */
            if (input_end[0] == '\\')
 800a096:	6a3b      	ldr	r3, [r7, #32]
 800a098:	781b      	ldrb	r3, [r3, #0]
 800a09a:	2b5c      	cmp	r3, #92	@ 0x5c
 800a09c:	d110      	bne.n	800a0c0 <parse_string+0x74>
            {
                if ((size_t)(input_end + 1 - input_buffer->content) >= input_buffer->length)
 800a09e:	6a3b      	ldr	r3, [r7, #32]
 800a0a0:	1c5a      	adds	r2, r3, #1
 800a0a2:	683b      	ldr	r3, [r7, #0]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	1ad3      	subs	r3, r2, r3
 800a0a8:	461a      	mov	r2, r3
 800a0aa:	683b      	ldr	r3, [r7, #0]
 800a0ac:	685b      	ldr	r3, [r3, #4]
 800a0ae:	429a      	cmp	r2, r3
 800a0b0:	f080 80f1 	bcs.w	800a296 <parse_string+0x24a>
                {
                    /* prevent buffer overflow when last input character is a backslash */
                    goto fail;
                }
                skipped_bytes++;
 800a0b4:	69bb      	ldr	r3, [r7, #24]
 800a0b6:	3301      	adds	r3, #1
 800a0b8:	61bb      	str	r3, [r7, #24]
                input_end++;
 800a0ba:	6a3b      	ldr	r3, [r7, #32]
 800a0bc:	3301      	adds	r3, #1
 800a0be:	623b      	str	r3, [r7, #32]
            }
            input_end++;
 800a0c0:	6a3b      	ldr	r3, [r7, #32]
 800a0c2:	3301      	adds	r3, #1
 800a0c4:	623b      	str	r3, [r7, #32]
        while (((size_t)(input_end - input_buffer->content) < input_buffer->length) && (*input_end != '\"'))
 800a0c6:	683b      	ldr	r3, [r7, #0]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	6a3a      	ldr	r2, [r7, #32]
 800a0cc:	1ad3      	subs	r3, r2, r3
 800a0ce:	461a      	mov	r2, r3
 800a0d0:	683b      	ldr	r3, [r7, #0]
 800a0d2:	685b      	ldr	r3, [r3, #4]
 800a0d4:	429a      	cmp	r2, r3
 800a0d6:	d203      	bcs.n	800a0e0 <parse_string+0x94>
 800a0d8:	6a3b      	ldr	r3, [r7, #32]
 800a0da:	781b      	ldrb	r3, [r3, #0]
 800a0dc:	2b22      	cmp	r3, #34	@ 0x22
 800a0de:	d1da      	bne.n	800a096 <parse_string+0x4a>
        }
        if (((size_t)(input_end - input_buffer->content) >= input_buffer->length) || (*input_end != '\"'))
 800a0e0:	683b      	ldr	r3, [r7, #0]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	6a3a      	ldr	r2, [r7, #32]
 800a0e6:	1ad3      	subs	r3, r2, r3
 800a0e8:	461a      	mov	r2, r3
 800a0ea:	683b      	ldr	r3, [r7, #0]
 800a0ec:	685b      	ldr	r3, [r3, #4]
 800a0ee:	429a      	cmp	r2, r3
 800a0f0:	f080 80d3 	bcs.w	800a29a <parse_string+0x24e>
 800a0f4:	6a3b      	ldr	r3, [r7, #32]
 800a0f6:	781b      	ldrb	r3, [r3, #0]
 800a0f8:	2b22      	cmp	r3, #34	@ 0x22
 800a0fa:	f040 80ce 	bne.w	800a29a <parse_string+0x24e>
        {
            goto fail; /* string ended unexpectedly */
        }

        /* This is at most how much we need for the output */
        allocation_length = (size_t) (input_end - buffer_at_offset(input_buffer)) - skipped_bytes;
 800a0fe:	683b      	ldr	r3, [r7, #0]
 800a100:	681a      	ldr	r2, [r3, #0]
 800a102:	683b      	ldr	r3, [r7, #0]
 800a104:	689b      	ldr	r3, [r3, #8]
 800a106:	4413      	add	r3, r2
 800a108:	6a3a      	ldr	r2, [r7, #32]
 800a10a:	1ad3      	subs	r3, r2, r3
 800a10c:	461a      	mov	r2, r3
 800a10e:	69bb      	ldr	r3, [r7, #24]
 800a110:	1ad3      	subs	r3, r2, r3
 800a112:	613b      	str	r3, [r7, #16]
        output = (unsigned char*)input_buffer->hooks.allocate(allocation_length + sizeof(""));
 800a114:	683b      	ldr	r3, [r7, #0]
 800a116:	691b      	ldr	r3, [r3, #16]
 800a118:	693a      	ldr	r2, [r7, #16]
 800a11a:	3201      	adds	r2, #1
 800a11c:	4610      	mov	r0, r2
 800a11e:	4798      	blx	r3
 800a120:	61f8      	str	r0, [r7, #28]
        if (output == NULL)
 800a122:	69fb      	ldr	r3, [r7, #28]
 800a124:	2b00      	cmp	r3, #0
 800a126:	f000 80ba 	beq.w	800a29e <parse_string+0x252>
        {
            goto fail; /* allocation failure */
        }
    }

    output_pointer = output;
 800a12a:	69fb      	ldr	r3, [r7, #28]
 800a12c:	60fb      	str	r3, [r7, #12]
    /* loop through the string literal */
    while (input_pointer < input_end)
 800a12e:	e094      	b.n	800a25a <parse_string+0x20e>
    {
        if (*input_pointer != '\\')
 800a130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a132:	781b      	ldrb	r3, [r3, #0]
 800a134:	2b5c      	cmp	r3, #92	@ 0x5c
 800a136:	d008      	beq.n	800a14a <parse_string+0xfe>
        {
            *output_pointer++ = *input_pointer++;
 800a138:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a13a:	1c53      	adds	r3, r2, #1
 800a13c:	627b      	str	r3, [r7, #36]	@ 0x24
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	1c59      	adds	r1, r3, #1
 800a142:	60f9      	str	r1, [r7, #12]
 800a144:	7812      	ldrb	r2, [r2, #0]
 800a146:	701a      	strb	r2, [r3, #0]
 800a148:	e087      	b.n	800a25a <parse_string+0x20e>
        }
        /* escape sequence */
        else
        {
            unsigned char sequence_length = 2;
 800a14a:	2302      	movs	r3, #2
 800a14c:	75fb      	strb	r3, [r7, #23]
            if ((input_end - input_pointer) < 1)
 800a14e:	6a3a      	ldr	r2, [r7, #32]
 800a150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a152:	1ad3      	subs	r3, r2, r3
 800a154:	2b00      	cmp	r3, #0
 800a156:	f340 80a4 	ble.w	800a2a2 <parse_string+0x256>
            {
                goto fail;
            }

            switch (input_pointer[1])
 800a15a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a15c:	3301      	adds	r3, #1
 800a15e:	781b      	ldrb	r3, [r3, #0]
 800a160:	2b75      	cmp	r3, #117	@ 0x75
 800a162:	f300 80a0 	bgt.w	800a2a6 <parse_string+0x25a>
 800a166:	2b5c      	cmp	r3, #92	@ 0x5c
 800a168:	da04      	bge.n	800a174 <parse_string+0x128>
 800a16a:	2b22      	cmp	r3, #34	@ 0x22
 800a16c:	d05c      	beq.n	800a228 <parse_string+0x1dc>
 800a16e:	2b2f      	cmp	r3, #47	@ 0x2f
 800a170:	d05a      	beq.n	800a228 <parse_string+0x1dc>
                        goto fail;
                    }
                    break;

                default:
                    goto fail;
 800a172:	e098      	b.n	800a2a6 <parse_string+0x25a>
            switch (input_pointer[1])
 800a174:	3b5c      	subs	r3, #92	@ 0x5c
 800a176:	2b19      	cmp	r3, #25
 800a178:	f200 8095 	bhi.w	800a2a6 <parse_string+0x25a>
 800a17c:	a201      	add	r2, pc, #4	@ (adr r2, 800a184 <parse_string+0x138>)
 800a17e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a182:	bf00      	nop
 800a184:	0800a229 	.word	0x0800a229
 800a188:	0800a2a7 	.word	0x0800a2a7
 800a18c:	0800a2a7 	.word	0x0800a2a7
 800a190:	0800a2a7 	.word	0x0800a2a7
 800a194:	0800a2a7 	.word	0x0800a2a7
 800a198:	0800a2a7 	.word	0x0800a2a7
 800a19c:	0800a1ed 	.word	0x0800a1ed
 800a1a0:	0800a2a7 	.word	0x0800a2a7
 800a1a4:	0800a2a7 	.word	0x0800a2a7
 800a1a8:	0800a2a7 	.word	0x0800a2a7
 800a1ac:	0800a1f9 	.word	0x0800a1f9
 800a1b0:	0800a2a7 	.word	0x0800a2a7
 800a1b4:	0800a2a7 	.word	0x0800a2a7
 800a1b8:	0800a2a7 	.word	0x0800a2a7
 800a1bc:	0800a2a7 	.word	0x0800a2a7
 800a1c0:	0800a2a7 	.word	0x0800a2a7
 800a1c4:	0800a2a7 	.word	0x0800a2a7
 800a1c8:	0800a2a7 	.word	0x0800a2a7
 800a1cc:	0800a205 	.word	0x0800a205
 800a1d0:	0800a2a7 	.word	0x0800a2a7
 800a1d4:	0800a2a7 	.word	0x0800a2a7
 800a1d8:	0800a2a7 	.word	0x0800a2a7
 800a1dc:	0800a211 	.word	0x0800a211
 800a1e0:	0800a2a7 	.word	0x0800a2a7
 800a1e4:	0800a21d 	.word	0x0800a21d
 800a1e8:	0800a239 	.word	0x0800a239
                    *output_pointer++ = '\b';
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	1c5a      	adds	r2, r3, #1
 800a1f0:	60fa      	str	r2, [r7, #12]
 800a1f2:	2208      	movs	r2, #8
 800a1f4:	701a      	strb	r2, [r3, #0]
                    break;
 800a1f6:	e02c      	b.n	800a252 <parse_string+0x206>
                    *output_pointer++ = '\f';
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	1c5a      	adds	r2, r3, #1
 800a1fc:	60fa      	str	r2, [r7, #12]
 800a1fe:	220c      	movs	r2, #12
 800a200:	701a      	strb	r2, [r3, #0]
                    break;
 800a202:	e026      	b.n	800a252 <parse_string+0x206>
                    *output_pointer++ = '\n';
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	1c5a      	adds	r2, r3, #1
 800a208:	60fa      	str	r2, [r7, #12]
 800a20a:	220a      	movs	r2, #10
 800a20c:	701a      	strb	r2, [r3, #0]
                    break;
 800a20e:	e020      	b.n	800a252 <parse_string+0x206>
                    *output_pointer++ = '\r';
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	1c5a      	adds	r2, r3, #1
 800a214:	60fa      	str	r2, [r7, #12]
 800a216:	220d      	movs	r2, #13
 800a218:	701a      	strb	r2, [r3, #0]
                    break;
 800a21a:	e01a      	b.n	800a252 <parse_string+0x206>
                    *output_pointer++ = '\t';
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	1c5a      	adds	r2, r3, #1
 800a220:	60fa      	str	r2, [r7, #12]
 800a222:	2209      	movs	r2, #9
 800a224:	701a      	strb	r2, [r3, #0]
                    break;
 800a226:	e014      	b.n	800a252 <parse_string+0x206>
                    *output_pointer++ = input_pointer[1];
 800a228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a22a:	1c5a      	adds	r2, r3, #1
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	1c59      	adds	r1, r3, #1
 800a230:	60f9      	str	r1, [r7, #12]
 800a232:	7812      	ldrb	r2, [r2, #0]
 800a234:	701a      	strb	r2, [r3, #0]
                    break;
 800a236:	e00c      	b.n	800a252 <parse_string+0x206>
                    sequence_length = utf16_literal_to_utf8(input_pointer, input_end, &output_pointer);
 800a238:	f107 030c 	add.w	r3, r7, #12
 800a23c:	461a      	mov	r2, r3
 800a23e:	6a39      	ldr	r1, [r7, #32]
 800a240:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a242:	f7ff fe1b 	bl	8009e7c <utf16_literal_to_utf8>
 800a246:	4603      	mov	r3, r0
 800a248:	75fb      	strb	r3, [r7, #23]
                    if (sequence_length == 0)
 800a24a:	7dfb      	ldrb	r3, [r7, #23]
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d02c      	beq.n	800a2aa <parse_string+0x25e>
                    break;
 800a250:	bf00      	nop
            }
            input_pointer += sequence_length;
 800a252:	7dfb      	ldrb	r3, [r7, #23]
 800a254:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a256:	4413      	add	r3, r2
 800a258:	627b      	str	r3, [r7, #36]	@ 0x24
    while (input_pointer < input_end)
 800a25a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a25c:	6a3b      	ldr	r3, [r7, #32]
 800a25e:	429a      	cmp	r2, r3
 800a260:	f4ff af66 	bcc.w	800a130 <parse_string+0xe4>
        }
    }

    /* zero terminate the output */
    *output_pointer = '\0';
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	2200      	movs	r2, #0
 800a268:	701a      	strb	r2, [r3, #0]

    item->type = cJSON_String;
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	2210      	movs	r2, #16
 800a26e:	60da      	str	r2, [r3, #12]
    item->valuestring = (char*)output;
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	69fa      	ldr	r2, [r7, #28]
 800a274:	611a      	str	r2, [r3, #16]

    input_buffer->offset = (size_t) (input_end - input_buffer->content);
 800a276:	683b      	ldr	r3, [r7, #0]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	6a3a      	ldr	r2, [r7, #32]
 800a27c:	1ad3      	subs	r3, r2, r3
 800a27e:	461a      	mov	r2, r3
 800a280:	683b      	ldr	r3, [r7, #0]
 800a282:	609a      	str	r2, [r3, #8]
    input_buffer->offset++;
 800a284:	683b      	ldr	r3, [r7, #0]
 800a286:	689b      	ldr	r3, [r3, #8]
 800a288:	1c5a      	adds	r2, r3, #1
 800a28a:	683b      	ldr	r3, [r7, #0]
 800a28c:	609a      	str	r2, [r3, #8]

    return true;
 800a28e:	2301      	movs	r3, #1
 800a290:	e020      	b.n	800a2d4 <parse_string+0x288>
        goto fail;
 800a292:	bf00      	nop
 800a294:	e00a      	b.n	800a2ac <parse_string+0x260>
                    goto fail;
 800a296:	bf00      	nop
 800a298:	e008      	b.n	800a2ac <parse_string+0x260>
            goto fail; /* string ended unexpectedly */
 800a29a:	bf00      	nop
 800a29c:	e006      	b.n	800a2ac <parse_string+0x260>
            goto fail; /* allocation failure */
 800a29e:	bf00      	nop
 800a2a0:	e004      	b.n	800a2ac <parse_string+0x260>
                goto fail;
 800a2a2:	bf00      	nop
 800a2a4:	e002      	b.n	800a2ac <parse_string+0x260>
                    goto fail;
 800a2a6:	bf00      	nop
 800a2a8:	e000      	b.n	800a2ac <parse_string+0x260>
                        goto fail;
 800a2aa:	bf00      	nop

fail:
    if (output != NULL)
 800a2ac:	69fb      	ldr	r3, [r7, #28]
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d005      	beq.n	800a2be <parse_string+0x272>
    {
        input_buffer->hooks.deallocate(output);
 800a2b2:	683b      	ldr	r3, [r7, #0]
 800a2b4:	695b      	ldr	r3, [r3, #20]
 800a2b6:	69f8      	ldr	r0, [r7, #28]
 800a2b8:	4798      	blx	r3
        output = NULL;
 800a2ba:	2300      	movs	r3, #0
 800a2bc:	61fb      	str	r3, [r7, #28]
    }

    if (input_pointer != NULL)
 800a2be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d006      	beq.n	800a2d2 <parse_string+0x286>
    {
        input_buffer->offset = (size_t)(input_pointer - input_buffer->content);
 800a2c4:	683b      	ldr	r3, [r7, #0]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a2ca:	1ad3      	subs	r3, r2, r3
 800a2cc:	461a      	mov	r2, r3
 800a2ce:	683b      	ldr	r3, [r7, #0]
 800a2d0:	609a      	str	r2, [r3, #8]
    }

    return false;
 800a2d2:	2300      	movs	r3, #0
}
 800a2d4:	4618      	mov	r0, r3
 800a2d6:	3728      	adds	r7, #40	@ 0x28
 800a2d8:	46bd      	mov	sp, r7
 800a2da:	bd80      	pop	{r7, pc}

0800a2dc <print_string_ptr>:

/* Render the cstring provided to an escaped version that can be printed. */
static cJSON_bool print_string_ptr(const unsigned char * const input, printbuffer * const output_buffer)
{
 800a2dc:	b580      	push	{r7, lr}
 800a2de:	b088      	sub	sp, #32
 800a2e0:	af00      	add	r7, sp, #0
 800a2e2:	6078      	str	r0, [r7, #4]
 800a2e4:	6039      	str	r1, [r7, #0]
    const unsigned char *input_pointer = NULL;
 800a2e6:	2300      	movs	r3, #0
 800a2e8:	61fb      	str	r3, [r7, #28]
    unsigned char *output = NULL;
 800a2ea:	2300      	movs	r3, #0
 800a2ec:	613b      	str	r3, [r7, #16]
    unsigned char *output_pointer = NULL;
 800a2ee:	2300      	movs	r3, #0
 800a2f0:	61bb      	str	r3, [r7, #24]
    size_t output_length = 0;
 800a2f2:	2300      	movs	r3, #0
 800a2f4:	60fb      	str	r3, [r7, #12]
    /* numbers of additional characters needed for escaping */
    size_t escape_characters = 0;
 800a2f6:	2300      	movs	r3, #0
 800a2f8:	617b      	str	r3, [r7, #20]

    if (output_buffer == NULL)
 800a2fa:	683b      	ldr	r3, [r7, #0]
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d101      	bne.n	800a304 <print_string_ptr+0x28>
    {
        return false;
 800a300:	2300      	movs	r3, #0
 800a302:	e110      	b.n	800a526 <print_string_ptr+0x24a>
    }

    /* empty string */
    if (input == NULL)
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	2b00      	cmp	r3, #0
 800a308:	d111      	bne.n	800a32e <print_string_ptr+0x52>
    {
        output = ensure(output_buffer, sizeof("\"\""));
 800a30a:	2103      	movs	r1, #3
 800a30c:	6838      	ldr	r0, [r7, #0]
 800a30e:	f7ff fb5f 	bl	80099d0 <ensure>
 800a312:	6138      	str	r0, [r7, #16]
        if (output == NULL)
 800a314:	693b      	ldr	r3, [r7, #16]
 800a316:	2b00      	cmp	r3, #0
 800a318:	d101      	bne.n	800a31e <print_string_ptr+0x42>
        {
            return false;
 800a31a:	2300      	movs	r3, #0
 800a31c:	e103      	b.n	800a526 <print_string_ptr+0x24a>
        }
        strcpy((char*)output, "\"\"");
 800a31e:	693b      	ldr	r3, [r7, #16]
 800a320:	4a83      	ldr	r2, [pc, #524]	@ (800a530 <print_string_ptr+0x254>)
 800a322:	8811      	ldrh	r1, [r2, #0]
 800a324:	7892      	ldrb	r2, [r2, #2]
 800a326:	8019      	strh	r1, [r3, #0]
 800a328:	709a      	strb	r2, [r3, #2]

        return true;
 800a32a:	2301      	movs	r3, #1
 800a32c:	e0fb      	b.n	800a526 <print_string_ptr+0x24a>
    }

    /* set "flag" to 1 if something needs to be escaped */
    for (input_pointer = input; *input_pointer; input_pointer++)
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	61fb      	str	r3, [r7, #28]
 800a332:	e024      	b.n	800a37e <print_string_ptr+0xa2>
    {
        switch (*input_pointer)
 800a334:	69fb      	ldr	r3, [r7, #28]
 800a336:	781b      	ldrb	r3, [r3, #0]
 800a338:	2b22      	cmp	r3, #34	@ 0x22
 800a33a:	dc0f      	bgt.n	800a35c <print_string_ptr+0x80>
 800a33c:	2b08      	cmp	r3, #8
 800a33e:	db13      	blt.n	800a368 <print_string_ptr+0x8c>
 800a340:	3b08      	subs	r3, #8
 800a342:	4a7c      	ldr	r2, [pc, #496]	@ (800a534 <print_string_ptr+0x258>)
 800a344:	fa22 f303 	lsr.w	r3, r2, r3
 800a348:	f003 0301 	and.w	r3, r3, #1
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	bf14      	ite	ne
 800a350:	2301      	movne	r3, #1
 800a352:	2300      	moveq	r3, #0
 800a354:	b2db      	uxtb	r3, r3
 800a356:	2b00      	cmp	r3, #0
 800a358:	d102      	bne.n	800a360 <print_string_ptr+0x84>
 800a35a:	e005      	b.n	800a368 <print_string_ptr+0x8c>
 800a35c:	2b5c      	cmp	r3, #92	@ 0x5c
 800a35e:	d103      	bne.n	800a368 <print_string_ptr+0x8c>
            case '\f':
            case '\n':
            case '\r':
            case '\t':
                /* one character escape sequence */
                escape_characters++;
 800a360:	697b      	ldr	r3, [r7, #20]
 800a362:	3301      	adds	r3, #1
 800a364:	617b      	str	r3, [r7, #20]
                break;
 800a366:	e007      	b.n	800a378 <print_string_ptr+0x9c>
            default:
                if (*input_pointer < 32)
 800a368:	69fb      	ldr	r3, [r7, #28]
 800a36a:	781b      	ldrb	r3, [r3, #0]
 800a36c:	2b1f      	cmp	r3, #31
 800a36e:	d802      	bhi.n	800a376 <print_string_ptr+0x9a>
                {
                    /* UTF-16 escape sequence uXXXX */
                    escape_characters += 5;
 800a370:	697b      	ldr	r3, [r7, #20]
 800a372:	3305      	adds	r3, #5
 800a374:	617b      	str	r3, [r7, #20]
                }
                break;
 800a376:	bf00      	nop
    for (input_pointer = input; *input_pointer; input_pointer++)
 800a378:	69fb      	ldr	r3, [r7, #28]
 800a37a:	3301      	adds	r3, #1
 800a37c:	61fb      	str	r3, [r7, #28]
 800a37e:	69fb      	ldr	r3, [r7, #28]
 800a380:	781b      	ldrb	r3, [r3, #0]
 800a382:	2b00      	cmp	r3, #0
 800a384:	d1d6      	bne.n	800a334 <print_string_ptr+0x58>
        }
    }
    output_length = (size_t)(input_pointer - input) + escape_characters;
 800a386:	69fa      	ldr	r2, [r7, #28]
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	1ad3      	subs	r3, r2, r3
 800a38c:	461a      	mov	r2, r3
 800a38e:	697b      	ldr	r3, [r7, #20]
 800a390:	4413      	add	r3, r2
 800a392:	60fb      	str	r3, [r7, #12]

    output = ensure(output_buffer, output_length + sizeof("\"\""));
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	3303      	adds	r3, #3
 800a398:	4619      	mov	r1, r3
 800a39a:	6838      	ldr	r0, [r7, #0]
 800a39c:	f7ff fb18 	bl	80099d0 <ensure>
 800a3a0:	6138      	str	r0, [r7, #16]
    if (output == NULL)
 800a3a2:	693b      	ldr	r3, [r7, #16]
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d101      	bne.n	800a3ac <print_string_ptr+0xd0>
    {
        return false;
 800a3a8:	2300      	movs	r3, #0
 800a3aa:	e0bc      	b.n	800a526 <print_string_ptr+0x24a>
    }

    /* no characters have to be escaped */
    if (escape_characters == 0)
 800a3ac:	697b      	ldr	r3, [r7, #20]
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d117      	bne.n	800a3e2 <print_string_ptr+0x106>
    {
        output[0] = '\"';
 800a3b2:	693b      	ldr	r3, [r7, #16]
 800a3b4:	2222      	movs	r2, #34	@ 0x22
 800a3b6:	701a      	strb	r2, [r3, #0]
        memcpy(output + 1, input, output_length);
 800a3b8:	693b      	ldr	r3, [r7, #16]
 800a3ba:	3301      	adds	r3, #1
 800a3bc:	68fa      	ldr	r2, [r7, #12]
 800a3be:	6879      	ldr	r1, [r7, #4]
 800a3c0:	4618      	mov	r0, r3
 800a3c2:	f009 fe4a 	bl	801405a <memcpy>
        output[output_length + 1] = '\"';
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	3301      	adds	r3, #1
 800a3ca:	693a      	ldr	r2, [r7, #16]
 800a3cc:	4413      	add	r3, r2
 800a3ce:	2222      	movs	r2, #34	@ 0x22
 800a3d0:	701a      	strb	r2, [r3, #0]
        output[output_length + 2] = '\0';
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	3302      	adds	r3, #2
 800a3d6:	693a      	ldr	r2, [r7, #16]
 800a3d8:	4413      	add	r3, r2
 800a3da:	2200      	movs	r2, #0
 800a3dc:	701a      	strb	r2, [r3, #0]

        return true;
 800a3de:	2301      	movs	r3, #1
 800a3e0:	e0a1      	b.n	800a526 <print_string_ptr+0x24a>
    }

    output[0] = '\"';
 800a3e2:	693b      	ldr	r3, [r7, #16]
 800a3e4:	2222      	movs	r2, #34	@ 0x22
 800a3e6:	701a      	strb	r2, [r3, #0]
    output_pointer = output + 1;
 800a3e8:	693b      	ldr	r3, [r7, #16]
 800a3ea:	3301      	adds	r3, #1
 800a3ec:	61bb      	str	r3, [r7, #24]
    /* copy the string */
    for (input_pointer = input; *input_pointer != '\0'; (void)input_pointer++, output_pointer++)
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	61fb      	str	r3, [r7, #28]
 800a3f2:	e086      	b.n	800a502 <print_string_ptr+0x226>
    {
        if ((*input_pointer > 31) && (*input_pointer != '\"') && (*input_pointer != '\\'))
 800a3f4:	69fb      	ldr	r3, [r7, #28]
 800a3f6:	781b      	ldrb	r3, [r3, #0]
 800a3f8:	2b1f      	cmp	r3, #31
 800a3fa:	d90c      	bls.n	800a416 <print_string_ptr+0x13a>
 800a3fc:	69fb      	ldr	r3, [r7, #28]
 800a3fe:	781b      	ldrb	r3, [r3, #0]
 800a400:	2b22      	cmp	r3, #34	@ 0x22
 800a402:	d008      	beq.n	800a416 <print_string_ptr+0x13a>
 800a404:	69fb      	ldr	r3, [r7, #28]
 800a406:	781b      	ldrb	r3, [r3, #0]
 800a408:	2b5c      	cmp	r3, #92	@ 0x5c
 800a40a:	d004      	beq.n	800a416 <print_string_ptr+0x13a>
        {
            /* normal character, copy */
            *output_pointer = *input_pointer;
 800a40c:	69fb      	ldr	r3, [r7, #28]
 800a40e:	781a      	ldrb	r2, [r3, #0]
 800a410:	69bb      	ldr	r3, [r7, #24]
 800a412:	701a      	strb	r2, [r3, #0]
 800a414:	e06f      	b.n	800a4f6 <print_string_ptr+0x21a>
        }
        else
        {
            /* character needs to be escaped */
            *output_pointer++ = '\\';
 800a416:	69bb      	ldr	r3, [r7, #24]
 800a418:	1c5a      	adds	r2, r3, #1
 800a41a:	61ba      	str	r2, [r7, #24]
 800a41c:	225c      	movs	r2, #92	@ 0x5c
 800a41e:	701a      	strb	r2, [r3, #0]
            switch (*input_pointer)
 800a420:	69fb      	ldr	r3, [r7, #28]
 800a422:	781b      	ldrb	r3, [r3, #0]
 800a424:	2b22      	cmp	r3, #34	@ 0x22
 800a426:	dc3d      	bgt.n	800a4a4 <print_string_ptr+0x1c8>
 800a428:	2b08      	cmp	r3, #8
 800a42a:	db59      	blt.n	800a4e0 <print_string_ptr+0x204>
 800a42c:	3b08      	subs	r3, #8
 800a42e:	2b1a      	cmp	r3, #26
 800a430:	d856      	bhi.n	800a4e0 <print_string_ptr+0x204>
 800a432:	a201      	add	r2, pc, #4	@ (adr r2, 800a438 <print_string_ptr+0x15c>)
 800a434:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a438:	0800a4b9 	.word	0x0800a4b9
 800a43c:	0800a4d9 	.word	0x0800a4d9
 800a440:	0800a4c9 	.word	0x0800a4c9
 800a444:	0800a4e1 	.word	0x0800a4e1
 800a448:	0800a4c1 	.word	0x0800a4c1
 800a44c:	0800a4d1 	.word	0x0800a4d1
 800a450:	0800a4e1 	.word	0x0800a4e1
 800a454:	0800a4e1 	.word	0x0800a4e1
 800a458:	0800a4e1 	.word	0x0800a4e1
 800a45c:	0800a4e1 	.word	0x0800a4e1
 800a460:	0800a4e1 	.word	0x0800a4e1
 800a464:	0800a4e1 	.word	0x0800a4e1
 800a468:	0800a4e1 	.word	0x0800a4e1
 800a46c:	0800a4e1 	.word	0x0800a4e1
 800a470:	0800a4e1 	.word	0x0800a4e1
 800a474:	0800a4e1 	.word	0x0800a4e1
 800a478:	0800a4e1 	.word	0x0800a4e1
 800a47c:	0800a4e1 	.word	0x0800a4e1
 800a480:	0800a4e1 	.word	0x0800a4e1
 800a484:	0800a4e1 	.word	0x0800a4e1
 800a488:	0800a4e1 	.word	0x0800a4e1
 800a48c:	0800a4e1 	.word	0x0800a4e1
 800a490:	0800a4e1 	.word	0x0800a4e1
 800a494:	0800a4e1 	.word	0x0800a4e1
 800a498:	0800a4e1 	.word	0x0800a4e1
 800a49c:	0800a4e1 	.word	0x0800a4e1
 800a4a0:	0800a4b1 	.word	0x0800a4b1
 800a4a4:	2b5c      	cmp	r3, #92	@ 0x5c
 800a4a6:	d11b      	bne.n	800a4e0 <print_string_ptr+0x204>
            {
                case '\\':
                    *output_pointer = '\\';
 800a4a8:	69bb      	ldr	r3, [r7, #24]
 800a4aa:	225c      	movs	r2, #92	@ 0x5c
 800a4ac:	701a      	strb	r2, [r3, #0]
                    break;
 800a4ae:	e022      	b.n	800a4f6 <print_string_ptr+0x21a>
                case '\"':
                    *output_pointer = '\"';
 800a4b0:	69bb      	ldr	r3, [r7, #24]
 800a4b2:	2222      	movs	r2, #34	@ 0x22
 800a4b4:	701a      	strb	r2, [r3, #0]
                    break;
 800a4b6:	e01e      	b.n	800a4f6 <print_string_ptr+0x21a>
                case '\b':
                    *output_pointer = 'b';
 800a4b8:	69bb      	ldr	r3, [r7, #24]
 800a4ba:	2262      	movs	r2, #98	@ 0x62
 800a4bc:	701a      	strb	r2, [r3, #0]
                    break;
 800a4be:	e01a      	b.n	800a4f6 <print_string_ptr+0x21a>
                case '\f':
                    *output_pointer = 'f';
 800a4c0:	69bb      	ldr	r3, [r7, #24]
 800a4c2:	2266      	movs	r2, #102	@ 0x66
 800a4c4:	701a      	strb	r2, [r3, #0]
                    break;
 800a4c6:	e016      	b.n	800a4f6 <print_string_ptr+0x21a>
                case '\n':
                    *output_pointer = 'n';
 800a4c8:	69bb      	ldr	r3, [r7, #24]
 800a4ca:	226e      	movs	r2, #110	@ 0x6e
 800a4cc:	701a      	strb	r2, [r3, #0]
                    break;
 800a4ce:	e012      	b.n	800a4f6 <print_string_ptr+0x21a>
                case '\r':
                    *output_pointer = 'r';
 800a4d0:	69bb      	ldr	r3, [r7, #24]
 800a4d2:	2272      	movs	r2, #114	@ 0x72
 800a4d4:	701a      	strb	r2, [r3, #0]
                    break;
 800a4d6:	e00e      	b.n	800a4f6 <print_string_ptr+0x21a>
                case '\t':
                    *output_pointer = 't';
 800a4d8:	69bb      	ldr	r3, [r7, #24]
 800a4da:	2274      	movs	r2, #116	@ 0x74
 800a4dc:	701a      	strb	r2, [r3, #0]
                    break;
 800a4de:	e00a      	b.n	800a4f6 <print_string_ptr+0x21a>
                default:
                    /* escape and print as unicode codepoint */
                    sprintf((char*)output_pointer, "u%04x", *input_pointer);
 800a4e0:	69fb      	ldr	r3, [r7, #28]
 800a4e2:	781b      	ldrb	r3, [r3, #0]
 800a4e4:	461a      	mov	r2, r3
 800a4e6:	4914      	ldr	r1, [pc, #80]	@ (800a538 <print_string_ptr+0x25c>)
 800a4e8:	69b8      	ldr	r0, [r7, #24]
 800a4ea:	f009 fbbd 	bl	8013c68 <siprintf>
                    output_pointer += 4;
 800a4ee:	69bb      	ldr	r3, [r7, #24]
 800a4f0:	3304      	adds	r3, #4
 800a4f2:	61bb      	str	r3, [r7, #24]
                    break;
 800a4f4:	bf00      	nop
    for (input_pointer = input; *input_pointer != '\0'; (void)input_pointer++, output_pointer++)
 800a4f6:	69fb      	ldr	r3, [r7, #28]
 800a4f8:	3301      	adds	r3, #1
 800a4fa:	61fb      	str	r3, [r7, #28]
 800a4fc:	69bb      	ldr	r3, [r7, #24]
 800a4fe:	3301      	adds	r3, #1
 800a500:	61bb      	str	r3, [r7, #24]
 800a502:	69fb      	ldr	r3, [r7, #28]
 800a504:	781b      	ldrb	r3, [r3, #0]
 800a506:	2b00      	cmp	r3, #0
 800a508:	f47f af74 	bne.w	800a3f4 <print_string_ptr+0x118>
            }
        }
    }
    output[output_length + 1] = '\"';
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	3301      	adds	r3, #1
 800a510:	693a      	ldr	r2, [r7, #16]
 800a512:	4413      	add	r3, r2
 800a514:	2222      	movs	r2, #34	@ 0x22
 800a516:	701a      	strb	r2, [r3, #0]
    output[output_length + 2] = '\0';
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	3302      	adds	r3, #2
 800a51c:	693a      	ldr	r2, [r7, #16]
 800a51e:	4413      	add	r3, r2
 800a520:	2200      	movs	r2, #0
 800a522:	701a      	strb	r2, [r3, #0]

    return true;
 800a524:	2301      	movs	r3, #1
}
 800a526:	4618      	mov	r0, r3
 800a528:	3720      	adds	r7, #32
 800a52a:	46bd      	mov	sp, r7
 800a52c:	bd80      	pop	{r7, pc}
 800a52e:	bf00      	nop
 800a530:	0801668c 	.word	0x0801668c
 800a534:	04000037 	.word	0x04000037
 800a538:	08016690 	.word	0x08016690

0800a53c <print_string>:

/* Invoke print_string_ptr (which is useful) on an item. */
static cJSON_bool print_string(const cJSON * const item, printbuffer * const p)
{
 800a53c:	b580      	push	{r7, lr}
 800a53e:	b082      	sub	sp, #8
 800a540:	af00      	add	r7, sp, #0
 800a542:	6078      	str	r0, [r7, #4]
 800a544:	6039      	str	r1, [r7, #0]
    return print_string_ptr((unsigned char*)item->valuestring, p);
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	691b      	ldr	r3, [r3, #16]
 800a54a:	6839      	ldr	r1, [r7, #0]
 800a54c:	4618      	mov	r0, r3
 800a54e:	f7ff fec5 	bl	800a2dc <print_string_ptr>
 800a552:	4603      	mov	r3, r0
}
 800a554:	4618      	mov	r0, r3
 800a556:	3708      	adds	r7, #8
 800a558:	46bd      	mov	sp, r7
 800a55a:	bd80      	pop	{r7, pc}

0800a55c <buffer_skip_whitespace>:
static cJSON_bool parse_object(cJSON * const item, parse_buffer * const input_buffer);
static cJSON_bool print_object(const cJSON * const item, printbuffer * const output_buffer);

/* Utility to jump whitespace and cr/lf */
static parse_buffer *buffer_skip_whitespace(parse_buffer * const buffer)
{
 800a55c:	b480      	push	{r7}
 800a55e:	b083      	sub	sp, #12
 800a560:	af00      	add	r7, sp, #0
 800a562:	6078      	str	r0, [r7, #4]
    if ((buffer == NULL) || (buffer->content == NULL))
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	2b00      	cmp	r3, #0
 800a568:	d003      	beq.n	800a572 <buffer_skip_whitespace+0x16>
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d101      	bne.n	800a576 <buffer_skip_whitespace+0x1a>
    {
        return NULL;
 800a572:	2300      	movs	r3, #0
 800a574:	e02c      	b.n	800a5d0 <buffer_skip_whitespace+0x74>
    }

    if (cannot_access_at_index(buffer, 0))
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d005      	beq.n	800a588 <buffer_skip_whitespace+0x2c>
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	689a      	ldr	r2, [r3, #8]
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	685b      	ldr	r3, [r3, #4]
 800a584:	429a      	cmp	r2, r3
 800a586:	d306      	bcc.n	800a596 <buffer_skip_whitespace+0x3a>
    {
        return buffer;
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	e021      	b.n	800a5d0 <buffer_skip_whitespace+0x74>
    }

    while (can_access_at_index(buffer, 0) && (buffer_at_offset(buffer)[0] <= 32))
    {
       buffer->offset++;
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	689b      	ldr	r3, [r3, #8]
 800a590:	1c5a      	adds	r2, r3, #1
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	609a      	str	r2, [r3, #8]
    while (can_access_at_index(buffer, 0) && (buffer_at_offset(buffer)[0] <= 32))
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d00d      	beq.n	800a5b8 <buffer_skip_whitespace+0x5c>
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	689a      	ldr	r2, [r3, #8]
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	685b      	ldr	r3, [r3, #4]
 800a5a4:	429a      	cmp	r2, r3
 800a5a6:	d207      	bcs.n	800a5b8 <buffer_skip_whitespace+0x5c>
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	681a      	ldr	r2, [r3, #0]
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	689b      	ldr	r3, [r3, #8]
 800a5b0:	4413      	add	r3, r2
 800a5b2:	781b      	ldrb	r3, [r3, #0]
 800a5b4:	2b20      	cmp	r3, #32
 800a5b6:	d9e9      	bls.n	800a58c <buffer_skip_whitespace+0x30>
    }

    if (buffer->offset == buffer->length)
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	689a      	ldr	r2, [r3, #8]
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	685b      	ldr	r3, [r3, #4]
 800a5c0:	429a      	cmp	r2, r3
 800a5c2:	d104      	bne.n	800a5ce <buffer_skip_whitespace+0x72>
    {
        buffer->offset--;
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	689b      	ldr	r3, [r3, #8]
 800a5c8:	1e5a      	subs	r2, r3, #1
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	609a      	str	r2, [r3, #8]
    }

    return buffer;
 800a5ce:	687b      	ldr	r3, [r7, #4]
}
 800a5d0:	4618      	mov	r0, r3
 800a5d2:	370c      	adds	r7, #12
 800a5d4:	46bd      	mov	sp, r7
 800a5d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5da:	4770      	bx	lr

0800a5dc <skip_utf8_bom>:

/* skip the UTF-8 BOM (byte order mark) if it is at the beginning of a buffer */
static parse_buffer *skip_utf8_bom(parse_buffer * const buffer)
{
 800a5dc:	b580      	push	{r7, lr}
 800a5de:	b082      	sub	sp, #8
 800a5e0:	af00      	add	r7, sp, #0
 800a5e2:	6078      	str	r0, [r7, #4]
    if ((buffer == NULL) || (buffer->content == NULL) || (buffer->offset != 0))
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d007      	beq.n	800a5fa <skip_utf8_bom+0x1e>
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d003      	beq.n	800a5fa <skip_utf8_bom+0x1e>
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	689b      	ldr	r3, [r3, #8]
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d001      	beq.n	800a5fe <skip_utf8_bom+0x22>
    {
        return NULL;
 800a5fa:	2300      	movs	r3, #0
 800a5fc:	e01c      	b.n	800a638 <skip_utf8_bom+0x5c>
    }

    if (can_access_at_index(buffer, 4) && (strncmp((const char*)buffer_at_offset(buffer), "\xEF\xBB\xBF", 3) == 0))
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	2b00      	cmp	r3, #0
 800a602:	d018      	beq.n	800a636 <skip_utf8_bom+0x5a>
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	689b      	ldr	r3, [r3, #8]
 800a608:	1d1a      	adds	r2, r3, #4
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	685b      	ldr	r3, [r3, #4]
 800a60e:	429a      	cmp	r2, r3
 800a610:	d211      	bcs.n	800a636 <skip_utf8_bom+0x5a>
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	681a      	ldr	r2, [r3, #0]
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	689b      	ldr	r3, [r3, #8]
 800a61a:	4413      	add	r3, r2
 800a61c:	2203      	movs	r2, #3
 800a61e:	4908      	ldr	r1, [pc, #32]	@ (800a640 <skip_utf8_bom+0x64>)
 800a620:	4618      	mov	r0, r3
 800a622:	f009 fc71 	bl	8013f08 <strncmp>
 800a626:	4603      	mov	r3, r0
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d104      	bne.n	800a636 <skip_utf8_bom+0x5a>
    {
        buffer->offset += 3;
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	689b      	ldr	r3, [r3, #8]
 800a630:	1cda      	adds	r2, r3, #3
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	609a      	str	r2, [r3, #8]
    }

    return buffer;
 800a636:	687b      	ldr	r3, [r7, #4]
}
 800a638:	4618      	mov	r0, r3
 800a63a:	3708      	adds	r7, #8
 800a63c:	46bd      	mov	sp, r7
 800a63e:	bd80      	pop	{r7, pc}
 800a640:	08016698 	.word	0x08016698

0800a644 <cJSON_ParseWithOpts>:

CJSON_PUBLIC(cJSON *) cJSON_ParseWithOpts(const char *value, const char **return_parse_end, cJSON_bool require_null_terminated)
{
 800a644:	b580      	push	{r7, lr}
 800a646:	b086      	sub	sp, #24
 800a648:	af00      	add	r7, sp, #0
 800a64a:	60f8      	str	r0, [r7, #12]
 800a64c:	60b9      	str	r1, [r7, #8]
 800a64e:	607a      	str	r2, [r7, #4]
    size_t buffer_length;

    if (NULL == value)
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	2b00      	cmp	r3, #0
 800a654:	d101      	bne.n	800a65a <cJSON_ParseWithOpts+0x16>
    {
        return NULL;
 800a656:	2300      	movs	r3, #0
 800a658:	e00c      	b.n	800a674 <cJSON_ParseWithOpts+0x30>
    }

    /* Adding null character size due to require_null_terminated. */
    buffer_length = strlen(value) + sizeof("");
 800a65a:	68f8      	ldr	r0, [r7, #12]
 800a65c:	f7fd fde2 	bl	8008224 <strlen>
 800a660:	4603      	mov	r3, r0
 800a662:	3301      	adds	r3, #1
 800a664:	617b      	str	r3, [r7, #20]

    return cJSON_ParseWithLengthOpts(value, buffer_length, return_parse_end, require_null_terminated);
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	68ba      	ldr	r2, [r7, #8]
 800a66a:	6979      	ldr	r1, [r7, #20]
 800a66c:	68f8      	ldr	r0, [r7, #12]
 800a66e:	f000 f805 	bl	800a67c <cJSON_ParseWithLengthOpts>
 800a672:	4603      	mov	r3, r0
}
 800a674:	4618      	mov	r0, r3
 800a676:	3718      	adds	r7, #24
 800a678:	46bd      	mov	sp, r7
 800a67a:	bd80      	pop	{r7, pc}

0800a67c <cJSON_ParseWithLengthOpts>:

/* Parse an object - create a new root, and populate. */
CJSON_PUBLIC(cJSON *) cJSON_ParseWithLengthOpts(const char *value, size_t buffer_length, const char **return_parse_end, cJSON_bool require_null_terminated)
{
 800a67c:	b580      	push	{r7, lr}
 800a67e:	b08e      	sub	sp, #56	@ 0x38
 800a680:	af00      	add	r7, sp, #0
 800a682:	60f8      	str	r0, [r7, #12]
 800a684:	60b9      	str	r1, [r7, #8]
 800a686:	607a      	str	r2, [r7, #4]
 800a688:	603b      	str	r3, [r7, #0]
    parse_buffer buffer = { 0, 0, 0, 0, { 0, 0, 0 } };
 800a68a:	f107 0318 	add.w	r3, r7, #24
 800a68e:	2200      	movs	r2, #0
 800a690:	601a      	str	r2, [r3, #0]
 800a692:	605a      	str	r2, [r3, #4]
 800a694:	609a      	str	r2, [r3, #8]
 800a696:	60da      	str	r2, [r3, #12]
 800a698:	611a      	str	r2, [r3, #16]
 800a69a:	615a      	str	r2, [r3, #20]
 800a69c:	619a      	str	r2, [r3, #24]
    cJSON *item = NULL;
 800a69e:	2300      	movs	r3, #0
 800a6a0:	637b      	str	r3, [r7, #52]	@ 0x34

    /* reset error position */
    global_error.json = NULL;
 800a6a2:	4b41      	ldr	r3, [pc, #260]	@ (800a7a8 <cJSON_ParseWithLengthOpts+0x12c>)
 800a6a4:	2200      	movs	r2, #0
 800a6a6:	601a      	str	r2, [r3, #0]
    global_error.position = 0;
 800a6a8:	4b3f      	ldr	r3, [pc, #252]	@ (800a7a8 <cJSON_ParseWithLengthOpts+0x12c>)
 800a6aa:	2200      	movs	r2, #0
 800a6ac:	605a      	str	r2, [r3, #4]

    if (value == NULL || 0 == buffer_length)
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d042      	beq.n	800a73a <cJSON_ParseWithLengthOpts+0xbe>
 800a6b4:	68bb      	ldr	r3, [r7, #8]
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d03f      	beq.n	800a73a <cJSON_ParseWithLengthOpts+0xbe>
    {
        goto fail;
    }

    buffer.content = (const unsigned char*)value;
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	61bb      	str	r3, [r7, #24]
    buffer.length = buffer_length;
 800a6be:	68bb      	ldr	r3, [r7, #8]
 800a6c0:	61fb      	str	r3, [r7, #28]
    buffer.offset = 0;
 800a6c2:	2300      	movs	r3, #0
 800a6c4:	623b      	str	r3, [r7, #32]
    buffer.hooks = global_hooks;
 800a6c6:	4a39      	ldr	r2, [pc, #228]	@ (800a7ac <cJSON_ParseWithLengthOpts+0x130>)
 800a6c8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800a6cc:	ca07      	ldmia	r2, {r0, r1, r2}
 800a6ce:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    item = cJSON_New_Item(&global_hooks);
 800a6d2:	4836      	ldr	r0, [pc, #216]	@ (800a7ac <cJSON_ParseWithLengthOpts+0x130>)
 800a6d4:	f7ff f840 	bl	8009758 <cJSON_New_Item>
 800a6d8:	6378      	str	r0, [r7, #52]	@ 0x34
    if (item == NULL) /* memory fail */
 800a6da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d02e      	beq.n	800a73e <cJSON_ParseWithLengthOpts+0xc2>
    {
        goto fail;
    }

    if (!parse_value(item, buffer_skip_whitespace(skip_utf8_bom(&buffer))))
 800a6e0:	f107 0318 	add.w	r3, r7, #24
 800a6e4:	4618      	mov	r0, r3
 800a6e6:	f7ff ff79 	bl	800a5dc <skip_utf8_bom>
 800a6ea:	4603      	mov	r3, r0
 800a6ec:	4618      	mov	r0, r3
 800a6ee:	f7ff ff35 	bl	800a55c <buffer_skip_whitespace>
 800a6f2:	4603      	mov	r3, r0
 800a6f4:	4619      	mov	r1, r3
 800a6f6:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800a6f8:	f000 f902 	bl	800a900 <parse_value>
 800a6fc:	4603      	mov	r3, r0
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d01f      	beq.n	800a742 <cJSON_ParseWithLengthOpts+0xc6>
        /* parse failure. ep is set. */
        goto fail;
    }

    /* if we require null-terminated JSON without appended garbage, skip and then check for a null terminator */
    if (require_null_terminated)
 800a702:	683b      	ldr	r3, [r7, #0]
 800a704:	2b00      	cmp	r3, #0
 800a706:	d00e      	beq.n	800a726 <cJSON_ParseWithLengthOpts+0xaa>
    {
        buffer_skip_whitespace(&buffer);
 800a708:	f107 0318 	add.w	r3, r7, #24
 800a70c:	4618      	mov	r0, r3
 800a70e:	f7ff ff25 	bl	800a55c <buffer_skip_whitespace>
        if ((buffer.offset >= buffer.length) || buffer_at_offset(&buffer)[0] != '\0')
 800a712:	6a3a      	ldr	r2, [r7, #32]
 800a714:	69fb      	ldr	r3, [r7, #28]
 800a716:	429a      	cmp	r2, r3
 800a718:	d215      	bcs.n	800a746 <cJSON_ParseWithLengthOpts+0xca>
 800a71a:	69ba      	ldr	r2, [r7, #24]
 800a71c:	6a3b      	ldr	r3, [r7, #32]
 800a71e:	4413      	add	r3, r2
 800a720:	781b      	ldrb	r3, [r3, #0]
 800a722:	2b00      	cmp	r3, #0
 800a724:	d10f      	bne.n	800a746 <cJSON_ParseWithLengthOpts+0xca>
        {
            goto fail;
        }
    }
    if (return_parse_end)
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d004      	beq.n	800a736 <cJSON_ParseWithLengthOpts+0xba>
    {
        *return_parse_end = (const char*)buffer_at_offset(&buffer);
 800a72c:	69ba      	ldr	r2, [r7, #24]
 800a72e:	6a3b      	ldr	r3, [r7, #32]
 800a730:	441a      	add	r2, r3
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	601a      	str	r2, [r3, #0]
    }

    return item;
 800a736:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a738:	e031      	b.n	800a79e <cJSON_ParseWithLengthOpts+0x122>
        goto fail;
 800a73a:	bf00      	nop
 800a73c:	e004      	b.n	800a748 <cJSON_ParseWithLengthOpts+0xcc>
        goto fail;
 800a73e:	bf00      	nop
 800a740:	e002      	b.n	800a748 <cJSON_ParseWithLengthOpts+0xcc>
        goto fail;
 800a742:	bf00      	nop
 800a744:	e000      	b.n	800a748 <cJSON_ParseWithLengthOpts+0xcc>
            goto fail;
 800a746:	bf00      	nop

fail:
    if (item != NULL)
 800a748:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d002      	beq.n	800a754 <cJSON_ParseWithLengthOpts+0xd8>
    {
        cJSON_Delete(item);
 800a74e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800a750:	f7ff f818 	bl	8009784 <cJSON_Delete>
    }

    if (value != NULL)
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	2b00      	cmp	r3, #0
 800a758:	d020      	beq.n	800a79c <cJSON_ParseWithLengthOpts+0x120>
    {
        error local_error;
        local_error.json = (const unsigned char*)value;
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	613b      	str	r3, [r7, #16]
        local_error.position = 0;
 800a75e:	2300      	movs	r3, #0
 800a760:	617b      	str	r3, [r7, #20]

        if (buffer.offset < buffer.length)
 800a762:	6a3a      	ldr	r2, [r7, #32]
 800a764:	69fb      	ldr	r3, [r7, #28]
 800a766:	429a      	cmp	r2, r3
 800a768:	d202      	bcs.n	800a770 <cJSON_ParseWithLengthOpts+0xf4>
        {
            local_error.position = buffer.offset;
 800a76a:	6a3b      	ldr	r3, [r7, #32]
 800a76c:	617b      	str	r3, [r7, #20]
 800a76e:	e005      	b.n	800a77c <cJSON_ParseWithLengthOpts+0x100>
        }
        else if (buffer.length > 0)
 800a770:	69fb      	ldr	r3, [r7, #28]
 800a772:	2b00      	cmp	r3, #0
 800a774:	d002      	beq.n	800a77c <cJSON_ParseWithLengthOpts+0x100>
        {
            local_error.position = buffer.length - 1;
 800a776:	69fb      	ldr	r3, [r7, #28]
 800a778:	3b01      	subs	r3, #1
 800a77a:	617b      	str	r3, [r7, #20]
        }

        if (return_parse_end != NULL)
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d004      	beq.n	800a78c <cJSON_ParseWithLengthOpts+0x110>
        {
            *return_parse_end = (const char*)local_error.json + local_error.position;
 800a782:	693a      	ldr	r2, [r7, #16]
 800a784:	697b      	ldr	r3, [r7, #20]
 800a786:	441a      	add	r2, r3
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	601a      	str	r2, [r3, #0]
        }

        global_error = local_error;
 800a78c:	4b06      	ldr	r3, [pc, #24]	@ (800a7a8 <cJSON_ParseWithLengthOpts+0x12c>)
 800a78e:	461a      	mov	r2, r3
 800a790:	f107 0310 	add.w	r3, r7, #16
 800a794:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a798:	e882 0003 	stmia.w	r2, {r0, r1}
    }

    return NULL;
 800a79c:	2300      	movs	r3, #0
}
 800a79e:	4618      	mov	r0, r3
 800a7a0:	3738      	adds	r7, #56	@ 0x38
 800a7a2:	46bd      	mov	sp, r7
 800a7a4:	bd80      	pop	{r7, pc}
 800a7a6:	bf00      	nop
 800a7a8:	20000214 	.word	0x20000214
 800a7ac:	20000000 	.word	0x20000000

0800a7b0 <cJSON_Parse>:

/* Default options for cJSON_Parse */
CJSON_PUBLIC(cJSON *) cJSON_Parse(const char *value)
{
 800a7b0:	b580      	push	{r7, lr}
 800a7b2:	b082      	sub	sp, #8
 800a7b4:	af00      	add	r7, sp, #0
 800a7b6:	6078      	str	r0, [r7, #4]
    return cJSON_ParseWithOpts(value, 0, 0);
 800a7b8:	2200      	movs	r2, #0
 800a7ba:	2100      	movs	r1, #0
 800a7bc:	6878      	ldr	r0, [r7, #4]
 800a7be:	f7ff ff41 	bl	800a644 <cJSON_ParseWithOpts>
 800a7c2:	4603      	mov	r3, r0
}
 800a7c4:	4618      	mov	r0, r3
 800a7c6:	3708      	adds	r7, #8
 800a7c8:	46bd      	mov	sp, r7
 800a7ca:	bd80      	pop	{r7, pc}

0800a7cc <print>:
}

#define cjson_min(a, b) (((a) < (b)) ? (a) : (b))

static unsigned char *print(const cJSON * const item, cJSON_bool format, const internal_hooks * const hooks)
{
 800a7cc:	b580      	push	{r7, lr}
 800a7ce:	b08e      	sub	sp, #56	@ 0x38
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	60f8      	str	r0, [r7, #12]
 800a7d4:	60b9      	str	r1, [r7, #8]
 800a7d6:	607a      	str	r2, [r7, #4]
    static const size_t default_buffer_size = 256;
    printbuffer buffer[1];
    unsigned char *printed = NULL;
 800a7d8:	2300      	movs	r3, #0
 800a7da:	637b      	str	r3, [r7, #52]	@ 0x34

    memset(buffer, 0, sizeof(buffer));
 800a7dc:	f107 0310 	add.w	r3, r7, #16
 800a7e0:	2224      	movs	r2, #36	@ 0x24
 800a7e2:	2100      	movs	r1, #0
 800a7e4:	4618      	mov	r0, r3
 800a7e6:	f009 fb87 	bl	8013ef8 <memset>

    /* create buffer */
    buffer->buffer = (unsigned char*) hooks->allocate(default_buffer_size);
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	4a3b      	ldr	r2, [pc, #236]	@ (800a8dc <print+0x110>)
 800a7f0:	6812      	ldr	r2, [r2, #0]
 800a7f2:	4610      	mov	r0, r2
 800a7f4:	4798      	blx	r3
 800a7f6:	4603      	mov	r3, r0
 800a7f8:	613b      	str	r3, [r7, #16]
    buffer->length = default_buffer_size;
 800a7fa:	4b38      	ldr	r3, [pc, #224]	@ (800a8dc <print+0x110>)
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	617b      	str	r3, [r7, #20]
    buffer->format = format;
 800a800:	68bb      	ldr	r3, [r7, #8]
 800a802:	627b      	str	r3, [r7, #36]	@ 0x24
    buffer->hooks = *hooks;
 800a804:	687a      	ldr	r2, [r7, #4]
 800a806:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800a80a:	ca07      	ldmia	r2, {r0, r1, r2}
 800a80c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    if (buffer->buffer == NULL)
 800a810:	693b      	ldr	r3, [r7, #16]
 800a812:	2b00      	cmp	r3, #0
 800a814:	d042      	beq.n	800a89c <print+0xd0>
    {
        goto fail;
    }

    /* print the value */
    if (!print_value(item, buffer))
 800a816:	f107 0310 	add.w	r3, r7, #16
 800a81a:	4619      	mov	r1, r3
 800a81c:	68f8      	ldr	r0, [r7, #12]
 800a81e:	f000 f95b 	bl	800aad8 <print_value>
 800a822:	4603      	mov	r3, r0
 800a824:	2b00      	cmp	r3, #0
 800a826:	d03b      	beq.n	800a8a0 <print+0xd4>
    {
        goto fail;
    }
    update_offset(buffer);
 800a828:	f107 0310 	add.w	r3, r7, #16
 800a82c:	4618      	mov	r0, r3
 800a82e:	f7ff f969 	bl	8009b04 <update_offset>

    /* check if reallocate is available */
    if (hooks->reallocate != NULL)
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	689b      	ldr	r3, [r3, #8]
 800a836:	2b00      	cmp	r3, #0
 800a838:	d00d      	beq.n	800a856 <print+0x8a>
    {
        printed = (unsigned char*) hooks->reallocate(buffer->buffer, buffer->offset + 1);
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	689b      	ldr	r3, [r3, #8]
 800a83e:	6938      	ldr	r0, [r7, #16]
 800a840:	69ba      	ldr	r2, [r7, #24]
 800a842:	3201      	adds	r2, #1
 800a844:	4611      	mov	r1, r2
 800a846:	4798      	blx	r3
 800a848:	6378      	str	r0, [r7, #52]	@ 0x34
        if (printed == NULL) {
 800a84a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d029      	beq.n	800a8a4 <print+0xd8>
            goto fail;
        }
        buffer->buffer = NULL;
 800a850:	2300      	movs	r3, #0
 800a852:	613b      	str	r3, [r7, #16]
 800a854:	e020      	b.n	800a898 <print+0xcc>
    }
    else /* otherwise copy the JSON over to a new buffer */
    {
        printed = (unsigned char*) hooks->allocate(buffer->offset + 1);
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	69ba      	ldr	r2, [r7, #24]
 800a85c:	3201      	adds	r2, #1
 800a85e:	4610      	mov	r0, r2
 800a860:	4798      	blx	r3
 800a862:	6378      	str	r0, [r7, #52]	@ 0x34
        if (printed == NULL)
 800a864:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a866:	2b00      	cmp	r3, #0
 800a868:	d01e      	beq.n	800a8a8 <print+0xdc>
        {
            goto fail;
        }
        memcpy(printed, buffer->buffer, cjson_min(buffer->length, buffer->offset + 1));
 800a86a:	6939      	ldr	r1, [r7, #16]
 800a86c:	69bb      	ldr	r3, [r7, #24]
 800a86e:	1c5a      	adds	r2, r3, #1
 800a870:	697b      	ldr	r3, [r7, #20]
 800a872:	4293      	cmp	r3, r2
 800a874:	bf28      	it	cs
 800a876:	4613      	movcs	r3, r2
 800a878:	461a      	mov	r2, r3
 800a87a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800a87c:	f009 fbed 	bl	801405a <memcpy>
        printed[buffer->offset] = '\0'; /* just to be sure */
 800a880:	69bb      	ldr	r3, [r7, #24]
 800a882:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a884:	4413      	add	r3, r2
 800a886:	2200      	movs	r2, #0
 800a888:	701a      	strb	r2, [r3, #0]

        /* free the buffer */
        hooks->deallocate(buffer->buffer);
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	685b      	ldr	r3, [r3, #4]
 800a88e:	693a      	ldr	r2, [r7, #16]
 800a890:	4610      	mov	r0, r2
 800a892:	4798      	blx	r3
        buffer->buffer = NULL;
 800a894:	2300      	movs	r3, #0
 800a896:	613b      	str	r3, [r7, #16]
    }

    return printed;
 800a898:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a89a:	e01a      	b.n	800a8d2 <print+0x106>
        goto fail;
 800a89c:	bf00      	nop
 800a89e:	e004      	b.n	800a8aa <print+0xde>
        goto fail;
 800a8a0:	bf00      	nop
 800a8a2:	e002      	b.n	800a8aa <print+0xde>
            goto fail;
 800a8a4:	bf00      	nop
 800a8a6:	e000      	b.n	800a8aa <print+0xde>
            goto fail;
 800a8a8:	bf00      	nop

fail:
    if (buffer->buffer != NULL)
 800a8aa:	693b      	ldr	r3, [r7, #16]
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d006      	beq.n	800a8be <print+0xf2>
    {
        hooks->deallocate(buffer->buffer);
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	685b      	ldr	r3, [r3, #4]
 800a8b4:	693a      	ldr	r2, [r7, #16]
 800a8b6:	4610      	mov	r0, r2
 800a8b8:	4798      	blx	r3
        buffer->buffer = NULL;
 800a8ba:	2300      	movs	r3, #0
 800a8bc:	613b      	str	r3, [r7, #16]
    }

    if (printed != NULL)
 800a8be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d005      	beq.n	800a8d0 <print+0x104>
    {
        hooks->deallocate(printed);
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	685b      	ldr	r3, [r3, #4]
 800a8c8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800a8ca:	4798      	blx	r3
        printed = NULL;
 800a8cc:	2300      	movs	r3, #0
 800a8ce:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    return NULL;
 800a8d0:	2300      	movs	r3, #0
}
 800a8d2:	4618      	mov	r0, r3
 800a8d4:	3738      	adds	r7, #56	@ 0x38
 800a8d6:	46bd      	mov	sp, r7
 800a8d8:	bd80      	pop	{r7, pc}
 800a8da:	bf00      	nop
 800a8dc:	080168d4 	.word	0x080168d4

0800a8e0 <cJSON_PrintUnformatted>:
{
    return (char*)print(item, true, &global_hooks);
}

CJSON_PUBLIC(char *) cJSON_PrintUnformatted(const cJSON *item)
{
 800a8e0:	b580      	push	{r7, lr}
 800a8e2:	b082      	sub	sp, #8
 800a8e4:	af00      	add	r7, sp, #0
 800a8e6:	6078      	str	r0, [r7, #4]
    return (char*)print(item, false, &global_hooks);
 800a8e8:	4a04      	ldr	r2, [pc, #16]	@ (800a8fc <cJSON_PrintUnformatted+0x1c>)
 800a8ea:	2100      	movs	r1, #0
 800a8ec:	6878      	ldr	r0, [r7, #4]
 800a8ee:	f7ff ff6d 	bl	800a7cc <print>
 800a8f2:	4603      	mov	r3, r0
}
 800a8f4:	4618      	mov	r0, r3
 800a8f6:	3708      	adds	r7, #8
 800a8f8:	46bd      	mov	sp, r7
 800a8fa:	bd80      	pop	{r7, pc}
 800a8fc:	20000000 	.word	0x20000000

0800a900 <parse_value>:
    return print_value(item, &p);
}

/* Parser core - when encountering text, process appropriately. */
static cJSON_bool parse_value(cJSON * const item, parse_buffer * const input_buffer)
{
 800a900:	b580      	push	{r7, lr}
 800a902:	b082      	sub	sp, #8
 800a904:	af00      	add	r7, sp, #0
 800a906:	6078      	str	r0, [r7, #4]
 800a908:	6039      	str	r1, [r7, #0]
    if ((input_buffer == NULL) || (input_buffer->content == NULL))
 800a90a:	683b      	ldr	r3, [r7, #0]
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d003      	beq.n	800a918 <parse_value+0x18>
 800a910:	683b      	ldr	r3, [r7, #0]
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	2b00      	cmp	r3, #0
 800a916:	d101      	bne.n	800a91c <parse_value+0x1c>
    {
        return false; /* no input */
 800a918:	2300      	movs	r3, #0
 800a91a:	e0d2      	b.n	800aac2 <parse_value+0x1c2>
    }

    /* parse the different types of values */
    /* null */
    if (can_read(input_buffer, 4) && (strncmp((const char*)buffer_at_offset(input_buffer), "null", 4) == 0))
 800a91c:	683b      	ldr	r3, [r7, #0]
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d01d      	beq.n	800a95e <parse_value+0x5e>
 800a922:	683b      	ldr	r3, [r7, #0]
 800a924:	689b      	ldr	r3, [r3, #8]
 800a926:	1d1a      	adds	r2, r3, #4
 800a928:	683b      	ldr	r3, [r7, #0]
 800a92a:	685b      	ldr	r3, [r3, #4]
 800a92c:	429a      	cmp	r2, r3
 800a92e:	d816      	bhi.n	800a95e <parse_value+0x5e>
 800a930:	683b      	ldr	r3, [r7, #0]
 800a932:	681a      	ldr	r2, [r3, #0]
 800a934:	683b      	ldr	r3, [r7, #0]
 800a936:	689b      	ldr	r3, [r3, #8]
 800a938:	4413      	add	r3, r2
 800a93a:	2204      	movs	r2, #4
 800a93c:	4963      	ldr	r1, [pc, #396]	@ (800aacc <parse_value+0x1cc>)
 800a93e:	4618      	mov	r0, r3
 800a940:	f009 fae2 	bl	8013f08 <strncmp>
 800a944:	4603      	mov	r3, r0
 800a946:	2b00      	cmp	r3, #0
 800a948:	d109      	bne.n	800a95e <parse_value+0x5e>
    {
        item->type = cJSON_NULL;
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	2204      	movs	r2, #4
 800a94e:	60da      	str	r2, [r3, #12]
        input_buffer->offset += 4;
 800a950:	683b      	ldr	r3, [r7, #0]
 800a952:	689b      	ldr	r3, [r3, #8]
 800a954:	1d1a      	adds	r2, r3, #4
 800a956:	683b      	ldr	r3, [r7, #0]
 800a958:	609a      	str	r2, [r3, #8]
        return true;
 800a95a:	2301      	movs	r3, #1
 800a95c:	e0b1      	b.n	800aac2 <parse_value+0x1c2>
    }
    /* false */
    if (can_read(input_buffer, 5) && (strncmp((const char*)buffer_at_offset(input_buffer), "false", 5) == 0))
 800a95e:	683b      	ldr	r3, [r7, #0]
 800a960:	2b00      	cmp	r3, #0
 800a962:	d01d      	beq.n	800a9a0 <parse_value+0xa0>
 800a964:	683b      	ldr	r3, [r7, #0]
 800a966:	689b      	ldr	r3, [r3, #8]
 800a968:	1d5a      	adds	r2, r3, #5
 800a96a:	683b      	ldr	r3, [r7, #0]
 800a96c:	685b      	ldr	r3, [r3, #4]
 800a96e:	429a      	cmp	r2, r3
 800a970:	d816      	bhi.n	800a9a0 <parse_value+0xa0>
 800a972:	683b      	ldr	r3, [r7, #0]
 800a974:	681a      	ldr	r2, [r3, #0]
 800a976:	683b      	ldr	r3, [r7, #0]
 800a978:	689b      	ldr	r3, [r3, #8]
 800a97a:	4413      	add	r3, r2
 800a97c:	2205      	movs	r2, #5
 800a97e:	4954      	ldr	r1, [pc, #336]	@ (800aad0 <parse_value+0x1d0>)
 800a980:	4618      	mov	r0, r3
 800a982:	f009 fac1 	bl	8013f08 <strncmp>
 800a986:	4603      	mov	r3, r0
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d109      	bne.n	800a9a0 <parse_value+0xa0>
    {
        item->type = cJSON_False;
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	2201      	movs	r2, #1
 800a990:	60da      	str	r2, [r3, #12]
        input_buffer->offset += 5;
 800a992:	683b      	ldr	r3, [r7, #0]
 800a994:	689b      	ldr	r3, [r3, #8]
 800a996:	1d5a      	adds	r2, r3, #5
 800a998:	683b      	ldr	r3, [r7, #0]
 800a99a:	609a      	str	r2, [r3, #8]
        return true;
 800a99c:	2301      	movs	r3, #1
 800a99e:	e090      	b.n	800aac2 <parse_value+0x1c2>
    }
    /* true */
    if (can_read(input_buffer, 4) && (strncmp((const char*)buffer_at_offset(input_buffer), "true", 4) == 0))
 800a9a0:	683b      	ldr	r3, [r7, #0]
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d020      	beq.n	800a9e8 <parse_value+0xe8>
 800a9a6:	683b      	ldr	r3, [r7, #0]
 800a9a8:	689b      	ldr	r3, [r3, #8]
 800a9aa:	1d1a      	adds	r2, r3, #4
 800a9ac:	683b      	ldr	r3, [r7, #0]
 800a9ae:	685b      	ldr	r3, [r3, #4]
 800a9b0:	429a      	cmp	r2, r3
 800a9b2:	d819      	bhi.n	800a9e8 <parse_value+0xe8>
 800a9b4:	683b      	ldr	r3, [r7, #0]
 800a9b6:	681a      	ldr	r2, [r3, #0]
 800a9b8:	683b      	ldr	r3, [r7, #0]
 800a9ba:	689b      	ldr	r3, [r3, #8]
 800a9bc:	4413      	add	r3, r2
 800a9be:	2204      	movs	r2, #4
 800a9c0:	4944      	ldr	r1, [pc, #272]	@ (800aad4 <parse_value+0x1d4>)
 800a9c2:	4618      	mov	r0, r3
 800a9c4:	f009 faa0 	bl	8013f08 <strncmp>
 800a9c8:	4603      	mov	r3, r0
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d10c      	bne.n	800a9e8 <parse_value+0xe8>
    {
        item->type = cJSON_True;
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	2202      	movs	r2, #2
 800a9d2:	60da      	str	r2, [r3, #12]
        item->valueint = 1;
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	2201      	movs	r2, #1
 800a9d8:	615a      	str	r2, [r3, #20]
        input_buffer->offset += 4;
 800a9da:	683b      	ldr	r3, [r7, #0]
 800a9dc:	689b      	ldr	r3, [r3, #8]
 800a9de:	1d1a      	adds	r2, r3, #4
 800a9e0:	683b      	ldr	r3, [r7, #0]
 800a9e2:	609a      	str	r2, [r3, #8]
        return true;
 800a9e4:	2301      	movs	r3, #1
 800a9e6:	e06c      	b.n	800aac2 <parse_value+0x1c2>
    }
    /* string */
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '\"'))
 800a9e8:	683b      	ldr	r3, [r7, #0]
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d013      	beq.n	800aa16 <parse_value+0x116>
 800a9ee:	683b      	ldr	r3, [r7, #0]
 800a9f0:	689a      	ldr	r2, [r3, #8]
 800a9f2:	683b      	ldr	r3, [r7, #0]
 800a9f4:	685b      	ldr	r3, [r3, #4]
 800a9f6:	429a      	cmp	r2, r3
 800a9f8:	d20d      	bcs.n	800aa16 <parse_value+0x116>
 800a9fa:	683b      	ldr	r3, [r7, #0]
 800a9fc:	681a      	ldr	r2, [r3, #0]
 800a9fe:	683b      	ldr	r3, [r7, #0]
 800aa00:	689b      	ldr	r3, [r3, #8]
 800aa02:	4413      	add	r3, r2
 800aa04:	781b      	ldrb	r3, [r3, #0]
 800aa06:	2b22      	cmp	r3, #34	@ 0x22
 800aa08:	d105      	bne.n	800aa16 <parse_value+0x116>
    {
        return parse_string(item, input_buffer);
 800aa0a:	6839      	ldr	r1, [r7, #0]
 800aa0c:	6878      	ldr	r0, [r7, #4]
 800aa0e:	f7ff fb1d 	bl	800a04c <parse_string>
 800aa12:	4603      	mov	r3, r0
 800aa14:	e055      	b.n	800aac2 <parse_value+0x1c2>
    }
    /* number */
    if (can_access_at_index(input_buffer, 0) && ((buffer_at_offset(input_buffer)[0] == '-') || ((buffer_at_offset(input_buffer)[0] >= '0') && (buffer_at_offset(input_buffer)[0] <= '9'))))
 800aa16:	683b      	ldr	r3, [r7, #0]
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d023      	beq.n	800aa64 <parse_value+0x164>
 800aa1c:	683b      	ldr	r3, [r7, #0]
 800aa1e:	689a      	ldr	r2, [r3, #8]
 800aa20:	683b      	ldr	r3, [r7, #0]
 800aa22:	685b      	ldr	r3, [r3, #4]
 800aa24:	429a      	cmp	r2, r3
 800aa26:	d21d      	bcs.n	800aa64 <parse_value+0x164>
 800aa28:	683b      	ldr	r3, [r7, #0]
 800aa2a:	681a      	ldr	r2, [r3, #0]
 800aa2c:	683b      	ldr	r3, [r7, #0]
 800aa2e:	689b      	ldr	r3, [r3, #8]
 800aa30:	4413      	add	r3, r2
 800aa32:	781b      	ldrb	r3, [r3, #0]
 800aa34:	2b2d      	cmp	r3, #45	@ 0x2d
 800aa36:	d00f      	beq.n	800aa58 <parse_value+0x158>
 800aa38:	683b      	ldr	r3, [r7, #0]
 800aa3a:	681a      	ldr	r2, [r3, #0]
 800aa3c:	683b      	ldr	r3, [r7, #0]
 800aa3e:	689b      	ldr	r3, [r3, #8]
 800aa40:	4413      	add	r3, r2
 800aa42:	781b      	ldrb	r3, [r3, #0]
 800aa44:	2b2f      	cmp	r3, #47	@ 0x2f
 800aa46:	d90d      	bls.n	800aa64 <parse_value+0x164>
 800aa48:	683b      	ldr	r3, [r7, #0]
 800aa4a:	681a      	ldr	r2, [r3, #0]
 800aa4c:	683b      	ldr	r3, [r7, #0]
 800aa4e:	689b      	ldr	r3, [r3, #8]
 800aa50:	4413      	add	r3, r2
 800aa52:	781b      	ldrb	r3, [r3, #0]
 800aa54:	2b39      	cmp	r3, #57	@ 0x39
 800aa56:	d805      	bhi.n	800aa64 <parse_value+0x164>
    {
        return parse_number(item, input_buffer);
 800aa58:	6839      	ldr	r1, [r7, #0]
 800aa5a:	6878      	ldr	r0, [r7, #4]
 800aa5c:	f7fe feec 	bl	8009838 <parse_number>
 800aa60:	4603      	mov	r3, r0
 800aa62:	e02e      	b.n	800aac2 <parse_value+0x1c2>
    }
    /* array */
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '['))
 800aa64:	683b      	ldr	r3, [r7, #0]
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d013      	beq.n	800aa92 <parse_value+0x192>
 800aa6a:	683b      	ldr	r3, [r7, #0]
 800aa6c:	689a      	ldr	r2, [r3, #8]
 800aa6e:	683b      	ldr	r3, [r7, #0]
 800aa70:	685b      	ldr	r3, [r3, #4]
 800aa72:	429a      	cmp	r2, r3
 800aa74:	d20d      	bcs.n	800aa92 <parse_value+0x192>
 800aa76:	683b      	ldr	r3, [r7, #0]
 800aa78:	681a      	ldr	r2, [r3, #0]
 800aa7a:	683b      	ldr	r3, [r7, #0]
 800aa7c:	689b      	ldr	r3, [r3, #8]
 800aa7e:	4413      	add	r3, r2
 800aa80:	781b      	ldrb	r3, [r3, #0]
 800aa82:	2b5b      	cmp	r3, #91	@ 0x5b
 800aa84:	d105      	bne.n	800aa92 <parse_value+0x192>
    {
        return parse_array(item, input_buffer);
 800aa86:	6839      	ldr	r1, [r7, #0]
 800aa88:	6878      	ldr	r0, [r7, #4]
 800aa8a:	f000 f909 	bl	800aca0 <parse_array>
 800aa8e:	4603      	mov	r3, r0
 800aa90:	e017      	b.n	800aac2 <parse_value+0x1c2>
    }
    /* object */
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '{'))
 800aa92:	683b      	ldr	r3, [r7, #0]
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d013      	beq.n	800aac0 <parse_value+0x1c0>
 800aa98:	683b      	ldr	r3, [r7, #0]
 800aa9a:	689a      	ldr	r2, [r3, #8]
 800aa9c:	683b      	ldr	r3, [r7, #0]
 800aa9e:	685b      	ldr	r3, [r3, #4]
 800aaa0:	429a      	cmp	r2, r3
 800aaa2:	d20d      	bcs.n	800aac0 <parse_value+0x1c0>
 800aaa4:	683b      	ldr	r3, [r7, #0]
 800aaa6:	681a      	ldr	r2, [r3, #0]
 800aaa8:	683b      	ldr	r3, [r7, #0]
 800aaaa:	689b      	ldr	r3, [r3, #8]
 800aaac:	4413      	add	r3, r2
 800aaae:	781b      	ldrb	r3, [r3, #0]
 800aab0:	2b7b      	cmp	r3, #123	@ 0x7b
 800aab2:	d105      	bne.n	800aac0 <parse_value+0x1c0>
    {
        return parse_object(item, input_buffer);
 800aab4:	6839      	ldr	r1, [r7, #0]
 800aab6:	6878      	ldr	r0, [r7, #4]
 800aab8:	f000 fa3c 	bl	800af34 <parse_object>
 800aabc:	4603      	mov	r3, r0
 800aabe:	e000      	b.n	800aac2 <parse_value+0x1c2>
    }

    return false;
 800aac0:	2300      	movs	r3, #0
}
 800aac2:	4618      	mov	r0, r3
 800aac4:	3708      	adds	r7, #8
 800aac6:	46bd      	mov	sp, r7
 800aac8:	bd80      	pop	{r7, pc}
 800aaca:	bf00      	nop
 800aacc:	0801666c 	.word	0x0801666c
 800aad0:	0801669c 	.word	0x0801669c
 800aad4:	080166a4 	.word	0x080166a4

0800aad8 <print_value>:

/* Render a value to text. */
static cJSON_bool print_value(const cJSON * const item, printbuffer * const output_buffer)
{
 800aad8:	b580      	push	{r7, lr}
 800aada:	b084      	sub	sp, #16
 800aadc:	af00      	add	r7, sp, #0
 800aade:	6078      	str	r0, [r7, #4]
 800aae0:	6039      	str	r1, [r7, #0]
    unsigned char *output = NULL;
 800aae2:	2300      	movs	r3, #0
 800aae4:	60fb      	str	r3, [r7, #12]

    if ((item == NULL) || (output_buffer == NULL))
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	d002      	beq.n	800aaf2 <print_value+0x1a>
 800aaec:	683b      	ldr	r3, [r7, #0]
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d101      	bne.n	800aaf6 <print_value+0x1e>
    {
        return false;
 800aaf2:	2300      	movs	r3, #0
 800aaf4:	e0c9      	b.n	800ac8a <print_value+0x1b2>
    }

    switch ((item->type) & 0xFF)
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	68db      	ldr	r3, [r3, #12]
 800aafa:	b2db      	uxtb	r3, r3
 800aafc:	2b80      	cmp	r3, #128	@ 0x80
 800aafe:	f000 808e 	beq.w	800ac1e <print_value+0x146>
 800ab02:	2b80      	cmp	r3, #128	@ 0x80
 800ab04:	f300 80c0 	bgt.w	800ac88 <print_value+0x1b0>
 800ab08:	2b20      	cmp	r3, #32
 800ab0a:	dc49      	bgt.n	800aba0 <print_value+0xc8>
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	f340 80bb 	ble.w	800ac88 <print_value+0x1b0>
 800ab12:	3b01      	subs	r3, #1
 800ab14:	2b1f      	cmp	r3, #31
 800ab16:	f200 80b7 	bhi.w	800ac88 <print_value+0x1b0>
 800ab1a:	a201      	add	r2, pc, #4	@ (adr r2, 800ab20 <print_value+0x48>)
 800ab1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab20:	0800abcb 	.word	0x0800abcb
 800ab24:	0800abef 	.word	0x0800abef
 800ab28:	0800ac89 	.word	0x0800ac89
 800ab2c:	0800aba7 	.word	0x0800aba7
 800ab30:	0800ac89 	.word	0x0800ac89
 800ab34:	0800ac89 	.word	0x0800ac89
 800ab38:	0800ac89 	.word	0x0800ac89
 800ab3c:	0800ac13 	.word	0x0800ac13
 800ab40:	0800ac89 	.word	0x0800ac89
 800ab44:	0800ac89 	.word	0x0800ac89
 800ab48:	0800ac89 	.word	0x0800ac89
 800ab4c:	0800ac89 	.word	0x0800ac89
 800ab50:	0800ac89 	.word	0x0800ac89
 800ab54:	0800ac89 	.word	0x0800ac89
 800ab58:	0800ac89 	.word	0x0800ac89
 800ab5c:	0800ac65 	.word	0x0800ac65
 800ab60:	0800ac89 	.word	0x0800ac89
 800ab64:	0800ac89 	.word	0x0800ac89
 800ab68:	0800ac89 	.word	0x0800ac89
 800ab6c:	0800ac89 	.word	0x0800ac89
 800ab70:	0800ac89 	.word	0x0800ac89
 800ab74:	0800ac89 	.word	0x0800ac89
 800ab78:	0800ac89 	.word	0x0800ac89
 800ab7c:	0800ac89 	.word	0x0800ac89
 800ab80:	0800ac89 	.word	0x0800ac89
 800ab84:	0800ac89 	.word	0x0800ac89
 800ab88:	0800ac89 	.word	0x0800ac89
 800ab8c:	0800ac89 	.word	0x0800ac89
 800ab90:	0800ac89 	.word	0x0800ac89
 800ab94:	0800ac89 	.word	0x0800ac89
 800ab98:	0800ac89 	.word	0x0800ac89
 800ab9c:	0800ac71 	.word	0x0800ac71
 800aba0:	2b40      	cmp	r3, #64	@ 0x40
 800aba2:	d06b      	beq.n	800ac7c <print_value+0x1a4>
 800aba4:	e070      	b.n	800ac88 <print_value+0x1b0>
    {
        case cJSON_NULL:
            output = ensure(output_buffer, 5);
 800aba6:	2105      	movs	r1, #5
 800aba8:	6838      	ldr	r0, [r7, #0]
 800abaa:	f7fe ff11 	bl	80099d0 <ensure>
 800abae:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d101      	bne.n	800abba <print_value+0xe2>
            {
                return false;
 800abb6:	2300      	movs	r3, #0
 800abb8:	e067      	b.n	800ac8a <print_value+0x1b2>
            }
            strcpy((char*)output, "null");
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	4a35      	ldr	r2, [pc, #212]	@ (800ac94 <print_value+0x1bc>)
 800abbe:	6810      	ldr	r0, [r2, #0]
 800abc0:	6018      	str	r0, [r3, #0]
 800abc2:	7912      	ldrb	r2, [r2, #4]
 800abc4:	711a      	strb	r2, [r3, #4]
            return true;
 800abc6:	2301      	movs	r3, #1
 800abc8:	e05f      	b.n	800ac8a <print_value+0x1b2>

        case cJSON_False:
            output = ensure(output_buffer, 6);
 800abca:	2106      	movs	r1, #6
 800abcc:	6838      	ldr	r0, [r7, #0]
 800abce:	f7fe feff 	bl	80099d0 <ensure>
 800abd2:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d101      	bne.n	800abde <print_value+0x106>
            {
                return false;
 800abda:	2300      	movs	r3, #0
 800abdc:	e055      	b.n	800ac8a <print_value+0x1b2>
            }
            strcpy((char*)output, "false");
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	4a2d      	ldr	r2, [pc, #180]	@ (800ac98 <print_value+0x1c0>)
 800abe2:	6810      	ldr	r0, [r2, #0]
 800abe4:	6018      	str	r0, [r3, #0]
 800abe6:	8892      	ldrh	r2, [r2, #4]
 800abe8:	809a      	strh	r2, [r3, #4]
            return true;
 800abea:	2301      	movs	r3, #1
 800abec:	e04d      	b.n	800ac8a <print_value+0x1b2>

        case cJSON_True:
            output = ensure(output_buffer, 5);
 800abee:	2105      	movs	r1, #5
 800abf0:	6838      	ldr	r0, [r7, #0]
 800abf2:	f7fe feed 	bl	80099d0 <ensure>
 800abf6:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d101      	bne.n	800ac02 <print_value+0x12a>
            {
                return false;
 800abfe:	2300      	movs	r3, #0
 800ac00:	e043      	b.n	800ac8a <print_value+0x1b2>
            }
            strcpy((char*)output, "true");
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	4a25      	ldr	r2, [pc, #148]	@ (800ac9c <print_value+0x1c4>)
 800ac06:	6810      	ldr	r0, [r2, #0]
 800ac08:	6018      	str	r0, [r3, #0]
 800ac0a:	7912      	ldrb	r2, [r2, #4]
 800ac0c:	711a      	strb	r2, [r3, #4]
            return true;
 800ac0e:	2301      	movs	r3, #1
 800ac10:	e03b      	b.n	800ac8a <print_value+0x1b2>

        case cJSON_Number:
            return print_number(item, output_buffer);
 800ac12:	6839      	ldr	r1, [r7, #0]
 800ac14:	6878      	ldr	r0, [r7, #4]
 800ac16:	f7fe ffdf 	bl	8009bd8 <print_number>
 800ac1a:	4603      	mov	r3, r0
 800ac1c:	e035      	b.n	800ac8a <print_value+0x1b2>

        case cJSON_Raw:
        {
            size_t raw_length = 0;
 800ac1e:	2300      	movs	r3, #0
 800ac20:	60bb      	str	r3, [r7, #8]
            if (item->valuestring == NULL)
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	691b      	ldr	r3, [r3, #16]
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d101      	bne.n	800ac2e <print_value+0x156>
            {
                return false;
 800ac2a:	2300      	movs	r3, #0
 800ac2c:	e02d      	b.n	800ac8a <print_value+0x1b2>
            }

            raw_length = strlen(item->valuestring) + sizeof("");
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	691b      	ldr	r3, [r3, #16]
 800ac32:	4618      	mov	r0, r3
 800ac34:	f7fd faf6 	bl	8008224 <strlen>
 800ac38:	4603      	mov	r3, r0
 800ac3a:	3301      	adds	r3, #1
 800ac3c:	60bb      	str	r3, [r7, #8]
            output = ensure(output_buffer, raw_length);
 800ac3e:	68b9      	ldr	r1, [r7, #8]
 800ac40:	6838      	ldr	r0, [r7, #0]
 800ac42:	f7fe fec5 	bl	80099d0 <ensure>
 800ac46:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d101      	bne.n	800ac52 <print_value+0x17a>
            {
                return false;
 800ac4e:	2300      	movs	r3, #0
 800ac50:	e01b      	b.n	800ac8a <print_value+0x1b2>
            }
            memcpy(output, item->valuestring, raw_length);
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	691b      	ldr	r3, [r3, #16]
 800ac56:	68ba      	ldr	r2, [r7, #8]
 800ac58:	4619      	mov	r1, r3
 800ac5a:	68f8      	ldr	r0, [r7, #12]
 800ac5c:	f009 f9fd 	bl	801405a <memcpy>
            return true;
 800ac60:	2301      	movs	r3, #1
 800ac62:	e012      	b.n	800ac8a <print_value+0x1b2>
        }

        case cJSON_String:
            return print_string(item, output_buffer);
 800ac64:	6839      	ldr	r1, [r7, #0]
 800ac66:	6878      	ldr	r0, [r7, #4]
 800ac68:	f7ff fc68 	bl	800a53c <print_string>
 800ac6c:	4603      	mov	r3, r0
 800ac6e:	e00c      	b.n	800ac8a <print_value+0x1b2>

        case cJSON_Array:
            return print_array(item, output_buffer);
 800ac70:	6839      	ldr	r1, [r7, #0]
 800ac72:	6878      	ldr	r0, [r7, #4]
 800ac74:	f000 f8d8 	bl	800ae28 <print_array>
 800ac78:	4603      	mov	r3, r0
 800ac7a:	e006      	b.n	800ac8a <print_value+0x1b2>

        case cJSON_Object:
            return print_object(item, output_buffer);
 800ac7c:	6839      	ldr	r1, [r7, #0]
 800ac7e:	6878      	ldr	r0, [r7, #4]
 800ac80:	f000 fa64 	bl	800b14c <print_object>
 800ac84:	4603      	mov	r3, r0
 800ac86:	e000      	b.n	800ac8a <print_value+0x1b2>

        default:
            return false;
 800ac88:	2300      	movs	r3, #0
    }
}
 800ac8a:	4618      	mov	r0, r3
 800ac8c:	3710      	adds	r7, #16
 800ac8e:	46bd      	mov	sp, r7
 800ac90:	bd80      	pop	{r7, pc}
 800ac92:	bf00      	nop
 800ac94:	0801666c 	.word	0x0801666c
 800ac98:	0801669c 	.word	0x0801669c
 800ac9c:	080166a4 	.word	0x080166a4

0800aca0 <parse_array>:

/* Build an array from input text. */
static cJSON_bool parse_array(cJSON * const item, parse_buffer * const input_buffer)
{
 800aca0:	b580      	push	{r7, lr}
 800aca2:	b086      	sub	sp, #24
 800aca4:	af00      	add	r7, sp, #0
 800aca6:	6078      	str	r0, [r7, #4]
 800aca8:	6039      	str	r1, [r7, #0]
    cJSON *head = NULL; /* head of the linked list */
 800acaa:	2300      	movs	r3, #0
 800acac:	617b      	str	r3, [r7, #20]
    cJSON *current_item = NULL;
 800acae:	2300      	movs	r3, #0
 800acb0:	613b      	str	r3, [r7, #16]

    if (input_buffer->depth >= CJSON_NESTING_LIMIT)
 800acb2:	683b      	ldr	r3, [r7, #0]
 800acb4:	68db      	ldr	r3, [r3, #12]
 800acb6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800acba:	d301      	bcc.n	800acc0 <parse_array+0x20>
    {
        return false; /* to deeply nested */
 800acbc:	2300      	movs	r3, #0
 800acbe:	e0af      	b.n	800ae20 <parse_array+0x180>
    }
    input_buffer->depth++;
 800acc0:	683b      	ldr	r3, [r7, #0]
 800acc2:	68db      	ldr	r3, [r3, #12]
 800acc4:	1c5a      	adds	r2, r3, #1
 800acc6:	683b      	ldr	r3, [r7, #0]
 800acc8:	60da      	str	r2, [r3, #12]

    if (buffer_at_offset(input_buffer)[0] != '[')
 800acca:	683b      	ldr	r3, [r7, #0]
 800accc:	681a      	ldr	r2, [r3, #0]
 800acce:	683b      	ldr	r3, [r7, #0]
 800acd0:	689b      	ldr	r3, [r3, #8]
 800acd2:	4413      	add	r3, r2
 800acd4:	781b      	ldrb	r3, [r3, #0]
 800acd6:	2b5b      	cmp	r3, #91	@ 0x5b
 800acd8:	f040 8094 	bne.w	800ae04 <parse_array+0x164>
    {
        /* not an array */
        goto fail;
    }

    input_buffer->offset++;
 800acdc:	683b      	ldr	r3, [r7, #0]
 800acde:	689b      	ldr	r3, [r3, #8]
 800ace0:	1c5a      	adds	r2, r3, #1
 800ace2:	683b      	ldr	r3, [r7, #0]
 800ace4:	609a      	str	r2, [r3, #8]
    buffer_skip_whitespace(input_buffer);
 800ace6:	6838      	ldr	r0, [r7, #0]
 800ace8:	f7ff fc38 	bl	800a55c <buffer_skip_whitespace>
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == ']'))
 800acec:	683b      	ldr	r3, [r7, #0]
 800acee:	2b00      	cmp	r3, #0
 800acf0:	d00d      	beq.n	800ad0e <parse_array+0x6e>
 800acf2:	683b      	ldr	r3, [r7, #0]
 800acf4:	689a      	ldr	r2, [r3, #8]
 800acf6:	683b      	ldr	r3, [r7, #0]
 800acf8:	685b      	ldr	r3, [r3, #4]
 800acfa:	429a      	cmp	r2, r3
 800acfc:	d207      	bcs.n	800ad0e <parse_array+0x6e>
 800acfe:	683b      	ldr	r3, [r7, #0]
 800ad00:	681a      	ldr	r2, [r3, #0]
 800ad02:	683b      	ldr	r3, [r7, #0]
 800ad04:	689b      	ldr	r3, [r3, #8]
 800ad06:	4413      	add	r3, r2
 800ad08:	781b      	ldrb	r3, [r3, #0]
 800ad0a:	2b5d      	cmp	r3, #93	@ 0x5d
 800ad0c:	d061      	beq.n	800add2 <parse_array+0x132>
        /* empty array */
        goto success;
    }

    /* check if we skipped to the end of the buffer */
    if (cannot_access_at_index(input_buffer, 0))
 800ad0e:	683b      	ldr	r3, [r7, #0]
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d005      	beq.n	800ad20 <parse_array+0x80>
 800ad14:	683b      	ldr	r3, [r7, #0]
 800ad16:	689a      	ldr	r2, [r3, #8]
 800ad18:	683b      	ldr	r3, [r7, #0]
 800ad1a:	685b      	ldr	r3, [r3, #4]
 800ad1c:	429a      	cmp	r2, r3
 800ad1e:	d305      	bcc.n	800ad2c <parse_array+0x8c>
    {
        input_buffer->offset--;
 800ad20:	683b      	ldr	r3, [r7, #0]
 800ad22:	689b      	ldr	r3, [r3, #8]
 800ad24:	1e5a      	subs	r2, r3, #1
 800ad26:	683b      	ldr	r3, [r7, #0]
 800ad28:	609a      	str	r2, [r3, #8]
        goto fail;
 800ad2a:	e072      	b.n	800ae12 <parse_array+0x172>
    }

    /* step back to character in front of the first element */
    input_buffer->offset--;
 800ad2c:	683b      	ldr	r3, [r7, #0]
 800ad2e:	689b      	ldr	r3, [r3, #8]
 800ad30:	1e5a      	subs	r2, r3, #1
 800ad32:	683b      	ldr	r3, [r7, #0]
 800ad34:	609a      	str	r2, [r3, #8]
    /* loop through the comma separated array elements */
    do
    {
        /* allocate next item */
        cJSON *new_item = cJSON_New_Item(&(input_buffer->hooks));
 800ad36:	683b      	ldr	r3, [r7, #0]
 800ad38:	3310      	adds	r3, #16
 800ad3a:	4618      	mov	r0, r3
 800ad3c:	f7fe fd0c 	bl	8009758 <cJSON_New_Item>
 800ad40:	60f8      	str	r0, [r7, #12]
        if (new_item == NULL)
 800ad42:	68fb      	ldr	r3, [r7, #12]
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d05f      	beq.n	800ae08 <parse_array+0x168>
        {
            goto fail; /* allocation failure */
        }

        /* attach next item to list */
        if (head == NULL)
 800ad48:	697b      	ldr	r3, [r7, #20]
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d104      	bne.n	800ad58 <parse_array+0xb8>
        {
            /* start the linked list */
            current_item = head = new_item;
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	617b      	str	r3, [r7, #20]
 800ad52:	697b      	ldr	r3, [r7, #20]
 800ad54:	613b      	str	r3, [r7, #16]
 800ad56:	e007      	b.n	800ad68 <parse_array+0xc8>
        }
        else
        {
            /* add to the end and advance */
            current_item->next = new_item;
 800ad58:	693b      	ldr	r3, [r7, #16]
 800ad5a:	68fa      	ldr	r2, [r7, #12]
 800ad5c:	601a      	str	r2, [r3, #0]
            new_item->prev = current_item;
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	693a      	ldr	r2, [r7, #16]
 800ad62:	605a      	str	r2, [r3, #4]
            current_item = new_item;
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	613b      	str	r3, [r7, #16]
        }

        /* parse next value */
        input_buffer->offset++;
 800ad68:	683b      	ldr	r3, [r7, #0]
 800ad6a:	689b      	ldr	r3, [r3, #8]
 800ad6c:	1c5a      	adds	r2, r3, #1
 800ad6e:	683b      	ldr	r3, [r7, #0]
 800ad70:	609a      	str	r2, [r3, #8]
        buffer_skip_whitespace(input_buffer);
 800ad72:	6838      	ldr	r0, [r7, #0]
 800ad74:	f7ff fbf2 	bl	800a55c <buffer_skip_whitespace>
        if (!parse_value(current_item, input_buffer))
 800ad78:	6839      	ldr	r1, [r7, #0]
 800ad7a:	6938      	ldr	r0, [r7, #16]
 800ad7c:	f7ff fdc0 	bl	800a900 <parse_value>
 800ad80:	4603      	mov	r3, r0
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d042      	beq.n	800ae0c <parse_array+0x16c>
        {
            goto fail; /* failed to parse value */
        }
        buffer_skip_whitespace(input_buffer);
 800ad86:	6838      	ldr	r0, [r7, #0]
 800ad88:	f7ff fbe8 	bl	800a55c <buffer_skip_whitespace>
    }
    while (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == ','));
 800ad8c:	683b      	ldr	r3, [r7, #0]
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d00d      	beq.n	800adae <parse_array+0x10e>
 800ad92:	683b      	ldr	r3, [r7, #0]
 800ad94:	689a      	ldr	r2, [r3, #8]
 800ad96:	683b      	ldr	r3, [r7, #0]
 800ad98:	685b      	ldr	r3, [r3, #4]
 800ad9a:	429a      	cmp	r2, r3
 800ad9c:	d207      	bcs.n	800adae <parse_array+0x10e>
 800ad9e:	683b      	ldr	r3, [r7, #0]
 800ada0:	681a      	ldr	r2, [r3, #0]
 800ada2:	683b      	ldr	r3, [r7, #0]
 800ada4:	689b      	ldr	r3, [r3, #8]
 800ada6:	4413      	add	r3, r2
 800ada8:	781b      	ldrb	r3, [r3, #0]
 800adaa:	2b2c      	cmp	r3, #44	@ 0x2c
 800adac:	d0c3      	beq.n	800ad36 <parse_array+0x96>

    if (cannot_access_at_index(input_buffer, 0) || buffer_at_offset(input_buffer)[0] != ']')
 800adae:	683b      	ldr	r3, [r7, #0]
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d02d      	beq.n	800ae10 <parse_array+0x170>
 800adb4:	683b      	ldr	r3, [r7, #0]
 800adb6:	689a      	ldr	r2, [r3, #8]
 800adb8:	683b      	ldr	r3, [r7, #0]
 800adba:	685b      	ldr	r3, [r3, #4]
 800adbc:	429a      	cmp	r2, r3
 800adbe:	d227      	bcs.n	800ae10 <parse_array+0x170>
 800adc0:	683b      	ldr	r3, [r7, #0]
 800adc2:	681a      	ldr	r2, [r3, #0]
 800adc4:	683b      	ldr	r3, [r7, #0]
 800adc6:	689b      	ldr	r3, [r3, #8]
 800adc8:	4413      	add	r3, r2
 800adca:	781b      	ldrb	r3, [r3, #0]
 800adcc:	2b5d      	cmp	r3, #93	@ 0x5d
 800adce:	d11f      	bne.n	800ae10 <parse_array+0x170>
    {
        goto fail; /* expected end of array */
    }

success:
 800add0:	e000      	b.n	800add4 <parse_array+0x134>
        goto success;
 800add2:	bf00      	nop
    input_buffer->depth--;
 800add4:	683b      	ldr	r3, [r7, #0]
 800add6:	68db      	ldr	r3, [r3, #12]
 800add8:	1e5a      	subs	r2, r3, #1
 800adda:	683b      	ldr	r3, [r7, #0]
 800addc:	60da      	str	r2, [r3, #12]

    if (head != NULL) {
 800adde:	697b      	ldr	r3, [r7, #20]
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d002      	beq.n	800adea <parse_array+0x14a>
        head->prev = current_item;
 800ade4:	697b      	ldr	r3, [r7, #20]
 800ade6:	693a      	ldr	r2, [r7, #16]
 800ade8:	605a      	str	r2, [r3, #4]
    }

    item->type = cJSON_Array;
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	2220      	movs	r2, #32
 800adee:	60da      	str	r2, [r3, #12]
    item->child = head;
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	697a      	ldr	r2, [r7, #20]
 800adf4:	609a      	str	r2, [r3, #8]

    input_buffer->offset++;
 800adf6:	683b      	ldr	r3, [r7, #0]
 800adf8:	689b      	ldr	r3, [r3, #8]
 800adfa:	1c5a      	adds	r2, r3, #1
 800adfc:	683b      	ldr	r3, [r7, #0]
 800adfe:	609a      	str	r2, [r3, #8]

    return true;
 800ae00:	2301      	movs	r3, #1
 800ae02:	e00d      	b.n	800ae20 <parse_array+0x180>
        goto fail;
 800ae04:	bf00      	nop
 800ae06:	e004      	b.n	800ae12 <parse_array+0x172>
            goto fail; /* allocation failure */
 800ae08:	bf00      	nop
 800ae0a:	e002      	b.n	800ae12 <parse_array+0x172>
            goto fail; /* failed to parse value */
 800ae0c:	bf00      	nop
 800ae0e:	e000      	b.n	800ae12 <parse_array+0x172>
        goto fail; /* expected end of array */
 800ae10:	bf00      	nop

fail:
    if (head != NULL)
 800ae12:	697b      	ldr	r3, [r7, #20]
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d002      	beq.n	800ae1e <parse_array+0x17e>
    {
        cJSON_Delete(head);
 800ae18:	6978      	ldr	r0, [r7, #20]
 800ae1a:	f7fe fcb3 	bl	8009784 <cJSON_Delete>
    }

    return false;
 800ae1e:	2300      	movs	r3, #0
}
 800ae20:	4618      	mov	r0, r3
 800ae22:	3718      	adds	r7, #24
 800ae24:	46bd      	mov	sp, r7
 800ae26:	bd80      	pop	{r7, pc}

0800ae28 <print_array>:

/* Render an array to text */
static cJSON_bool print_array(const cJSON * const item, printbuffer * const output_buffer)
{
 800ae28:	b580      	push	{r7, lr}
 800ae2a:	b086      	sub	sp, #24
 800ae2c:	af00      	add	r7, sp, #0
 800ae2e:	6078      	str	r0, [r7, #4]
 800ae30:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 800ae32:	2300      	movs	r3, #0
 800ae34:	617b      	str	r3, [r7, #20]
    size_t length = 0;
 800ae36:	2300      	movs	r3, #0
 800ae38:	60fb      	str	r3, [r7, #12]
    cJSON *current_element = item->child;
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	689b      	ldr	r3, [r3, #8]
 800ae3e:	613b      	str	r3, [r7, #16]

    if (output_buffer == NULL)
 800ae40:	683b      	ldr	r3, [r7, #0]
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	d101      	bne.n	800ae4a <print_array+0x22>
    {
        return false;
 800ae46:	2300      	movs	r3, #0
 800ae48:	e070      	b.n	800af2c <print_array+0x104>
    }

    /* Compose the output array. */
    /* opening square bracket */
    output_pointer = ensure(output_buffer, 1);
 800ae4a:	2101      	movs	r1, #1
 800ae4c:	6838      	ldr	r0, [r7, #0]
 800ae4e:	f7fe fdbf 	bl	80099d0 <ensure>
 800ae52:	6178      	str	r0, [r7, #20]
    if (output_pointer == NULL)
 800ae54:	697b      	ldr	r3, [r7, #20]
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d101      	bne.n	800ae5e <print_array+0x36>
    {
        return false;
 800ae5a:	2300      	movs	r3, #0
 800ae5c:	e066      	b.n	800af2c <print_array+0x104>
    }

    *output_pointer = '[';
 800ae5e:	697b      	ldr	r3, [r7, #20]
 800ae60:	225b      	movs	r2, #91	@ 0x5b
 800ae62:	701a      	strb	r2, [r3, #0]
    output_buffer->offset++;
 800ae64:	683b      	ldr	r3, [r7, #0]
 800ae66:	689b      	ldr	r3, [r3, #8]
 800ae68:	1c5a      	adds	r2, r3, #1
 800ae6a:	683b      	ldr	r3, [r7, #0]
 800ae6c:	609a      	str	r2, [r3, #8]
    output_buffer->depth++;
 800ae6e:	683b      	ldr	r3, [r7, #0]
 800ae70:	68db      	ldr	r3, [r3, #12]
 800ae72:	1c5a      	adds	r2, r3, #1
 800ae74:	683b      	ldr	r3, [r7, #0]
 800ae76:	60da      	str	r2, [r3, #12]

    while (current_element != NULL)
 800ae78:	e03d      	b.n	800aef6 <print_array+0xce>
    {
        if (!print_value(current_element, output_buffer))
 800ae7a:	6839      	ldr	r1, [r7, #0]
 800ae7c:	6938      	ldr	r0, [r7, #16]
 800ae7e:	f7ff fe2b 	bl	800aad8 <print_value>
 800ae82:	4603      	mov	r3, r0
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d101      	bne.n	800ae8c <print_array+0x64>
        {
            return false;
 800ae88:	2300      	movs	r3, #0
 800ae8a:	e04f      	b.n	800af2c <print_array+0x104>
        }
        update_offset(output_buffer);
 800ae8c:	6838      	ldr	r0, [r7, #0]
 800ae8e:	f7fe fe39 	bl	8009b04 <update_offset>
        if (current_element->next)
 800ae92:	693b      	ldr	r3, [r7, #16]
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d02a      	beq.n	800aef0 <print_array+0xc8>
        {
            length = (size_t) (output_buffer->format ? 2 : 1);
 800ae9a:	683b      	ldr	r3, [r7, #0]
 800ae9c:	695b      	ldr	r3, [r3, #20]
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d001      	beq.n	800aea6 <print_array+0x7e>
 800aea2:	2302      	movs	r3, #2
 800aea4:	e000      	b.n	800aea8 <print_array+0x80>
 800aea6:	2301      	movs	r3, #1
 800aea8:	60fb      	str	r3, [r7, #12]
            output_pointer = ensure(output_buffer, length + 1);
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	3301      	adds	r3, #1
 800aeae:	4619      	mov	r1, r3
 800aeb0:	6838      	ldr	r0, [r7, #0]
 800aeb2:	f7fe fd8d 	bl	80099d0 <ensure>
 800aeb6:	6178      	str	r0, [r7, #20]
            if (output_pointer == NULL)
 800aeb8:	697b      	ldr	r3, [r7, #20]
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d101      	bne.n	800aec2 <print_array+0x9a>
            {
                return false;
 800aebe:	2300      	movs	r3, #0
 800aec0:	e034      	b.n	800af2c <print_array+0x104>
            }
            *output_pointer++ = ',';
 800aec2:	697b      	ldr	r3, [r7, #20]
 800aec4:	1c5a      	adds	r2, r3, #1
 800aec6:	617a      	str	r2, [r7, #20]
 800aec8:	222c      	movs	r2, #44	@ 0x2c
 800aeca:	701a      	strb	r2, [r3, #0]
            if(output_buffer->format)
 800aecc:	683b      	ldr	r3, [r7, #0]
 800aece:	695b      	ldr	r3, [r3, #20]
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d004      	beq.n	800aede <print_array+0xb6>
            {
                *output_pointer++ = ' ';
 800aed4:	697b      	ldr	r3, [r7, #20]
 800aed6:	1c5a      	adds	r2, r3, #1
 800aed8:	617a      	str	r2, [r7, #20]
 800aeda:	2220      	movs	r2, #32
 800aedc:	701a      	strb	r2, [r3, #0]
            }
            *output_pointer = '\0';
 800aede:	697b      	ldr	r3, [r7, #20]
 800aee0:	2200      	movs	r2, #0
 800aee2:	701a      	strb	r2, [r3, #0]
            output_buffer->offset += length;
 800aee4:	683b      	ldr	r3, [r7, #0]
 800aee6:	689a      	ldr	r2, [r3, #8]
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	441a      	add	r2, r3
 800aeec:	683b      	ldr	r3, [r7, #0]
 800aeee:	609a      	str	r2, [r3, #8]
        }
        current_element = current_element->next;
 800aef0:	693b      	ldr	r3, [r7, #16]
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	613b      	str	r3, [r7, #16]
    while (current_element != NULL)
 800aef6:	693b      	ldr	r3, [r7, #16]
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d1be      	bne.n	800ae7a <print_array+0x52>
    }

    output_pointer = ensure(output_buffer, 2);
 800aefc:	2102      	movs	r1, #2
 800aefe:	6838      	ldr	r0, [r7, #0]
 800af00:	f7fe fd66 	bl	80099d0 <ensure>
 800af04:	6178      	str	r0, [r7, #20]
    if (output_pointer == NULL)
 800af06:	697b      	ldr	r3, [r7, #20]
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d101      	bne.n	800af10 <print_array+0xe8>
    {
        return false;
 800af0c:	2300      	movs	r3, #0
 800af0e:	e00d      	b.n	800af2c <print_array+0x104>
    }
    *output_pointer++ = ']';
 800af10:	697b      	ldr	r3, [r7, #20]
 800af12:	1c5a      	adds	r2, r3, #1
 800af14:	617a      	str	r2, [r7, #20]
 800af16:	225d      	movs	r2, #93	@ 0x5d
 800af18:	701a      	strb	r2, [r3, #0]
    *output_pointer = '\0';
 800af1a:	697b      	ldr	r3, [r7, #20]
 800af1c:	2200      	movs	r2, #0
 800af1e:	701a      	strb	r2, [r3, #0]
    output_buffer->depth--;
 800af20:	683b      	ldr	r3, [r7, #0]
 800af22:	68db      	ldr	r3, [r3, #12]
 800af24:	1e5a      	subs	r2, r3, #1
 800af26:	683b      	ldr	r3, [r7, #0]
 800af28:	60da      	str	r2, [r3, #12]

    return true;
 800af2a:	2301      	movs	r3, #1
}
 800af2c:	4618      	mov	r0, r3
 800af2e:	3718      	adds	r7, #24
 800af30:	46bd      	mov	sp, r7
 800af32:	bd80      	pop	{r7, pc}

0800af34 <parse_object>:

/* Build an object from the text. */
static cJSON_bool parse_object(cJSON * const item, parse_buffer * const input_buffer)
{
 800af34:	b580      	push	{r7, lr}
 800af36:	b086      	sub	sp, #24
 800af38:	af00      	add	r7, sp, #0
 800af3a:	6078      	str	r0, [r7, #4]
 800af3c:	6039      	str	r1, [r7, #0]
    cJSON *head = NULL; /* linked list head */
 800af3e:	2300      	movs	r3, #0
 800af40:	617b      	str	r3, [r7, #20]
    cJSON *current_item = NULL;
 800af42:	2300      	movs	r3, #0
 800af44:	613b      	str	r3, [r7, #16]

    if (input_buffer->depth >= CJSON_NESTING_LIMIT)
 800af46:	683b      	ldr	r3, [r7, #0]
 800af48:	68db      	ldr	r3, [r3, #12]
 800af4a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800af4e:	d301      	bcc.n	800af54 <parse_object+0x20>
    {
        return false; /* to deeply nested */
 800af50:	2300      	movs	r3, #0
 800af52:	e0f7      	b.n	800b144 <parse_object+0x210>
    }
    input_buffer->depth++;
 800af54:	683b      	ldr	r3, [r7, #0]
 800af56:	68db      	ldr	r3, [r3, #12]
 800af58:	1c5a      	adds	r2, r3, #1
 800af5a:	683b      	ldr	r3, [r7, #0]
 800af5c:	60da      	str	r2, [r3, #12]

    if (cannot_access_at_index(input_buffer, 0) || (buffer_at_offset(input_buffer)[0] != '{'))
 800af5e:	683b      	ldr	r3, [r7, #0]
 800af60:	2b00      	cmp	r3, #0
 800af62:	f000 80db 	beq.w	800b11c <parse_object+0x1e8>
 800af66:	683b      	ldr	r3, [r7, #0]
 800af68:	689a      	ldr	r2, [r3, #8]
 800af6a:	683b      	ldr	r3, [r7, #0]
 800af6c:	685b      	ldr	r3, [r3, #4]
 800af6e:	429a      	cmp	r2, r3
 800af70:	f080 80d4 	bcs.w	800b11c <parse_object+0x1e8>
 800af74:	683b      	ldr	r3, [r7, #0]
 800af76:	681a      	ldr	r2, [r3, #0]
 800af78:	683b      	ldr	r3, [r7, #0]
 800af7a:	689b      	ldr	r3, [r3, #8]
 800af7c:	4413      	add	r3, r2
 800af7e:	781b      	ldrb	r3, [r3, #0]
 800af80:	2b7b      	cmp	r3, #123	@ 0x7b
 800af82:	f040 80cb 	bne.w	800b11c <parse_object+0x1e8>
    {
        goto fail; /* not an object */
    }

    input_buffer->offset++;
 800af86:	683b      	ldr	r3, [r7, #0]
 800af88:	689b      	ldr	r3, [r3, #8]
 800af8a:	1c5a      	adds	r2, r3, #1
 800af8c:	683b      	ldr	r3, [r7, #0]
 800af8e:	609a      	str	r2, [r3, #8]
    buffer_skip_whitespace(input_buffer);
 800af90:	6838      	ldr	r0, [r7, #0]
 800af92:	f7ff fae3 	bl	800a55c <buffer_skip_whitespace>
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '}'))
 800af96:	683b      	ldr	r3, [r7, #0]
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d00e      	beq.n	800afba <parse_object+0x86>
 800af9c:	683b      	ldr	r3, [r7, #0]
 800af9e:	689a      	ldr	r2, [r3, #8]
 800afa0:	683b      	ldr	r3, [r7, #0]
 800afa2:	685b      	ldr	r3, [r3, #4]
 800afa4:	429a      	cmp	r2, r3
 800afa6:	d208      	bcs.n	800afba <parse_object+0x86>
 800afa8:	683b      	ldr	r3, [r7, #0]
 800afaa:	681a      	ldr	r2, [r3, #0]
 800afac:	683b      	ldr	r3, [r7, #0]
 800afae:	689b      	ldr	r3, [r3, #8]
 800afb0:	4413      	add	r3, r2
 800afb2:	781b      	ldrb	r3, [r3, #0]
 800afb4:	2b7d      	cmp	r3, #125	@ 0x7d
 800afb6:	f000 8098 	beq.w	800b0ea <parse_object+0x1b6>
    {
        goto success; /* empty object */
    }

    /* check if we skipped to the end of the buffer */
    if (cannot_access_at_index(input_buffer, 0))
 800afba:	683b      	ldr	r3, [r7, #0]
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d005      	beq.n	800afcc <parse_object+0x98>
 800afc0:	683b      	ldr	r3, [r7, #0]
 800afc2:	689a      	ldr	r2, [r3, #8]
 800afc4:	683b      	ldr	r3, [r7, #0]
 800afc6:	685b      	ldr	r3, [r3, #4]
 800afc8:	429a      	cmp	r2, r3
 800afca:	d305      	bcc.n	800afd8 <parse_object+0xa4>
    {
        input_buffer->offset--;
 800afcc:	683b      	ldr	r3, [r7, #0]
 800afce:	689b      	ldr	r3, [r3, #8]
 800afd0:	1e5a      	subs	r2, r3, #1
 800afd2:	683b      	ldr	r3, [r7, #0]
 800afd4:	609a      	str	r2, [r3, #8]
        goto fail;
 800afd6:	e0ae      	b.n	800b136 <parse_object+0x202>
    }

    /* step back to character in front of the first element */
    input_buffer->offset--;
 800afd8:	683b      	ldr	r3, [r7, #0]
 800afda:	689b      	ldr	r3, [r3, #8]
 800afdc:	1e5a      	subs	r2, r3, #1
 800afde:	683b      	ldr	r3, [r7, #0]
 800afe0:	609a      	str	r2, [r3, #8]
    /* loop through the comma separated array elements */
    do
    {
        /* allocate next item */
        cJSON *new_item = cJSON_New_Item(&(input_buffer->hooks));
 800afe2:	683b      	ldr	r3, [r7, #0]
 800afe4:	3310      	adds	r3, #16
 800afe6:	4618      	mov	r0, r3
 800afe8:	f7fe fbb6 	bl	8009758 <cJSON_New_Item>
 800afec:	60f8      	str	r0, [r7, #12]
        if (new_item == NULL)
 800afee:	68fb      	ldr	r3, [r7, #12]
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	f000 8095 	beq.w	800b120 <parse_object+0x1ec>
        {
            goto fail; /* allocation failure */
        }

        /* attach next item to list */
        if (head == NULL)
 800aff6:	697b      	ldr	r3, [r7, #20]
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d104      	bne.n	800b006 <parse_object+0xd2>
        {
            /* start the linked list */
            current_item = head = new_item;
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	617b      	str	r3, [r7, #20]
 800b000:	697b      	ldr	r3, [r7, #20]
 800b002:	613b      	str	r3, [r7, #16]
 800b004:	e007      	b.n	800b016 <parse_object+0xe2>
        }
        else
        {
            /* add to the end and advance */
            current_item->next = new_item;
 800b006:	693b      	ldr	r3, [r7, #16]
 800b008:	68fa      	ldr	r2, [r7, #12]
 800b00a:	601a      	str	r2, [r3, #0]
            new_item->prev = current_item;
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	693a      	ldr	r2, [r7, #16]
 800b010:	605a      	str	r2, [r3, #4]
            current_item = new_item;
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	613b      	str	r3, [r7, #16]
        }

        if (cannot_access_at_index(input_buffer, 1))
 800b016:	683b      	ldr	r3, [r7, #0]
 800b018:	2b00      	cmp	r3, #0
 800b01a:	f000 8083 	beq.w	800b124 <parse_object+0x1f0>
 800b01e:	683b      	ldr	r3, [r7, #0]
 800b020:	689b      	ldr	r3, [r3, #8]
 800b022:	1c5a      	adds	r2, r3, #1
 800b024:	683b      	ldr	r3, [r7, #0]
 800b026:	685b      	ldr	r3, [r3, #4]
 800b028:	429a      	cmp	r2, r3
 800b02a:	d27b      	bcs.n	800b124 <parse_object+0x1f0>
        {
            goto fail; /* nothing comes after the comma */
        }

        /* parse the name of the child */
        input_buffer->offset++;
 800b02c:	683b      	ldr	r3, [r7, #0]
 800b02e:	689b      	ldr	r3, [r3, #8]
 800b030:	1c5a      	adds	r2, r3, #1
 800b032:	683b      	ldr	r3, [r7, #0]
 800b034:	609a      	str	r2, [r3, #8]
        buffer_skip_whitespace(input_buffer);
 800b036:	6838      	ldr	r0, [r7, #0]
 800b038:	f7ff fa90 	bl	800a55c <buffer_skip_whitespace>
        if (!parse_string(current_item, input_buffer))
 800b03c:	6839      	ldr	r1, [r7, #0]
 800b03e:	6938      	ldr	r0, [r7, #16]
 800b040:	f7ff f804 	bl	800a04c <parse_string>
 800b044:	4603      	mov	r3, r0
 800b046:	2b00      	cmp	r3, #0
 800b048:	d06e      	beq.n	800b128 <parse_object+0x1f4>
        {
            goto fail; /* failed to parse name */
        }
        buffer_skip_whitespace(input_buffer);
 800b04a:	6838      	ldr	r0, [r7, #0]
 800b04c:	f7ff fa86 	bl	800a55c <buffer_skip_whitespace>

        /* swap valuestring and string, because we parsed the name */
        current_item->string = current_item->valuestring;
 800b050:	693b      	ldr	r3, [r7, #16]
 800b052:	691a      	ldr	r2, [r3, #16]
 800b054:	693b      	ldr	r3, [r7, #16]
 800b056:	621a      	str	r2, [r3, #32]
        current_item->valuestring = NULL;
 800b058:	693b      	ldr	r3, [r7, #16]
 800b05a:	2200      	movs	r2, #0
 800b05c:	611a      	str	r2, [r3, #16]

        if (cannot_access_at_index(input_buffer, 0) || (buffer_at_offset(input_buffer)[0] != ':'))
 800b05e:	683b      	ldr	r3, [r7, #0]
 800b060:	2b00      	cmp	r3, #0
 800b062:	d063      	beq.n	800b12c <parse_object+0x1f8>
 800b064:	683b      	ldr	r3, [r7, #0]
 800b066:	689a      	ldr	r2, [r3, #8]
 800b068:	683b      	ldr	r3, [r7, #0]
 800b06a:	685b      	ldr	r3, [r3, #4]
 800b06c:	429a      	cmp	r2, r3
 800b06e:	d25d      	bcs.n	800b12c <parse_object+0x1f8>
 800b070:	683b      	ldr	r3, [r7, #0]
 800b072:	681a      	ldr	r2, [r3, #0]
 800b074:	683b      	ldr	r3, [r7, #0]
 800b076:	689b      	ldr	r3, [r3, #8]
 800b078:	4413      	add	r3, r2
 800b07a:	781b      	ldrb	r3, [r3, #0]
 800b07c:	2b3a      	cmp	r3, #58	@ 0x3a
 800b07e:	d155      	bne.n	800b12c <parse_object+0x1f8>
        {
            goto fail; /* invalid object */
        }

        /* parse the value */
        input_buffer->offset++;
 800b080:	683b      	ldr	r3, [r7, #0]
 800b082:	689b      	ldr	r3, [r3, #8]
 800b084:	1c5a      	adds	r2, r3, #1
 800b086:	683b      	ldr	r3, [r7, #0]
 800b088:	609a      	str	r2, [r3, #8]
        buffer_skip_whitespace(input_buffer);
 800b08a:	6838      	ldr	r0, [r7, #0]
 800b08c:	f7ff fa66 	bl	800a55c <buffer_skip_whitespace>
        if (!parse_value(current_item, input_buffer))
 800b090:	6839      	ldr	r1, [r7, #0]
 800b092:	6938      	ldr	r0, [r7, #16]
 800b094:	f7ff fc34 	bl	800a900 <parse_value>
 800b098:	4603      	mov	r3, r0
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d048      	beq.n	800b130 <parse_object+0x1fc>
        {
            goto fail; /* failed to parse value */
        }
        buffer_skip_whitespace(input_buffer);
 800b09e:	6838      	ldr	r0, [r7, #0]
 800b0a0:	f7ff fa5c 	bl	800a55c <buffer_skip_whitespace>
    }
    while (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == ','));
 800b0a4:	683b      	ldr	r3, [r7, #0]
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d00d      	beq.n	800b0c6 <parse_object+0x192>
 800b0aa:	683b      	ldr	r3, [r7, #0]
 800b0ac:	689a      	ldr	r2, [r3, #8]
 800b0ae:	683b      	ldr	r3, [r7, #0]
 800b0b0:	685b      	ldr	r3, [r3, #4]
 800b0b2:	429a      	cmp	r2, r3
 800b0b4:	d207      	bcs.n	800b0c6 <parse_object+0x192>
 800b0b6:	683b      	ldr	r3, [r7, #0]
 800b0b8:	681a      	ldr	r2, [r3, #0]
 800b0ba:	683b      	ldr	r3, [r7, #0]
 800b0bc:	689b      	ldr	r3, [r3, #8]
 800b0be:	4413      	add	r3, r2
 800b0c0:	781b      	ldrb	r3, [r3, #0]
 800b0c2:	2b2c      	cmp	r3, #44	@ 0x2c
 800b0c4:	d08d      	beq.n	800afe2 <parse_object+0xae>

    if (cannot_access_at_index(input_buffer, 0) || (buffer_at_offset(input_buffer)[0] != '}'))
 800b0c6:	683b      	ldr	r3, [r7, #0]
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d033      	beq.n	800b134 <parse_object+0x200>
 800b0cc:	683b      	ldr	r3, [r7, #0]
 800b0ce:	689a      	ldr	r2, [r3, #8]
 800b0d0:	683b      	ldr	r3, [r7, #0]
 800b0d2:	685b      	ldr	r3, [r3, #4]
 800b0d4:	429a      	cmp	r2, r3
 800b0d6:	d22d      	bcs.n	800b134 <parse_object+0x200>
 800b0d8:	683b      	ldr	r3, [r7, #0]
 800b0da:	681a      	ldr	r2, [r3, #0]
 800b0dc:	683b      	ldr	r3, [r7, #0]
 800b0de:	689b      	ldr	r3, [r3, #8]
 800b0e0:	4413      	add	r3, r2
 800b0e2:	781b      	ldrb	r3, [r3, #0]
 800b0e4:	2b7d      	cmp	r3, #125	@ 0x7d
 800b0e6:	d125      	bne.n	800b134 <parse_object+0x200>
    {
        goto fail; /* expected end of object */
    }

success:
 800b0e8:	e000      	b.n	800b0ec <parse_object+0x1b8>
        goto success; /* empty object */
 800b0ea:	bf00      	nop
    input_buffer->depth--;
 800b0ec:	683b      	ldr	r3, [r7, #0]
 800b0ee:	68db      	ldr	r3, [r3, #12]
 800b0f0:	1e5a      	subs	r2, r3, #1
 800b0f2:	683b      	ldr	r3, [r7, #0]
 800b0f4:	60da      	str	r2, [r3, #12]

    if (head != NULL) {
 800b0f6:	697b      	ldr	r3, [r7, #20]
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d002      	beq.n	800b102 <parse_object+0x1ce>
        head->prev = current_item;
 800b0fc:	697b      	ldr	r3, [r7, #20]
 800b0fe:	693a      	ldr	r2, [r7, #16]
 800b100:	605a      	str	r2, [r3, #4]
    }

    item->type = cJSON_Object;
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	2240      	movs	r2, #64	@ 0x40
 800b106:	60da      	str	r2, [r3, #12]
    item->child = head;
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	697a      	ldr	r2, [r7, #20]
 800b10c:	609a      	str	r2, [r3, #8]

    input_buffer->offset++;
 800b10e:	683b      	ldr	r3, [r7, #0]
 800b110:	689b      	ldr	r3, [r3, #8]
 800b112:	1c5a      	adds	r2, r3, #1
 800b114:	683b      	ldr	r3, [r7, #0]
 800b116:	609a      	str	r2, [r3, #8]
    return true;
 800b118:	2301      	movs	r3, #1
 800b11a:	e013      	b.n	800b144 <parse_object+0x210>
        goto fail; /* not an object */
 800b11c:	bf00      	nop
 800b11e:	e00a      	b.n	800b136 <parse_object+0x202>
            goto fail; /* allocation failure */
 800b120:	bf00      	nop
 800b122:	e008      	b.n	800b136 <parse_object+0x202>
            goto fail; /* nothing comes after the comma */
 800b124:	bf00      	nop
 800b126:	e006      	b.n	800b136 <parse_object+0x202>
            goto fail; /* failed to parse name */
 800b128:	bf00      	nop
 800b12a:	e004      	b.n	800b136 <parse_object+0x202>
            goto fail; /* invalid object */
 800b12c:	bf00      	nop
 800b12e:	e002      	b.n	800b136 <parse_object+0x202>
            goto fail; /* failed to parse value */
 800b130:	bf00      	nop
 800b132:	e000      	b.n	800b136 <parse_object+0x202>
        goto fail; /* expected end of object */
 800b134:	bf00      	nop

fail:
    if (head != NULL)
 800b136:	697b      	ldr	r3, [r7, #20]
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d002      	beq.n	800b142 <parse_object+0x20e>
    {
        cJSON_Delete(head);
 800b13c:	6978      	ldr	r0, [r7, #20]
 800b13e:	f7fe fb21 	bl	8009784 <cJSON_Delete>
    }

    return false;
 800b142:	2300      	movs	r3, #0
}
 800b144:	4618      	mov	r0, r3
 800b146:	3718      	adds	r7, #24
 800b148:	46bd      	mov	sp, r7
 800b14a:	bd80      	pop	{r7, pc}

0800b14c <print_object>:

/* Render an object to text. */
static cJSON_bool print_object(const cJSON * const item, printbuffer * const output_buffer)
{
 800b14c:	b580      	push	{r7, lr}
 800b14e:	b088      	sub	sp, #32
 800b150:	af00      	add	r7, sp, #0
 800b152:	6078      	str	r0, [r7, #4]
 800b154:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 800b156:	2300      	movs	r3, #0
 800b158:	61fb      	str	r3, [r7, #28]
    size_t length = 0;
 800b15a:	2300      	movs	r3, #0
 800b15c:	60fb      	str	r3, [r7, #12]
    cJSON *current_item = item->child;
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	689b      	ldr	r3, [r3, #8]
 800b162:	61bb      	str	r3, [r7, #24]

    if (output_buffer == NULL)
 800b164:	683b      	ldr	r3, [r7, #0]
 800b166:	2b00      	cmp	r3, #0
 800b168:	d101      	bne.n	800b16e <print_object+0x22>
    {
        return false;
 800b16a:	2300      	movs	r3, #0
 800b16c:	e108      	b.n	800b380 <print_object+0x234>
    }

    /* Compose the output: */
    length = (size_t) (output_buffer->format ? 2 : 1); /* fmt: {\n */
 800b16e:	683b      	ldr	r3, [r7, #0]
 800b170:	695b      	ldr	r3, [r3, #20]
 800b172:	2b00      	cmp	r3, #0
 800b174:	d001      	beq.n	800b17a <print_object+0x2e>
 800b176:	2302      	movs	r3, #2
 800b178:	e000      	b.n	800b17c <print_object+0x30>
 800b17a:	2301      	movs	r3, #1
 800b17c:	60fb      	str	r3, [r7, #12]
    output_pointer = ensure(output_buffer, length + 1);
 800b17e:	68fb      	ldr	r3, [r7, #12]
 800b180:	3301      	adds	r3, #1
 800b182:	4619      	mov	r1, r3
 800b184:	6838      	ldr	r0, [r7, #0]
 800b186:	f7fe fc23 	bl	80099d0 <ensure>
 800b18a:	61f8      	str	r0, [r7, #28]
    if (output_pointer == NULL)
 800b18c:	69fb      	ldr	r3, [r7, #28]
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d101      	bne.n	800b196 <print_object+0x4a>
    {
        return false;
 800b192:	2300      	movs	r3, #0
 800b194:	e0f4      	b.n	800b380 <print_object+0x234>
    }

    *output_pointer++ = '{';
 800b196:	69fb      	ldr	r3, [r7, #28]
 800b198:	1c5a      	adds	r2, r3, #1
 800b19a:	61fa      	str	r2, [r7, #28]
 800b19c:	227b      	movs	r2, #123	@ 0x7b
 800b19e:	701a      	strb	r2, [r3, #0]
    output_buffer->depth++;
 800b1a0:	683b      	ldr	r3, [r7, #0]
 800b1a2:	68db      	ldr	r3, [r3, #12]
 800b1a4:	1c5a      	adds	r2, r3, #1
 800b1a6:	683b      	ldr	r3, [r7, #0]
 800b1a8:	60da      	str	r2, [r3, #12]
    if (output_buffer->format)
 800b1aa:	683b      	ldr	r3, [r7, #0]
 800b1ac:	695b      	ldr	r3, [r3, #20]
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d004      	beq.n	800b1bc <print_object+0x70>
    {
        *output_pointer++ = '\n';
 800b1b2:	69fb      	ldr	r3, [r7, #28]
 800b1b4:	1c5a      	adds	r2, r3, #1
 800b1b6:	61fa      	str	r2, [r7, #28]
 800b1b8:	220a      	movs	r2, #10
 800b1ba:	701a      	strb	r2, [r3, #0]
    }
    output_buffer->offset += length;
 800b1bc:	683b      	ldr	r3, [r7, #0]
 800b1be:	689a      	ldr	r2, [r3, #8]
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	441a      	add	r2, r3
 800b1c4:	683b      	ldr	r3, [r7, #0]
 800b1c6:	609a      	str	r2, [r3, #8]

    while (current_item)
 800b1c8:	e0a0      	b.n	800b30c <print_object+0x1c0>
    {
        if (output_buffer->format)
 800b1ca:	683b      	ldr	r3, [r7, #0]
 800b1cc:	695b      	ldr	r3, [r3, #20]
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d022      	beq.n	800b218 <print_object+0xcc>
        {
            size_t i;
            output_pointer = ensure(output_buffer, output_buffer->depth);
 800b1d2:	683b      	ldr	r3, [r7, #0]
 800b1d4:	68db      	ldr	r3, [r3, #12]
 800b1d6:	4619      	mov	r1, r3
 800b1d8:	6838      	ldr	r0, [r7, #0]
 800b1da:	f7fe fbf9 	bl	80099d0 <ensure>
 800b1de:	61f8      	str	r0, [r7, #28]
            if (output_pointer == NULL)
 800b1e0:	69fb      	ldr	r3, [r7, #28]
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d101      	bne.n	800b1ea <print_object+0x9e>
            {
                return false;
 800b1e6:	2300      	movs	r3, #0
 800b1e8:	e0ca      	b.n	800b380 <print_object+0x234>
            }
            for (i = 0; i < output_buffer->depth; i++)
 800b1ea:	2300      	movs	r3, #0
 800b1ec:	617b      	str	r3, [r7, #20]
 800b1ee:	e007      	b.n	800b200 <print_object+0xb4>
            {
                *output_pointer++ = '\t';
 800b1f0:	69fb      	ldr	r3, [r7, #28]
 800b1f2:	1c5a      	adds	r2, r3, #1
 800b1f4:	61fa      	str	r2, [r7, #28]
 800b1f6:	2209      	movs	r2, #9
 800b1f8:	701a      	strb	r2, [r3, #0]
            for (i = 0; i < output_buffer->depth; i++)
 800b1fa:	697b      	ldr	r3, [r7, #20]
 800b1fc:	3301      	adds	r3, #1
 800b1fe:	617b      	str	r3, [r7, #20]
 800b200:	683b      	ldr	r3, [r7, #0]
 800b202:	68db      	ldr	r3, [r3, #12]
 800b204:	697a      	ldr	r2, [r7, #20]
 800b206:	429a      	cmp	r2, r3
 800b208:	d3f2      	bcc.n	800b1f0 <print_object+0xa4>
            }
            output_buffer->offset += output_buffer->depth;
 800b20a:	683b      	ldr	r3, [r7, #0]
 800b20c:	689a      	ldr	r2, [r3, #8]
 800b20e:	683b      	ldr	r3, [r7, #0]
 800b210:	68db      	ldr	r3, [r3, #12]
 800b212:	441a      	add	r2, r3
 800b214:	683b      	ldr	r3, [r7, #0]
 800b216:	609a      	str	r2, [r3, #8]
        }

        /* print key */
        if (!print_string_ptr((unsigned char*)current_item->string, output_buffer))
 800b218:	69bb      	ldr	r3, [r7, #24]
 800b21a:	6a1b      	ldr	r3, [r3, #32]
 800b21c:	6839      	ldr	r1, [r7, #0]
 800b21e:	4618      	mov	r0, r3
 800b220:	f7ff f85c 	bl	800a2dc <print_string_ptr>
 800b224:	4603      	mov	r3, r0
 800b226:	2b00      	cmp	r3, #0
 800b228:	d101      	bne.n	800b22e <print_object+0xe2>
        {
            return false;
 800b22a:	2300      	movs	r3, #0
 800b22c:	e0a8      	b.n	800b380 <print_object+0x234>
        }
        update_offset(output_buffer);
 800b22e:	6838      	ldr	r0, [r7, #0]
 800b230:	f7fe fc68 	bl	8009b04 <update_offset>

        length = (size_t) (output_buffer->format ? 2 : 1);
 800b234:	683b      	ldr	r3, [r7, #0]
 800b236:	695b      	ldr	r3, [r3, #20]
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d001      	beq.n	800b240 <print_object+0xf4>
 800b23c:	2302      	movs	r3, #2
 800b23e:	e000      	b.n	800b242 <print_object+0xf6>
 800b240:	2301      	movs	r3, #1
 800b242:	60fb      	str	r3, [r7, #12]
        output_pointer = ensure(output_buffer, length);
 800b244:	68f9      	ldr	r1, [r7, #12]
 800b246:	6838      	ldr	r0, [r7, #0]
 800b248:	f7fe fbc2 	bl	80099d0 <ensure>
 800b24c:	61f8      	str	r0, [r7, #28]
        if (output_pointer == NULL)
 800b24e:	69fb      	ldr	r3, [r7, #28]
 800b250:	2b00      	cmp	r3, #0
 800b252:	d101      	bne.n	800b258 <print_object+0x10c>
        {
            return false;
 800b254:	2300      	movs	r3, #0
 800b256:	e093      	b.n	800b380 <print_object+0x234>
        }
        *output_pointer++ = ':';
 800b258:	69fb      	ldr	r3, [r7, #28]
 800b25a:	1c5a      	adds	r2, r3, #1
 800b25c:	61fa      	str	r2, [r7, #28]
 800b25e:	223a      	movs	r2, #58	@ 0x3a
 800b260:	701a      	strb	r2, [r3, #0]
        if (output_buffer->format)
 800b262:	683b      	ldr	r3, [r7, #0]
 800b264:	695b      	ldr	r3, [r3, #20]
 800b266:	2b00      	cmp	r3, #0
 800b268:	d004      	beq.n	800b274 <print_object+0x128>
        {
            *output_pointer++ = '\t';
 800b26a:	69fb      	ldr	r3, [r7, #28]
 800b26c:	1c5a      	adds	r2, r3, #1
 800b26e:	61fa      	str	r2, [r7, #28]
 800b270:	2209      	movs	r2, #9
 800b272:	701a      	strb	r2, [r3, #0]
        }
        output_buffer->offset += length;
 800b274:	683b      	ldr	r3, [r7, #0]
 800b276:	689a      	ldr	r2, [r3, #8]
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	441a      	add	r2, r3
 800b27c:	683b      	ldr	r3, [r7, #0]
 800b27e:	609a      	str	r2, [r3, #8]

        /* print value */
        if (!print_value(current_item, output_buffer))
 800b280:	6839      	ldr	r1, [r7, #0]
 800b282:	69b8      	ldr	r0, [r7, #24]
 800b284:	f7ff fc28 	bl	800aad8 <print_value>
 800b288:	4603      	mov	r3, r0
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d101      	bne.n	800b292 <print_object+0x146>
        {
            return false;
 800b28e:	2300      	movs	r3, #0
 800b290:	e076      	b.n	800b380 <print_object+0x234>
        }
        update_offset(output_buffer);
 800b292:	6838      	ldr	r0, [r7, #0]
 800b294:	f7fe fc36 	bl	8009b04 <update_offset>

        /* print comma if not last */
        length = ((size_t)(output_buffer->format ? 1 : 0) + (size_t)(current_item->next ? 1 : 0));
 800b298:	683b      	ldr	r3, [r7, #0]
 800b29a:	695b      	ldr	r3, [r3, #20]
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d001      	beq.n	800b2a4 <print_object+0x158>
 800b2a0:	2201      	movs	r2, #1
 800b2a2:	e000      	b.n	800b2a6 <print_object+0x15a>
 800b2a4:	2200      	movs	r2, #0
 800b2a6:	69bb      	ldr	r3, [r7, #24]
 800b2a8:	681b      	ldr	r3, [r3, #0]
 800b2aa:	2b00      	cmp	r3, #0
 800b2ac:	d001      	beq.n	800b2b2 <print_object+0x166>
 800b2ae:	2301      	movs	r3, #1
 800b2b0:	e000      	b.n	800b2b4 <print_object+0x168>
 800b2b2:	2300      	movs	r3, #0
 800b2b4:	4413      	add	r3, r2
 800b2b6:	60fb      	str	r3, [r7, #12]
        output_pointer = ensure(output_buffer, length + 1);
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	3301      	adds	r3, #1
 800b2bc:	4619      	mov	r1, r3
 800b2be:	6838      	ldr	r0, [r7, #0]
 800b2c0:	f7fe fb86 	bl	80099d0 <ensure>
 800b2c4:	61f8      	str	r0, [r7, #28]
        if (output_pointer == NULL)
 800b2c6:	69fb      	ldr	r3, [r7, #28]
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d101      	bne.n	800b2d0 <print_object+0x184>
        {
            return false;
 800b2cc:	2300      	movs	r3, #0
 800b2ce:	e057      	b.n	800b380 <print_object+0x234>
        }
        if (current_item->next)
 800b2d0:	69bb      	ldr	r3, [r7, #24]
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d004      	beq.n	800b2e2 <print_object+0x196>
        {
            *output_pointer++ = ',';
 800b2d8:	69fb      	ldr	r3, [r7, #28]
 800b2da:	1c5a      	adds	r2, r3, #1
 800b2dc:	61fa      	str	r2, [r7, #28]
 800b2de:	222c      	movs	r2, #44	@ 0x2c
 800b2e0:	701a      	strb	r2, [r3, #0]
        }

        if (output_buffer->format)
 800b2e2:	683b      	ldr	r3, [r7, #0]
 800b2e4:	695b      	ldr	r3, [r3, #20]
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d004      	beq.n	800b2f4 <print_object+0x1a8>
        {
            *output_pointer++ = '\n';
 800b2ea:	69fb      	ldr	r3, [r7, #28]
 800b2ec:	1c5a      	adds	r2, r3, #1
 800b2ee:	61fa      	str	r2, [r7, #28]
 800b2f0:	220a      	movs	r2, #10
 800b2f2:	701a      	strb	r2, [r3, #0]
        }
        *output_pointer = '\0';
 800b2f4:	69fb      	ldr	r3, [r7, #28]
 800b2f6:	2200      	movs	r2, #0
 800b2f8:	701a      	strb	r2, [r3, #0]
        output_buffer->offset += length;
 800b2fa:	683b      	ldr	r3, [r7, #0]
 800b2fc:	689a      	ldr	r2, [r3, #8]
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	441a      	add	r2, r3
 800b302:	683b      	ldr	r3, [r7, #0]
 800b304:	609a      	str	r2, [r3, #8]

        current_item = current_item->next;
 800b306:	69bb      	ldr	r3, [r7, #24]
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	61bb      	str	r3, [r7, #24]
    while (current_item)
 800b30c:	69bb      	ldr	r3, [r7, #24]
 800b30e:	2b00      	cmp	r3, #0
 800b310:	f47f af5b 	bne.w	800b1ca <print_object+0x7e>
    }

    output_pointer = ensure(output_buffer, output_buffer->format ? (output_buffer->depth + 1) : 2);
 800b314:	683b      	ldr	r3, [r7, #0]
 800b316:	695b      	ldr	r3, [r3, #20]
 800b318:	2b00      	cmp	r3, #0
 800b31a:	d003      	beq.n	800b324 <print_object+0x1d8>
 800b31c:	683b      	ldr	r3, [r7, #0]
 800b31e:	68db      	ldr	r3, [r3, #12]
 800b320:	3301      	adds	r3, #1
 800b322:	e000      	b.n	800b326 <print_object+0x1da>
 800b324:	2302      	movs	r3, #2
 800b326:	4619      	mov	r1, r3
 800b328:	6838      	ldr	r0, [r7, #0]
 800b32a:	f7fe fb51 	bl	80099d0 <ensure>
 800b32e:	61f8      	str	r0, [r7, #28]
    if (output_pointer == NULL)
 800b330:	69fb      	ldr	r3, [r7, #28]
 800b332:	2b00      	cmp	r3, #0
 800b334:	d101      	bne.n	800b33a <print_object+0x1ee>
    {
        return false;
 800b336:	2300      	movs	r3, #0
 800b338:	e022      	b.n	800b380 <print_object+0x234>
    }
    if (output_buffer->format)
 800b33a:	683b      	ldr	r3, [r7, #0]
 800b33c:	695b      	ldr	r3, [r3, #20]
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d010      	beq.n	800b364 <print_object+0x218>
    {
        size_t i;
        for (i = 0; i < (output_buffer->depth - 1); i++)
 800b342:	2300      	movs	r3, #0
 800b344:	613b      	str	r3, [r7, #16]
 800b346:	e007      	b.n	800b358 <print_object+0x20c>
        {
            *output_pointer++ = '\t';
 800b348:	69fb      	ldr	r3, [r7, #28]
 800b34a:	1c5a      	adds	r2, r3, #1
 800b34c:	61fa      	str	r2, [r7, #28]
 800b34e:	2209      	movs	r2, #9
 800b350:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < (output_buffer->depth - 1); i++)
 800b352:	693b      	ldr	r3, [r7, #16]
 800b354:	3301      	adds	r3, #1
 800b356:	613b      	str	r3, [r7, #16]
 800b358:	683b      	ldr	r3, [r7, #0]
 800b35a:	68db      	ldr	r3, [r3, #12]
 800b35c:	3b01      	subs	r3, #1
 800b35e:	693a      	ldr	r2, [r7, #16]
 800b360:	429a      	cmp	r2, r3
 800b362:	d3f1      	bcc.n	800b348 <print_object+0x1fc>
        }
    }
    *output_pointer++ = '}';
 800b364:	69fb      	ldr	r3, [r7, #28]
 800b366:	1c5a      	adds	r2, r3, #1
 800b368:	61fa      	str	r2, [r7, #28]
 800b36a:	227d      	movs	r2, #125	@ 0x7d
 800b36c:	701a      	strb	r2, [r3, #0]
    *output_pointer = '\0';
 800b36e:	69fb      	ldr	r3, [r7, #28]
 800b370:	2200      	movs	r2, #0
 800b372:	701a      	strb	r2, [r3, #0]
    output_buffer->depth--;
 800b374:	683b      	ldr	r3, [r7, #0]
 800b376:	68db      	ldr	r3, [r3, #12]
 800b378:	1e5a      	subs	r2, r3, #1
 800b37a:	683b      	ldr	r3, [r7, #0]
 800b37c:	60da      	str	r2, [r3, #12]

    return true;
 800b37e:	2301      	movs	r3, #1
}
 800b380:	4618      	mov	r0, r3
 800b382:	3720      	adds	r7, #32
 800b384:	46bd      	mov	sp, r7
 800b386:	bd80      	pop	{r7, pc}

0800b388 <get_object_item>:

    return get_array_item(array, (size_t)index);
}

static cJSON *get_object_item(const cJSON * const object, const char * const name, const cJSON_bool case_sensitive)
{
 800b388:	b580      	push	{r7, lr}
 800b38a:	b086      	sub	sp, #24
 800b38c:	af00      	add	r7, sp, #0
 800b38e:	60f8      	str	r0, [r7, #12]
 800b390:	60b9      	str	r1, [r7, #8]
 800b392:	607a      	str	r2, [r7, #4]
    cJSON *current_element = NULL;
 800b394:	2300      	movs	r3, #0
 800b396:	617b      	str	r3, [r7, #20]

    if ((object == NULL) || (name == NULL))
 800b398:	68fb      	ldr	r3, [r7, #12]
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	d002      	beq.n	800b3a4 <get_object_item+0x1c>
 800b39e:	68bb      	ldr	r3, [r7, #8]
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d101      	bne.n	800b3a8 <get_object_item+0x20>
    {
        return NULL;
 800b3a4:	2300      	movs	r3, #0
 800b3a6:	e033      	b.n	800b410 <get_object_item+0x88>
    }

    current_element = object->child;
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	689b      	ldr	r3, [r3, #8]
 800b3ac:	617b      	str	r3, [r7, #20]
    if (case_sensitive)
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d017      	beq.n	800b3e4 <get_object_item+0x5c>
    {
        while ((current_element != NULL) && (current_element->string != NULL) && (strcmp(name, current_element->string) != 0))
 800b3b4:	e002      	b.n	800b3bc <get_object_item+0x34>
        {
            current_element = current_element->next;
 800b3b6:	697b      	ldr	r3, [r7, #20]
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	617b      	str	r3, [r7, #20]
        while ((current_element != NULL) && (current_element->string != NULL) && (strcmp(name, current_element->string) != 0))
 800b3bc:	697b      	ldr	r3, [r7, #20]
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d01c      	beq.n	800b3fc <get_object_item+0x74>
 800b3c2:	697b      	ldr	r3, [r7, #20]
 800b3c4:	6a1b      	ldr	r3, [r3, #32]
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	d018      	beq.n	800b3fc <get_object_item+0x74>
 800b3ca:	697b      	ldr	r3, [r7, #20]
 800b3cc:	6a1b      	ldr	r3, [r3, #32]
 800b3ce:	4619      	mov	r1, r3
 800b3d0:	68b8      	ldr	r0, [r7, #8]
 800b3d2:	f7fc ff1d 	bl	8008210 <strcmp>
 800b3d6:	4603      	mov	r3, r0
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	d1ec      	bne.n	800b3b6 <get_object_item+0x2e>
 800b3dc:	e00e      	b.n	800b3fc <get_object_item+0x74>
    }
    else
    {
        while ((current_element != NULL) && (case_insensitive_strcmp((const unsigned char*)name, (const unsigned char*)(current_element->string)) != 0))
        {
            current_element = current_element->next;
 800b3de:	697b      	ldr	r3, [r7, #20]
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	617b      	str	r3, [r7, #20]
        while ((current_element != NULL) && (case_insensitive_strcmp((const unsigned char*)name, (const unsigned char*)(current_element->string)) != 0))
 800b3e4:	697b      	ldr	r3, [r7, #20]
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d008      	beq.n	800b3fc <get_object_item+0x74>
 800b3ea:	697b      	ldr	r3, [r7, #20]
 800b3ec:	6a1b      	ldr	r3, [r3, #32]
 800b3ee:	4619      	mov	r1, r3
 800b3f0:	68b8      	ldr	r0, [r7, #8]
 800b3f2:	f7fe f91d 	bl	8009630 <case_insensitive_strcmp>
 800b3f6:	4603      	mov	r3, r0
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d1f0      	bne.n	800b3de <get_object_item+0x56>
        }
    }

    if ((current_element == NULL) || (current_element->string == NULL)) {
 800b3fc:	697b      	ldr	r3, [r7, #20]
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d003      	beq.n	800b40a <get_object_item+0x82>
 800b402:	697b      	ldr	r3, [r7, #20]
 800b404:	6a1b      	ldr	r3, [r3, #32]
 800b406:	2b00      	cmp	r3, #0
 800b408:	d101      	bne.n	800b40e <get_object_item+0x86>
        return NULL;
 800b40a:	2300      	movs	r3, #0
 800b40c:	e000      	b.n	800b410 <get_object_item+0x88>
    }

    return current_element;
 800b40e:	697b      	ldr	r3, [r7, #20]
}
 800b410:	4618      	mov	r0, r3
 800b412:	3718      	adds	r7, #24
 800b414:	46bd      	mov	sp, r7
 800b416:	bd80      	pop	{r7, pc}

0800b418 <cJSON_GetObjectItem>:

CJSON_PUBLIC(cJSON *) cJSON_GetObjectItem(const cJSON * const object, const char * const string)
{
 800b418:	b580      	push	{r7, lr}
 800b41a:	b082      	sub	sp, #8
 800b41c:	af00      	add	r7, sp, #0
 800b41e:	6078      	str	r0, [r7, #4]
 800b420:	6039      	str	r1, [r7, #0]
    return get_object_item(object, string, false);
 800b422:	2200      	movs	r2, #0
 800b424:	6839      	ldr	r1, [r7, #0]
 800b426:	6878      	ldr	r0, [r7, #4]
 800b428:	f7ff ffae 	bl	800b388 <get_object_item>
 800b42c:	4603      	mov	r3, r0
}
 800b42e:	4618      	mov	r0, r3
 800b430:	3708      	adds	r7, #8
 800b432:	46bd      	mov	sp, r7
 800b434:	bd80      	pop	{r7, pc}

0800b436 <suffix_object>:
    return cJSON_GetObjectItem(object, string) ? 1 : 0;
}

/* Utility for array list handling. */
static void suffix_object(cJSON *prev, cJSON *item)
{
 800b436:	b480      	push	{r7}
 800b438:	b083      	sub	sp, #12
 800b43a:	af00      	add	r7, sp, #0
 800b43c:	6078      	str	r0, [r7, #4]
 800b43e:	6039      	str	r1, [r7, #0]
    prev->next = item;
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	683a      	ldr	r2, [r7, #0]
 800b444:	601a      	str	r2, [r3, #0]
    item->prev = prev;
 800b446:	683b      	ldr	r3, [r7, #0]
 800b448:	687a      	ldr	r2, [r7, #4]
 800b44a:	605a      	str	r2, [r3, #4]
}
 800b44c:	bf00      	nop
 800b44e:	370c      	adds	r7, #12
 800b450:	46bd      	mov	sp, r7
 800b452:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b456:	4770      	bx	lr

0800b458 <add_item_to_array>:
    reference->next = reference->prev = NULL;
    return reference;
}

static cJSON_bool add_item_to_array(cJSON *array, cJSON *item)
{
 800b458:	b580      	push	{r7, lr}
 800b45a:	b084      	sub	sp, #16
 800b45c:	af00      	add	r7, sp, #0
 800b45e:	6078      	str	r0, [r7, #4]
 800b460:	6039      	str	r1, [r7, #0]
    cJSON *child = NULL;
 800b462:	2300      	movs	r3, #0
 800b464:	60fb      	str	r3, [r7, #12]

    if ((item == NULL) || (array == NULL) || (array == item))
 800b466:	683b      	ldr	r3, [r7, #0]
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d006      	beq.n	800b47a <add_item_to_array+0x22>
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d003      	beq.n	800b47a <add_item_to_array+0x22>
 800b472:	687a      	ldr	r2, [r7, #4]
 800b474:	683b      	ldr	r3, [r7, #0]
 800b476:	429a      	cmp	r2, r3
 800b478:	d101      	bne.n	800b47e <add_item_to_array+0x26>
    {
        return false;
 800b47a:	2300      	movs	r3, #0
 800b47c:	e01e      	b.n	800b4bc <add_item_to_array+0x64>
    }

    child = array->child;
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	689b      	ldr	r3, [r3, #8]
 800b482:	60fb      	str	r3, [r7, #12]
    /*
     * To find the last item in array quickly, we use prev in array
     */
    if (child == NULL)
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	2b00      	cmp	r3, #0
 800b488:	d109      	bne.n	800b49e <add_item_to_array+0x46>
    {
        /* list is empty, start new one */
        array->child = item;
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	683a      	ldr	r2, [r7, #0]
 800b48e:	609a      	str	r2, [r3, #8]
        item->prev = item;
 800b490:	683b      	ldr	r3, [r7, #0]
 800b492:	683a      	ldr	r2, [r7, #0]
 800b494:	605a      	str	r2, [r3, #4]
        item->next = NULL;
 800b496:	683b      	ldr	r3, [r7, #0]
 800b498:	2200      	movs	r2, #0
 800b49a:	601a      	str	r2, [r3, #0]
 800b49c:	e00d      	b.n	800b4ba <add_item_to_array+0x62>
    }
    else
    {
        /* append to the end */
        if (child->prev)
 800b49e:	68fb      	ldr	r3, [r7, #12]
 800b4a0:	685b      	ldr	r3, [r3, #4]
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d009      	beq.n	800b4ba <add_item_to_array+0x62>
        {
            suffix_object(child->prev, item);
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	685b      	ldr	r3, [r3, #4]
 800b4aa:	6839      	ldr	r1, [r7, #0]
 800b4ac:	4618      	mov	r0, r3
 800b4ae:	f7ff ffc2 	bl	800b436 <suffix_object>
            array->child->prev = item;
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	689b      	ldr	r3, [r3, #8]
 800b4b6:	683a      	ldr	r2, [r7, #0]
 800b4b8:	605a      	str	r2, [r3, #4]
        }
    }

    return true;
 800b4ba:	2301      	movs	r3, #1
}
 800b4bc:	4618      	mov	r0, r3
 800b4be:	3710      	adds	r7, #16
 800b4c0:	46bd      	mov	sp, r7
 800b4c2:	bd80      	pop	{r7, pc}

0800b4c4 <cast_away_const>:
#ifdef __GNUC__
#pragma GCC diagnostic ignored "-Wcast-qual"
#endif
/* helper function to cast away const */
static void* cast_away_const(const void* string)
{
 800b4c4:	b480      	push	{r7}
 800b4c6:	b083      	sub	sp, #12
 800b4c8:	af00      	add	r7, sp, #0
 800b4ca:	6078      	str	r0, [r7, #4]
    return (void*)string;
 800b4cc:	687b      	ldr	r3, [r7, #4]
}
 800b4ce:	4618      	mov	r0, r3
 800b4d0:	370c      	adds	r7, #12
 800b4d2:	46bd      	mov	sp, r7
 800b4d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4d8:	4770      	bx	lr

0800b4da <add_item_to_object>:
    #pragma GCC diagnostic pop
#endif


static cJSON_bool add_item_to_object(cJSON * const object, const char * const string, cJSON * const item, const internal_hooks * const hooks, const cJSON_bool constant_key)
{
 800b4da:	b580      	push	{r7, lr}
 800b4dc:	b086      	sub	sp, #24
 800b4de:	af00      	add	r7, sp, #0
 800b4e0:	60f8      	str	r0, [r7, #12]
 800b4e2:	60b9      	str	r1, [r7, #8]
 800b4e4:	607a      	str	r2, [r7, #4]
 800b4e6:	603b      	str	r3, [r7, #0]
    char *new_key = NULL;
 800b4e8:	2300      	movs	r3, #0
 800b4ea:	617b      	str	r3, [r7, #20]
    int new_type = cJSON_Invalid;
 800b4ec:	2300      	movs	r3, #0
 800b4ee:	613b      	str	r3, [r7, #16]

    if ((object == NULL) || (string == NULL) || (item == NULL) || (object == item))
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d009      	beq.n	800b50a <add_item_to_object+0x30>
 800b4f6:	68bb      	ldr	r3, [r7, #8]
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d006      	beq.n	800b50a <add_item_to_object+0x30>
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d003      	beq.n	800b50a <add_item_to_object+0x30>
 800b502:	68fa      	ldr	r2, [r7, #12]
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	429a      	cmp	r2, r3
 800b508:	d101      	bne.n	800b50e <add_item_to_object+0x34>
    {
        return false;
 800b50a:	2300      	movs	r3, #0
 800b50c:	e036      	b.n	800b57c <add_item_to_object+0xa2>
    }

    if (constant_key)
 800b50e:	6a3b      	ldr	r3, [r7, #32]
 800b510:	2b00      	cmp	r3, #0
 800b512:	d009      	beq.n	800b528 <add_item_to_object+0x4e>
    {
        new_key = (char*)cast_away_const(string);
 800b514:	68b8      	ldr	r0, [r7, #8]
 800b516:	f7ff ffd5 	bl	800b4c4 <cast_away_const>
 800b51a:	6178      	str	r0, [r7, #20]
        new_type = item->type | cJSON_StringIsConst;
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	68db      	ldr	r3, [r3, #12]
 800b520:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800b524:	613b      	str	r3, [r7, #16]
 800b526:	e00e      	b.n	800b546 <add_item_to_object+0x6c>
    }
    else
    {
        new_key = (char*)cJSON_strdup((const unsigned char*)string, hooks);
 800b528:	6839      	ldr	r1, [r7, #0]
 800b52a:	68b8      	ldr	r0, [r7, #8]
 800b52c:	f7fe f8ec 	bl	8009708 <cJSON_strdup>
 800b530:	6178      	str	r0, [r7, #20]
        if (new_key == NULL)
 800b532:	697b      	ldr	r3, [r7, #20]
 800b534:	2b00      	cmp	r3, #0
 800b536:	d101      	bne.n	800b53c <add_item_to_object+0x62>
        {
            return false;
 800b538:	2300      	movs	r3, #0
 800b53a:	e01f      	b.n	800b57c <add_item_to_object+0xa2>
        }

        new_type = item->type & ~cJSON_StringIsConst;
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	68db      	ldr	r3, [r3, #12]
 800b540:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b544:	613b      	str	r3, [r7, #16]
    }

    if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	68db      	ldr	r3, [r3, #12]
 800b54a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d109      	bne.n	800b566 <add_item_to_object+0x8c>
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	6a1b      	ldr	r3, [r3, #32]
 800b556:	2b00      	cmp	r3, #0
 800b558:	d005      	beq.n	800b566 <add_item_to_object+0x8c>
    {
        hooks->deallocate(item->string);
 800b55a:	683b      	ldr	r3, [r7, #0]
 800b55c:	685b      	ldr	r3, [r3, #4]
 800b55e:	687a      	ldr	r2, [r7, #4]
 800b560:	6a12      	ldr	r2, [r2, #32]
 800b562:	4610      	mov	r0, r2
 800b564:	4798      	blx	r3
    }

    item->string = new_key;
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	697a      	ldr	r2, [r7, #20]
 800b56a:	621a      	str	r2, [r3, #32]
    item->type = new_type;
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	693a      	ldr	r2, [r7, #16]
 800b570:	60da      	str	r2, [r3, #12]

    return add_item_to_array(object, item);
 800b572:	6879      	ldr	r1, [r7, #4]
 800b574:	68f8      	ldr	r0, [r7, #12]
 800b576:	f7ff ff6f 	bl	800b458 <add_item_to_array>
 800b57a:	4603      	mov	r3, r0
}
 800b57c:	4618      	mov	r0, r3
 800b57e:	3718      	adds	r7, #24
 800b580:	46bd      	mov	sp, r7
 800b582:	bd80      	pop	{r7, pc}

0800b584 <cJSON_AddNumberToObject>:
    cJSON_Delete(bool_item);
    return NULL;
}

CJSON_PUBLIC(cJSON*) cJSON_AddNumberToObject(cJSON * const object, const char * const name, const double number)
{
 800b584:	b580      	push	{r7, lr}
 800b586:	b088      	sub	sp, #32
 800b588:	af02      	add	r7, sp, #8
 800b58a:	60f8      	str	r0, [r7, #12]
 800b58c:	60b9      	str	r1, [r7, #8]
 800b58e:	ed87 0b00 	vstr	d0, [r7]
    cJSON *number_item = cJSON_CreateNumber(number);
 800b592:	ed97 0b00 	vldr	d0, [r7]
 800b596:	f000 f81b 	bl	800b5d0 <cJSON_CreateNumber>
 800b59a:	6178      	str	r0, [r7, #20]
    if (add_item_to_object(object, name, number_item, &global_hooks, false))
 800b59c:	2300      	movs	r3, #0
 800b59e:	9300      	str	r3, [sp, #0]
 800b5a0:	4b09      	ldr	r3, [pc, #36]	@ (800b5c8 <cJSON_AddNumberToObject+0x44>)
 800b5a2:	697a      	ldr	r2, [r7, #20]
 800b5a4:	68b9      	ldr	r1, [r7, #8]
 800b5a6:	68f8      	ldr	r0, [r7, #12]
 800b5a8:	f7ff ff97 	bl	800b4da <add_item_to_object>
 800b5ac:	4603      	mov	r3, r0
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d001      	beq.n	800b5b6 <cJSON_AddNumberToObject+0x32>
    {
        return number_item;
 800b5b2:	697b      	ldr	r3, [r7, #20]
 800b5b4:	e003      	b.n	800b5be <cJSON_AddNumberToObject+0x3a>
    }

    cJSON_Delete(number_item);
 800b5b6:	6978      	ldr	r0, [r7, #20]
 800b5b8:	f7fe f8e4 	bl	8009784 <cJSON_Delete>
    return NULL;
 800b5bc:	2300      	movs	r3, #0
}
 800b5be:	4618      	mov	r0, r3
 800b5c0:	3718      	adds	r7, #24
 800b5c2:	46bd      	mov	sp, r7
 800b5c4:	bd80      	pop	{r7, pc}
 800b5c6:	bf00      	nop
 800b5c8:	20000000 	.word	0x20000000
 800b5cc:	00000000 	.word	0x00000000

0800b5d0 <cJSON_CreateNumber>:

    return item;
}

CJSON_PUBLIC(cJSON *) cJSON_CreateNumber(double num)
{
 800b5d0:	b580      	push	{r7, lr}
 800b5d2:	b084      	sub	sp, #16
 800b5d4:	af00      	add	r7, sp, #0
 800b5d6:	ed87 0b00 	vstr	d0, [r7]
    cJSON *item = cJSON_New_Item(&global_hooks);
 800b5da:	481f      	ldr	r0, [pc, #124]	@ (800b658 <cJSON_CreateNumber+0x88>)
 800b5dc:	f7fe f8bc 	bl	8009758 <cJSON_New_Item>
 800b5e0:	60f8      	str	r0, [r7, #12]
    if(item)
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	d02c      	beq.n	800b642 <cJSON_CreateNumber+0x72>
    {
        item->type = cJSON_Number;
 800b5e8:	68fb      	ldr	r3, [r7, #12]
 800b5ea:	2208      	movs	r2, #8
 800b5ec:	60da      	str	r2, [r3, #12]
        item->valuedouble = num;
 800b5ee:	68f9      	ldr	r1, [r7, #12]
 800b5f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b5f4:	e9c1 2306 	strd	r2, r3, [r1, #24]

        /* use saturation in case of overflow */
        if (num >= INT_MAX)
 800b5f8:	a315      	add	r3, pc, #84	@ (adr r3, 800b650 <cJSON_CreateNumber+0x80>)
 800b5fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5fe:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b602:	f7fd faaf 	bl	8008b64 <__aeabi_dcmpge>
 800b606:	4603      	mov	r3, r0
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d004      	beq.n	800b616 <cJSON_CreateNumber+0x46>
        {
            item->valueint = INT_MAX;
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800b612:	615a      	str	r2, [r3, #20]
 800b614:	e015      	b.n	800b642 <cJSON_CreateNumber+0x72>
        }
        else if (num <= (double)INT_MIN)
 800b616:	f04f 0200 	mov.w	r2, #0
 800b61a:	4b10      	ldr	r3, [pc, #64]	@ (800b65c <cJSON_CreateNumber+0x8c>)
 800b61c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b620:	f7fd fa96 	bl	8008b50 <__aeabi_dcmple>
 800b624:	4603      	mov	r3, r0
 800b626:	2b00      	cmp	r3, #0
 800b628:	d004      	beq.n	800b634 <cJSON_CreateNumber+0x64>
        {
            item->valueint = INT_MIN;
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b630:	615a      	str	r2, [r3, #20]
 800b632:	e006      	b.n	800b642 <cJSON_CreateNumber+0x72>
        }
        else
        {
            item->valueint = (int)num;
 800b634:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b638:	f7fd fabe 	bl	8008bb8 <__aeabi_d2iz>
 800b63c:	4602      	mov	r2, r0
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	615a      	str	r2, [r3, #20]
        }
    }

    return item;
 800b642:	68fb      	ldr	r3, [r7, #12]
}
 800b644:	4618      	mov	r0, r3
 800b646:	3710      	adds	r7, #16
 800b648:	46bd      	mov	sp, r7
 800b64a:	bd80      	pop	{r7, pc}
 800b64c:	f3af 8000 	nop.w
 800b650:	ffc00000 	.word	0xffc00000
 800b654:	41dfffff 	.word	0x41dfffff
 800b658:	20000000 	.word	0x20000000
 800b65c:	c1e00000 	.word	0xc1e00000

0800b660 <cJSON_CreateObject>:

    return item;
}

CJSON_PUBLIC(cJSON *) cJSON_CreateObject(void)
{
 800b660:	b580      	push	{r7, lr}
 800b662:	b082      	sub	sp, #8
 800b664:	af00      	add	r7, sp, #0
    cJSON *item = cJSON_New_Item(&global_hooks);
 800b666:	4807      	ldr	r0, [pc, #28]	@ (800b684 <cJSON_CreateObject+0x24>)
 800b668:	f7fe f876 	bl	8009758 <cJSON_New_Item>
 800b66c:	6078      	str	r0, [r7, #4]
    if (item)
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	2b00      	cmp	r3, #0
 800b672:	d002      	beq.n	800b67a <cJSON_CreateObject+0x1a>
    {
        item->type = cJSON_Object;
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	2240      	movs	r2, #64	@ 0x40
 800b678:	60da      	str	r2, [r3, #12]
    }

    return item;
 800b67a:	687b      	ldr	r3, [r7, #4]
}
 800b67c:	4618      	mov	r0, r3
 800b67e:	3708      	adds	r7, #8
 800b680:	46bd      	mov	sp, r7
 800b682:	bd80      	pop	{r7, pc}
 800b684:	20000000 	.word	0x20000000

0800b688 <cJSON_IsNumber>:

    return (item->type & 0xFF) == cJSON_NULL;
}

CJSON_PUBLIC(cJSON_bool) cJSON_IsNumber(const cJSON * const item)
{
 800b688:	b480      	push	{r7}
 800b68a:	b083      	sub	sp, #12
 800b68c:	af00      	add	r7, sp, #0
 800b68e:	6078      	str	r0, [r7, #4]
    if (item == NULL)
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	2b00      	cmp	r3, #0
 800b694:	d101      	bne.n	800b69a <cJSON_IsNumber+0x12>
    {
        return false;
 800b696:	2300      	movs	r3, #0
 800b698:	e007      	b.n	800b6aa <cJSON_IsNumber+0x22>
    }

    return (item->type & 0xFF) == cJSON_Number;
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	68db      	ldr	r3, [r3, #12]
 800b69e:	b2db      	uxtb	r3, r3
 800b6a0:	2b08      	cmp	r3, #8
 800b6a2:	bf0c      	ite	eq
 800b6a4:	2301      	moveq	r3, #1
 800b6a6:	2300      	movne	r3, #0
 800b6a8:	b2db      	uxtb	r3, r3
}
 800b6aa:	4618      	mov	r0, r3
 800b6ac:	370c      	adds	r7, #12
 800b6ae:	46bd      	mov	sp, r7
 800b6b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6b4:	4770      	bx	lr
	...

0800b6b8 <InitializeDisplay>:

uint8_t current_line = 0;
char display_buffer[MAX_DISPLAY_LINES][23];

void InitializeDisplay(void)
{
 800b6b8:	b580      	push	{r7, lr}
 800b6ba:	b086      	sub	sp, #24
 800b6bc:	af04      	add	r7, sp, #16
	printf("Application started\n");
 800b6be:	4825      	ldr	r0, [pc, #148]	@ (800b754 <InitializeDisplay+0x9c>)
 800b6c0:	f008 fa94 	bl	8013bec <puts>
	printf("Touch application running\n");
 800b6c4:	4824      	ldr	r0, [pc, #144]	@ (800b758 <InitializeDisplay+0xa0>)
 800b6c6:	f008 fa91 	bl	8013bec <puts>
    ST7735_Init(0);
 800b6ca:	2000      	movs	r0, #0
 800b6cc:	f7fd fdb0 	bl	8009230 <ST7735_Init>
    fillScreen(BLACK);
 800b6d0:	2000      	movs	r0, #0
 800b6d2:	f7fd fca1 	bl	8009018 <fillScreen>
    ST7735_SetRotation(1);
 800b6d6:	2001      	movs	r0, #1
 800b6d8:	f7fd fdd6 	bl	8009288 <ST7735_SetRotation>
    // Clear display buffer
    for(int i = 0; i < MAX_DISPLAY_LINES; i++) {
 800b6dc:	2300      	movs	r3, #0
 800b6de:	607b      	str	r3, [r7, #4]
 800b6e0:	e00f      	b.n	800b702 <InitializeDisplay+0x4a>
        memset(display_buffer[i], 0, 23);
 800b6e2:	687a      	ldr	r2, [r7, #4]
 800b6e4:	4613      	mov	r3, r2
 800b6e6:	005b      	lsls	r3, r3, #1
 800b6e8:	4413      	add	r3, r2
 800b6ea:	00db      	lsls	r3, r3, #3
 800b6ec:	1a9b      	subs	r3, r3, r2
 800b6ee:	4a1b      	ldr	r2, [pc, #108]	@ (800b75c <InitializeDisplay+0xa4>)
 800b6f0:	4413      	add	r3, r2
 800b6f2:	2217      	movs	r2, #23
 800b6f4:	2100      	movs	r1, #0
 800b6f6:	4618      	mov	r0, r3
 800b6f8:	f008 fbfe 	bl	8013ef8 <memset>
    for(int i = 0; i < MAX_DISPLAY_LINES; i++) {
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	3301      	adds	r3, #1
 800b700:	607b      	str	r3, [r7, #4]
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	2b07      	cmp	r3, #7
 800b706:	ddec      	ble.n	800b6e2 <InitializeDisplay+0x2a>
    }
    current_line = 0;
 800b708:	4b15      	ldr	r3, [pc, #84]	@ (800b760 <InitializeDisplay+0xa8>)
 800b70a:	2200      	movs	r2, #0
 800b70c:	701a      	strb	r2, [r3, #0]

    // Display header
    ST7735_WriteString(5, 5, "-ONWORDS TOUCH BOARD-", Font_7x10, YELLOW, BLACK);
 800b70e:	4b15      	ldr	r3, [pc, #84]	@ (800b764 <InitializeDisplay+0xac>)
 800b710:	2200      	movs	r2, #0
 800b712:	9202      	str	r2, [sp, #8]
 800b714:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 800b718:	9201      	str	r2, [sp, #4]
 800b71a:	685a      	ldr	r2, [r3, #4]
 800b71c:	9200      	str	r2, [sp, #0]
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	4a11      	ldr	r2, [pc, #68]	@ (800b768 <InitializeDisplay+0xb0>)
 800b722:	2105      	movs	r1, #5
 800b724:	2005      	movs	r0, #5
 800b726:	f7fd fea7 	bl	8009478 <ST7735_WriteString>
    ST7735_WriteString(5, 18, "    VERSION v3.0", Font_7x10, RED, BLACK);
 800b72a:	4b0e      	ldr	r3, [pc, #56]	@ (800b764 <InitializeDisplay+0xac>)
 800b72c:	2200      	movs	r2, #0
 800b72e:	9202      	str	r2, [sp, #8]
 800b730:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800b734:	9201      	str	r2, [sp, #4]
 800b736:	685a      	ldr	r2, [r3, #4]
 800b738:	9200      	str	r2, [sp, #0]
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	4a0b      	ldr	r2, [pc, #44]	@ (800b76c <InitializeDisplay+0xb4>)
 800b73e:	2112      	movs	r1, #18
 800b740:	2005      	movs	r0, #5
 800b742:	f7fd fe99 	bl	8009478 <ST7735_WriteString>
    printf("Touch application running\n");
 800b746:	4804      	ldr	r0, [pc, #16]	@ (800b758 <InitializeDisplay+0xa0>)
 800b748:	f008 fa50 	bl	8013bec <puts>
}
 800b74c:	bf00      	nop
 800b74e:	3708      	adds	r7, #8
 800b750:	46bd      	mov	sp, r7
 800b752:	bd80      	pop	{r7, pc}
 800b754:	080166ac 	.word	0x080166ac
 800b758:	080166c0 	.word	0x080166c0
 800b75c:	20000220 	.word	0x20000220
 800b760:	2000021c 	.word	0x2000021c
 800b764:	2000000c 	.word	0x2000000c
 800b768:	080166dc 	.word	0x080166dc
 800b76c:	080166f4 	.word	0x080166f4

0800b770 <ClearDisplay>:


void ClearDisplay(void)
{
 800b770:	b580      	push	{r7, lr}
 800b772:	b086      	sub	sp, #24
 800b774:	af04      	add	r7, sp, #16
    fillScreen(BLACK);
 800b776:	2000      	movs	r0, #0
 800b778:	f7fd fc4e 	bl	8009018 <fillScreen>
    current_line = 0;
 800b77c:	4b1c      	ldr	r3, [pc, #112]	@ (800b7f0 <ClearDisplay+0x80>)
 800b77e:	2200      	movs	r2, #0
 800b780:	701a      	strb	r2, [r3, #0]

    // Redraw header
    ST7735_WriteString(5, 5, "-ONWORDS TOUCH BOARD-", Font_7x10, YELLOW, BLACK);
 800b782:	4b1c      	ldr	r3, [pc, #112]	@ (800b7f4 <ClearDisplay+0x84>)
 800b784:	2200      	movs	r2, #0
 800b786:	9202      	str	r2, [sp, #8]
 800b788:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 800b78c:	9201      	str	r2, [sp, #4]
 800b78e:	685a      	ldr	r2, [r3, #4]
 800b790:	9200      	str	r2, [sp, #0]
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	4a18      	ldr	r2, [pc, #96]	@ (800b7f8 <ClearDisplay+0x88>)
 800b796:	2105      	movs	r1, #5
 800b798:	2005      	movs	r0, #5
 800b79a:	f7fd fe6d 	bl	8009478 <ST7735_WriteString>
	ST7735_WriteString(5, 18, "    VERSION v3.0", Font_7x10, RED, BLACK);
 800b79e:	4b15      	ldr	r3, [pc, #84]	@ (800b7f4 <ClearDisplay+0x84>)
 800b7a0:	2200      	movs	r2, #0
 800b7a2:	9202      	str	r2, [sp, #8]
 800b7a4:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800b7a8:	9201      	str	r2, [sp, #4]
 800b7aa:	685a      	ldr	r2, [r3, #4]
 800b7ac:	9200      	str	r2, [sp, #0]
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	4a12      	ldr	r2, [pc, #72]	@ (800b7fc <ClearDisplay+0x8c>)
 800b7b2:	2112      	movs	r1, #18
 800b7b4:	2005      	movs	r0, #5
 800b7b6:	f7fd fe5f 	bl	8009478 <ST7735_WriteString>

    // Clear display buffer
    for(int i = 0; i < MAX_DISPLAY_LINES; i++) {
 800b7ba:	2300      	movs	r3, #0
 800b7bc:	607b      	str	r3, [r7, #4]
 800b7be:	e00f      	b.n	800b7e0 <ClearDisplay+0x70>
        memset(display_buffer[i], 0, 23);
 800b7c0:	687a      	ldr	r2, [r7, #4]
 800b7c2:	4613      	mov	r3, r2
 800b7c4:	005b      	lsls	r3, r3, #1
 800b7c6:	4413      	add	r3, r2
 800b7c8:	00db      	lsls	r3, r3, #3
 800b7ca:	1a9b      	subs	r3, r3, r2
 800b7cc:	4a0c      	ldr	r2, [pc, #48]	@ (800b800 <ClearDisplay+0x90>)
 800b7ce:	4413      	add	r3, r2
 800b7d0:	2217      	movs	r2, #23
 800b7d2:	2100      	movs	r1, #0
 800b7d4:	4618      	mov	r0, r3
 800b7d6:	f008 fb8f 	bl	8013ef8 <memset>
    for(int i = 0; i < MAX_DISPLAY_LINES; i++) {
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	3301      	adds	r3, #1
 800b7de:	607b      	str	r3, [r7, #4]
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	2b07      	cmp	r3, #7
 800b7e4:	ddec      	ble.n	800b7c0 <ClearDisplay+0x50>
    }
}
 800b7e6:	bf00      	nop
 800b7e8:	bf00      	nop
 800b7ea:	3708      	adds	r7, #8
 800b7ec:	46bd      	mov	sp, r7
 800b7ee:	bd80      	pop	{r7, pc}
 800b7f0:	2000021c 	.word	0x2000021c
 800b7f4:	2000000c 	.word	0x2000000c
 800b7f8:	080166dc 	.word	0x080166dc
 800b7fc:	080166f4 	.word	0x080166f4
 800b800:	20000220 	.word	0x20000220

0800b804 <DisplayMessage>:
    }
}


void DisplayMessage(const char* message)
{
 800b804:	b580      	push	{r7, lr}
 800b806:	b086      	sub	sp, #24
 800b808:	af04      	add	r7, sp, #16
 800b80a:	6078      	str	r0, [r7, #4]
    if(!message) return;
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d04b      	beq.n	800b8aa <DisplayMessage+0xa6>

    // If we've reached the bottom, scroll up
    if(current_line >= MAX_DISPLAY_LINES) {
 800b812:	4b28      	ldr	r3, [pc, #160]	@ (800b8b4 <DisplayMessage+0xb0>)
 800b814:	781b      	ldrb	r3, [r3, #0]
 800b816:	2b07      	cmp	r3, #7
 800b818:	d904      	bls.n	800b824 <DisplayMessage+0x20>
        ClearDisplay();
 800b81a:	f7ff ffa9 	bl	800b770 <ClearDisplay>
        //current_line = MAX_DISPLAY_LINES - 1;
        current_line = 0;
 800b81e:	4b25      	ldr	r3, [pc, #148]	@ (800b8b4 <DisplayMessage+0xb0>)
 800b820:	2200      	movs	r2, #0
 800b822:	701a      	strb	r2, [r3, #0]
    }

    strncpy(display_buffer[current_line], message, 22);
 800b824:	4b23      	ldr	r3, [pc, #140]	@ (800b8b4 <DisplayMessage+0xb0>)
 800b826:	781b      	ldrb	r3, [r3, #0]
 800b828:	461a      	mov	r2, r3
 800b82a:	4613      	mov	r3, r2
 800b82c:	005b      	lsls	r3, r3, #1
 800b82e:	4413      	add	r3, r2
 800b830:	00db      	lsls	r3, r3, #3
 800b832:	1a9b      	subs	r3, r3, r2
 800b834:	4a20      	ldr	r2, [pc, #128]	@ (800b8b8 <DisplayMessage+0xb4>)
 800b836:	4413      	add	r3, r2
 800b838:	2216      	movs	r2, #22
 800b83a:	6879      	ldr	r1, [r7, #4]
 800b83c:	4618      	mov	r0, r3
 800b83e:	f008 fb75 	bl	8013f2c <strncpy>
    display_buffer[current_line][22] = '\0';
 800b842:	4b1c      	ldr	r3, [pc, #112]	@ (800b8b4 <DisplayMessage+0xb0>)
 800b844:	781b      	ldrb	r3, [r3, #0]
 800b846:	461a      	mov	r2, r3
 800b848:	491b      	ldr	r1, [pc, #108]	@ (800b8b8 <DisplayMessage+0xb4>)
 800b84a:	4613      	mov	r3, r2
 800b84c:	005b      	lsls	r3, r3, #1
 800b84e:	4413      	add	r3, r2
 800b850:	00db      	lsls	r3, r3, #3
 800b852:	1a9b      	subs	r3, r3, r2
 800b854:	440b      	add	r3, r1
 800b856:	3316      	adds	r3, #22
 800b858:	2200      	movs	r2, #0
 800b85a:	701a      	strb	r2, [r3, #0]

    // Display the message
    ST7735_WriteString(5, 30 + (current_line * LINE_HEIGHT), display_buffer[current_line], Font_7x10, WHITE, BLACK);
 800b85c:	4b15      	ldr	r3, [pc, #84]	@ (800b8b4 <DisplayMessage+0xb0>)
 800b85e:	781b      	ldrb	r3, [r3, #0]
 800b860:	461a      	mov	r2, r3
 800b862:	0052      	lsls	r2, r2, #1
 800b864:	4413      	add	r3, r2
 800b866:	009b      	lsls	r3, r3, #2
 800b868:	b29b      	uxth	r3, r3
 800b86a:	331e      	adds	r3, #30
 800b86c:	b299      	uxth	r1, r3
 800b86e:	4b11      	ldr	r3, [pc, #68]	@ (800b8b4 <DisplayMessage+0xb0>)
 800b870:	781b      	ldrb	r3, [r3, #0]
 800b872:	461a      	mov	r2, r3
 800b874:	4613      	mov	r3, r2
 800b876:	005b      	lsls	r3, r3, #1
 800b878:	4413      	add	r3, r2
 800b87a:	00db      	lsls	r3, r3, #3
 800b87c:	1a9b      	subs	r3, r3, r2
 800b87e:	4a0e      	ldr	r2, [pc, #56]	@ (800b8b8 <DisplayMessage+0xb4>)
 800b880:	1898      	adds	r0, r3, r2
 800b882:	4b0e      	ldr	r3, [pc, #56]	@ (800b8bc <DisplayMessage+0xb8>)
 800b884:	2200      	movs	r2, #0
 800b886:	9202      	str	r2, [sp, #8]
 800b888:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b88c:	9201      	str	r2, [sp, #4]
 800b88e:	685a      	ldr	r2, [r3, #4]
 800b890:	9200      	str	r2, [sp, #0]
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	4602      	mov	r2, r0
 800b896:	2005      	movs	r0, #5
 800b898:	f7fd fdee 	bl	8009478 <ST7735_WriteString>

    current_line++;
 800b89c:	4b05      	ldr	r3, [pc, #20]	@ (800b8b4 <DisplayMessage+0xb0>)
 800b89e:	781b      	ldrb	r3, [r3, #0]
 800b8a0:	3301      	adds	r3, #1
 800b8a2:	b2da      	uxtb	r2, r3
 800b8a4:	4b03      	ldr	r3, [pc, #12]	@ (800b8b4 <DisplayMessage+0xb0>)
 800b8a6:	701a      	strb	r2, [r3, #0]
 800b8a8:	e000      	b.n	800b8ac <DisplayMessage+0xa8>
    if(!message) return;
 800b8aa:	bf00      	nop
}
 800b8ac:	3708      	adds	r7, #8
 800b8ae:	46bd      	mov	sp, r7
 800b8b0:	bd80      	pop	{r7, pc}
 800b8b2:	bf00      	nop
 800b8b4:	2000021c 	.word	0x2000021c
 800b8b8:	20000220 	.word	0x20000220
 800b8bc:	2000000c 	.word	0x2000000c

0800b8c0 <print_To_display>:

void print_To_display(char *format,...)
{
 800b8c0:	b40f      	push	{r0, r1, r2, r3}
 800b8c2:	b580      	push	{r7, lr}
 800b8c4:	b096      	sub	sp, #88	@ 0x58
 800b8c6:	af00      	add	r7, sp, #0
#ifdef BL_DEBUG_MSG_EN
	char str[80];

	/*Extract the the argument list using VA apis */
	va_list args;
	va_start(args, format);
 800b8c8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800b8cc:	607b      	str	r3, [r7, #4]
	vsprintf(str, format,args);
 800b8ce:	f107 0308 	add.w	r3, r7, #8
 800b8d2:	687a      	ldr	r2, [r7, #4]
 800b8d4:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800b8d6:	4618      	mov	r0, r3
 800b8d8:	f008 fa70 	bl	8013dbc <vsiprintf>
	// Also display on screen
	DisplayMessage(str);
 800b8dc:	f107 0308 	add.w	r3, r7, #8
 800b8e0:	4618      	mov	r0, r3
 800b8e2:	f7ff ff8f 	bl	800b804 <DisplayMessage>
    va_start(args, format);
    vsprintf(str, format, args);
    DisplayMessage(str);
    va_end(args);
#endif
}
 800b8e6:	bf00      	nop
 800b8e8:	3758      	adds	r7, #88	@ 0x58
 800b8ea:	46bd      	mov	sp, r7
 800b8ec:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b8f0:	b004      	add	sp, #16
 800b8f2:	4770      	bx	lr

0800b8f4 <__io_putchar>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
#define PRINTF   int __io_putchar(int ch)
PRINTF
{
 800b8f4:	b580      	push	{r7, lr}
 800b8f6:	b082      	sub	sp, #8
 800b8f8:	af00      	add	r7, sp, #0
 800b8fa:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 800b8fc:	1d39      	adds	r1, r7, #4
 800b8fe:	f04f 33ff 	mov.w	r3, #4294967295
 800b902:	2201      	movs	r2, #1
 800b904:	4803      	ldr	r0, [pc, #12]	@ (800b914 <__io_putchar+0x20>)
 800b906:	f003 fd75 	bl	800f3f4 <HAL_UART_Transmit>
	return ch;
 800b90a:	687b      	ldr	r3, [r7, #4]
}
 800b90c:	4618      	mov	r0, r3
 800b90e:	3708      	adds	r7, #8
 800b910:	46bd      	mov	sp, r7
 800b912:	bd80      	pop	{r7, pc}
 800b914:	20000388 	.word	0x20000388

0800b918 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800b918:	b580      	push	{r7, lr}
 800b91a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800b91c:	f001 f9c6 	bl	800ccac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800b920:	f000 f810 	bl	800b944 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800b924:	f000 f940 	bl	800bba8 <MX_GPIO_Init>
  MX_SPI1_Init();
 800b928:	f000 f87e 	bl	800ba28 <MX_SPI1_Init>
  MX_SPI2_Init();
 800b92c:	f000 f8b4 	bl	800ba98 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 800b930:	f000 f8e6 	bl	800bb00 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800b934:	f000 f90e 	bl	800bb54 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  InitializeDisplay();
 800b938:	f7ff febe 	bl	800b6b8 <InitializeDisplay>
  setup_freeRTOS();
 800b93c:	f000 fcca 	bl	800c2d4 <setup_freeRTOS>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800b940:	bf00      	nop
 800b942:	e7fd      	b.n	800b940 <main+0x28>

0800b944 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800b944:	b580      	push	{r7, lr}
 800b946:	b094      	sub	sp, #80	@ 0x50
 800b948:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800b94a:	f107 031c 	add.w	r3, r7, #28
 800b94e:	2234      	movs	r2, #52	@ 0x34
 800b950:	2100      	movs	r1, #0
 800b952:	4618      	mov	r0, r3
 800b954:	f008 fad0 	bl	8013ef8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800b958:	f107 0308 	add.w	r3, r7, #8
 800b95c:	2200      	movs	r2, #0
 800b95e:	601a      	str	r2, [r3, #0]
 800b960:	605a      	str	r2, [r3, #4]
 800b962:	609a      	str	r2, [r3, #8]
 800b964:	60da      	str	r2, [r3, #12]
 800b966:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800b968:	2300      	movs	r3, #0
 800b96a:	607b      	str	r3, [r7, #4]
 800b96c:	4b2c      	ldr	r3, [pc, #176]	@ (800ba20 <SystemClock_Config+0xdc>)
 800b96e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b970:	4a2b      	ldr	r2, [pc, #172]	@ (800ba20 <SystemClock_Config+0xdc>)
 800b972:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b976:	6413      	str	r3, [r2, #64]	@ 0x40
 800b978:	4b29      	ldr	r3, [pc, #164]	@ (800ba20 <SystemClock_Config+0xdc>)
 800b97a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b97c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b980:	607b      	str	r3, [r7, #4]
 800b982:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800b984:	2300      	movs	r3, #0
 800b986:	603b      	str	r3, [r7, #0]
 800b988:	4b26      	ldr	r3, [pc, #152]	@ (800ba24 <SystemClock_Config+0xe0>)
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	4a25      	ldr	r2, [pc, #148]	@ (800ba24 <SystemClock_Config+0xe0>)
 800b98e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b992:	6013      	str	r3, [r2, #0]
 800b994:	4b23      	ldr	r3, [pc, #140]	@ (800ba24 <SystemClock_Config+0xe0>)
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800b99c:	603b      	str	r3, [r7, #0]
 800b99e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800b9a0:	2302      	movs	r3, #2
 800b9a2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800b9a4:	2301      	movs	r3, #1
 800b9a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800b9a8:	2310      	movs	r3, #16
 800b9aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800b9ac:	2302      	movs	r3, #2
 800b9ae:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800b9b0:	2300      	movs	r3, #0
 800b9b2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 800b9b4:	2308      	movs	r3, #8
 800b9b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 800b9b8:	23b4      	movs	r3, #180	@ 0xb4
 800b9ba:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800b9bc:	2302      	movs	r3, #2
 800b9be:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800b9c0:	2302      	movs	r3, #2
 800b9c2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800b9c4:	2302      	movs	r3, #2
 800b9c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800b9c8:	f107 031c 	add.w	r3, r7, #28
 800b9cc:	4618      	mov	r0, r3
 800b9ce:	f002 f86d 	bl	800daac <HAL_RCC_OscConfig>
 800b9d2:	4603      	mov	r3, r0
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	d001      	beq.n	800b9dc <SystemClock_Config+0x98>
  {
    Error_Handler();
 800b9d8:	f000 f998 	bl	800bd0c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800b9dc:	f001 fd20 	bl	800d420 <HAL_PWREx_EnableOverDrive>
 800b9e0:	4603      	mov	r3, r0
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	d001      	beq.n	800b9ea <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800b9e6:	f000 f991 	bl	800bd0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800b9ea:	230f      	movs	r3, #15
 800b9ec:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800b9ee:	2302      	movs	r3, #2
 800b9f0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800b9f2:	2300      	movs	r3, #0
 800b9f4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800b9f6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800b9fa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800b9fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ba00:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800ba02:	f107 0308 	add.w	r3, r7, #8
 800ba06:	2105      	movs	r1, #5
 800ba08:	4618      	mov	r0, r3
 800ba0a:	f001 fd59 	bl	800d4c0 <HAL_RCC_ClockConfig>
 800ba0e:	4603      	mov	r3, r0
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d001      	beq.n	800ba18 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 800ba14:	f000 f97a 	bl	800bd0c <Error_Handler>
  }
}
 800ba18:	bf00      	nop
 800ba1a:	3750      	adds	r7, #80	@ 0x50
 800ba1c:	46bd      	mov	sp, r7
 800ba1e:	bd80      	pop	{r7, pc}
 800ba20:	40023800 	.word	0x40023800
 800ba24:	40007000 	.word	0x40007000

0800ba28 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800ba28:	b580      	push	{r7, lr}
 800ba2a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800ba2c:	4b18      	ldr	r3, [pc, #96]	@ (800ba90 <MX_SPI1_Init+0x68>)
 800ba2e:	4a19      	ldr	r2, [pc, #100]	@ (800ba94 <MX_SPI1_Init+0x6c>)
 800ba30:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800ba32:	4b17      	ldr	r3, [pc, #92]	@ (800ba90 <MX_SPI1_Init+0x68>)
 800ba34:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800ba38:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 800ba3a:	4b15      	ldr	r3, [pc, #84]	@ (800ba90 <MX_SPI1_Init+0x68>)
 800ba3c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800ba40:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800ba42:	4b13      	ldr	r3, [pc, #76]	@ (800ba90 <MX_SPI1_Init+0x68>)
 800ba44:	2200      	movs	r2, #0
 800ba46:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800ba48:	4b11      	ldr	r3, [pc, #68]	@ (800ba90 <MX_SPI1_Init+0x68>)
 800ba4a:	2200      	movs	r2, #0
 800ba4c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800ba4e:	4b10      	ldr	r3, [pc, #64]	@ (800ba90 <MX_SPI1_Init+0x68>)
 800ba50:	2200      	movs	r2, #0
 800ba52:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800ba54:	4b0e      	ldr	r3, [pc, #56]	@ (800ba90 <MX_SPI1_Init+0x68>)
 800ba56:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ba5a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800ba5c:	4b0c      	ldr	r3, [pc, #48]	@ (800ba90 <MX_SPI1_Init+0x68>)
 800ba5e:	2200      	movs	r2, #0
 800ba60:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800ba62:	4b0b      	ldr	r3, [pc, #44]	@ (800ba90 <MX_SPI1_Init+0x68>)
 800ba64:	2200      	movs	r2, #0
 800ba66:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800ba68:	4b09      	ldr	r3, [pc, #36]	@ (800ba90 <MX_SPI1_Init+0x68>)
 800ba6a:	2200      	movs	r2, #0
 800ba6c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ba6e:	4b08      	ldr	r3, [pc, #32]	@ (800ba90 <MX_SPI1_Init+0x68>)
 800ba70:	2200      	movs	r2, #0
 800ba72:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800ba74:	4b06      	ldr	r3, [pc, #24]	@ (800ba90 <MX_SPI1_Init+0x68>)
 800ba76:	220a      	movs	r2, #10
 800ba78:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800ba7a:	4805      	ldr	r0, [pc, #20]	@ (800ba90 <MX_SPI1_Init+0x68>)
 800ba7c:	f002 fab4 	bl	800dfe8 <HAL_SPI_Init>
 800ba80:	4603      	mov	r3, r0
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	d001      	beq.n	800ba8a <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 800ba86:	f000 f941 	bl	800bd0c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800ba8a:	bf00      	nop
 800ba8c:	bd80      	pop	{r7, pc}
 800ba8e:	bf00      	nop
 800ba90:	200002d8 	.word	0x200002d8
 800ba94:	40013000 	.word	0x40013000

0800ba98 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800ba98:	b580      	push	{r7, lr}
 800ba9a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800ba9c:	4b16      	ldr	r3, [pc, #88]	@ (800baf8 <MX_SPI2_Init+0x60>)
 800ba9e:	4a17      	ldr	r2, [pc, #92]	@ (800bafc <MX_SPI2_Init+0x64>)
 800baa0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 800baa2:	4b15      	ldr	r3, [pc, #84]	@ (800baf8 <MX_SPI2_Init+0x60>)
 800baa4:	2200      	movs	r2, #0
 800baa6:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 800baa8:	4b13      	ldr	r3, [pc, #76]	@ (800baf8 <MX_SPI2_Init+0x60>)
 800baaa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800baae:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800bab0:	4b11      	ldr	r3, [pc, #68]	@ (800baf8 <MX_SPI2_Init+0x60>)
 800bab2:	2200      	movs	r2, #0
 800bab4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800bab6:	4b10      	ldr	r3, [pc, #64]	@ (800baf8 <MX_SPI2_Init+0x60>)
 800bab8:	2200      	movs	r2, #0
 800baba:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800babc:	4b0e      	ldr	r3, [pc, #56]	@ (800baf8 <MX_SPI2_Init+0x60>)
 800babe:	2200      	movs	r2, #0
 800bac0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800bac2:	4b0d      	ldr	r3, [pc, #52]	@ (800baf8 <MX_SPI2_Init+0x60>)
 800bac4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bac8:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800baca:	4b0b      	ldr	r3, [pc, #44]	@ (800baf8 <MX_SPI2_Init+0x60>)
 800bacc:	2200      	movs	r2, #0
 800bace:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800bad0:	4b09      	ldr	r3, [pc, #36]	@ (800baf8 <MX_SPI2_Init+0x60>)
 800bad2:	2200      	movs	r2, #0
 800bad4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bad6:	4b08      	ldr	r3, [pc, #32]	@ (800baf8 <MX_SPI2_Init+0x60>)
 800bad8:	2200      	movs	r2, #0
 800bada:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800badc:	4b06      	ldr	r3, [pc, #24]	@ (800baf8 <MX_SPI2_Init+0x60>)
 800bade:	220a      	movs	r2, #10
 800bae0:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800bae2:	4805      	ldr	r0, [pc, #20]	@ (800baf8 <MX_SPI2_Init+0x60>)
 800bae4:	f002 fa80 	bl	800dfe8 <HAL_SPI_Init>
 800bae8:	4603      	mov	r3, r0
 800baea:	2b00      	cmp	r3, #0
 800baec:	d001      	beq.n	800baf2 <MX_SPI2_Init+0x5a>
  {
    Error_Handler();
 800baee:	f000 f90d 	bl	800bd0c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800baf2:	bf00      	nop
 800baf4:	bd80      	pop	{r7, pc}
 800baf6:	bf00      	nop
 800baf8:	20000330 	.word	0x20000330
 800bafc:	40003800 	.word	0x40003800

0800bb00 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800bb00:	b580      	push	{r7, lr}
 800bb02:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800bb04:	4b11      	ldr	r3, [pc, #68]	@ (800bb4c <MX_USART2_UART_Init+0x4c>)
 800bb06:	4a12      	ldr	r2, [pc, #72]	@ (800bb50 <MX_USART2_UART_Init+0x50>)
 800bb08:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800bb0a:	4b10      	ldr	r3, [pc, #64]	@ (800bb4c <MX_USART2_UART_Init+0x4c>)
 800bb0c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800bb10:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800bb12:	4b0e      	ldr	r3, [pc, #56]	@ (800bb4c <MX_USART2_UART_Init+0x4c>)
 800bb14:	2200      	movs	r2, #0
 800bb16:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800bb18:	4b0c      	ldr	r3, [pc, #48]	@ (800bb4c <MX_USART2_UART_Init+0x4c>)
 800bb1a:	2200      	movs	r2, #0
 800bb1c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800bb1e:	4b0b      	ldr	r3, [pc, #44]	@ (800bb4c <MX_USART2_UART_Init+0x4c>)
 800bb20:	2200      	movs	r2, #0
 800bb22:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800bb24:	4b09      	ldr	r3, [pc, #36]	@ (800bb4c <MX_USART2_UART_Init+0x4c>)
 800bb26:	220c      	movs	r2, #12
 800bb28:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800bb2a:	4b08      	ldr	r3, [pc, #32]	@ (800bb4c <MX_USART2_UART_Init+0x4c>)
 800bb2c:	2200      	movs	r2, #0
 800bb2e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800bb30:	4b06      	ldr	r3, [pc, #24]	@ (800bb4c <MX_USART2_UART_Init+0x4c>)
 800bb32:	2200      	movs	r2, #0
 800bb34:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800bb36:	4805      	ldr	r0, [pc, #20]	@ (800bb4c <MX_USART2_UART_Init+0x4c>)
 800bb38:	f003 fc0c 	bl	800f354 <HAL_UART_Init>
 800bb3c:	4603      	mov	r3, r0
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d001      	beq.n	800bb46 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800bb42:	f000 f8e3 	bl	800bd0c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800bb46:	bf00      	nop
 800bb48:	bd80      	pop	{r7, pc}
 800bb4a:	bf00      	nop
 800bb4c:	20000388 	.word	0x20000388
 800bb50:	40004400 	.word	0x40004400

0800bb54 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800bb54:	b580      	push	{r7, lr}
 800bb56:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800bb58:	4b11      	ldr	r3, [pc, #68]	@ (800bba0 <MX_USART3_UART_Init+0x4c>)
 800bb5a:	4a12      	ldr	r2, [pc, #72]	@ (800bba4 <MX_USART3_UART_Init+0x50>)
 800bb5c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800bb5e:	4b10      	ldr	r3, [pc, #64]	@ (800bba0 <MX_USART3_UART_Init+0x4c>)
 800bb60:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800bb64:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800bb66:	4b0e      	ldr	r3, [pc, #56]	@ (800bba0 <MX_USART3_UART_Init+0x4c>)
 800bb68:	2200      	movs	r2, #0
 800bb6a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800bb6c:	4b0c      	ldr	r3, [pc, #48]	@ (800bba0 <MX_USART3_UART_Init+0x4c>)
 800bb6e:	2200      	movs	r2, #0
 800bb70:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800bb72:	4b0b      	ldr	r3, [pc, #44]	@ (800bba0 <MX_USART3_UART_Init+0x4c>)
 800bb74:	2200      	movs	r2, #0
 800bb76:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800bb78:	4b09      	ldr	r3, [pc, #36]	@ (800bba0 <MX_USART3_UART_Init+0x4c>)
 800bb7a:	220c      	movs	r2, #12
 800bb7c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800bb7e:	4b08      	ldr	r3, [pc, #32]	@ (800bba0 <MX_USART3_UART_Init+0x4c>)
 800bb80:	2200      	movs	r2, #0
 800bb82:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800bb84:	4b06      	ldr	r3, [pc, #24]	@ (800bba0 <MX_USART3_UART_Init+0x4c>)
 800bb86:	2200      	movs	r2, #0
 800bb88:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800bb8a:	4805      	ldr	r0, [pc, #20]	@ (800bba0 <MX_USART3_UART_Init+0x4c>)
 800bb8c:	f003 fbe2 	bl	800f354 <HAL_UART_Init>
 800bb90:	4603      	mov	r3, r0
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	d001      	beq.n	800bb9a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800bb96:	f000 f8b9 	bl	800bd0c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800bb9a:	bf00      	nop
 800bb9c:	bd80      	pop	{r7, pc}
 800bb9e:	bf00      	nop
 800bba0:	200003d0 	.word	0x200003d0
 800bba4:	40004800 	.word	0x40004800

0800bba8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800bba8:	b580      	push	{r7, lr}
 800bbaa:	b08a      	sub	sp, #40	@ 0x28
 800bbac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bbae:	f107 0314 	add.w	r3, r7, #20
 800bbb2:	2200      	movs	r2, #0
 800bbb4:	601a      	str	r2, [r3, #0]
 800bbb6:	605a      	str	r2, [r3, #4]
 800bbb8:	609a      	str	r2, [r3, #8]
 800bbba:	60da      	str	r2, [r3, #12]
 800bbbc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800bbbe:	2300      	movs	r3, #0
 800bbc0:	613b      	str	r3, [r7, #16]
 800bbc2:	4b44      	ldr	r3, [pc, #272]	@ (800bcd4 <MX_GPIO_Init+0x12c>)
 800bbc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bbc6:	4a43      	ldr	r2, [pc, #268]	@ (800bcd4 <MX_GPIO_Init+0x12c>)
 800bbc8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bbcc:	6313      	str	r3, [r2, #48]	@ 0x30
 800bbce:	4b41      	ldr	r3, [pc, #260]	@ (800bcd4 <MX_GPIO_Init+0x12c>)
 800bbd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bbd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bbd6:	613b      	str	r3, [r7, #16]
 800bbd8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800bbda:	2300      	movs	r3, #0
 800bbdc:	60fb      	str	r3, [r7, #12]
 800bbde:	4b3d      	ldr	r3, [pc, #244]	@ (800bcd4 <MX_GPIO_Init+0x12c>)
 800bbe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bbe2:	4a3c      	ldr	r2, [pc, #240]	@ (800bcd4 <MX_GPIO_Init+0x12c>)
 800bbe4:	f043 0304 	orr.w	r3, r3, #4
 800bbe8:	6313      	str	r3, [r2, #48]	@ 0x30
 800bbea:	4b3a      	ldr	r3, [pc, #232]	@ (800bcd4 <MX_GPIO_Init+0x12c>)
 800bbec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bbee:	f003 0304 	and.w	r3, r3, #4
 800bbf2:	60fb      	str	r3, [r7, #12]
 800bbf4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800bbf6:	2300      	movs	r3, #0
 800bbf8:	60bb      	str	r3, [r7, #8]
 800bbfa:	4b36      	ldr	r3, [pc, #216]	@ (800bcd4 <MX_GPIO_Init+0x12c>)
 800bbfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bbfe:	4a35      	ldr	r2, [pc, #212]	@ (800bcd4 <MX_GPIO_Init+0x12c>)
 800bc00:	f043 0301 	orr.w	r3, r3, #1
 800bc04:	6313      	str	r3, [r2, #48]	@ 0x30
 800bc06:	4b33      	ldr	r3, [pc, #204]	@ (800bcd4 <MX_GPIO_Init+0x12c>)
 800bc08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc0a:	f003 0301 	and.w	r3, r3, #1
 800bc0e:	60bb      	str	r3, [r7, #8]
 800bc10:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800bc12:	2300      	movs	r3, #0
 800bc14:	607b      	str	r3, [r7, #4]
 800bc16:	4b2f      	ldr	r3, [pc, #188]	@ (800bcd4 <MX_GPIO_Init+0x12c>)
 800bc18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc1a:	4a2e      	ldr	r2, [pc, #184]	@ (800bcd4 <MX_GPIO_Init+0x12c>)
 800bc1c:	f043 0302 	orr.w	r3, r3, #2
 800bc20:	6313      	str	r3, [r2, #48]	@ 0x30
 800bc22:	4b2c      	ldr	r3, [pc, #176]	@ (800bcd4 <MX_GPIO_Init+0x12c>)
 800bc24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc26:	f003 0302 	and.w	r3, r3, #2
 800bc2a:	607b      	str	r3, [r7, #4]
 800bc2c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TOUCH_LED3_GPIO_Port, TOUCH_LED3_Pin, GPIO_PIN_RESET);
 800bc2e:	2200      	movs	r2, #0
 800bc30:	2102      	movs	r1, #2
 800bc32:	4829      	ldr	r0, [pc, #164]	@ (800bcd8 <MX_GPIO_Init+0x130>)
 800bc34:	f001 fbc0 	bl	800d3b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, TOUCH_LED2_Pin|TOUCH_LED1_Pin|GPIO_PIN_4, GPIO_PIN_RESET);
 800bc38:	2200      	movs	r2, #0
 800bc3a:	211c      	movs	r1, #28
 800bc3c:	4827      	ldr	r0, [pc, #156]	@ (800bcdc <MX_GPIO_Init+0x134>)
 800bc3e:	f001 fbbb 	bl	800d3b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_4, GPIO_PIN_RESET);
 800bc42:	2200      	movs	r2, #0
 800bc44:	2112      	movs	r1, #18
 800bc46:	4826      	ldr	r0, [pc, #152]	@ (800bce0 <MX_GPIO_Init+0x138>)
 800bc48:	f001 fbb6 	bl	800d3b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TOUCH_LED4_GPIO_Port, TOUCH_LED4_Pin, GPIO_PIN_RESET);
 800bc4c:	2200      	movs	r2, #0
 800bc4e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800bc52:	4824      	ldr	r0, [pc, #144]	@ (800bce4 <MX_GPIO_Init+0x13c>)
 800bc54:	f001 fbb0 	bl	800d3b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : TOUCH_LED3_Pin */
  GPIO_InitStruct.Pin = TOUCH_LED3_Pin;
 800bc58:	2302      	movs	r3, #2
 800bc5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800bc5c:	2301      	movs	r3, #1
 800bc5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bc60:	2300      	movs	r3, #0
 800bc62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bc64:	2300      	movs	r3, #0
 800bc66:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TOUCH_LED3_GPIO_Port, &GPIO_InitStruct);
 800bc68:	f107 0314 	add.w	r3, r7, #20
 800bc6c:	4619      	mov	r1, r3
 800bc6e:	481a      	ldr	r0, [pc, #104]	@ (800bcd8 <MX_GPIO_Init+0x130>)
 800bc70:	f001 f9f6 	bl	800d060 <HAL_GPIO_Init>

  /*Configure GPIO pins : TOUCH_LED2_Pin TOUCH_LED1_Pin PC4 */
  GPIO_InitStruct.Pin = TOUCH_LED2_Pin|TOUCH_LED1_Pin|GPIO_PIN_4;
 800bc74:	231c      	movs	r3, #28
 800bc76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800bc78:	2301      	movs	r3, #1
 800bc7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bc7c:	2300      	movs	r3, #0
 800bc7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bc80:	2300      	movs	r3, #0
 800bc82:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800bc84:	f107 0314 	add.w	r3, r7, #20
 800bc88:	4619      	mov	r1, r3
 800bc8a:	4814      	ldr	r0, [pc, #80]	@ (800bcdc <MX_GPIO_Init+0x134>)
 800bc8c:	f001 f9e8 	bl	800d060 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4;
 800bc90:	2312      	movs	r3, #18
 800bc92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800bc94:	2301      	movs	r3, #1
 800bc96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bc98:	2300      	movs	r3, #0
 800bc9a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bc9c:	2300      	movs	r3, #0
 800bc9e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bca0:	f107 0314 	add.w	r3, r7, #20
 800bca4:	4619      	mov	r1, r3
 800bca6:	480e      	ldr	r0, [pc, #56]	@ (800bce0 <MX_GPIO_Init+0x138>)
 800bca8:	f001 f9da 	bl	800d060 <HAL_GPIO_Init>

  /*Configure GPIO pin : TOUCH_LED4_Pin */
  GPIO_InitStruct.Pin = TOUCH_LED4_Pin;
 800bcac:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800bcb0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800bcb2:	2301      	movs	r3, #1
 800bcb4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bcb6:	2300      	movs	r3, #0
 800bcb8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bcba:	2300      	movs	r3, #0
 800bcbc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TOUCH_LED4_GPIO_Port, &GPIO_InitStruct);
 800bcbe:	f107 0314 	add.w	r3, r7, #20
 800bcc2:	4619      	mov	r1, r3
 800bcc4:	4807      	ldr	r0, [pc, #28]	@ (800bce4 <MX_GPIO_Init+0x13c>)
 800bcc6:	f001 f9cb 	bl	800d060 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800bcca:	bf00      	nop
 800bccc:	3728      	adds	r7, #40	@ 0x28
 800bcce:	46bd      	mov	sp, r7
 800bcd0:	bd80      	pop	{r7, pc}
 800bcd2:	bf00      	nop
 800bcd4:	40023800 	.word	0x40023800
 800bcd8:	40021c00 	.word	0x40021c00
 800bcdc:	40020800 	.word	0x40020800
 800bce0:	40020000 	.word	0x40020000
 800bce4:	40020400 	.word	0x40020400

0800bce8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800bce8:	b580      	push	{r7, lr}
 800bcea:	b082      	sub	sp, #8
 800bcec:	af00      	add	r7, sp, #0
 800bcee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	681b      	ldr	r3, [r3, #0]
 800bcf4:	4a04      	ldr	r2, [pc, #16]	@ (800bd08 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800bcf6:	4293      	cmp	r3, r2
 800bcf8:	d101      	bne.n	800bcfe <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800bcfa:	f000 fff9 	bl	800ccf0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800bcfe:	bf00      	nop
 800bd00:	3708      	adds	r7, #8
 800bd02:	46bd      	mov	sp, r7
 800bd04:	bd80      	pop	{r7, pc}
 800bd06:	bf00      	nop
 800bd08:	40010000 	.word	0x40010000

0800bd0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800bd0c:	b480      	push	{r7}
 800bd0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800bd10:	b672      	cpsid	i
}
 800bd12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800bd14:	bf00      	nop
 800bd16:	e7fd      	b.n	800bd14 <Error_Handler+0x8>

0800bd18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800bd18:	b480      	push	{r7}
 800bd1a:	b083      	sub	sp, #12
 800bd1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800bd1e:	2300      	movs	r3, #0
 800bd20:	607b      	str	r3, [r7, #4]
 800bd22:	4b10      	ldr	r3, [pc, #64]	@ (800bd64 <HAL_MspInit+0x4c>)
 800bd24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bd26:	4a0f      	ldr	r2, [pc, #60]	@ (800bd64 <HAL_MspInit+0x4c>)
 800bd28:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800bd2c:	6453      	str	r3, [r2, #68]	@ 0x44
 800bd2e:	4b0d      	ldr	r3, [pc, #52]	@ (800bd64 <HAL_MspInit+0x4c>)
 800bd30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bd32:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bd36:	607b      	str	r3, [r7, #4]
 800bd38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800bd3a:	2300      	movs	r3, #0
 800bd3c:	603b      	str	r3, [r7, #0]
 800bd3e:	4b09      	ldr	r3, [pc, #36]	@ (800bd64 <HAL_MspInit+0x4c>)
 800bd40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bd42:	4a08      	ldr	r2, [pc, #32]	@ (800bd64 <HAL_MspInit+0x4c>)
 800bd44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bd48:	6413      	str	r3, [r2, #64]	@ 0x40
 800bd4a:	4b06      	ldr	r3, [pc, #24]	@ (800bd64 <HAL_MspInit+0x4c>)
 800bd4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bd4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800bd52:	603b      	str	r3, [r7, #0]
 800bd54:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800bd56:	bf00      	nop
 800bd58:	370c      	adds	r7, #12
 800bd5a:	46bd      	mov	sp, r7
 800bd5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd60:	4770      	bx	lr
 800bd62:	bf00      	nop
 800bd64:	40023800 	.word	0x40023800

0800bd68 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800bd68:	b580      	push	{r7, lr}
 800bd6a:	b08c      	sub	sp, #48	@ 0x30
 800bd6c:	af00      	add	r7, sp, #0
 800bd6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bd70:	f107 031c 	add.w	r3, r7, #28
 800bd74:	2200      	movs	r2, #0
 800bd76:	601a      	str	r2, [r3, #0]
 800bd78:	605a      	str	r2, [r3, #4]
 800bd7a:	609a      	str	r2, [r3, #8]
 800bd7c:	60da      	str	r2, [r3, #12]
 800bd7e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	4a45      	ldr	r2, [pc, #276]	@ (800be9c <HAL_SPI_MspInit+0x134>)
 800bd86:	4293      	cmp	r3, r2
 800bd88:	d12c      	bne.n	800bde4 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800bd8a:	2300      	movs	r3, #0
 800bd8c:	61bb      	str	r3, [r7, #24]
 800bd8e:	4b44      	ldr	r3, [pc, #272]	@ (800bea0 <HAL_SPI_MspInit+0x138>)
 800bd90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bd92:	4a43      	ldr	r2, [pc, #268]	@ (800bea0 <HAL_SPI_MspInit+0x138>)
 800bd94:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800bd98:	6453      	str	r3, [r2, #68]	@ 0x44
 800bd9a:	4b41      	ldr	r3, [pc, #260]	@ (800bea0 <HAL_SPI_MspInit+0x138>)
 800bd9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bd9e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800bda2:	61bb      	str	r3, [r7, #24]
 800bda4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bda6:	2300      	movs	r3, #0
 800bda8:	617b      	str	r3, [r7, #20]
 800bdaa:	4b3d      	ldr	r3, [pc, #244]	@ (800bea0 <HAL_SPI_MspInit+0x138>)
 800bdac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bdae:	4a3c      	ldr	r2, [pc, #240]	@ (800bea0 <HAL_SPI_MspInit+0x138>)
 800bdb0:	f043 0301 	orr.w	r3, r3, #1
 800bdb4:	6313      	str	r3, [r2, #48]	@ 0x30
 800bdb6:	4b3a      	ldr	r3, [pc, #232]	@ (800bea0 <HAL_SPI_MspInit+0x138>)
 800bdb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bdba:	f003 0301 	and.w	r3, r3, #1
 800bdbe:	617b      	str	r3, [r7, #20]
 800bdc0:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800bdc2:	23a0      	movs	r3, #160	@ 0xa0
 800bdc4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bdc6:	2302      	movs	r3, #2
 800bdc8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bdca:	2300      	movs	r3, #0
 800bdcc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bdce:	2303      	movs	r3, #3
 800bdd0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800bdd2:	2305      	movs	r3, #5
 800bdd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bdd6:	f107 031c 	add.w	r3, r7, #28
 800bdda:	4619      	mov	r1, r3
 800bddc:	4831      	ldr	r0, [pc, #196]	@ (800bea4 <HAL_SPI_MspInit+0x13c>)
 800bdde:	f001 f93f 	bl	800d060 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 800bde2:	e057      	b.n	800be94 <HAL_SPI_MspInit+0x12c>
  else if(hspi->Instance==SPI2)
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	4a2f      	ldr	r2, [pc, #188]	@ (800bea8 <HAL_SPI_MspInit+0x140>)
 800bdea:	4293      	cmp	r3, r2
 800bdec:	d152      	bne.n	800be94 <HAL_SPI_MspInit+0x12c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800bdee:	2300      	movs	r3, #0
 800bdf0:	613b      	str	r3, [r7, #16]
 800bdf2:	4b2b      	ldr	r3, [pc, #172]	@ (800bea0 <HAL_SPI_MspInit+0x138>)
 800bdf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bdf6:	4a2a      	ldr	r2, [pc, #168]	@ (800bea0 <HAL_SPI_MspInit+0x138>)
 800bdf8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800bdfc:	6413      	str	r3, [r2, #64]	@ 0x40
 800bdfe:	4b28      	ldr	r3, [pc, #160]	@ (800bea0 <HAL_SPI_MspInit+0x138>)
 800be00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800be02:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800be06:	613b      	str	r3, [r7, #16]
 800be08:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800be0a:	2300      	movs	r3, #0
 800be0c:	60fb      	str	r3, [r7, #12]
 800be0e:	4b24      	ldr	r3, [pc, #144]	@ (800bea0 <HAL_SPI_MspInit+0x138>)
 800be10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800be12:	4a23      	ldr	r2, [pc, #140]	@ (800bea0 <HAL_SPI_MspInit+0x138>)
 800be14:	f043 0304 	orr.w	r3, r3, #4
 800be18:	6313      	str	r3, [r2, #48]	@ 0x30
 800be1a:	4b21      	ldr	r3, [pc, #132]	@ (800bea0 <HAL_SPI_MspInit+0x138>)
 800be1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800be1e:	f003 0304 	and.w	r3, r3, #4
 800be22:	60fb      	str	r3, [r7, #12]
 800be24:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800be26:	2300      	movs	r3, #0
 800be28:	60bb      	str	r3, [r7, #8]
 800be2a:	4b1d      	ldr	r3, [pc, #116]	@ (800bea0 <HAL_SPI_MspInit+0x138>)
 800be2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800be2e:	4a1c      	ldr	r2, [pc, #112]	@ (800bea0 <HAL_SPI_MspInit+0x138>)
 800be30:	f043 0302 	orr.w	r3, r3, #2
 800be34:	6313      	str	r3, [r2, #48]	@ 0x30
 800be36:	4b1a      	ldr	r3, [pc, #104]	@ (800bea0 <HAL_SPI_MspInit+0x138>)
 800be38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800be3a:	f003 0302 	and.w	r3, r3, #2
 800be3e:	60bb      	str	r3, [r7, #8]
 800be40:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800be42:	2302      	movs	r3, #2
 800be44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800be46:	2302      	movs	r3, #2
 800be48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800be4a:	2300      	movs	r3, #0
 800be4c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800be4e:	2303      	movs	r3, #3
 800be50:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 800be52:	2307      	movs	r3, #7
 800be54:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800be56:	f107 031c 	add.w	r3, r7, #28
 800be5a:	4619      	mov	r1, r3
 800be5c:	4813      	ldr	r0, [pc, #76]	@ (800beac <HAL_SPI_MspInit+0x144>)
 800be5e:	f001 f8ff 	bl	800d060 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800be62:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800be66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800be68:	2302      	movs	r3, #2
 800be6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800be6c:	2300      	movs	r3, #0
 800be6e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800be70:	2303      	movs	r3, #3
 800be72:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800be74:	2305      	movs	r3, #5
 800be76:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800be78:	f107 031c 	add.w	r3, r7, #28
 800be7c:	4619      	mov	r1, r3
 800be7e:	480c      	ldr	r0, [pc, #48]	@ (800beb0 <HAL_SPI_MspInit+0x148>)
 800be80:	f001 f8ee 	bl	800d060 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 800be84:	2200      	movs	r2, #0
 800be86:	2105      	movs	r1, #5
 800be88:	2024      	movs	r0, #36	@ 0x24
 800be8a:	f001 f82d 	bl	800cee8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800be8e:	2024      	movs	r0, #36	@ 0x24
 800be90:	f001 f846 	bl	800cf20 <HAL_NVIC_EnableIRQ>
}
 800be94:	bf00      	nop
 800be96:	3730      	adds	r7, #48	@ 0x30
 800be98:	46bd      	mov	sp, r7
 800be9a:	bd80      	pop	{r7, pc}
 800be9c:	40013000 	.word	0x40013000
 800bea0:	40023800 	.word	0x40023800
 800bea4:	40020000 	.word	0x40020000
 800bea8:	40003800 	.word	0x40003800
 800beac:	40020800 	.word	0x40020800
 800beb0:	40020400 	.word	0x40020400

0800beb4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800beb4:	b580      	push	{r7, lr}
 800beb6:	b08c      	sub	sp, #48	@ 0x30
 800beb8:	af00      	add	r7, sp, #0
 800beba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bebc:	f107 031c 	add.w	r3, r7, #28
 800bec0:	2200      	movs	r2, #0
 800bec2:	601a      	str	r2, [r3, #0]
 800bec4:	605a      	str	r2, [r3, #4]
 800bec6:	609a      	str	r2, [r3, #8]
 800bec8:	60da      	str	r2, [r3, #12]
 800beca:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	4a45      	ldr	r2, [pc, #276]	@ (800bfe8 <HAL_UART_MspInit+0x134>)
 800bed2:	4293      	cmp	r3, r2
 800bed4:	d12c      	bne.n	800bf30 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800bed6:	2300      	movs	r3, #0
 800bed8:	61bb      	str	r3, [r7, #24]
 800beda:	4b44      	ldr	r3, [pc, #272]	@ (800bfec <HAL_UART_MspInit+0x138>)
 800bedc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bede:	4a43      	ldr	r2, [pc, #268]	@ (800bfec <HAL_UART_MspInit+0x138>)
 800bee0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bee4:	6413      	str	r3, [r2, #64]	@ 0x40
 800bee6:	4b41      	ldr	r3, [pc, #260]	@ (800bfec <HAL_UART_MspInit+0x138>)
 800bee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800beea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800beee:	61bb      	str	r3, [r7, #24]
 800bef0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bef2:	2300      	movs	r3, #0
 800bef4:	617b      	str	r3, [r7, #20]
 800bef6:	4b3d      	ldr	r3, [pc, #244]	@ (800bfec <HAL_UART_MspInit+0x138>)
 800bef8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800befa:	4a3c      	ldr	r2, [pc, #240]	@ (800bfec <HAL_UART_MspInit+0x138>)
 800befc:	f043 0301 	orr.w	r3, r3, #1
 800bf00:	6313      	str	r3, [r2, #48]	@ 0x30
 800bf02:	4b3a      	ldr	r3, [pc, #232]	@ (800bfec <HAL_UART_MspInit+0x138>)
 800bf04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf06:	f003 0301 	and.w	r3, r3, #1
 800bf0a:	617b      	str	r3, [r7, #20]
 800bf0c:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800bf0e:	230c      	movs	r3, #12
 800bf10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bf12:	2302      	movs	r3, #2
 800bf14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bf16:	2300      	movs	r3, #0
 800bf18:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bf1a:	2303      	movs	r3, #3
 800bf1c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800bf1e:	2307      	movs	r3, #7
 800bf20:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bf22:	f107 031c 	add.w	r3, r7, #28
 800bf26:	4619      	mov	r1, r3
 800bf28:	4831      	ldr	r0, [pc, #196]	@ (800bff0 <HAL_UART_MspInit+0x13c>)
 800bf2a:	f001 f899 	bl	800d060 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 800bf2e:	e057      	b.n	800bfe0 <HAL_UART_MspInit+0x12c>
  else if(huart->Instance==USART3)
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	4a2f      	ldr	r2, [pc, #188]	@ (800bff4 <HAL_UART_MspInit+0x140>)
 800bf36:	4293      	cmp	r3, r2
 800bf38:	d152      	bne.n	800bfe0 <HAL_UART_MspInit+0x12c>
    __HAL_RCC_USART3_CLK_ENABLE();
 800bf3a:	2300      	movs	r3, #0
 800bf3c:	613b      	str	r3, [r7, #16]
 800bf3e:	4b2b      	ldr	r3, [pc, #172]	@ (800bfec <HAL_UART_MspInit+0x138>)
 800bf40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bf42:	4a2a      	ldr	r2, [pc, #168]	@ (800bfec <HAL_UART_MspInit+0x138>)
 800bf44:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800bf48:	6413      	str	r3, [r2, #64]	@ 0x40
 800bf4a:	4b28      	ldr	r3, [pc, #160]	@ (800bfec <HAL_UART_MspInit+0x138>)
 800bf4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bf4e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800bf52:	613b      	str	r3, [r7, #16]
 800bf54:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800bf56:	2300      	movs	r3, #0
 800bf58:	60fb      	str	r3, [r7, #12]
 800bf5a:	4b24      	ldr	r3, [pc, #144]	@ (800bfec <HAL_UART_MspInit+0x138>)
 800bf5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf5e:	4a23      	ldr	r2, [pc, #140]	@ (800bfec <HAL_UART_MspInit+0x138>)
 800bf60:	f043 0304 	orr.w	r3, r3, #4
 800bf64:	6313      	str	r3, [r2, #48]	@ 0x30
 800bf66:	4b21      	ldr	r3, [pc, #132]	@ (800bfec <HAL_UART_MspInit+0x138>)
 800bf68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf6a:	f003 0304 	and.w	r3, r3, #4
 800bf6e:	60fb      	str	r3, [r7, #12]
 800bf70:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800bf72:	2300      	movs	r3, #0
 800bf74:	60bb      	str	r3, [r7, #8]
 800bf76:	4b1d      	ldr	r3, [pc, #116]	@ (800bfec <HAL_UART_MspInit+0x138>)
 800bf78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf7a:	4a1c      	ldr	r2, [pc, #112]	@ (800bfec <HAL_UART_MspInit+0x138>)
 800bf7c:	f043 0302 	orr.w	r3, r3, #2
 800bf80:	6313      	str	r3, [r2, #48]	@ 0x30
 800bf82:	4b1a      	ldr	r3, [pc, #104]	@ (800bfec <HAL_UART_MspInit+0x138>)
 800bf84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf86:	f003 0302 	and.w	r3, r3, #2
 800bf8a:	60bb      	str	r3, [r7, #8]
 800bf8c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800bf8e:	2320      	movs	r3, #32
 800bf90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bf92:	2302      	movs	r3, #2
 800bf94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bf96:	2300      	movs	r3, #0
 800bf98:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bf9a:	2303      	movs	r3, #3
 800bf9c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800bf9e:	2307      	movs	r3, #7
 800bfa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800bfa2:	f107 031c 	add.w	r3, r7, #28
 800bfa6:	4619      	mov	r1, r3
 800bfa8:	4813      	ldr	r0, [pc, #76]	@ (800bff8 <HAL_UART_MspInit+0x144>)
 800bfaa:	f001 f859 	bl	800d060 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800bfae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bfb2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bfb4:	2302      	movs	r3, #2
 800bfb6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bfb8:	2300      	movs	r3, #0
 800bfba:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bfbc:	2303      	movs	r3, #3
 800bfbe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800bfc0:	2307      	movs	r3, #7
 800bfc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800bfc4:	f107 031c 	add.w	r3, r7, #28
 800bfc8:	4619      	mov	r1, r3
 800bfca:	480c      	ldr	r0, [pc, #48]	@ (800bffc <HAL_UART_MspInit+0x148>)
 800bfcc:	f001 f848 	bl	800d060 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 6, 0);
 800bfd0:	2200      	movs	r2, #0
 800bfd2:	2106      	movs	r1, #6
 800bfd4:	2027      	movs	r0, #39	@ 0x27
 800bfd6:	f000 ff87 	bl	800cee8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800bfda:	2027      	movs	r0, #39	@ 0x27
 800bfdc:	f000 ffa0 	bl	800cf20 <HAL_NVIC_EnableIRQ>
}
 800bfe0:	bf00      	nop
 800bfe2:	3730      	adds	r7, #48	@ 0x30
 800bfe4:	46bd      	mov	sp, r7
 800bfe6:	bd80      	pop	{r7, pc}
 800bfe8:	40004400 	.word	0x40004400
 800bfec:	40023800 	.word	0x40023800
 800bff0:	40020000 	.word	0x40020000
 800bff4:	40004800 	.word	0x40004800
 800bff8:	40020800 	.word	0x40020800
 800bffc:	40020400 	.word	0x40020400

0800c000 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800c000:	b580      	push	{r7, lr}
 800c002:	b08c      	sub	sp, #48	@ 0x30
 800c004:	af00      	add	r7, sp, #0
 800c006:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 800c008:	2300      	movs	r3, #0
 800c00a:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 800c00c:	2300      	movs	r3, #0
 800c00e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800c010:	2300      	movs	r3, #0
 800c012:	60bb      	str	r3, [r7, #8]
 800c014:	4b2f      	ldr	r3, [pc, #188]	@ (800c0d4 <HAL_InitTick+0xd4>)
 800c016:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c018:	4a2e      	ldr	r2, [pc, #184]	@ (800c0d4 <HAL_InitTick+0xd4>)
 800c01a:	f043 0301 	orr.w	r3, r3, #1
 800c01e:	6453      	str	r3, [r2, #68]	@ 0x44
 800c020:	4b2c      	ldr	r3, [pc, #176]	@ (800c0d4 <HAL_InitTick+0xd4>)
 800c022:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c024:	f003 0301 	and.w	r3, r3, #1
 800c028:	60bb      	str	r3, [r7, #8]
 800c02a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800c02c:	f107 020c 	add.w	r2, r7, #12
 800c030:	f107 0310 	add.w	r3, r7, #16
 800c034:	4611      	mov	r1, r2
 800c036:	4618      	mov	r0, r3
 800c038:	f001 fb5c 	bl	800d6f4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 800c03c:	f001 fb46 	bl	800d6cc <HAL_RCC_GetPCLK2Freq>
 800c040:	4603      	mov	r3, r0
 800c042:	005b      	lsls	r3, r3, #1
 800c044:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800c046:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c048:	4a23      	ldr	r2, [pc, #140]	@ (800c0d8 <HAL_InitTick+0xd8>)
 800c04a:	fba2 2303 	umull	r2, r3, r2, r3
 800c04e:	0c9b      	lsrs	r3, r3, #18
 800c050:	3b01      	subs	r3, #1
 800c052:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800c054:	4b21      	ldr	r3, [pc, #132]	@ (800c0dc <HAL_InitTick+0xdc>)
 800c056:	4a22      	ldr	r2, [pc, #136]	@ (800c0e0 <HAL_InitTick+0xe0>)
 800c058:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800c05a:	4b20      	ldr	r3, [pc, #128]	@ (800c0dc <HAL_InitTick+0xdc>)
 800c05c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800c060:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800c062:	4a1e      	ldr	r2, [pc, #120]	@ (800c0dc <HAL_InitTick+0xdc>)
 800c064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c066:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800c068:	4b1c      	ldr	r3, [pc, #112]	@ (800c0dc <HAL_InitTick+0xdc>)
 800c06a:	2200      	movs	r2, #0
 800c06c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c06e:	4b1b      	ldr	r3, [pc, #108]	@ (800c0dc <HAL_InitTick+0xdc>)
 800c070:	2200      	movs	r2, #0
 800c072:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800c074:	4b19      	ldr	r3, [pc, #100]	@ (800c0dc <HAL_InitTick+0xdc>)
 800c076:	2200      	movs	r2, #0
 800c078:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 800c07a:	4818      	ldr	r0, [pc, #96]	@ (800c0dc <HAL_InitTick+0xdc>)
 800c07c:	f002 fecf 	bl	800ee1e <HAL_TIM_Base_Init>
 800c080:	4603      	mov	r3, r0
 800c082:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800c086:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	d11b      	bne.n	800c0c6 <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 800c08e:	4813      	ldr	r0, [pc, #76]	@ (800c0dc <HAL_InitTick+0xdc>)
 800c090:	f002 ff1e 	bl	800eed0 <HAL_TIM_Base_Start_IT>
 800c094:	4603      	mov	r3, r0
 800c096:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 800c09a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	d111      	bne.n	800c0c6 <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800c0a2:	2019      	movs	r0, #25
 800c0a4:	f000 ff3c 	bl	800cf20 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	2b0f      	cmp	r3, #15
 800c0ac:	d808      	bhi.n	800c0c0 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 800c0ae:	2200      	movs	r2, #0
 800c0b0:	6879      	ldr	r1, [r7, #4]
 800c0b2:	2019      	movs	r0, #25
 800c0b4:	f000 ff18 	bl	800cee8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800c0b8:	4a0a      	ldr	r2, [pc, #40]	@ (800c0e4 <HAL_InitTick+0xe4>)
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	6013      	str	r3, [r2, #0]
 800c0be:	e002      	b.n	800c0c6 <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 800c0c0:	2301      	movs	r3, #1
 800c0c2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800c0c6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800c0ca:	4618      	mov	r0, r3
 800c0cc:	3730      	adds	r7, #48	@ 0x30
 800c0ce:	46bd      	mov	sp, r7
 800c0d0:	bd80      	pop	{r7, pc}
 800c0d2:	bf00      	nop
 800c0d4:	40023800 	.word	0x40023800
 800c0d8:	431bde83 	.word	0x431bde83
 800c0dc:	20000418 	.word	0x20000418
 800c0e0:	40010000 	.word	0x40010000
 800c0e4:	20000018 	.word	0x20000018

0800c0e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800c0e8:	b480      	push	{r7}
 800c0ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800c0ec:	bf00      	nop
 800c0ee:	e7fd      	b.n	800c0ec <NMI_Handler+0x4>

0800c0f0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800c0f0:	b480      	push	{r7}
 800c0f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800c0f4:	bf00      	nop
 800c0f6:	e7fd      	b.n	800c0f4 <HardFault_Handler+0x4>

0800c0f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800c0f8:	b480      	push	{r7}
 800c0fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800c0fc:	bf00      	nop
 800c0fe:	e7fd      	b.n	800c0fc <MemManage_Handler+0x4>

0800c100 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800c100:	b480      	push	{r7}
 800c102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800c104:	bf00      	nop
 800c106:	e7fd      	b.n	800c104 <BusFault_Handler+0x4>

0800c108 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800c108:	b480      	push	{r7}
 800c10a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800c10c:	bf00      	nop
 800c10e:	e7fd      	b.n	800c10c <UsageFault_Handler+0x4>

0800c110 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800c110:	b480      	push	{r7}
 800c112:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800c114:	bf00      	nop
 800c116:	46bd      	mov	sp, r7
 800c118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c11c:	4770      	bx	lr
	...

0800c120 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800c120:	b580      	push	{r7, lr}
 800c122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800c124:	4802      	ldr	r0, [pc, #8]	@ (800c130 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800c126:	f002 ff43 	bl	800efb0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800c12a:	bf00      	nop
 800c12c:	bd80      	pop	{r7, pc}
 800c12e:	bf00      	nop
 800c130:	20000418 	.word	0x20000418

0800c134 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 800c134:	b580      	push	{r7, lr}
 800c136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 800c138:	4802      	ldr	r0, [pc, #8]	@ (800c144 <SPI2_IRQHandler+0x10>)
 800c13a:	f002 fa49 	bl	800e5d0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800c13e:	bf00      	nop
 800c140:	bd80      	pop	{r7, pc}
 800c142:	bf00      	nop
 800c144:	20000330 	.word	0x20000330

0800c148 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800c148:	b580      	push	{r7, lr}
 800c14a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800c14c:	4802      	ldr	r0, [pc, #8]	@ (800c158 <USART3_IRQHandler+0x10>)
 800c14e:	f003 fa01 	bl	800f554 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800c152:	bf00      	nop
 800c154:	bd80      	pop	{r7, pc}
 800c156:	bf00      	nop
 800c158:	200003d0 	.word	0x200003d0

0800c15c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800c15c:	b480      	push	{r7}
 800c15e:	af00      	add	r7, sp, #0
  return 1;
 800c160:	2301      	movs	r3, #1
}
 800c162:	4618      	mov	r0, r3
 800c164:	46bd      	mov	sp, r7
 800c166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c16a:	4770      	bx	lr

0800c16c <_kill>:

int _kill(int pid, int sig)
{
 800c16c:	b580      	push	{r7, lr}
 800c16e:	b082      	sub	sp, #8
 800c170:	af00      	add	r7, sp, #0
 800c172:	6078      	str	r0, [r7, #4]
 800c174:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800c176:	f007 ff43 	bl	8014000 <__errno>
 800c17a:	4603      	mov	r3, r0
 800c17c:	2216      	movs	r2, #22
 800c17e:	601a      	str	r2, [r3, #0]
  return -1;
 800c180:	f04f 33ff 	mov.w	r3, #4294967295
}
 800c184:	4618      	mov	r0, r3
 800c186:	3708      	adds	r7, #8
 800c188:	46bd      	mov	sp, r7
 800c18a:	bd80      	pop	{r7, pc}

0800c18c <_exit>:

void _exit (int status)
{
 800c18c:	b580      	push	{r7, lr}
 800c18e:	b082      	sub	sp, #8
 800c190:	af00      	add	r7, sp, #0
 800c192:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800c194:	f04f 31ff 	mov.w	r1, #4294967295
 800c198:	6878      	ldr	r0, [r7, #4]
 800c19a:	f7ff ffe7 	bl	800c16c <_kill>
  while (1) {}    /* Make sure we hang here */
 800c19e:	bf00      	nop
 800c1a0:	e7fd      	b.n	800c19e <_exit+0x12>

0800c1a2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800c1a2:	b580      	push	{r7, lr}
 800c1a4:	b086      	sub	sp, #24
 800c1a6:	af00      	add	r7, sp, #0
 800c1a8:	60f8      	str	r0, [r7, #12]
 800c1aa:	60b9      	str	r1, [r7, #8]
 800c1ac:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800c1ae:	2300      	movs	r3, #0
 800c1b0:	617b      	str	r3, [r7, #20]
 800c1b2:	e00a      	b.n	800c1ca <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800c1b4:	f3af 8000 	nop.w
 800c1b8:	4601      	mov	r1, r0
 800c1ba:	68bb      	ldr	r3, [r7, #8]
 800c1bc:	1c5a      	adds	r2, r3, #1
 800c1be:	60ba      	str	r2, [r7, #8]
 800c1c0:	b2ca      	uxtb	r2, r1
 800c1c2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800c1c4:	697b      	ldr	r3, [r7, #20]
 800c1c6:	3301      	adds	r3, #1
 800c1c8:	617b      	str	r3, [r7, #20]
 800c1ca:	697a      	ldr	r2, [r7, #20]
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	429a      	cmp	r2, r3
 800c1d0:	dbf0      	blt.n	800c1b4 <_read+0x12>
  }

  return len;
 800c1d2:	687b      	ldr	r3, [r7, #4]
}
 800c1d4:	4618      	mov	r0, r3
 800c1d6:	3718      	adds	r7, #24
 800c1d8:	46bd      	mov	sp, r7
 800c1da:	bd80      	pop	{r7, pc}

0800c1dc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800c1dc:	b580      	push	{r7, lr}
 800c1de:	b086      	sub	sp, #24
 800c1e0:	af00      	add	r7, sp, #0
 800c1e2:	60f8      	str	r0, [r7, #12]
 800c1e4:	60b9      	str	r1, [r7, #8]
 800c1e6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800c1e8:	2300      	movs	r3, #0
 800c1ea:	617b      	str	r3, [r7, #20]
 800c1ec:	e009      	b.n	800c202 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800c1ee:	68bb      	ldr	r3, [r7, #8]
 800c1f0:	1c5a      	adds	r2, r3, #1
 800c1f2:	60ba      	str	r2, [r7, #8]
 800c1f4:	781b      	ldrb	r3, [r3, #0]
 800c1f6:	4618      	mov	r0, r3
 800c1f8:	f7ff fb7c 	bl	800b8f4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800c1fc:	697b      	ldr	r3, [r7, #20]
 800c1fe:	3301      	adds	r3, #1
 800c200:	617b      	str	r3, [r7, #20]
 800c202:	697a      	ldr	r2, [r7, #20]
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	429a      	cmp	r2, r3
 800c208:	dbf1      	blt.n	800c1ee <_write+0x12>
  }
  return len;
 800c20a:	687b      	ldr	r3, [r7, #4]
}
 800c20c:	4618      	mov	r0, r3
 800c20e:	3718      	adds	r7, #24
 800c210:	46bd      	mov	sp, r7
 800c212:	bd80      	pop	{r7, pc}

0800c214 <_close>:

int _close(int file)
{
 800c214:	b480      	push	{r7}
 800c216:	b083      	sub	sp, #12
 800c218:	af00      	add	r7, sp, #0
 800c21a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800c21c:	f04f 33ff 	mov.w	r3, #4294967295
}
 800c220:	4618      	mov	r0, r3
 800c222:	370c      	adds	r7, #12
 800c224:	46bd      	mov	sp, r7
 800c226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c22a:	4770      	bx	lr

0800c22c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800c22c:	b480      	push	{r7}
 800c22e:	b083      	sub	sp, #12
 800c230:	af00      	add	r7, sp, #0
 800c232:	6078      	str	r0, [r7, #4]
 800c234:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800c236:	683b      	ldr	r3, [r7, #0]
 800c238:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800c23c:	605a      	str	r2, [r3, #4]
  return 0;
 800c23e:	2300      	movs	r3, #0
}
 800c240:	4618      	mov	r0, r3
 800c242:	370c      	adds	r7, #12
 800c244:	46bd      	mov	sp, r7
 800c246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c24a:	4770      	bx	lr

0800c24c <_isatty>:

int _isatty(int file)
{
 800c24c:	b480      	push	{r7}
 800c24e:	b083      	sub	sp, #12
 800c250:	af00      	add	r7, sp, #0
 800c252:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800c254:	2301      	movs	r3, #1
}
 800c256:	4618      	mov	r0, r3
 800c258:	370c      	adds	r7, #12
 800c25a:	46bd      	mov	sp, r7
 800c25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c260:	4770      	bx	lr

0800c262 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800c262:	b480      	push	{r7}
 800c264:	b085      	sub	sp, #20
 800c266:	af00      	add	r7, sp, #0
 800c268:	60f8      	str	r0, [r7, #12]
 800c26a:	60b9      	str	r1, [r7, #8]
 800c26c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800c26e:	2300      	movs	r3, #0
}
 800c270:	4618      	mov	r0, r3
 800c272:	3714      	adds	r7, #20
 800c274:	46bd      	mov	sp, r7
 800c276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c27a:	4770      	bx	lr

0800c27c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800c27c:	b480      	push	{r7}
 800c27e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800c280:	4b07      	ldr	r3, [pc, #28]	@ (800c2a0 <SystemInit+0x24>)
 800c282:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c286:	4a06      	ldr	r2, [pc, #24]	@ (800c2a0 <SystemInit+0x24>)
 800c288:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800c28c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 800c290:	4b03      	ldr	r3, [pc, #12]	@ (800c2a0 <SystemInit+0x24>)
 800c292:	4a04      	ldr	r2, [pc, #16]	@ (800c2a4 <SystemInit+0x28>)
 800c294:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 800c296:	bf00      	nop
 800c298:	46bd      	mov	sp, r7
 800c29a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c29e:	4770      	bx	lr
 800c2a0:	e000ed00 	.word	0xe000ed00
 800c2a4:	08008000 	.word	0x08008000

0800c2a8 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800c2a8:	b480      	push	{r7}
 800c2aa:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800c2ac:	f3bf 8f4f 	dsb	sy
}
 800c2b0:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800c2b2:	4b06      	ldr	r3, [pc, #24]	@ (800c2cc <__NVIC_SystemReset+0x24>)
 800c2b4:	68db      	ldr	r3, [r3, #12]
 800c2b6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800c2ba:	4904      	ldr	r1, [pc, #16]	@ (800c2cc <__NVIC_SystemReset+0x24>)
 800c2bc:	4b04      	ldr	r3, [pc, #16]	@ (800c2d0 <__NVIC_SystemReset+0x28>)
 800c2be:	4313      	orrs	r3, r2
 800c2c0:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800c2c2:	f3bf 8f4f 	dsb	sy
}
 800c2c6:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800c2c8:	bf00      	nop
 800c2ca:	e7fd      	b.n	800c2c8 <__NVIC_SystemReset+0x20>
 800c2cc:	e000ed00 	.word	0xe000ed00
 800c2d0:	05fa0004 	.word	0x05fa0004

0800c2d4 <setup_freeRTOS>:
static uint8_t uartRxByte;

uint8_t spiRxBuffer[2];

void setup_freeRTOS(void)
{
 800c2d4:	b580      	push	{r7, lr}
 800c2d6:	b086      	sub	sp, #24
 800c2d8:	af02      	add	r7, sp, #8
	spiQueue = xQueueCreate(10, sizeof(spiRxBuffer));
 800c2da:	2200      	movs	r2, #0
 800c2dc:	2102      	movs	r1, #2
 800c2de:	200a      	movs	r0, #10
 800c2e0:	f004 f9c2 	bl	8010668 <xQueueGenericCreate>
 800c2e4:	4603      	mov	r3, r0
 800c2e6:	4a2f      	ldr	r2, [pc, #188]	@ (800c3a4 <setup_freeRTOS+0xd0>)
 800c2e8:	6013      	str	r3, [r2, #0]
	configASSERT(spiQueue != NULL);
 800c2ea:	4b2e      	ldr	r3, [pc, #184]	@ (800c3a4 <setup_freeRTOS+0xd0>)
 800c2ec:	681b      	ldr	r3, [r3, #0]
 800c2ee:	2b00      	cmp	r3, #0
 800c2f0:	d10b      	bne.n	800c30a <setup_freeRTOS+0x36>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 800c2f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2f6:	f383 8811 	msr	BASEPRI, r3
 800c2fa:	f3bf 8f6f 	isb	sy
 800c2fe:	f3bf 8f4f 	dsb	sy
 800c302:	60fb      	str	r3, [r7, #12]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 800c304:	bf00      	nop
 800c306:	bf00      	nop
 800c308:	e7fd      	b.n	800c306 <setup_freeRTOS+0x32>

	HAL_SPI_Receive_IT(&hspi2, spiRxBuffer, sizeof(spiRxBuffer));
 800c30a:	2202      	movs	r2, #2
 800c30c:	4926      	ldr	r1, [pc, #152]	@ (800c3a8 <setup_freeRTOS+0xd4>)
 800c30e:	4827      	ldr	r0, [pc, #156]	@ (800c3ac <setup_freeRTOS+0xd8>)
 800c310:	f002 f838 	bl	800e384 <HAL_SPI_Receive_IT>
	HAL_UART_Receive_IT(&huart3, &uartRxByte, 1);
 800c314:	2201      	movs	r2, #1
 800c316:	4926      	ldr	r1, [pc, #152]	@ (800c3b0 <setup_freeRTOS+0xdc>)
 800c318:	4826      	ldr	r0, [pc, #152]	@ (800c3b4 <setup_freeRTOS+0xe0>)
 800c31a:	f003 f8f6 	bl	800f50a <HAL_UART_Receive_IT>


	status = xTaskCreate(SPI_handler, "SPIHandler", 512, NULL, 5, NULL);
 800c31e:	2300      	movs	r3, #0
 800c320:	9301      	str	r3, [sp, #4]
 800c322:	2305      	movs	r3, #5
 800c324:	9300      	str	r3, [sp, #0]
 800c326:	2300      	movs	r3, #0
 800c328:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c32c:	4922      	ldr	r1, [pc, #136]	@ (800c3b8 <setup_freeRTOS+0xe4>)
 800c32e:	4823      	ldr	r0, [pc, #140]	@ (800c3bc <setup_freeRTOS+0xe8>)
 800c330:	f004 fe20 	bl	8010f74 <xTaskCreate>
 800c334:	4603      	mov	r3, r0
 800c336:	4a22      	ldr	r2, [pc, #136]	@ (800c3c0 <setup_freeRTOS+0xec>)
 800c338:	6013      	str	r3, [r2, #0]
	configASSERT(status == pdPASS);
 800c33a:	4b21      	ldr	r3, [pc, #132]	@ (800c3c0 <setup_freeRTOS+0xec>)
 800c33c:	681b      	ldr	r3, [r3, #0]
 800c33e:	2b01      	cmp	r3, #1
 800c340:	d00b      	beq.n	800c35a <setup_freeRTOS+0x86>
        __asm volatile
 800c342:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c346:	f383 8811 	msr	BASEPRI, r3
 800c34a:	f3bf 8f6f 	isb	sy
 800c34e:	f3bf 8f4f 	dsb	sy
 800c352:	60bb      	str	r3, [r7, #8]
    }
 800c354:	bf00      	nop
 800c356:	bf00      	nop
 800c358:	e7fd      	b.n	800c356 <setup_freeRTOS+0x82>

	status = xTaskCreate(UART_handler, "UARTHandler", 1024, NULL, 4, NULL);
 800c35a:	2300      	movs	r3, #0
 800c35c:	9301      	str	r3, [sp, #4]
 800c35e:	2304      	movs	r3, #4
 800c360:	9300      	str	r3, [sp, #0]
 800c362:	2300      	movs	r3, #0
 800c364:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800c368:	4916      	ldr	r1, [pc, #88]	@ (800c3c4 <setup_freeRTOS+0xf0>)
 800c36a:	4817      	ldr	r0, [pc, #92]	@ (800c3c8 <setup_freeRTOS+0xf4>)
 800c36c:	f004 fe02 	bl	8010f74 <xTaskCreate>
 800c370:	4603      	mov	r3, r0
 800c372:	4a13      	ldr	r2, [pc, #76]	@ (800c3c0 <setup_freeRTOS+0xec>)
 800c374:	6013      	str	r3, [r2, #0]
	configASSERT(status == pdPASS);
 800c376:	4b12      	ldr	r3, [pc, #72]	@ (800c3c0 <setup_freeRTOS+0xec>)
 800c378:	681b      	ldr	r3, [r3, #0]
 800c37a:	2b01      	cmp	r3, #1
 800c37c:	d00b      	beq.n	800c396 <setup_freeRTOS+0xc2>
        __asm volatile
 800c37e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c382:	f383 8811 	msr	BASEPRI, r3
 800c386:	f3bf 8f6f 	isb	sy
 800c38a:	f3bf 8f4f 	dsb	sy
 800c38e:	607b      	str	r3, [r7, #4]
    }
 800c390:	bf00      	nop
 800c392:	bf00      	nop
 800c394:	e7fd      	b.n	800c392 <setup_freeRTOS+0xbe>

	vTaskStartScheduler();
 800c396:	f004 ff69 	bl	801126c <vTaskStartScheduler>
}
 800c39a:	bf00      	nop
 800c39c:	3710      	adds	r7, #16
 800c39e:	46bd      	mov	sp, r7
 800c3a0:	bd80      	pop	{r7, pc}
 800c3a2:	bf00      	nop
 800c3a4:	20000460 	.word	0x20000460
 800c3a8:	20000570 	.word	0x20000570
 800c3ac:	20000330 	.word	0x20000330
 800c3b0:	2000056c 	.word	0x2000056c
 800c3b4:	200003d0 	.word	0x200003d0
 800c3b8:	08016708 	.word	0x08016708
 800c3bc:	0800c3cd 	.word	0x0800c3cd
 800c3c0:	20000464 	.word	0x20000464
 800c3c4:	08016714 	.word	0x08016714
 800c3c8:	0800c751 	.word	0x0800c751

0800c3cc <SPI_handler>:

void SPI_handler(void *param)
{
 800c3cc:	b580      	push	{r7, lr}
 800c3ce:	b098      	sub	sp, #96	@ 0x60
 800c3d0:	af02      	add	r7, sp, #8
 800c3d2:	6078      	str	r0, [r7, #4]
    uint8_t localSpiRxBuffer[3] = {0};
 800c3d4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800c3d8:	2100      	movs	r1, #0
 800c3da:	460a      	mov	r2, r1
 800c3dc:	801a      	strh	r2, [r3, #0]
 800c3de:	460a      	mov	r2, r1
 800c3e0:	709a      	strb	r2, [r3, #2]
    GPIO_PinState state;
    char displayMsg[32];
    int deviceNo;

    while (1) {
        if (xQueueReceive(spiQueue, localSpiRxBuffer, portMAX_DELAY) == pdTRUE)
 800c3e2:	4bb7      	ldr	r3, [pc, #732]	@ (800c6c0 <SPI_handler+0x2f4>)
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 800c3ea:	f04f 32ff 	mov.w	r2, #4294967295
 800c3ee:	4618      	mov	r0, r3
 800c3f0:	f004 fb70 	bl	8010ad4 <xQueueReceive>
 800c3f4:	4603      	mov	r3, r0
 800c3f6:	2b01      	cmp	r3, #1
 800c3f8:	d1f3      	bne.n	800c3e2 <SPI_handler+0x16>
        {
            printf("SPI Data Received: %s\n", localSpiRxBuffer);
 800c3fa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800c3fe:	4619      	mov	r1, r3
 800c400:	48b0      	ldr	r0, [pc, #704]	@ (800c6c4 <SPI_handler+0x2f8>)
 800c402:	f007 fb8b 	bl	8013b1c <iprintf>
            if (strcmp((char *)localSpiRxBuffer, "L1") == 0)
 800c406:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800c40a:	49af      	ldr	r1, [pc, #700]	@ (800c6c8 <SPI_handler+0x2fc>)
 800c40c:	4618      	mov	r0, r3
 800c40e:	f7fb feff 	bl	8008210 <strcmp>
 800c412:	4603      	mov	r3, r0
 800c414:	2b00      	cmp	r3, #0
 800c416:	d14d      	bne.n	800c4b4 <SPI_handler+0xe8>
            {
            	deviceNo = 1;
 800c418:	2301      	movs	r3, #1
 800c41a:	653b      	str	r3, [r7, #80]	@ 0x50
                HAL_GPIO_TogglePin(TOUCH_LED1_GPIO_Port, TOUCH_LED1_Pin);
 800c41c:	2108      	movs	r1, #8
 800c41e:	48ab      	ldr	r0, [pc, #684]	@ (800c6cc <SPI_handler+0x300>)
 800c420:	f000 ffe3 	bl	800d3ea <HAL_GPIO_TogglePin>
                state = HAL_GPIO_ReadPin(TOUCH_LED1_GPIO_Port, TOUCH_LED1_Pin);
 800c424:	2108      	movs	r1, #8
 800c426:	48a9      	ldr	r0, [pc, #676]	@ (800c6cc <SPI_handler+0x300>)
 800c428:	f000 ffae 	bl	800d388 <HAL_GPIO_ReadPin>
 800c42c:	4603      	mov	r3, r0
 800c42e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
                deviceState = (state == GPIO_PIN_SET) ? 1 : 0;
 800c432:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800c436:	2b01      	cmp	r3, #1
 800c438:	bf0c      	ite	eq
 800c43a:	2301      	moveq	r3, #1
 800c43c:	2300      	movne	r3, #0
 800c43e:	b2db      	uxtb	r3, r3
 800c440:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

                cJSON *jsonObj = cJSON_CreateObject();
 800c444:	f7ff f90c 	bl	800b660 <cJSON_CreateObject>
 800c448:	6338      	str	r0, [r7, #48]	@ 0x30
				if (jsonObj != NULL)
 800c44a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	f000 815a 	beq.w	800c706 <SPI_handler+0x33a>
				{
					cJSON_AddNumberToObject(jsonObj, "device1", deviceState);
 800c452:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c456:	4618      	mov	r0, r3
 800c458:	f7fc f884 	bl	8008564 <__aeabi_ui2d>
 800c45c:	4602      	mov	r2, r0
 800c45e:	460b      	mov	r3, r1
 800c460:	ec43 2b10 	vmov	d0, r2, r3
 800c464:	499a      	ldr	r1, [pc, #616]	@ (800c6d0 <SPI_handler+0x304>)
 800c466:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c468:	f7ff f88c 	bl	800b584 <cJSON_AddNumberToObject>
					char *jsonStr = cJSON_PrintUnformatted(jsonObj);
 800c46c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c46e:	f7fe fa37 	bl	800a8e0 <cJSON_PrintUnformatted>
 800c472:	62f8      	str	r0, [r7, #44]	@ 0x2c
					if (jsonStr != NULL)
 800c474:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c476:	2b00      	cmp	r3, #0
 800c478:	d018      	beq.n	800c4ac <SPI_handler+0xe0>
					{
						HAL_UART_Transmit(&huart3, (uint8_t *)jsonStr, strlen(jsonStr), HAL_MAX_DELAY);
 800c47a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c47c:	f7fb fed2 	bl	8008224 <strlen>
 800c480:	4603      	mov	r3, r0
 800c482:	b29a      	uxth	r2, r3
 800c484:	f04f 33ff 	mov.w	r3, #4294967295
 800c488:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c48a:	4892      	ldr	r0, [pc, #584]	@ (800c6d4 <SPI_handler+0x308>)
 800c48c:	f002 ffb2 	bl	800f3f4 <HAL_UART_Transmit>
						HAL_UART_Transmit(&huart3, (uint8_t *)"\n", 1, HAL_MAX_DELAY);
 800c490:	f04f 33ff 	mov.w	r3, #4294967295
 800c494:	2201      	movs	r2, #1
 800c496:	4990      	ldr	r1, [pc, #576]	@ (800c6d8 <SPI_handler+0x30c>)
 800c498:	488e      	ldr	r0, [pc, #568]	@ (800c6d4 <SPI_handler+0x308>)
 800c49a:	f002 ffab 	bl	800f3f4 <HAL_UART_Transmit>
						printf("JSON Sent via UART: %s\n", jsonStr);
 800c49e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c4a0:	488e      	ldr	r0, [pc, #568]	@ (800c6dc <SPI_handler+0x310>)
 800c4a2:	f007 fb3b 	bl	8013b1c <iprintf>
						free(jsonStr);
 800c4a6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c4a8:	f006 fb7c 	bl	8012ba4 <free>
					}

					cJSON_Delete(jsonObj);
 800c4ac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c4ae:	f7fd f969 	bl	8009784 <cJSON_Delete>
 800c4b2:	e128      	b.n	800c706 <SPI_handler+0x33a>
				}
            }
            else if(strcmp((char *)localSpiRxBuffer, "L2") == 0)
 800c4b4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800c4b8:	4989      	ldr	r1, [pc, #548]	@ (800c6e0 <SPI_handler+0x314>)
 800c4ba:	4618      	mov	r0, r3
 800c4bc:	f7fb fea8 	bl	8008210 <strcmp>
 800c4c0:	4603      	mov	r3, r0
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d14d      	bne.n	800c562 <SPI_handler+0x196>
            {
            	deviceNo = 2;
 800c4c6:	2302      	movs	r3, #2
 800c4c8:	653b      	str	r3, [r7, #80]	@ 0x50
            	HAL_GPIO_TogglePin(TOUCH_LED2_GPIO_Port, TOUCH_LED2_Pin);
 800c4ca:	2104      	movs	r1, #4
 800c4cc:	487f      	ldr	r0, [pc, #508]	@ (800c6cc <SPI_handler+0x300>)
 800c4ce:	f000 ff8c 	bl	800d3ea <HAL_GPIO_TogglePin>
            	state = HAL_GPIO_ReadPin(TOUCH_LED2_GPIO_Port, TOUCH_LED2_Pin);
 800c4d2:	2104      	movs	r1, #4
 800c4d4:	487d      	ldr	r0, [pc, #500]	@ (800c6cc <SPI_handler+0x300>)
 800c4d6:	f000 ff57 	bl	800d388 <HAL_GPIO_ReadPin>
 800c4da:	4603      	mov	r3, r0
 800c4dc:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
				deviceState = (state == GPIO_PIN_SET) ? 1 : 0;
 800c4e0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800c4e4:	2b01      	cmp	r3, #1
 800c4e6:	bf0c      	ite	eq
 800c4e8:	2301      	moveq	r3, #1
 800c4ea:	2300      	movne	r3, #0
 800c4ec:	b2db      	uxtb	r3, r3
 800c4ee:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

				cJSON *jsonObj = cJSON_CreateObject();
 800c4f2:	f7ff f8b5 	bl	800b660 <cJSON_CreateObject>
 800c4f6:	63b8      	str	r0, [r7, #56]	@ 0x38
				if (jsonObj != NULL)
 800c4f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	f000 8103 	beq.w	800c706 <SPI_handler+0x33a>
				{
					cJSON_AddNumberToObject(jsonObj, "device2", deviceState);
 800c500:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c504:	4618      	mov	r0, r3
 800c506:	f7fc f82d 	bl	8008564 <__aeabi_ui2d>
 800c50a:	4602      	mov	r2, r0
 800c50c:	460b      	mov	r3, r1
 800c50e:	ec43 2b10 	vmov	d0, r2, r3
 800c512:	4974      	ldr	r1, [pc, #464]	@ (800c6e4 <SPI_handler+0x318>)
 800c514:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c516:	f7ff f835 	bl	800b584 <cJSON_AddNumberToObject>

					char *jsonStr = cJSON_PrintUnformatted(jsonObj);
 800c51a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c51c:	f7fe f9e0 	bl	800a8e0 <cJSON_PrintUnformatted>
 800c520:	6378      	str	r0, [r7, #52]	@ 0x34
					if (jsonStr != NULL)
 800c522:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c524:	2b00      	cmp	r3, #0
 800c526:	d018      	beq.n	800c55a <SPI_handler+0x18e>
					{
						HAL_UART_Transmit(&huart3, (uint8_t *)jsonStr, strlen(jsonStr), HAL_MAX_DELAY);
 800c528:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800c52a:	f7fb fe7b 	bl	8008224 <strlen>
 800c52e:	4603      	mov	r3, r0
 800c530:	b29a      	uxth	r2, r3
 800c532:	f04f 33ff 	mov.w	r3, #4294967295
 800c536:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800c538:	4866      	ldr	r0, [pc, #408]	@ (800c6d4 <SPI_handler+0x308>)
 800c53a:	f002 ff5b 	bl	800f3f4 <HAL_UART_Transmit>
						HAL_UART_Transmit(&huart3, (uint8_t *)"\n", 1, HAL_MAX_DELAY);
 800c53e:	f04f 33ff 	mov.w	r3, #4294967295
 800c542:	2201      	movs	r2, #1
 800c544:	4964      	ldr	r1, [pc, #400]	@ (800c6d8 <SPI_handler+0x30c>)
 800c546:	4863      	ldr	r0, [pc, #396]	@ (800c6d4 <SPI_handler+0x308>)
 800c548:	f002 ff54 	bl	800f3f4 <HAL_UART_Transmit>
						printf("JSON Sent via UART: %s\n", jsonStr);
 800c54c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800c54e:	4863      	ldr	r0, [pc, #396]	@ (800c6dc <SPI_handler+0x310>)
 800c550:	f007 fae4 	bl	8013b1c <iprintf>
						free(jsonStr);
 800c554:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800c556:	f006 fb25 	bl	8012ba4 <free>
					}

					cJSON_Delete(jsonObj);
 800c55a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c55c:	f7fd f912 	bl	8009784 <cJSON_Delete>
 800c560:	e0d1      	b.n	800c706 <SPI_handler+0x33a>
				}
            }
            else if(strcmp((char *)localSpiRxBuffer, "L3") == 0)
 800c562:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800c566:	4960      	ldr	r1, [pc, #384]	@ (800c6e8 <SPI_handler+0x31c>)
 800c568:	4618      	mov	r0, r3
 800c56a:	f7fb fe51 	bl	8008210 <strcmp>
 800c56e:	4603      	mov	r3, r0
 800c570:	2b00      	cmp	r3, #0
 800c572:	d14d      	bne.n	800c610 <SPI_handler+0x244>
            {
            	deviceNo = 3;
 800c574:	2303      	movs	r3, #3
 800c576:	653b      	str	r3, [r7, #80]	@ 0x50
				HAL_GPIO_TogglePin(TOUCH_LED3_GPIO_Port, TOUCH_LED3_Pin);
 800c578:	2102      	movs	r1, #2
 800c57a:	485c      	ldr	r0, [pc, #368]	@ (800c6ec <SPI_handler+0x320>)
 800c57c:	f000 ff35 	bl	800d3ea <HAL_GPIO_TogglePin>
				state = HAL_GPIO_ReadPin(TOUCH_LED3_GPIO_Port, TOUCH_LED3_Pin);
 800c580:	2102      	movs	r1, #2
 800c582:	485a      	ldr	r0, [pc, #360]	@ (800c6ec <SPI_handler+0x320>)
 800c584:	f000 ff00 	bl	800d388 <HAL_GPIO_ReadPin>
 800c588:	4603      	mov	r3, r0
 800c58a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
				deviceState = (state == GPIO_PIN_SET) ? 1 : 0;
 800c58e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800c592:	2b01      	cmp	r3, #1
 800c594:	bf0c      	ite	eq
 800c596:	2301      	moveq	r3, #1
 800c598:	2300      	movne	r3, #0
 800c59a:	b2db      	uxtb	r3, r3
 800c59c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

				cJSON *jsonObj = cJSON_CreateObject();
 800c5a0:	f7ff f85e 	bl	800b660 <cJSON_CreateObject>
 800c5a4:	6438      	str	r0, [r7, #64]	@ 0x40
				if (jsonObj != NULL)
 800c5a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	f000 80ac 	beq.w	800c706 <SPI_handler+0x33a>
				{
					cJSON_AddNumberToObject(jsonObj, "device3", deviceState);
 800c5ae:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c5b2:	4618      	mov	r0, r3
 800c5b4:	f7fb ffd6 	bl	8008564 <__aeabi_ui2d>
 800c5b8:	4602      	mov	r2, r0
 800c5ba:	460b      	mov	r3, r1
 800c5bc:	ec43 2b10 	vmov	d0, r2, r3
 800c5c0:	494b      	ldr	r1, [pc, #300]	@ (800c6f0 <SPI_handler+0x324>)
 800c5c2:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800c5c4:	f7fe ffde 	bl	800b584 <cJSON_AddNumberToObject>

					char *jsonStr = cJSON_PrintUnformatted(jsonObj);
 800c5c8:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800c5ca:	f7fe f989 	bl	800a8e0 <cJSON_PrintUnformatted>
 800c5ce:	63f8      	str	r0, [r7, #60]	@ 0x3c
					if (jsonStr != NULL)
 800c5d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	d018      	beq.n	800c608 <SPI_handler+0x23c>
					{
						HAL_UART_Transmit(&huart3, (uint8_t *)jsonStr, strlen(jsonStr), HAL_MAX_DELAY);
 800c5d6:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800c5d8:	f7fb fe24 	bl	8008224 <strlen>
 800c5dc:	4603      	mov	r3, r0
 800c5de:	b29a      	uxth	r2, r3
 800c5e0:	f04f 33ff 	mov.w	r3, #4294967295
 800c5e4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c5e6:	483b      	ldr	r0, [pc, #236]	@ (800c6d4 <SPI_handler+0x308>)
 800c5e8:	f002 ff04 	bl	800f3f4 <HAL_UART_Transmit>
						HAL_UART_Transmit(&huart3, (uint8_t *)"\n", 1, HAL_MAX_DELAY);
 800c5ec:	f04f 33ff 	mov.w	r3, #4294967295
 800c5f0:	2201      	movs	r2, #1
 800c5f2:	4939      	ldr	r1, [pc, #228]	@ (800c6d8 <SPI_handler+0x30c>)
 800c5f4:	4837      	ldr	r0, [pc, #220]	@ (800c6d4 <SPI_handler+0x308>)
 800c5f6:	f002 fefd 	bl	800f3f4 <HAL_UART_Transmit>
						printf("JSON Sent via UART: %s\n", jsonStr);
 800c5fa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c5fc:	4837      	ldr	r0, [pc, #220]	@ (800c6dc <SPI_handler+0x310>)
 800c5fe:	f007 fa8d 	bl	8013b1c <iprintf>
						free(jsonStr);
 800c602:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800c604:	f006 face 	bl	8012ba4 <free>
					}

					cJSON_Delete(jsonObj);
 800c608:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800c60a:	f7fd f8bb 	bl	8009784 <cJSON_Delete>
 800c60e:	e07a      	b.n	800c706 <SPI_handler+0x33a>
				}
			}
            else if(strcmp((char *)localSpiRxBuffer, "L4") == 0)
 800c610:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800c614:	4937      	ldr	r1, [pc, #220]	@ (800c6f4 <SPI_handler+0x328>)
 800c616:	4618      	mov	r0, r3
 800c618:	f7fb fdfa 	bl	8008210 <strcmp>
 800c61c:	4603      	mov	r3, r0
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d16e      	bne.n	800c700 <SPI_handler+0x334>
            {
            	deviceNo = 4;
 800c622:	2304      	movs	r3, #4
 800c624:	653b      	str	r3, [r7, #80]	@ 0x50
				HAL_GPIO_TogglePin(TOUCH_LED4_GPIO_Port, TOUCH_LED4_Pin);
 800c626:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800c62a:	4833      	ldr	r0, [pc, #204]	@ (800c6f8 <SPI_handler+0x32c>)
 800c62c:	f000 fedd 	bl	800d3ea <HAL_GPIO_TogglePin>
				state = HAL_GPIO_ReadPin(TOUCH_LED4_GPIO_Port, TOUCH_LED4_Pin);
 800c630:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800c634:	4830      	ldr	r0, [pc, #192]	@ (800c6f8 <SPI_handler+0x32c>)
 800c636:	f000 fea7 	bl	800d388 <HAL_GPIO_ReadPin>
 800c63a:	4603      	mov	r3, r0
 800c63c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
				deviceState = (state == GPIO_PIN_SET) ? 1 : 0;
 800c640:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800c644:	2b01      	cmp	r3, #1
 800c646:	bf0c      	ite	eq
 800c648:	2301      	moveq	r3, #1
 800c64a:	2300      	movne	r3, #0
 800c64c:	b2db      	uxtb	r3, r3
 800c64e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

				cJSON *jsonObj = cJSON_CreateObject();
 800c652:	f7ff f805 	bl	800b660 <cJSON_CreateObject>
 800c656:	64b8      	str	r0, [r7, #72]	@ 0x48
				if (jsonObj != NULL)
 800c658:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c65a:	2b00      	cmp	r3, #0
 800c65c:	d053      	beq.n	800c706 <SPI_handler+0x33a>
				{
					cJSON_AddNumberToObject(jsonObj, "device4", deviceState);
 800c65e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c662:	4618      	mov	r0, r3
 800c664:	f7fb ff7e 	bl	8008564 <__aeabi_ui2d>
 800c668:	4602      	mov	r2, r0
 800c66a:	460b      	mov	r3, r1
 800c66c:	ec43 2b10 	vmov	d0, r2, r3
 800c670:	4922      	ldr	r1, [pc, #136]	@ (800c6fc <SPI_handler+0x330>)
 800c672:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800c674:	f7fe ff86 	bl	800b584 <cJSON_AddNumberToObject>

					char *jsonStr = cJSON_PrintUnformatted(jsonObj);
 800c678:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800c67a:	f7fe f931 	bl	800a8e0 <cJSON_PrintUnformatted>
 800c67e:	6478      	str	r0, [r7, #68]	@ 0x44
					if (jsonStr != NULL)
 800c680:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c682:	2b00      	cmp	r3, #0
 800c684:	d018      	beq.n	800c6b8 <SPI_handler+0x2ec>
					{
						HAL_UART_Transmit(&huart3, (uint8_t *)jsonStr, strlen(jsonStr), HAL_MAX_DELAY);
 800c686:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 800c688:	f7fb fdcc 	bl	8008224 <strlen>
 800c68c:	4603      	mov	r3, r0
 800c68e:	b29a      	uxth	r2, r3
 800c690:	f04f 33ff 	mov.w	r3, #4294967295
 800c694:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800c696:	480f      	ldr	r0, [pc, #60]	@ (800c6d4 <SPI_handler+0x308>)
 800c698:	f002 feac 	bl	800f3f4 <HAL_UART_Transmit>
						HAL_UART_Transmit(&huart3, (uint8_t *)"\n", 1, HAL_MAX_DELAY);
 800c69c:	f04f 33ff 	mov.w	r3, #4294967295
 800c6a0:	2201      	movs	r2, #1
 800c6a2:	490d      	ldr	r1, [pc, #52]	@ (800c6d8 <SPI_handler+0x30c>)
 800c6a4:	480b      	ldr	r0, [pc, #44]	@ (800c6d4 <SPI_handler+0x308>)
 800c6a6:	f002 fea5 	bl	800f3f4 <HAL_UART_Transmit>
						printf("JSON Sent via UART: %s\n", jsonStr);
 800c6aa:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800c6ac:	480b      	ldr	r0, [pc, #44]	@ (800c6dc <SPI_handler+0x310>)
 800c6ae:	f007 fa35 	bl	8013b1c <iprintf>
						free(jsonStr);
 800c6b2:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 800c6b4:	f006 fa76 	bl	8012ba4 <free>
					}

					cJSON_Delete(jsonObj);
 800c6b8:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800c6ba:	f7fd f863 	bl	8009784 <cJSON_Delete>
 800c6be:	e022      	b.n	800c706 <SPI_handler+0x33a>
 800c6c0:	20000460 	.word	0x20000460
 800c6c4:	08016720 	.word	0x08016720
 800c6c8:	08016738 	.word	0x08016738
 800c6cc:	40020800 	.word	0x40020800
 800c6d0:	0801673c 	.word	0x0801673c
 800c6d4:	200003d0 	.word	0x200003d0
 800c6d8:	08016744 	.word	0x08016744
 800c6dc:	08016748 	.word	0x08016748
 800c6e0:	08016760 	.word	0x08016760
 800c6e4:	08016764 	.word	0x08016764
 800c6e8:	0801676c 	.word	0x0801676c
 800c6ec:	40021c00 	.word	0x40021c00
 800c6f0:	08016770 	.word	0x08016770
 800c6f4:	08016778 	.word	0x08016778
 800c6f8:	40020400 	.word	0x40020400
 800c6fc:	0801677c 	.word	0x0801677c
				}
			}
            else
            {
            	printf("junk data received on SPI\r\n");
 800c700:	480f      	ldr	r0, [pc, #60]	@ (800c740 <SPI_handler+0x374>)
 800c702:	f007 fa73 	bl	8013bec <puts>
            }
            memset(localSpiRxBuffer, 0, sizeof(localSpiRxBuffer));
 800c706:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800c70a:	2203      	movs	r2, #3
 800c70c:	2100      	movs	r1, #0
 800c70e:	4618      	mov	r0, r3
 800c710:	f007 fbf2 	bl	8013ef8 <memset>
            snprintf(displayMsg, sizeof(displayMsg), "Device %d %s", deviceNo, (deviceState == 1) ? "ON" : "OFF");
 800c714:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c718:	2b01      	cmp	r3, #1
 800c71a:	d101      	bne.n	800c720 <SPI_handler+0x354>
 800c71c:	4b09      	ldr	r3, [pc, #36]	@ (800c744 <SPI_handler+0x378>)
 800c71e:	e000      	b.n	800c722 <SPI_handler+0x356>
 800c720:	4b09      	ldr	r3, [pc, #36]	@ (800c748 <SPI_handler+0x37c>)
 800c722:	f107 0008 	add.w	r0, r7, #8
 800c726:	9300      	str	r3, [sp, #0]
 800c728:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c72a:	4a08      	ldr	r2, [pc, #32]	@ (800c74c <SPI_handler+0x380>)
 800c72c:	2120      	movs	r1, #32
 800c72e:	f007 fa65 	bl	8013bfc <sniprintf>
			print_To_display(displayMsg);
 800c732:	f107 0308 	add.w	r3, r7, #8
 800c736:	4618      	mov	r0, r3
 800c738:	f7ff f8c2 	bl	800b8c0 <print_To_display>
        if (xQueueReceive(spiQueue, localSpiRxBuffer, portMAX_DELAY) == pdTRUE)
 800c73c:	e651      	b.n	800c3e2 <SPI_handler+0x16>
 800c73e:	bf00      	nop
 800c740:	08016784 	.word	0x08016784
 800c744:	080167a0 	.word	0x080167a0
 800c748:	080167a4 	.word	0x080167a4
 800c74c:	080167a8 	.word	0x080167a8

0800c750 <UART_handler>:
        }
    }
}

void UART_handler(void *param)
{
 800c750:	b590      	push	{r4, r7, lr}
 800c752:	b0c5      	sub	sp, #276	@ 0x114
 800c754:	af02      	add	r7, sp, #8
 800c756:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800c75a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800c75e:	6018      	str	r0, [r3, #0]
    uint8_t jsonBuffer[128];
    uint8_t index = 0;
 800c760:	2300      	movs	r3, #0
 800c762:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107
    bool collecting = false;
 800c766:	2300      	movs	r3, #0
 800c768:	f887 3106 	strb.w	r3, [r7, #262]	@ 0x106

    while (1)
    {
        if (uartHead != uartTail)
 800c76c:	4bb8      	ldr	r3, [pc, #736]	@ (800ca50 <UART_handler+0x300>)
 800c76e:	881b      	ldrh	r3, [r3, #0]
 800c770:	b29a      	uxth	r2, r3
 800c772:	4bb8      	ldr	r3, [pc, #736]	@ (800ca54 <UART_handler+0x304>)
 800c774:	881b      	ldrh	r3, [r3, #0]
 800c776:	b29b      	uxth	r3, r3
 800c778:	429a      	cmp	r2, r3
 800c77a:	f000 81dc 	beq.w	800cb36 <UART_handler+0x3e6>
        {
            uint8_t byte = uartRingBuffer[uartTail];
 800c77e:	4bb5      	ldr	r3, [pc, #724]	@ (800ca54 <UART_handler+0x304>)
 800c780:	881b      	ldrh	r3, [r3, #0]
 800c782:	b29b      	uxth	r3, r3
 800c784:	461a      	mov	r2, r3
 800c786:	4bb4      	ldr	r3, [pc, #720]	@ (800ca58 <UART_handler+0x308>)
 800c788:	5c9b      	ldrb	r3, [r3, r2]
 800c78a:	f887 30fb 	strb.w	r3, [r7, #251]	@ 0xfb
            uartTail = (uartTail + 1) % UART_RING_BUFFER_SIZE;
 800c78e:	4bb1      	ldr	r3, [pc, #708]	@ (800ca54 <UART_handler+0x304>)
 800c790:	881b      	ldrh	r3, [r3, #0]
 800c792:	b29b      	uxth	r3, r3
 800c794:	3301      	adds	r3, #1
 800c796:	425a      	negs	r2, r3
 800c798:	b2db      	uxtb	r3, r3
 800c79a:	b2d2      	uxtb	r2, r2
 800c79c:	bf58      	it	pl
 800c79e:	4253      	negpl	r3, r2
 800c7a0:	b29a      	uxth	r2, r3
 800c7a2:	4bac      	ldr	r3, [pc, #688]	@ (800ca54 <UART_handler+0x304>)
 800c7a4:	801a      	strh	r2, [r3, #0]

            if (byte == '{')
 800c7a6:	f897 30fb 	ldrb.w	r3, [r7, #251]	@ 0xfb
 800c7aa:	2b7b      	cmp	r3, #123	@ 0x7b
 800c7ac:	d112      	bne.n	800c7d4 <UART_handler+0x84>
            {
                collecting = true;
 800c7ae:	2301      	movs	r3, #1
 800c7b0:	f887 3106 	strb.w	r3, [r7, #262]	@ 0x106
                index = 0;
 800c7b4:	2300      	movs	r3, #0
 800c7b6:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107
                jsonBuffer[index++] = byte;
 800c7ba:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800c7be:	1c5a      	adds	r2, r3, #1
 800c7c0:	f887 2107 	strb.w	r2, [r7, #263]	@ 0x107
 800c7c4:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 800c7c8:	443b      	add	r3, r7
 800c7ca:	f897 20fb 	ldrb.w	r2, [r7, #251]	@ 0xfb
 800c7ce:	f803 2cb4 	strb.w	r2, [r3, #-180]
 800c7d2:	e7cb      	b.n	800c76c <UART_handler+0x1c>
            }
            else if (collecting)
 800c7d4:	f897 3106 	ldrb.w	r3, [r7, #262]	@ 0x106
 800c7d8:	2b00      	cmp	r3, #0
 800c7da:	f000 81a5 	beq.w	800cb28 <UART_handler+0x3d8>
            {
                if (index < sizeof(jsonBuffer) - 1)
 800c7de:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800c7e2:	2b7e      	cmp	r3, #126	@ 0x7e
 800c7e4:	f200 8199 	bhi.w	800cb1a <UART_handler+0x3ca>
                {
                    jsonBuffer[index++] = byte;
 800c7e8:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800c7ec:	1c5a      	adds	r2, r3, #1
 800c7ee:	f887 2107 	strb.w	r2, [r7, #263]	@ 0x107
 800c7f2:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 800c7f6:	443b      	add	r3, r7
 800c7f8:	f897 20fb 	ldrb.w	r2, [r7, #251]	@ 0xfb
 800c7fc:	f803 2cb4 	strb.w	r2, [r3, #-180]

                    if (byte == '}')
 800c800:	f897 30fb 	ldrb.w	r3, [r7, #251]	@ 0xfb
 800c804:	2b7d      	cmp	r3, #125	@ 0x7d
 800c806:	d1b1      	bne.n	800c76c <UART_handler+0x1c>
                    {
                        jsonBuffer[index] = '\0';
 800c808:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800c80c:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 800c810:	443b      	add	r3, r7
 800c812:	2200      	movs	r2, #0
 800c814:	f803 2cb4 	strb.w	r2, [r3, #-180]
                        printf("JSON received: %s\n", jsonBuffer);
 800c818:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800c81c:	4619      	mov	r1, r3
 800c81e:	488f      	ldr	r0, [pc, #572]	@ (800ca5c <UART_handler+0x30c>)
 800c820:	f007 f97c 	bl	8013b1c <iprintf>

                        cJSON *json = cJSON_Parse((char *)jsonBuffer);
 800c824:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800c828:	4618      	mov	r0, r3
 800c82a:	f7fd ffc1 	bl	800a7b0 <cJSON_Parse>
 800c82e:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
                        if (json)
 800c832:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c836:	2b00      	cmp	r3, #0
 800c838:	f000 8165 	beq.w	800cb06 <UART_handler+0x3b6>
                        {
                        	const char *devices[] = {"device1", "device2", "device3", "device4"};
 800c83c:	4b88      	ldr	r3, [pc, #544]	@ (800ca60 <UART_handler+0x310>)
 800c83e:	f107 0444 	add.w	r4, r7, #68	@ 0x44
 800c842:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800c844:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
							GPIO_TypeDef* ports[] = {TOUCH_LED1_GPIO_Port, TOUCH_LED2_GPIO_Port, TOUCH_LED3_GPIO_Port, TOUCH_LED4_GPIO_Port};
 800c848:	4b86      	ldr	r3, [pc, #536]	@ (800ca64 <UART_handler+0x314>)
 800c84a:	f107 0434 	add.w	r4, r7, #52	@ 0x34
 800c84e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800c850:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
							uint16_t pins[] = {TOUCH_LED1_Pin, TOUCH_LED2_Pin, TOUCH_LED3_Pin, TOUCH_LED4_Pin};
 800c854:	4a84      	ldr	r2, [pc, #528]	@ (800ca68 <UART_handler+0x318>)
 800c856:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800c85a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800c85e:	e883 0003 	stmia.w	r3, {r0, r1}

                        	cJSON *getCurrentStatus = cJSON_GetObjectItem(json, "request");
 800c862:	4982      	ldr	r1, [pc, #520]	@ (800ca6c <UART_handler+0x31c>)
 800c864:	f8d7 00f4 	ldr.w	r0, [r7, #244]	@ 0xf4
 800c868:	f7fe fdd6 	bl	800b418 <cJSON_GetObjectItem>
 800c86c:	f8c7 00f0 	str.w	r0, [r7, #240]	@ 0xf0
                        	if(strcmp(getCurrentStatus->valuestring, "getCurrentStatus") == 0)
 800c870:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800c874:	691b      	ldr	r3, [r3, #16]
 800c876:	497e      	ldr	r1, [pc, #504]	@ (800ca70 <UART_handler+0x320>)
 800c878:	4618      	mov	r0, r3
 800c87a:	f7fb fcc9 	bl	8008210 <strcmp>
 800c87e:	4603      	mov	r3, r0
 800c880:	2b00      	cmp	r3, #0
 800c882:	d168      	bne.n	800c956 <UART_handler+0x206>
                        	{
                        		cJSON *resp = cJSON_CreateObject();
 800c884:	f7fe feec 	bl	800b660 <cJSON_CreateObject>
 800c888:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

								for (int i = 0; i < 4; i++)
 800c88c:	2300      	movs	r3, #0
 800c88e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800c892:	e035      	b.n	800c900 <UART_handler+0x1b0>
								{
									GPIO_PinState state = HAL_GPIO_ReadPin(ports[i], pins[i]);
 800c894:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800c898:	009b      	lsls	r3, r3, #2
 800c89a:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 800c89e:	443b      	add	r3, r7
 800c8a0:	f853 2cd4 	ldr.w	r2, [r3, #-212]
 800c8a4:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800c8a8:	005b      	lsls	r3, r3, #1
 800c8aa:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 800c8ae:	443b      	add	r3, r7
 800c8b0:	f833 3cdc 	ldrh.w	r3, [r3, #-220]
 800c8b4:	4619      	mov	r1, r3
 800c8b6:	4610      	mov	r0, r2
 800c8b8:	f000 fd66 	bl	800d388 <HAL_GPIO_ReadPin>
 800c8bc:	4603      	mov	r3, r0
 800c8be:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
									cJSON_AddNumberToObject(resp, devices[i], (state == GPIO_PIN_SET) ? 1 : 0);
 800c8c2:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800c8c6:	009b      	lsls	r3, r3, #2
 800c8c8:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 800c8cc:	443b      	add	r3, r7
 800c8ce:	f853 2cc4 	ldr.w	r2, [r3, #-196]
 800c8d2:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
 800c8d6:	2b01      	cmp	r3, #1
 800c8d8:	d102      	bne.n	800c8e0 <UART_handler+0x190>
 800c8da:	ed9f 7b59 	vldr	d7, [pc, #356]	@ 800ca40 <UART_handler+0x2f0>
 800c8de:	e001      	b.n	800c8e4 <UART_handler+0x194>
 800c8e0:	ed9f 7b59 	vldr	d7, [pc, #356]	@ 800ca48 <UART_handler+0x2f8>
 800c8e4:	eeb0 0a47 	vmov.f32	s0, s14
 800c8e8:	eef0 0a67 	vmov.f32	s1, s15
 800c8ec:	4611      	mov	r1, r2
 800c8ee:	f8d7 00dc 	ldr.w	r0, [r7, #220]	@ 0xdc
 800c8f2:	f7fe fe47 	bl	800b584 <cJSON_AddNumberToObject>
								for (int i = 0; i < 4; i++)
 800c8f6:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800c8fa:	3301      	adds	r3, #1
 800c8fc:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800c900:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800c904:	2b03      	cmp	r3, #3
 800c906:	ddc5      	ble.n	800c894 <UART_handler+0x144>
								}

								char *respStr = cJSON_PrintUnformatted(resp);
 800c908:	f8d7 00dc 	ldr.w	r0, [r7, #220]	@ 0xdc
 800c90c:	f7fd ffe8 	bl	800a8e0 <cJSON_PrintUnformatted>
 800c910:	f8c7 00d8 	str.w	r0, [r7, #216]	@ 0xd8
								if (respStr)
 800c914:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c918:	2b00      	cmp	r3, #0
 800c91a:	d017      	beq.n	800c94c <UART_handler+0x1fc>
								{
									HAL_UART_Transmit(&huart3, (uint8_t *)respStr, strlen(respStr), HAL_MAX_DELAY);
 800c91c:	f8d7 00d8 	ldr.w	r0, [r7, #216]	@ 0xd8
 800c920:	f7fb fc80 	bl	8008224 <strlen>
 800c924:	4603      	mov	r3, r0
 800c926:	b29a      	uxth	r2, r3
 800c928:	f04f 33ff 	mov.w	r3, #4294967295
 800c92c:	f8d7 10d8 	ldr.w	r1, [r7, #216]	@ 0xd8
 800c930:	4850      	ldr	r0, [pc, #320]	@ (800ca74 <UART_handler+0x324>)
 800c932:	f002 fd5f 	bl	800f3f4 <HAL_UART_Transmit>
									HAL_UART_Transmit(&huart3, (uint8_t *)"\n", 1, HAL_MAX_DELAY);
 800c936:	f04f 33ff 	mov.w	r3, #4294967295
 800c93a:	2201      	movs	r2, #1
 800c93c:	494e      	ldr	r1, [pc, #312]	@ (800ca78 <UART_handler+0x328>)
 800c93e:	484d      	ldr	r0, [pc, #308]	@ (800ca74 <UART_handler+0x324>)
 800c940:	f002 fd58 	bl	800f3f4 <HAL_UART_Transmit>
									free(respStr);
 800c944:	f8d7 00d8 	ldr.w	r0, [r7, #216]	@ 0xd8
 800c948:	f006 f92c 	bl	8012ba4 <free>
								}

								cJSON_Delete(resp);
 800c94c:	f8d7 00dc 	ldr.w	r0, [r7, #220]	@ 0xdc
 800c950:	f7fc ff18 	bl	8009784 <cJSON_Delete>
 800c954:	e0d2      	b.n	800cafc <UART_handler+0x3ac>
                        	}
                        	else
                        	{
                        		cJSON *resp = cJSON_CreateObject();
 800c956:	f7fe fe83 	bl	800b660 <cJSON_CreateObject>
 800c95a:	f8c7 00ec 	str.w	r0, [r7, #236]	@ 0xec
                        		for (int i = 0; i < 4; i++)
 800c95e:	2300      	movs	r3, #0
 800c960:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800c964:	e09f      	b.n	800caa6 <UART_handler+0x356>
								{
									cJSON *item = cJSON_GetObjectItem(json, devices[i]);
 800c966:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c96a:	009b      	lsls	r3, r3, #2
 800c96c:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 800c970:	443b      	add	r3, r7
 800c972:	f853 3cc4 	ldr.w	r3, [r3, #-196]
 800c976:	4619      	mov	r1, r3
 800c978:	f8d7 00f4 	ldr.w	r0, [r7, #244]	@ 0xf4
 800c97c:	f7fe fd4c 	bl	800b418 <cJSON_GetObjectItem>
 800c980:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4
									if (cJSON_IsNumber(item))
 800c984:	f8d7 00e4 	ldr.w	r0, [r7, #228]	@ 0xe4
 800c988:	f7fe fe7e 	bl	800b688 <cJSON_IsNumber>
 800c98c:	4603      	mov	r3, r0
 800c98e:	2b00      	cmp	r3, #0
 800c990:	f000 8084 	beq.w	800ca9c <UART_handler+0x34c>
									{
										HAL_GPIO_WritePin(ports[i], pins[i], item->valueint ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800c994:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c998:	009b      	lsls	r3, r3, #2
 800c99a:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 800c99e:	443b      	add	r3, r7
 800c9a0:	f853 0cd4 	ldr.w	r0, [r3, #-212]
 800c9a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c9a8:	005b      	lsls	r3, r3, #1
 800c9aa:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 800c9ae:	443b      	add	r3, r7
 800c9b0:	f833 1cdc 	ldrh.w	r1, [r3, #-220]
 800c9b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c9b8:	695b      	ldr	r3, [r3, #20]
 800c9ba:	2b00      	cmp	r3, #0
 800c9bc:	bf14      	ite	ne
 800c9be:	2301      	movne	r3, #1
 800c9c0:	2300      	moveq	r3, #0
 800c9c2:	b2db      	uxtb	r3, r3
 800c9c4:	461a      	mov	r2, r3
 800c9c6:	f000 fcf7 	bl	800d3b8 <HAL_GPIO_WritePin>
										GPIO_PinState state = HAL_GPIO_ReadPin(ports[i], pins[i]);
 800c9ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c9ce:	009b      	lsls	r3, r3, #2
 800c9d0:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 800c9d4:	443b      	add	r3, r7
 800c9d6:	f853 2cd4 	ldr.w	r2, [r3, #-212]
 800c9da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c9de:	005b      	lsls	r3, r3, #1
 800c9e0:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 800c9e4:	443b      	add	r3, r7
 800c9e6:	f833 3cdc 	ldrh.w	r3, [r3, #-220]
 800c9ea:	4619      	mov	r1, r3
 800c9ec:	4610      	mov	r0, r2
 800c9ee:	f000 fccb 	bl	800d388 <HAL_GPIO_ReadPin>
 800c9f2:	4603      	mov	r3, r0
 800c9f4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

										cJSON_AddNumberToObject(resp, devices[i], (state == GPIO_PIN_SET) ? 1 : 0);
 800c9f8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c9fc:	009b      	lsls	r3, r3, #2
 800c9fe:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 800ca02:	443b      	add	r3, r7
 800ca04:	f853 2cc4 	ldr.w	r2, [r3, #-196]
 800ca08:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800ca0c:	2b01      	cmp	r3, #1
 800ca0e:	d102      	bne.n	800ca16 <UART_handler+0x2c6>
 800ca10:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 800ca40 <UART_handler+0x2f0>
 800ca14:	e001      	b.n	800ca1a <UART_handler+0x2ca>
 800ca16:	ed9f 7b0c 	vldr	d7, [pc, #48]	@ 800ca48 <UART_handler+0x2f8>
 800ca1a:	eeb0 0a47 	vmov.f32	s0, s14
 800ca1e:	eef0 0a67 	vmov.f32	s1, s15
 800ca22:	4611      	mov	r1, r2
 800ca24:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 800ca28:	f7fe fdac 	bl	800b584 <cJSON_AddNumberToObject>

										char displayMsg[32];
										snprintf(displayMsg, sizeof(displayMsg), "Device %d %s", i + 1, (state == GPIO_PIN_SET) ? "ON" : "OFF");
 800ca2c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ca30:	1c5a      	adds	r2, r3, #1
 800ca32:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800ca36:	2b01      	cmp	r3, #1
 800ca38:	d122      	bne.n	800ca80 <UART_handler+0x330>
 800ca3a:	4b10      	ldr	r3, [pc, #64]	@ (800ca7c <UART_handler+0x32c>)
 800ca3c:	e021      	b.n	800ca82 <UART_handler+0x332>
 800ca3e:	bf00      	nop
 800ca40:	00000000 	.word	0x00000000
 800ca44:	3ff00000 	.word	0x3ff00000
	...
 800ca50:	20000568 	.word	0x20000568
 800ca54:	2000056a 	.word	0x2000056a
 800ca58:	20000468 	.word	0x20000468
 800ca5c:	080167b8 	.word	0x080167b8
 800ca60:	080167f8 	.word	0x080167f8
 800ca64:	08016808 	.word	0x08016808
 800ca68:	08016818 	.word	0x08016818
 800ca6c:	080167cc 	.word	0x080167cc
 800ca70:	080167d4 	.word	0x080167d4
 800ca74:	200003d0 	.word	0x200003d0
 800ca78:	08016744 	.word	0x08016744
 800ca7c:	080167a0 	.word	0x080167a0
 800ca80:	4b2f      	ldr	r3, [pc, #188]	@ (800cb40 <UART_handler+0x3f0>)
 800ca82:	f107 000c 	add.w	r0, r7, #12
 800ca86:	9300      	str	r3, [sp, #0]
 800ca88:	4613      	mov	r3, r2
 800ca8a:	4a2e      	ldr	r2, [pc, #184]	@ (800cb44 <UART_handler+0x3f4>)
 800ca8c:	2120      	movs	r1, #32
 800ca8e:	f007 f8b5 	bl	8013bfc <sniprintf>
										print_To_display(displayMsg);
 800ca92:	f107 030c 	add.w	r3, r7, #12
 800ca96:	4618      	mov	r0, r3
 800ca98:	f7fe ff12 	bl	800b8c0 <print_To_display>
                        		for (int i = 0; i < 4; i++)
 800ca9c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800caa0:	3301      	adds	r3, #1
 800caa2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800caa6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800caaa:	2b03      	cmp	r3, #3
 800caac:	f77f af5b 	ble.w	800c966 <UART_handler+0x216>
									}
								}
                        		char *respStr = cJSON_PrintUnformatted(resp);
 800cab0:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 800cab4:	f7fd ff14 	bl	800a8e0 <cJSON_PrintUnformatted>
 800cab8:	f8c7 00e8 	str.w	r0, [r7, #232]	@ 0xe8
								if (respStr)
 800cabc:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800cac0:	2b00      	cmp	r3, #0
 800cac2:	d017      	beq.n	800caf4 <UART_handler+0x3a4>
								{
									HAL_UART_Transmit(&huart3, (uint8_t *)respStr, strlen(respStr), HAL_MAX_DELAY);
 800cac4:	f8d7 00e8 	ldr.w	r0, [r7, #232]	@ 0xe8
 800cac8:	f7fb fbac 	bl	8008224 <strlen>
 800cacc:	4603      	mov	r3, r0
 800cace:	b29a      	uxth	r2, r3
 800cad0:	f04f 33ff 	mov.w	r3, #4294967295
 800cad4:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 800cad8:	481b      	ldr	r0, [pc, #108]	@ (800cb48 <UART_handler+0x3f8>)
 800cada:	f002 fc8b 	bl	800f3f4 <HAL_UART_Transmit>
									HAL_UART_Transmit(&huart3, (uint8_t *)"\n", 1, HAL_MAX_DELAY);
 800cade:	f04f 33ff 	mov.w	r3, #4294967295
 800cae2:	2201      	movs	r2, #1
 800cae4:	4919      	ldr	r1, [pc, #100]	@ (800cb4c <UART_handler+0x3fc>)
 800cae6:	4818      	ldr	r0, [pc, #96]	@ (800cb48 <UART_handler+0x3f8>)
 800cae8:	f002 fc84 	bl	800f3f4 <HAL_UART_Transmit>
									free(respStr);
 800caec:	f8d7 00e8 	ldr.w	r0, [r7, #232]	@ 0xe8
 800caf0:	f006 f858 	bl	8012ba4 <free>
								}
								cJSON_Delete(resp);
 800caf4:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 800caf8:	f7fc fe44 	bl	8009784 <cJSON_Delete>
                        	}
                            cJSON_Delete(json);
 800cafc:	f8d7 00f4 	ldr.w	r0, [r7, #244]	@ 0xf4
 800cb00:	f7fc fe40 	bl	8009784 <cJSON_Delete>
 800cb04:	e002      	b.n	800cb0c <UART_handler+0x3bc>
                        }
                        else
                        {
                            printf("Invalid JSON!\n");
 800cb06:	4812      	ldr	r0, [pc, #72]	@ (800cb50 <UART_handler+0x400>)
 800cb08:	f007 f870 	bl	8013bec <puts>
                        }
                        collecting = false;
 800cb0c:	2300      	movs	r3, #0
 800cb0e:	f887 3106 	strb.w	r3, [r7, #262]	@ 0x106
                        index = 0;
 800cb12:	2300      	movs	r3, #0
 800cb14:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107
 800cb18:	e628      	b.n	800c76c <UART_handler+0x1c>
                    }
                }
                else
                {
                    collecting = false;
 800cb1a:	2300      	movs	r3, #0
 800cb1c:	f887 3106 	strb.w	r3, [r7, #262]	@ 0x106
                    index = 0;
 800cb20:	2300      	movs	r3, #0
 800cb22:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107
 800cb26:	e621      	b.n	800c76c <UART_handler+0x1c>
                }
            }
            else if (byte == BOOT_CMD)
 800cb28:	f897 30fb 	ldrb.w	r3, [r7, #251]	@ 0xfb
 800cb2c:	2b50      	cmp	r3, #80	@ 0x50
 800cb2e:	f47f ae1d 	bne.w	800c76c <UART_handler+0x1c>
            {
                NVIC_SystemReset();
 800cb32:	f7ff fbb9 	bl	800c2a8 <__NVIC_SystemReset>
            }
        }
        else
        {
            vTaskDelay(pdMS_TO_TICKS(5));
 800cb36:	2005      	movs	r0, #5
 800cb38:	f004 fb62 	bl	8011200 <vTaskDelay>
        if (uartHead != uartTail)
 800cb3c:	e616      	b.n	800c76c <UART_handler+0x1c>
 800cb3e:	bf00      	nop
 800cb40:	080167a4 	.word	0x080167a4
 800cb44:	080167a8 	.word	0x080167a8
 800cb48:	200003d0 	.word	0x200003d0
 800cb4c:	08016744 	.word	0x08016744
 800cb50:	080167e8 	.word	0x080167e8

0800cb54 <HAL_SPI_RxCpltCallback>:
    }
}


void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800cb54:	b580      	push	{r7, lr}
 800cb56:	b084      	sub	sp, #16
 800cb58:	af00      	add	r7, sp, #0
 800cb5a:	6078      	str	r0, [r7, #4]
    if (hspi->Instance == SPI2) {
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	681b      	ldr	r3, [r3, #0]
 800cb60:	4a18      	ldr	r2, [pc, #96]	@ (800cbc4 <HAL_SPI_RxCpltCallback+0x70>)
 800cb62:	4293      	cmp	r3, r2
 800cb64:	d11e      	bne.n	800cba4 <HAL_SPI_RxCpltCallback+0x50>
        BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800cb66:	2300      	movs	r3, #0
 800cb68:	60fb      	str	r3, [r7, #12]
        xQueueSendFromISR(spiQueue, spiRxBuffer, &xHigherPriorityTaskWoken);
 800cb6a:	4b17      	ldr	r3, [pc, #92]	@ (800cbc8 <HAL_SPI_RxCpltCallback+0x74>)
 800cb6c:	6818      	ldr	r0, [r3, #0]
 800cb6e:	f107 020c 	add.w	r2, r7, #12
 800cb72:	2300      	movs	r3, #0
 800cb74:	4915      	ldr	r1, [pc, #84]	@ (800cbcc <HAL_SPI_RxCpltCallback+0x78>)
 800cb76:	f003 feff 	bl	8010978 <xQueueGenericSendFromISR>
        memset(spiRxBuffer, 0, sizeof(spiRxBuffer));
 800cb7a:	2202      	movs	r2, #2
 800cb7c:	2100      	movs	r1, #0
 800cb7e:	4813      	ldr	r0, [pc, #76]	@ (800cbcc <HAL_SPI_RxCpltCallback+0x78>)
 800cb80:	f007 f9ba 	bl	8013ef8 <memset>
        HAL_SPI_Receive_IT(&hspi2, spiRxBuffer, sizeof(spiRxBuffer));
 800cb84:	2202      	movs	r2, #2
 800cb86:	4911      	ldr	r1, [pc, #68]	@ (800cbcc <HAL_SPI_RxCpltCallback+0x78>)
 800cb88:	4811      	ldr	r0, [pc, #68]	@ (800cbd0 <HAL_SPI_RxCpltCallback+0x7c>)
 800cb8a:	f001 fbfb 	bl	800e384 <HAL_SPI_Receive_IT>
        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800cb8e:	68fb      	ldr	r3, [r7, #12]
 800cb90:	2b00      	cmp	r3, #0
 800cb92:	d007      	beq.n	800cba4 <HAL_SPI_RxCpltCallback+0x50>
 800cb94:	4b0f      	ldr	r3, [pc, #60]	@ (800cbd4 <HAL_SPI_RxCpltCallback+0x80>)
 800cb96:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cb9a:	601a      	str	r2, [r3, #0]
 800cb9c:	f3bf 8f4f 	dsb	sy
 800cba0:	f3bf 8f6f 	isb	sy
    }
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800cba4:	2300      	movs	r3, #0
 800cba6:	60bb      	str	r3, [r7, #8]
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	681b      	ldr	r3, [r3, #0]
 800cbac:	68db      	ldr	r3, [r3, #12]
 800cbae:	60bb      	str	r3, [r7, #8]
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	681b      	ldr	r3, [r3, #0]
 800cbb4:	689b      	ldr	r3, [r3, #8]
 800cbb6:	60bb      	str	r3, [r7, #8]
 800cbb8:	68bb      	ldr	r3, [r7, #8]
}
 800cbba:	bf00      	nop
 800cbbc:	3710      	adds	r7, #16
 800cbbe:	46bd      	mov	sp, r7
 800cbc0:	bd80      	pop	{r7, pc}
 800cbc2:	bf00      	nop
 800cbc4:	40003800 	.word	0x40003800
 800cbc8:	20000460 	.word	0x20000460
 800cbcc:	20000570 	.word	0x20000570
 800cbd0:	20000330 	.word	0x20000330
 800cbd4:	e000ed04 	.word	0xe000ed04

0800cbd8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800cbd8:	b580      	push	{r7, lr}
 800cbda:	b084      	sub	sp, #16
 800cbdc:	af00      	add	r7, sp, #0
 800cbde:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3) {
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	681b      	ldr	r3, [r3, #0]
 800cbe4:	4a15      	ldr	r2, [pc, #84]	@ (800cc3c <HAL_UART_RxCpltCallback+0x64>)
 800cbe6:	4293      	cmp	r3, r2
 800cbe8:	d123      	bne.n	800cc32 <HAL_UART_RxCpltCallback+0x5a>
        uint16_t nextHead = (uartHead + 1) % UART_RING_BUFFER_SIZE;
 800cbea:	4b15      	ldr	r3, [pc, #84]	@ (800cc40 <HAL_UART_RxCpltCallback+0x68>)
 800cbec:	881b      	ldrh	r3, [r3, #0]
 800cbee:	b29b      	uxth	r3, r3
 800cbf0:	3301      	adds	r3, #1
 800cbf2:	425a      	negs	r2, r3
 800cbf4:	b2db      	uxtb	r3, r3
 800cbf6:	b2d2      	uxtb	r2, r2
 800cbf8:	bf58      	it	pl
 800cbfa:	4253      	negpl	r3, r2
 800cbfc:	81fb      	strh	r3, [r7, #14]

        if (nextHead != uartTail) {
 800cbfe:	4b11      	ldr	r3, [pc, #68]	@ (800cc44 <HAL_UART_RxCpltCallback+0x6c>)
 800cc00:	881b      	ldrh	r3, [r3, #0]
 800cc02:	b29b      	uxth	r3, r3
 800cc04:	89fa      	ldrh	r2, [r7, #14]
 800cc06:	429a      	cmp	r2, r3
 800cc08:	d00b      	beq.n	800cc22 <HAL_UART_RxCpltCallback+0x4a>
            uartRingBuffer[uartHead] = uartRxByte;
 800cc0a:	4b0d      	ldr	r3, [pc, #52]	@ (800cc40 <HAL_UART_RxCpltCallback+0x68>)
 800cc0c:	881b      	ldrh	r3, [r3, #0]
 800cc0e:	b29b      	uxth	r3, r3
 800cc10:	461a      	mov	r2, r3
 800cc12:	4b0d      	ldr	r3, [pc, #52]	@ (800cc48 <HAL_UART_RxCpltCallback+0x70>)
 800cc14:	7819      	ldrb	r1, [r3, #0]
 800cc16:	4b0d      	ldr	r3, [pc, #52]	@ (800cc4c <HAL_UART_RxCpltCallback+0x74>)
 800cc18:	5499      	strb	r1, [r3, r2]
            uartHead = nextHead;
 800cc1a:	4a09      	ldr	r2, [pc, #36]	@ (800cc40 <HAL_UART_RxCpltCallback+0x68>)
 800cc1c:	89fb      	ldrh	r3, [r7, #14]
 800cc1e:	8013      	strh	r3, [r2, #0]
 800cc20:	e002      	b.n	800cc28 <HAL_UART_RxCpltCallback+0x50>
        } else {
            printf("UART ring buffer overflow!\n");
 800cc22:	480b      	ldr	r0, [pc, #44]	@ (800cc50 <HAL_UART_RxCpltCallback+0x78>)
 800cc24:	f006 ffe2 	bl	8013bec <puts>
        }

        HAL_UART_Receive_IT(&huart3, &uartRxByte, 1);
 800cc28:	2201      	movs	r2, #1
 800cc2a:	4907      	ldr	r1, [pc, #28]	@ (800cc48 <HAL_UART_RxCpltCallback+0x70>)
 800cc2c:	4809      	ldr	r0, [pc, #36]	@ (800cc54 <HAL_UART_RxCpltCallback+0x7c>)
 800cc2e:	f002 fc6c 	bl	800f50a <HAL_UART_Receive_IT>
    }
}
 800cc32:	bf00      	nop
 800cc34:	3710      	adds	r7, #16
 800cc36:	46bd      	mov	sp, r7
 800cc38:	bd80      	pop	{r7, pc}
 800cc3a:	bf00      	nop
 800cc3c:	40004800 	.word	0x40004800
 800cc40:	20000568 	.word	0x20000568
 800cc44:	2000056a 	.word	0x2000056a
 800cc48:	2000056c 	.word	0x2000056c
 800cc4c:	20000468 	.word	0x20000468
 800cc50:	08016820 	.word	0x08016820
 800cc54:	200003d0 	.word	0x200003d0

0800cc58 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800cc58:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800cc90 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800cc5c:	f7ff fb0e 	bl	800c27c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800cc60:	480c      	ldr	r0, [pc, #48]	@ (800cc94 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800cc62:	490d      	ldr	r1, [pc, #52]	@ (800cc98 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800cc64:	4a0d      	ldr	r2, [pc, #52]	@ (800cc9c <LoopFillZerobss+0x1a>)
  movs r3, #0
 800cc66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800cc68:	e002      	b.n	800cc70 <LoopCopyDataInit>

0800cc6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800cc6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800cc6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800cc6e:	3304      	adds	r3, #4

0800cc70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800cc70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800cc72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800cc74:	d3f9      	bcc.n	800cc6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800cc76:	4a0a      	ldr	r2, [pc, #40]	@ (800cca0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800cc78:	4c0a      	ldr	r4, [pc, #40]	@ (800cca4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800cc7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800cc7c:	e001      	b.n	800cc82 <LoopFillZerobss>

0800cc7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800cc7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800cc80:	3204      	adds	r2, #4

0800cc82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800cc82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800cc84:	d3fb      	bcc.n	800cc7e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800cc86:	f007 f9c1 	bl	801400c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800cc8a:	f7fe fe45 	bl	800b918 <main>
  bx  lr    
 800cc8e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800cc90:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800cc94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800cc98:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 800cc9c:	08017448 	.word	0x08017448
  ldr r2, =_sbss
 800cca0:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 800cca4:	20013470 	.word	0x20013470

0800cca8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800cca8:	e7fe      	b.n	800cca8 <ADC_IRQHandler>
	...

0800ccac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800ccac:	b580      	push	{r7, lr}
 800ccae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800ccb0:	4b0e      	ldr	r3, [pc, #56]	@ (800ccec <HAL_Init+0x40>)
 800ccb2:	681b      	ldr	r3, [r3, #0]
 800ccb4:	4a0d      	ldr	r2, [pc, #52]	@ (800ccec <HAL_Init+0x40>)
 800ccb6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800ccba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800ccbc:	4b0b      	ldr	r3, [pc, #44]	@ (800ccec <HAL_Init+0x40>)
 800ccbe:	681b      	ldr	r3, [r3, #0]
 800ccc0:	4a0a      	ldr	r2, [pc, #40]	@ (800ccec <HAL_Init+0x40>)
 800ccc2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800ccc6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800ccc8:	4b08      	ldr	r3, [pc, #32]	@ (800ccec <HAL_Init+0x40>)
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	4a07      	ldr	r2, [pc, #28]	@ (800ccec <HAL_Init+0x40>)
 800ccce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ccd2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800ccd4:	2003      	movs	r0, #3
 800ccd6:	f000 f8fc 	bl	800ced2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800ccda:	200f      	movs	r0, #15
 800ccdc:	f7ff f990 	bl	800c000 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800cce0:	f7ff f81a 	bl	800bd18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800cce4:	2300      	movs	r3, #0
}
 800cce6:	4618      	mov	r0, r3
 800cce8:	bd80      	pop	{r7, pc}
 800ccea:	bf00      	nop
 800ccec:	40023c00 	.word	0x40023c00

0800ccf0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800ccf0:	b480      	push	{r7}
 800ccf2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800ccf4:	4b06      	ldr	r3, [pc, #24]	@ (800cd10 <HAL_IncTick+0x20>)
 800ccf6:	781b      	ldrb	r3, [r3, #0]
 800ccf8:	461a      	mov	r2, r3
 800ccfa:	4b06      	ldr	r3, [pc, #24]	@ (800cd14 <HAL_IncTick+0x24>)
 800ccfc:	681b      	ldr	r3, [r3, #0]
 800ccfe:	4413      	add	r3, r2
 800cd00:	4a04      	ldr	r2, [pc, #16]	@ (800cd14 <HAL_IncTick+0x24>)
 800cd02:	6013      	str	r3, [r2, #0]
}
 800cd04:	bf00      	nop
 800cd06:	46bd      	mov	sp, r7
 800cd08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd0c:	4770      	bx	lr
 800cd0e:	bf00      	nop
 800cd10:	2000001c 	.word	0x2000001c
 800cd14:	20000574 	.word	0x20000574

0800cd18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800cd18:	b480      	push	{r7}
 800cd1a:	af00      	add	r7, sp, #0
  return uwTick;
 800cd1c:	4b03      	ldr	r3, [pc, #12]	@ (800cd2c <HAL_GetTick+0x14>)
 800cd1e:	681b      	ldr	r3, [r3, #0]
}
 800cd20:	4618      	mov	r0, r3
 800cd22:	46bd      	mov	sp, r7
 800cd24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd28:	4770      	bx	lr
 800cd2a:	bf00      	nop
 800cd2c:	20000574 	.word	0x20000574

0800cd30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800cd30:	b580      	push	{r7, lr}
 800cd32:	b084      	sub	sp, #16
 800cd34:	af00      	add	r7, sp, #0
 800cd36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800cd38:	f7ff ffee 	bl	800cd18 <HAL_GetTick>
 800cd3c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800cd42:	68fb      	ldr	r3, [r7, #12]
 800cd44:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd48:	d005      	beq.n	800cd56 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800cd4a:	4b0a      	ldr	r3, [pc, #40]	@ (800cd74 <HAL_Delay+0x44>)
 800cd4c:	781b      	ldrb	r3, [r3, #0]
 800cd4e:	461a      	mov	r2, r3
 800cd50:	68fb      	ldr	r3, [r7, #12]
 800cd52:	4413      	add	r3, r2
 800cd54:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800cd56:	bf00      	nop
 800cd58:	f7ff ffde 	bl	800cd18 <HAL_GetTick>
 800cd5c:	4602      	mov	r2, r0
 800cd5e:	68bb      	ldr	r3, [r7, #8]
 800cd60:	1ad3      	subs	r3, r2, r3
 800cd62:	68fa      	ldr	r2, [r7, #12]
 800cd64:	429a      	cmp	r2, r3
 800cd66:	d8f7      	bhi.n	800cd58 <HAL_Delay+0x28>
  {
  }
}
 800cd68:	bf00      	nop
 800cd6a:	bf00      	nop
 800cd6c:	3710      	adds	r7, #16
 800cd6e:	46bd      	mov	sp, r7
 800cd70:	bd80      	pop	{r7, pc}
 800cd72:	bf00      	nop
 800cd74:	2000001c 	.word	0x2000001c

0800cd78 <__NVIC_SetPriorityGrouping>:
{
 800cd78:	b480      	push	{r7}
 800cd7a:	b085      	sub	sp, #20
 800cd7c:	af00      	add	r7, sp, #0
 800cd7e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	f003 0307 	and.w	r3, r3, #7
 800cd86:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800cd88:	4b0c      	ldr	r3, [pc, #48]	@ (800cdbc <__NVIC_SetPriorityGrouping+0x44>)
 800cd8a:	68db      	ldr	r3, [r3, #12]
 800cd8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800cd8e:	68ba      	ldr	r2, [r7, #8]
 800cd90:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800cd94:	4013      	ands	r3, r2
 800cd96:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800cd98:	68fb      	ldr	r3, [r7, #12]
 800cd9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800cd9c:	68bb      	ldr	r3, [r7, #8]
 800cd9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800cda0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800cda4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800cda8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800cdaa:	4a04      	ldr	r2, [pc, #16]	@ (800cdbc <__NVIC_SetPriorityGrouping+0x44>)
 800cdac:	68bb      	ldr	r3, [r7, #8]
 800cdae:	60d3      	str	r3, [r2, #12]
}
 800cdb0:	bf00      	nop
 800cdb2:	3714      	adds	r7, #20
 800cdb4:	46bd      	mov	sp, r7
 800cdb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdba:	4770      	bx	lr
 800cdbc:	e000ed00 	.word	0xe000ed00

0800cdc0 <__NVIC_GetPriorityGrouping>:
{
 800cdc0:	b480      	push	{r7}
 800cdc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800cdc4:	4b04      	ldr	r3, [pc, #16]	@ (800cdd8 <__NVIC_GetPriorityGrouping+0x18>)
 800cdc6:	68db      	ldr	r3, [r3, #12]
 800cdc8:	0a1b      	lsrs	r3, r3, #8
 800cdca:	f003 0307 	and.w	r3, r3, #7
}
 800cdce:	4618      	mov	r0, r3
 800cdd0:	46bd      	mov	sp, r7
 800cdd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdd6:	4770      	bx	lr
 800cdd8:	e000ed00 	.word	0xe000ed00

0800cddc <__NVIC_EnableIRQ>:
{
 800cddc:	b480      	push	{r7}
 800cdde:	b083      	sub	sp, #12
 800cde0:	af00      	add	r7, sp, #0
 800cde2:	4603      	mov	r3, r0
 800cde4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800cde6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800cdea:	2b00      	cmp	r3, #0
 800cdec:	db0b      	blt.n	800ce06 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800cdee:	79fb      	ldrb	r3, [r7, #7]
 800cdf0:	f003 021f 	and.w	r2, r3, #31
 800cdf4:	4907      	ldr	r1, [pc, #28]	@ (800ce14 <__NVIC_EnableIRQ+0x38>)
 800cdf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800cdfa:	095b      	lsrs	r3, r3, #5
 800cdfc:	2001      	movs	r0, #1
 800cdfe:	fa00 f202 	lsl.w	r2, r0, r2
 800ce02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800ce06:	bf00      	nop
 800ce08:	370c      	adds	r7, #12
 800ce0a:	46bd      	mov	sp, r7
 800ce0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce10:	4770      	bx	lr
 800ce12:	bf00      	nop
 800ce14:	e000e100 	.word	0xe000e100

0800ce18 <__NVIC_SetPriority>:
{
 800ce18:	b480      	push	{r7}
 800ce1a:	b083      	sub	sp, #12
 800ce1c:	af00      	add	r7, sp, #0
 800ce1e:	4603      	mov	r3, r0
 800ce20:	6039      	str	r1, [r7, #0]
 800ce22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ce24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	db0a      	blt.n	800ce42 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ce2c:	683b      	ldr	r3, [r7, #0]
 800ce2e:	b2da      	uxtb	r2, r3
 800ce30:	490c      	ldr	r1, [pc, #48]	@ (800ce64 <__NVIC_SetPriority+0x4c>)
 800ce32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ce36:	0112      	lsls	r2, r2, #4
 800ce38:	b2d2      	uxtb	r2, r2
 800ce3a:	440b      	add	r3, r1
 800ce3c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800ce40:	e00a      	b.n	800ce58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ce42:	683b      	ldr	r3, [r7, #0]
 800ce44:	b2da      	uxtb	r2, r3
 800ce46:	4908      	ldr	r1, [pc, #32]	@ (800ce68 <__NVIC_SetPriority+0x50>)
 800ce48:	79fb      	ldrb	r3, [r7, #7]
 800ce4a:	f003 030f 	and.w	r3, r3, #15
 800ce4e:	3b04      	subs	r3, #4
 800ce50:	0112      	lsls	r2, r2, #4
 800ce52:	b2d2      	uxtb	r2, r2
 800ce54:	440b      	add	r3, r1
 800ce56:	761a      	strb	r2, [r3, #24]
}
 800ce58:	bf00      	nop
 800ce5a:	370c      	adds	r7, #12
 800ce5c:	46bd      	mov	sp, r7
 800ce5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce62:	4770      	bx	lr
 800ce64:	e000e100 	.word	0xe000e100
 800ce68:	e000ed00 	.word	0xe000ed00

0800ce6c <NVIC_EncodePriority>:
{
 800ce6c:	b480      	push	{r7}
 800ce6e:	b089      	sub	sp, #36	@ 0x24
 800ce70:	af00      	add	r7, sp, #0
 800ce72:	60f8      	str	r0, [r7, #12]
 800ce74:	60b9      	str	r1, [r7, #8]
 800ce76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800ce78:	68fb      	ldr	r3, [r7, #12]
 800ce7a:	f003 0307 	and.w	r3, r3, #7
 800ce7e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800ce80:	69fb      	ldr	r3, [r7, #28]
 800ce82:	f1c3 0307 	rsb	r3, r3, #7
 800ce86:	2b04      	cmp	r3, #4
 800ce88:	bf28      	it	cs
 800ce8a:	2304      	movcs	r3, #4
 800ce8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800ce8e:	69fb      	ldr	r3, [r7, #28]
 800ce90:	3304      	adds	r3, #4
 800ce92:	2b06      	cmp	r3, #6
 800ce94:	d902      	bls.n	800ce9c <NVIC_EncodePriority+0x30>
 800ce96:	69fb      	ldr	r3, [r7, #28]
 800ce98:	3b03      	subs	r3, #3
 800ce9a:	e000      	b.n	800ce9e <NVIC_EncodePriority+0x32>
 800ce9c:	2300      	movs	r3, #0
 800ce9e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800cea0:	f04f 32ff 	mov.w	r2, #4294967295
 800cea4:	69bb      	ldr	r3, [r7, #24]
 800cea6:	fa02 f303 	lsl.w	r3, r2, r3
 800ceaa:	43da      	mvns	r2, r3
 800ceac:	68bb      	ldr	r3, [r7, #8]
 800ceae:	401a      	ands	r2, r3
 800ceb0:	697b      	ldr	r3, [r7, #20]
 800ceb2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800ceb4:	f04f 31ff 	mov.w	r1, #4294967295
 800ceb8:	697b      	ldr	r3, [r7, #20]
 800ceba:	fa01 f303 	lsl.w	r3, r1, r3
 800cebe:	43d9      	mvns	r1, r3
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800cec4:	4313      	orrs	r3, r2
}
 800cec6:	4618      	mov	r0, r3
 800cec8:	3724      	adds	r7, #36	@ 0x24
 800ceca:	46bd      	mov	sp, r7
 800cecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ced0:	4770      	bx	lr

0800ced2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800ced2:	b580      	push	{r7, lr}
 800ced4:	b082      	sub	sp, #8
 800ced6:	af00      	add	r7, sp, #0
 800ced8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800ceda:	6878      	ldr	r0, [r7, #4]
 800cedc:	f7ff ff4c 	bl	800cd78 <__NVIC_SetPriorityGrouping>
}
 800cee0:	bf00      	nop
 800cee2:	3708      	adds	r7, #8
 800cee4:	46bd      	mov	sp, r7
 800cee6:	bd80      	pop	{r7, pc}

0800cee8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800cee8:	b580      	push	{r7, lr}
 800ceea:	b086      	sub	sp, #24
 800ceec:	af00      	add	r7, sp, #0
 800ceee:	4603      	mov	r3, r0
 800cef0:	60b9      	str	r1, [r7, #8]
 800cef2:	607a      	str	r2, [r7, #4]
 800cef4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800cef6:	2300      	movs	r3, #0
 800cef8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800cefa:	f7ff ff61 	bl	800cdc0 <__NVIC_GetPriorityGrouping>
 800cefe:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800cf00:	687a      	ldr	r2, [r7, #4]
 800cf02:	68b9      	ldr	r1, [r7, #8]
 800cf04:	6978      	ldr	r0, [r7, #20]
 800cf06:	f7ff ffb1 	bl	800ce6c <NVIC_EncodePriority>
 800cf0a:	4602      	mov	r2, r0
 800cf0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cf10:	4611      	mov	r1, r2
 800cf12:	4618      	mov	r0, r3
 800cf14:	f7ff ff80 	bl	800ce18 <__NVIC_SetPriority>
}
 800cf18:	bf00      	nop
 800cf1a:	3718      	adds	r7, #24
 800cf1c:	46bd      	mov	sp, r7
 800cf1e:	bd80      	pop	{r7, pc}

0800cf20 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800cf20:	b580      	push	{r7, lr}
 800cf22:	b082      	sub	sp, #8
 800cf24:	af00      	add	r7, sp, #0
 800cf26:	4603      	mov	r3, r0
 800cf28:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800cf2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800cf2e:	4618      	mov	r0, r3
 800cf30:	f7ff ff54 	bl	800cddc <__NVIC_EnableIRQ>
}
 800cf34:	bf00      	nop
 800cf36:	3708      	adds	r7, #8
 800cf38:	46bd      	mov	sp, r7
 800cf3a:	bd80      	pop	{r7, pc}

0800cf3c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800cf3c:	b580      	push	{r7, lr}
 800cf3e:	b084      	sub	sp, #16
 800cf40:	af00      	add	r7, sp, #0
 800cf42:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cf48:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800cf4a:	f7ff fee5 	bl	800cd18 <HAL_GetTick>
 800cf4e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800cf56:	b2db      	uxtb	r3, r3
 800cf58:	2b02      	cmp	r3, #2
 800cf5a:	d008      	beq.n	800cf6e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	2280      	movs	r2, #128	@ 0x80
 800cf60:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	2200      	movs	r2, #0
 800cf66:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800cf6a:	2301      	movs	r3, #1
 800cf6c:	e052      	b.n	800d014 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	681b      	ldr	r3, [r3, #0]
 800cf72:	681a      	ldr	r2, [r3, #0]
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	681b      	ldr	r3, [r3, #0]
 800cf78:	f022 0216 	bic.w	r2, r2, #22
 800cf7c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	695a      	ldr	r2, [r3, #20]
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	681b      	ldr	r3, [r3, #0]
 800cf88:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800cf8c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	d103      	bne.n	800cf9e <HAL_DMA_Abort+0x62>
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	d007      	beq.n	800cfae <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	681b      	ldr	r3, [r3, #0]
 800cfa2:	681a      	ldr	r2, [r3, #0]
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	681b      	ldr	r3, [r3, #0]
 800cfa8:	f022 0208 	bic.w	r2, r2, #8
 800cfac:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	681b      	ldr	r3, [r3, #0]
 800cfb2:	681a      	ldr	r2, [r3, #0]
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	681b      	ldr	r3, [r3, #0]
 800cfb8:	f022 0201 	bic.w	r2, r2, #1
 800cfbc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800cfbe:	e013      	b.n	800cfe8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800cfc0:	f7ff feaa 	bl	800cd18 <HAL_GetTick>
 800cfc4:	4602      	mov	r2, r0
 800cfc6:	68bb      	ldr	r3, [r7, #8]
 800cfc8:	1ad3      	subs	r3, r2, r3
 800cfca:	2b05      	cmp	r3, #5
 800cfcc:	d90c      	bls.n	800cfe8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	2220      	movs	r2, #32
 800cfd2:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	2203      	movs	r2, #3
 800cfd8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	2200      	movs	r2, #0
 800cfe0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800cfe4:	2303      	movs	r3, #3
 800cfe6:	e015      	b.n	800d014 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	681b      	ldr	r3, [r3, #0]
 800cfec:	681b      	ldr	r3, [r3, #0]
 800cfee:	f003 0301 	and.w	r3, r3, #1
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	d1e4      	bne.n	800cfc0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cffa:	223f      	movs	r2, #63	@ 0x3f
 800cffc:	409a      	lsls	r2, r3
 800cffe:	68fb      	ldr	r3, [r7, #12]
 800d000:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	2201      	movs	r2, #1
 800d006:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	2200      	movs	r2, #0
 800d00e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800d012:	2300      	movs	r3, #0
}
 800d014:	4618      	mov	r0, r3
 800d016:	3710      	adds	r7, #16
 800d018:	46bd      	mov	sp, r7
 800d01a:	bd80      	pop	{r7, pc}

0800d01c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800d01c:	b480      	push	{r7}
 800d01e:	b083      	sub	sp, #12
 800d020:	af00      	add	r7, sp, #0
 800d022:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800d02a:	b2db      	uxtb	r3, r3
 800d02c:	2b02      	cmp	r3, #2
 800d02e:	d004      	beq.n	800d03a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	2280      	movs	r2, #128	@ 0x80
 800d034:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800d036:	2301      	movs	r3, #1
 800d038:	e00c      	b.n	800d054 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800d03a:	687b      	ldr	r3, [r7, #4]
 800d03c:	2205      	movs	r2, #5
 800d03e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	681b      	ldr	r3, [r3, #0]
 800d046:	681a      	ldr	r2, [r3, #0]
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	681b      	ldr	r3, [r3, #0]
 800d04c:	f022 0201 	bic.w	r2, r2, #1
 800d050:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800d052:	2300      	movs	r3, #0
}
 800d054:	4618      	mov	r0, r3
 800d056:	370c      	adds	r7, #12
 800d058:	46bd      	mov	sp, r7
 800d05a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d05e:	4770      	bx	lr

0800d060 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800d060:	b480      	push	{r7}
 800d062:	b089      	sub	sp, #36	@ 0x24
 800d064:	af00      	add	r7, sp, #0
 800d066:	6078      	str	r0, [r7, #4]
 800d068:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800d06a:	2300      	movs	r3, #0
 800d06c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800d06e:	2300      	movs	r3, #0
 800d070:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800d072:	2300      	movs	r3, #0
 800d074:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800d076:	2300      	movs	r3, #0
 800d078:	61fb      	str	r3, [r7, #28]
 800d07a:	e165      	b.n	800d348 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800d07c:	2201      	movs	r2, #1
 800d07e:	69fb      	ldr	r3, [r7, #28]
 800d080:	fa02 f303 	lsl.w	r3, r2, r3
 800d084:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800d086:	683b      	ldr	r3, [r7, #0]
 800d088:	681b      	ldr	r3, [r3, #0]
 800d08a:	697a      	ldr	r2, [r7, #20]
 800d08c:	4013      	ands	r3, r2
 800d08e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800d090:	693a      	ldr	r2, [r7, #16]
 800d092:	697b      	ldr	r3, [r7, #20]
 800d094:	429a      	cmp	r2, r3
 800d096:	f040 8154 	bne.w	800d342 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800d09a:	683b      	ldr	r3, [r7, #0]
 800d09c:	685b      	ldr	r3, [r3, #4]
 800d09e:	f003 0303 	and.w	r3, r3, #3
 800d0a2:	2b01      	cmp	r3, #1
 800d0a4:	d005      	beq.n	800d0b2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800d0a6:	683b      	ldr	r3, [r7, #0]
 800d0a8:	685b      	ldr	r3, [r3, #4]
 800d0aa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800d0ae:	2b02      	cmp	r3, #2
 800d0b0:	d130      	bne.n	800d114 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	689b      	ldr	r3, [r3, #8]
 800d0b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800d0b8:	69fb      	ldr	r3, [r7, #28]
 800d0ba:	005b      	lsls	r3, r3, #1
 800d0bc:	2203      	movs	r2, #3
 800d0be:	fa02 f303 	lsl.w	r3, r2, r3
 800d0c2:	43db      	mvns	r3, r3
 800d0c4:	69ba      	ldr	r2, [r7, #24]
 800d0c6:	4013      	ands	r3, r2
 800d0c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800d0ca:	683b      	ldr	r3, [r7, #0]
 800d0cc:	68da      	ldr	r2, [r3, #12]
 800d0ce:	69fb      	ldr	r3, [r7, #28]
 800d0d0:	005b      	lsls	r3, r3, #1
 800d0d2:	fa02 f303 	lsl.w	r3, r2, r3
 800d0d6:	69ba      	ldr	r2, [r7, #24]
 800d0d8:	4313      	orrs	r3, r2
 800d0da:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	69ba      	ldr	r2, [r7, #24]
 800d0e0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	685b      	ldr	r3, [r3, #4]
 800d0e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800d0e8:	2201      	movs	r2, #1
 800d0ea:	69fb      	ldr	r3, [r7, #28]
 800d0ec:	fa02 f303 	lsl.w	r3, r2, r3
 800d0f0:	43db      	mvns	r3, r3
 800d0f2:	69ba      	ldr	r2, [r7, #24]
 800d0f4:	4013      	ands	r3, r2
 800d0f6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800d0f8:	683b      	ldr	r3, [r7, #0]
 800d0fa:	685b      	ldr	r3, [r3, #4]
 800d0fc:	091b      	lsrs	r3, r3, #4
 800d0fe:	f003 0201 	and.w	r2, r3, #1
 800d102:	69fb      	ldr	r3, [r7, #28]
 800d104:	fa02 f303 	lsl.w	r3, r2, r3
 800d108:	69ba      	ldr	r2, [r7, #24]
 800d10a:	4313      	orrs	r3, r2
 800d10c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	69ba      	ldr	r2, [r7, #24]
 800d112:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800d114:	683b      	ldr	r3, [r7, #0]
 800d116:	685b      	ldr	r3, [r3, #4]
 800d118:	f003 0303 	and.w	r3, r3, #3
 800d11c:	2b03      	cmp	r3, #3
 800d11e:	d017      	beq.n	800d150 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	68db      	ldr	r3, [r3, #12]
 800d124:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800d126:	69fb      	ldr	r3, [r7, #28]
 800d128:	005b      	lsls	r3, r3, #1
 800d12a:	2203      	movs	r2, #3
 800d12c:	fa02 f303 	lsl.w	r3, r2, r3
 800d130:	43db      	mvns	r3, r3
 800d132:	69ba      	ldr	r2, [r7, #24]
 800d134:	4013      	ands	r3, r2
 800d136:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800d138:	683b      	ldr	r3, [r7, #0]
 800d13a:	689a      	ldr	r2, [r3, #8]
 800d13c:	69fb      	ldr	r3, [r7, #28]
 800d13e:	005b      	lsls	r3, r3, #1
 800d140:	fa02 f303 	lsl.w	r3, r2, r3
 800d144:	69ba      	ldr	r2, [r7, #24]
 800d146:	4313      	orrs	r3, r2
 800d148:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	69ba      	ldr	r2, [r7, #24]
 800d14e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800d150:	683b      	ldr	r3, [r7, #0]
 800d152:	685b      	ldr	r3, [r3, #4]
 800d154:	f003 0303 	and.w	r3, r3, #3
 800d158:	2b02      	cmp	r3, #2
 800d15a:	d123      	bne.n	800d1a4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800d15c:	69fb      	ldr	r3, [r7, #28]
 800d15e:	08da      	lsrs	r2, r3, #3
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	3208      	adds	r2, #8
 800d164:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d168:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800d16a:	69fb      	ldr	r3, [r7, #28]
 800d16c:	f003 0307 	and.w	r3, r3, #7
 800d170:	009b      	lsls	r3, r3, #2
 800d172:	220f      	movs	r2, #15
 800d174:	fa02 f303 	lsl.w	r3, r2, r3
 800d178:	43db      	mvns	r3, r3
 800d17a:	69ba      	ldr	r2, [r7, #24]
 800d17c:	4013      	ands	r3, r2
 800d17e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800d180:	683b      	ldr	r3, [r7, #0]
 800d182:	691a      	ldr	r2, [r3, #16]
 800d184:	69fb      	ldr	r3, [r7, #28]
 800d186:	f003 0307 	and.w	r3, r3, #7
 800d18a:	009b      	lsls	r3, r3, #2
 800d18c:	fa02 f303 	lsl.w	r3, r2, r3
 800d190:	69ba      	ldr	r2, [r7, #24]
 800d192:	4313      	orrs	r3, r2
 800d194:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800d196:	69fb      	ldr	r3, [r7, #28]
 800d198:	08da      	lsrs	r2, r3, #3
 800d19a:	687b      	ldr	r3, [r7, #4]
 800d19c:	3208      	adds	r2, #8
 800d19e:	69b9      	ldr	r1, [r7, #24]
 800d1a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	681b      	ldr	r3, [r3, #0]
 800d1a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800d1aa:	69fb      	ldr	r3, [r7, #28]
 800d1ac:	005b      	lsls	r3, r3, #1
 800d1ae:	2203      	movs	r2, #3
 800d1b0:	fa02 f303 	lsl.w	r3, r2, r3
 800d1b4:	43db      	mvns	r3, r3
 800d1b6:	69ba      	ldr	r2, [r7, #24]
 800d1b8:	4013      	ands	r3, r2
 800d1ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800d1bc:	683b      	ldr	r3, [r7, #0]
 800d1be:	685b      	ldr	r3, [r3, #4]
 800d1c0:	f003 0203 	and.w	r2, r3, #3
 800d1c4:	69fb      	ldr	r3, [r7, #28]
 800d1c6:	005b      	lsls	r3, r3, #1
 800d1c8:	fa02 f303 	lsl.w	r3, r2, r3
 800d1cc:	69ba      	ldr	r2, [r7, #24]
 800d1ce:	4313      	orrs	r3, r2
 800d1d0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	69ba      	ldr	r2, [r7, #24]
 800d1d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800d1d8:	683b      	ldr	r3, [r7, #0]
 800d1da:	685b      	ldr	r3, [r3, #4]
 800d1dc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	f000 80ae 	beq.w	800d342 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800d1e6:	2300      	movs	r3, #0
 800d1e8:	60fb      	str	r3, [r7, #12]
 800d1ea:	4b5d      	ldr	r3, [pc, #372]	@ (800d360 <HAL_GPIO_Init+0x300>)
 800d1ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d1ee:	4a5c      	ldr	r2, [pc, #368]	@ (800d360 <HAL_GPIO_Init+0x300>)
 800d1f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800d1f4:	6453      	str	r3, [r2, #68]	@ 0x44
 800d1f6:	4b5a      	ldr	r3, [pc, #360]	@ (800d360 <HAL_GPIO_Init+0x300>)
 800d1f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d1fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d1fe:	60fb      	str	r3, [r7, #12]
 800d200:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800d202:	4a58      	ldr	r2, [pc, #352]	@ (800d364 <HAL_GPIO_Init+0x304>)
 800d204:	69fb      	ldr	r3, [r7, #28]
 800d206:	089b      	lsrs	r3, r3, #2
 800d208:	3302      	adds	r3, #2
 800d20a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d20e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800d210:	69fb      	ldr	r3, [r7, #28]
 800d212:	f003 0303 	and.w	r3, r3, #3
 800d216:	009b      	lsls	r3, r3, #2
 800d218:	220f      	movs	r2, #15
 800d21a:	fa02 f303 	lsl.w	r3, r2, r3
 800d21e:	43db      	mvns	r3, r3
 800d220:	69ba      	ldr	r2, [r7, #24]
 800d222:	4013      	ands	r3, r2
 800d224:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	4a4f      	ldr	r2, [pc, #316]	@ (800d368 <HAL_GPIO_Init+0x308>)
 800d22a:	4293      	cmp	r3, r2
 800d22c:	d025      	beq.n	800d27a <HAL_GPIO_Init+0x21a>
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	4a4e      	ldr	r2, [pc, #312]	@ (800d36c <HAL_GPIO_Init+0x30c>)
 800d232:	4293      	cmp	r3, r2
 800d234:	d01f      	beq.n	800d276 <HAL_GPIO_Init+0x216>
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	4a4d      	ldr	r2, [pc, #308]	@ (800d370 <HAL_GPIO_Init+0x310>)
 800d23a:	4293      	cmp	r3, r2
 800d23c:	d019      	beq.n	800d272 <HAL_GPIO_Init+0x212>
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	4a4c      	ldr	r2, [pc, #304]	@ (800d374 <HAL_GPIO_Init+0x314>)
 800d242:	4293      	cmp	r3, r2
 800d244:	d013      	beq.n	800d26e <HAL_GPIO_Init+0x20e>
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	4a4b      	ldr	r2, [pc, #300]	@ (800d378 <HAL_GPIO_Init+0x318>)
 800d24a:	4293      	cmp	r3, r2
 800d24c:	d00d      	beq.n	800d26a <HAL_GPIO_Init+0x20a>
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	4a4a      	ldr	r2, [pc, #296]	@ (800d37c <HAL_GPIO_Init+0x31c>)
 800d252:	4293      	cmp	r3, r2
 800d254:	d007      	beq.n	800d266 <HAL_GPIO_Init+0x206>
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	4a49      	ldr	r2, [pc, #292]	@ (800d380 <HAL_GPIO_Init+0x320>)
 800d25a:	4293      	cmp	r3, r2
 800d25c:	d101      	bne.n	800d262 <HAL_GPIO_Init+0x202>
 800d25e:	2306      	movs	r3, #6
 800d260:	e00c      	b.n	800d27c <HAL_GPIO_Init+0x21c>
 800d262:	2307      	movs	r3, #7
 800d264:	e00a      	b.n	800d27c <HAL_GPIO_Init+0x21c>
 800d266:	2305      	movs	r3, #5
 800d268:	e008      	b.n	800d27c <HAL_GPIO_Init+0x21c>
 800d26a:	2304      	movs	r3, #4
 800d26c:	e006      	b.n	800d27c <HAL_GPIO_Init+0x21c>
 800d26e:	2303      	movs	r3, #3
 800d270:	e004      	b.n	800d27c <HAL_GPIO_Init+0x21c>
 800d272:	2302      	movs	r3, #2
 800d274:	e002      	b.n	800d27c <HAL_GPIO_Init+0x21c>
 800d276:	2301      	movs	r3, #1
 800d278:	e000      	b.n	800d27c <HAL_GPIO_Init+0x21c>
 800d27a:	2300      	movs	r3, #0
 800d27c:	69fa      	ldr	r2, [r7, #28]
 800d27e:	f002 0203 	and.w	r2, r2, #3
 800d282:	0092      	lsls	r2, r2, #2
 800d284:	4093      	lsls	r3, r2
 800d286:	69ba      	ldr	r2, [r7, #24]
 800d288:	4313      	orrs	r3, r2
 800d28a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800d28c:	4935      	ldr	r1, [pc, #212]	@ (800d364 <HAL_GPIO_Init+0x304>)
 800d28e:	69fb      	ldr	r3, [r7, #28]
 800d290:	089b      	lsrs	r3, r3, #2
 800d292:	3302      	adds	r3, #2
 800d294:	69ba      	ldr	r2, [r7, #24]
 800d296:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800d29a:	4b3a      	ldr	r3, [pc, #232]	@ (800d384 <HAL_GPIO_Init+0x324>)
 800d29c:	689b      	ldr	r3, [r3, #8]
 800d29e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800d2a0:	693b      	ldr	r3, [r7, #16]
 800d2a2:	43db      	mvns	r3, r3
 800d2a4:	69ba      	ldr	r2, [r7, #24]
 800d2a6:	4013      	ands	r3, r2
 800d2a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800d2aa:	683b      	ldr	r3, [r7, #0]
 800d2ac:	685b      	ldr	r3, [r3, #4]
 800d2ae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d2b2:	2b00      	cmp	r3, #0
 800d2b4:	d003      	beq.n	800d2be <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800d2b6:	69ba      	ldr	r2, [r7, #24]
 800d2b8:	693b      	ldr	r3, [r7, #16]
 800d2ba:	4313      	orrs	r3, r2
 800d2bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800d2be:	4a31      	ldr	r2, [pc, #196]	@ (800d384 <HAL_GPIO_Init+0x324>)
 800d2c0:	69bb      	ldr	r3, [r7, #24]
 800d2c2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800d2c4:	4b2f      	ldr	r3, [pc, #188]	@ (800d384 <HAL_GPIO_Init+0x324>)
 800d2c6:	68db      	ldr	r3, [r3, #12]
 800d2c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800d2ca:	693b      	ldr	r3, [r7, #16]
 800d2cc:	43db      	mvns	r3, r3
 800d2ce:	69ba      	ldr	r2, [r7, #24]
 800d2d0:	4013      	ands	r3, r2
 800d2d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800d2d4:	683b      	ldr	r3, [r7, #0]
 800d2d6:	685b      	ldr	r3, [r3, #4]
 800d2d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	d003      	beq.n	800d2e8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800d2e0:	69ba      	ldr	r2, [r7, #24]
 800d2e2:	693b      	ldr	r3, [r7, #16]
 800d2e4:	4313      	orrs	r3, r2
 800d2e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800d2e8:	4a26      	ldr	r2, [pc, #152]	@ (800d384 <HAL_GPIO_Init+0x324>)
 800d2ea:	69bb      	ldr	r3, [r7, #24]
 800d2ec:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800d2ee:	4b25      	ldr	r3, [pc, #148]	@ (800d384 <HAL_GPIO_Init+0x324>)
 800d2f0:	685b      	ldr	r3, [r3, #4]
 800d2f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800d2f4:	693b      	ldr	r3, [r7, #16]
 800d2f6:	43db      	mvns	r3, r3
 800d2f8:	69ba      	ldr	r2, [r7, #24]
 800d2fa:	4013      	ands	r3, r2
 800d2fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800d2fe:	683b      	ldr	r3, [r7, #0]
 800d300:	685b      	ldr	r3, [r3, #4]
 800d302:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d306:	2b00      	cmp	r3, #0
 800d308:	d003      	beq.n	800d312 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800d30a:	69ba      	ldr	r2, [r7, #24]
 800d30c:	693b      	ldr	r3, [r7, #16]
 800d30e:	4313      	orrs	r3, r2
 800d310:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800d312:	4a1c      	ldr	r2, [pc, #112]	@ (800d384 <HAL_GPIO_Init+0x324>)
 800d314:	69bb      	ldr	r3, [r7, #24]
 800d316:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800d318:	4b1a      	ldr	r3, [pc, #104]	@ (800d384 <HAL_GPIO_Init+0x324>)
 800d31a:	681b      	ldr	r3, [r3, #0]
 800d31c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800d31e:	693b      	ldr	r3, [r7, #16]
 800d320:	43db      	mvns	r3, r3
 800d322:	69ba      	ldr	r2, [r7, #24]
 800d324:	4013      	ands	r3, r2
 800d326:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800d328:	683b      	ldr	r3, [r7, #0]
 800d32a:	685b      	ldr	r3, [r3, #4]
 800d32c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d330:	2b00      	cmp	r3, #0
 800d332:	d003      	beq.n	800d33c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800d334:	69ba      	ldr	r2, [r7, #24]
 800d336:	693b      	ldr	r3, [r7, #16]
 800d338:	4313      	orrs	r3, r2
 800d33a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800d33c:	4a11      	ldr	r2, [pc, #68]	@ (800d384 <HAL_GPIO_Init+0x324>)
 800d33e:	69bb      	ldr	r3, [r7, #24]
 800d340:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800d342:	69fb      	ldr	r3, [r7, #28]
 800d344:	3301      	adds	r3, #1
 800d346:	61fb      	str	r3, [r7, #28]
 800d348:	69fb      	ldr	r3, [r7, #28]
 800d34a:	2b0f      	cmp	r3, #15
 800d34c:	f67f ae96 	bls.w	800d07c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800d350:	bf00      	nop
 800d352:	bf00      	nop
 800d354:	3724      	adds	r7, #36	@ 0x24
 800d356:	46bd      	mov	sp, r7
 800d358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d35c:	4770      	bx	lr
 800d35e:	bf00      	nop
 800d360:	40023800 	.word	0x40023800
 800d364:	40013800 	.word	0x40013800
 800d368:	40020000 	.word	0x40020000
 800d36c:	40020400 	.word	0x40020400
 800d370:	40020800 	.word	0x40020800
 800d374:	40020c00 	.word	0x40020c00
 800d378:	40021000 	.word	0x40021000
 800d37c:	40021400 	.word	0x40021400
 800d380:	40021800 	.word	0x40021800
 800d384:	40013c00 	.word	0x40013c00

0800d388 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800d388:	b480      	push	{r7}
 800d38a:	b085      	sub	sp, #20
 800d38c:	af00      	add	r7, sp, #0
 800d38e:	6078      	str	r0, [r7, #4]
 800d390:	460b      	mov	r3, r1
 800d392:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	691a      	ldr	r2, [r3, #16]
 800d398:	887b      	ldrh	r3, [r7, #2]
 800d39a:	4013      	ands	r3, r2
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	d002      	beq.n	800d3a6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800d3a0:	2301      	movs	r3, #1
 800d3a2:	73fb      	strb	r3, [r7, #15]
 800d3a4:	e001      	b.n	800d3aa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800d3a6:	2300      	movs	r3, #0
 800d3a8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800d3aa:	7bfb      	ldrb	r3, [r7, #15]
}
 800d3ac:	4618      	mov	r0, r3
 800d3ae:	3714      	adds	r7, #20
 800d3b0:	46bd      	mov	sp, r7
 800d3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3b6:	4770      	bx	lr

0800d3b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800d3b8:	b480      	push	{r7}
 800d3ba:	b083      	sub	sp, #12
 800d3bc:	af00      	add	r7, sp, #0
 800d3be:	6078      	str	r0, [r7, #4]
 800d3c0:	460b      	mov	r3, r1
 800d3c2:	807b      	strh	r3, [r7, #2]
 800d3c4:	4613      	mov	r3, r2
 800d3c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800d3c8:	787b      	ldrb	r3, [r7, #1]
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	d003      	beq.n	800d3d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800d3ce:	887a      	ldrh	r2, [r7, #2]
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800d3d4:	e003      	b.n	800d3de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800d3d6:	887b      	ldrh	r3, [r7, #2]
 800d3d8:	041a      	lsls	r2, r3, #16
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	619a      	str	r2, [r3, #24]
}
 800d3de:	bf00      	nop
 800d3e0:	370c      	adds	r7, #12
 800d3e2:	46bd      	mov	sp, r7
 800d3e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3e8:	4770      	bx	lr

0800d3ea <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800d3ea:	b480      	push	{r7}
 800d3ec:	b085      	sub	sp, #20
 800d3ee:	af00      	add	r7, sp, #0
 800d3f0:	6078      	str	r0, [r7, #4]
 800d3f2:	460b      	mov	r3, r1
 800d3f4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	695b      	ldr	r3, [r3, #20]
 800d3fa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800d3fc:	887a      	ldrh	r2, [r7, #2]
 800d3fe:	68fb      	ldr	r3, [r7, #12]
 800d400:	4013      	ands	r3, r2
 800d402:	041a      	lsls	r2, r3, #16
 800d404:	68fb      	ldr	r3, [r7, #12]
 800d406:	43d9      	mvns	r1, r3
 800d408:	887b      	ldrh	r3, [r7, #2]
 800d40a:	400b      	ands	r3, r1
 800d40c:	431a      	orrs	r2, r3
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	619a      	str	r2, [r3, #24]
}
 800d412:	bf00      	nop
 800d414:	3714      	adds	r7, #20
 800d416:	46bd      	mov	sp, r7
 800d418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d41c:	4770      	bx	lr
	...

0800d420 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800d420:	b580      	push	{r7, lr}
 800d422:	b082      	sub	sp, #8
 800d424:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800d426:	2300      	movs	r3, #0
 800d428:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800d42a:	2300      	movs	r3, #0
 800d42c:	603b      	str	r3, [r7, #0]
 800d42e:	4b20      	ldr	r3, [pc, #128]	@ (800d4b0 <HAL_PWREx_EnableOverDrive+0x90>)
 800d430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d432:	4a1f      	ldr	r2, [pc, #124]	@ (800d4b0 <HAL_PWREx_EnableOverDrive+0x90>)
 800d434:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d438:	6413      	str	r3, [r2, #64]	@ 0x40
 800d43a:	4b1d      	ldr	r3, [pc, #116]	@ (800d4b0 <HAL_PWREx_EnableOverDrive+0x90>)
 800d43c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d43e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d442:	603b      	str	r3, [r7, #0]
 800d444:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800d446:	4b1b      	ldr	r3, [pc, #108]	@ (800d4b4 <HAL_PWREx_EnableOverDrive+0x94>)
 800d448:	2201      	movs	r2, #1
 800d44a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800d44c:	f7ff fc64 	bl	800cd18 <HAL_GetTick>
 800d450:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800d452:	e009      	b.n	800d468 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800d454:	f7ff fc60 	bl	800cd18 <HAL_GetTick>
 800d458:	4602      	mov	r2, r0
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	1ad3      	subs	r3, r2, r3
 800d45e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d462:	d901      	bls.n	800d468 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800d464:	2303      	movs	r3, #3
 800d466:	e01f      	b.n	800d4a8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800d468:	4b13      	ldr	r3, [pc, #76]	@ (800d4b8 <HAL_PWREx_EnableOverDrive+0x98>)
 800d46a:	685b      	ldr	r3, [r3, #4]
 800d46c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d470:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d474:	d1ee      	bne.n	800d454 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800d476:	4b11      	ldr	r3, [pc, #68]	@ (800d4bc <HAL_PWREx_EnableOverDrive+0x9c>)
 800d478:	2201      	movs	r2, #1
 800d47a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800d47c:	f7ff fc4c 	bl	800cd18 <HAL_GetTick>
 800d480:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800d482:	e009      	b.n	800d498 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800d484:	f7ff fc48 	bl	800cd18 <HAL_GetTick>
 800d488:	4602      	mov	r2, r0
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	1ad3      	subs	r3, r2, r3
 800d48e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d492:	d901      	bls.n	800d498 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 800d494:	2303      	movs	r3, #3
 800d496:	e007      	b.n	800d4a8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800d498:	4b07      	ldr	r3, [pc, #28]	@ (800d4b8 <HAL_PWREx_EnableOverDrive+0x98>)
 800d49a:	685b      	ldr	r3, [r3, #4]
 800d49c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d4a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d4a4:	d1ee      	bne.n	800d484 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800d4a6:	2300      	movs	r3, #0
}
 800d4a8:	4618      	mov	r0, r3
 800d4aa:	3708      	adds	r7, #8
 800d4ac:	46bd      	mov	sp, r7
 800d4ae:	bd80      	pop	{r7, pc}
 800d4b0:	40023800 	.word	0x40023800
 800d4b4:	420e0040 	.word	0x420e0040
 800d4b8:	40007000 	.word	0x40007000
 800d4bc:	420e0044 	.word	0x420e0044

0800d4c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800d4c0:	b580      	push	{r7, lr}
 800d4c2:	b084      	sub	sp, #16
 800d4c4:	af00      	add	r7, sp, #0
 800d4c6:	6078      	str	r0, [r7, #4]
 800d4c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	2b00      	cmp	r3, #0
 800d4ce:	d101      	bne.n	800d4d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800d4d0:	2301      	movs	r3, #1
 800d4d2:	e0cc      	b.n	800d66e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800d4d4:	4b68      	ldr	r3, [pc, #416]	@ (800d678 <HAL_RCC_ClockConfig+0x1b8>)
 800d4d6:	681b      	ldr	r3, [r3, #0]
 800d4d8:	f003 030f 	and.w	r3, r3, #15
 800d4dc:	683a      	ldr	r2, [r7, #0]
 800d4de:	429a      	cmp	r2, r3
 800d4e0:	d90c      	bls.n	800d4fc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d4e2:	4b65      	ldr	r3, [pc, #404]	@ (800d678 <HAL_RCC_ClockConfig+0x1b8>)
 800d4e4:	683a      	ldr	r2, [r7, #0]
 800d4e6:	b2d2      	uxtb	r2, r2
 800d4e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d4ea:	4b63      	ldr	r3, [pc, #396]	@ (800d678 <HAL_RCC_ClockConfig+0x1b8>)
 800d4ec:	681b      	ldr	r3, [r3, #0]
 800d4ee:	f003 030f 	and.w	r3, r3, #15
 800d4f2:	683a      	ldr	r2, [r7, #0]
 800d4f4:	429a      	cmp	r2, r3
 800d4f6:	d001      	beq.n	800d4fc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800d4f8:	2301      	movs	r3, #1
 800d4fa:	e0b8      	b.n	800d66e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	681b      	ldr	r3, [r3, #0]
 800d500:	f003 0302 	and.w	r3, r3, #2
 800d504:	2b00      	cmp	r3, #0
 800d506:	d020      	beq.n	800d54a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	681b      	ldr	r3, [r3, #0]
 800d50c:	f003 0304 	and.w	r3, r3, #4
 800d510:	2b00      	cmp	r3, #0
 800d512:	d005      	beq.n	800d520 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800d514:	4b59      	ldr	r3, [pc, #356]	@ (800d67c <HAL_RCC_ClockConfig+0x1bc>)
 800d516:	689b      	ldr	r3, [r3, #8]
 800d518:	4a58      	ldr	r2, [pc, #352]	@ (800d67c <HAL_RCC_ClockConfig+0x1bc>)
 800d51a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800d51e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	f003 0308 	and.w	r3, r3, #8
 800d528:	2b00      	cmp	r3, #0
 800d52a:	d005      	beq.n	800d538 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800d52c:	4b53      	ldr	r3, [pc, #332]	@ (800d67c <HAL_RCC_ClockConfig+0x1bc>)
 800d52e:	689b      	ldr	r3, [r3, #8]
 800d530:	4a52      	ldr	r2, [pc, #328]	@ (800d67c <HAL_RCC_ClockConfig+0x1bc>)
 800d532:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800d536:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800d538:	4b50      	ldr	r3, [pc, #320]	@ (800d67c <HAL_RCC_ClockConfig+0x1bc>)
 800d53a:	689b      	ldr	r3, [r3, #8]
 800d53c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	689b      	ldr	r3, [r3, #8]
 800d544:	494d      	ldr	r1, [pc, #308]	@ (800d67c <HAL_RCC_ClockConfig+0x1bc>)
 800d546:	4313      	orrs	r3, r2
 800d548:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	681b      	ldr	r3, [r3, #0]
 800d54e:	f003 0301 	and.w	r3, r3, #1
 800d552:	2b00      	cmp	r3, #0
 800d554:	d044      	beq.n	800d5e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	685b      	ldr	r3, [r3, #4]
 800d55a:	2b01      	cmp	r3, #1
 800d55c:	d107      	bne.n	800d56e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d55e:	4b47      	ldr	r3, [pc, #284]	@ (800d67c <HAL_RCC_ClockConfig+0x1bc>)
 800d560:	681b      	ldr	r3, [r3, #0]
 800d562:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d566:	2b00      	cmp	r3, #0
 800d568:	d119      	bne.n	800d59e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800d56a:	2301      	movs	r3, #1
 800d56c:	e07f      	b.n	800d66e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	685b      	ldr	r3, [r3, #4]
 800d572:	2b02      	cmp	r3, #2
 800d574:	d003      	beq.n	800d57e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800d57a:	2b03      	cmp	r3, #3
 800d57c:	d107      	bne.n	800d58e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d57e:	4b3f      	ldr	r3, [pc, #252]	@ (800d67c <HAL_RCC_ClockConfig+0x1bc>)
 800d580:	681b      	ldr	r3, [r3, #0]
 800d582:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d586:	2b00      	cmp	r3, #0
 800d588:	d109      	bne.n	800d59e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800d58a:	2301      	movs	r3, #1
 800d58c:	e06f      	b.n	800d66e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d58e:	4b3b      	ldr	r3, [pc, #236]	@ (800d67c <HAL_RCC_ClockConfig+0x1bc>)
 800d590:	681b      	ldr	r3, [r3, #0]
 800d592:	f003 0302 	and.w	r3, r3, #2
 800d596:	2b00      	cmp	r3, #0
 800d598:	d101      	bne.n	800d59e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800d59a:	2301      	movs	r3, #1
 800d59c:	e067      	b.n	800d66e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800d59e:	4b37      	ldr	r3, [pc, #220]	@ (800d67c <HAL_RCC_ClockConfig+0x1bc>)
 800d5a0:	689b      	ldr	r3, [r3, #8]
 800d5a2:	f023 0203 	bic.w	r2, r3, #3
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	685b      	ldr	r3, [r3, #4]
 800d5aa:	4934      	ldr	r1, [pc, #208]	@ (800d67c <HAL_RCC_ClockConfig+0x1bc>)
 800d5ac:	4313      	orrs	r3, r2
 800d5ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800d5b0:	f7ff fbb2 	bl	800cd18 <HAL_GetTick>
 800d5b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d5b6:	e00a      	b.n	800d5ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d5b8:	f7ff fbae 	bl	800cd18 <HAL_GetTick>
 800d5bc:	4602      	mov	r2, r0
 800d5be:	68fb      	ldr	r3, [r7, #12]
 800d5c0:	1ad3      	subs	r3, r2, r3
 800d5c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d5c6:	4293      	cmp	r3, r2
 800d5c8:	d901      	bls.n	800d5ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800d5ca:	2303      	movs	r3, #3
 800d5cc:	e04f      	b.n	800d66e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d5ce:	4b2b      	ldr	r3, [pc, #172]	@ (800d67c <HAL_RCC_ClockConfig+0x1bc>)
 800d5d0:	689b      	ldr	r3, [r3, #8]
 800d5d2:	f003 020c 	and.w	r2, r3, #12
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	685b      	ldr	r3, [r3, #4]
 800d5da:	009b      	lsls	r3, r3, #2
 800d5dc:	429a      	cmp	r2, r3
 800d5de:	d1eb      	bne.n	800d5b8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800d5e0:	4b25      	ldr	r3, [pc, #148]	@ (800d678 <HAL_RCC_ClockConfig+0x1b8>)
 800d5e2:	681b      	ldr	r3, [r3, #0]
 800d5e4:	f003 030f 	and.w	r3, r3, #15
 800d5e8:	683a      	ldr	r2, [r7, #0]
 800d5ea:	429a      	cmp	r2, r3
 800d5ec:	d20c      	bcs.n	800d608 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d5ee:	4b22      	ldr	r3, [pc, #136]	@ (800d678 <HAL_RCC_ClockConfig+0x1b8>)
 800d5f0:	683a      	ldr	r2, [r7, #0]
 800d5f2:	b2d2      	uxtb	r2, r2
 800d5f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d5f6:	4b20      	ldr	r3, [pc, #128]	@ (800d678 <HAL_RCC_ClockConfig+0x1b8>)
 800d5f8:	681b      	ldr	r3, [r3, #0]
 800d5fa:	f003 030f 	and.w	r3, r3, #15
 800d5fe:	683a      	ldr	r2, [r7, #0]
 800d600:	429a      	cmp	r2, r3
 800d602:	d001      	beq.n	800d608 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800d604:	2301      	movs	r3, #1
 800d606:	e032      	b.n	800d66e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	681b      	ldr	r3, [r3, #0]
 800d60c:	f003 0304 	and.w	r3, r3, #4
 800d610:	2b00      	cmp	r3, #0
 800d612:	d008      	beq.n	800d626 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800d614:	4b19      	ldr	r3, [pc, #100]	@ (800d67c <HAL_RCC_ClockConfig+0x1bc>)
 800d616:	689b      	ldr	r3, [r3, #8]
 800d618:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	68db      	ldr	r3, [r3, #12]
 800d620:	4916      	ldr	r1, [pc, #88]	@ (800d67c <HAL_RCC_ClockConfig+0x1bc>)
 800d622:	4313      	orrs	r3, r2
 800d624:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	681b      	ldr	r3, [r3, #0]
 800d62a:	f003 0308 	and.w	r3, r3, #8
 800d62e:	2b00      	cmp	r3, #0
 800d630:	d009      	beq.n	800d646 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800d632:	4b12      	ldr	r3, [pc, #72]	@ (800d67c <HAL_RCC_ClockConfig+0x1bc>)
 800d634:	689b      	ldr	r3, [r3, #8]
 800d636:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800d63a:	687b      	ldr	r3, [r7, #4]
 800d63c:	691b      	ldr	r3, [r3, #16]
 800d63e:	00db      	lsls	r3, r3, #3
 800d640:	490e      	ldr	r1, [pc, #56]	@ (800d67c <HAL_RCC_ClockConfig+0x1bc>)
 800d642:	4313      	orrs	r3, r2
 800d644:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800d646:	f000 f887 	bl	800d758 <HAL_RCC_GetSysClockFreq>
 800d64a:	4602      	mov	r2, r0
 800d64c:	4b0b      	ldr	r3, [pc, #44]	@ (800d67c <HAL_RCC_ClockConfig+0x1bc>)
 800d64e:	689b      	ldr	r3, [r3, #8]
 800d650:	091b      	lsrs	r3, r3, #4
 800d652:	f003 030f 	and.w	r3, r3, #15
 800d656:	490a      	ldr	r1, [pc, #40]	@ (800d680 <HAL_RCC_ClockConfig+0x1c0>)
 800d658:	5ccb      	ldrb	r3, [r1, r3]
 800d65a:	fa22 f303 	lsr.w	r3, r2, r3
 800d65e:	4a09      	ldr	r2, [pc, #36]	@ (800d684 <HAL_RCC_ClockConfig+0x1c4>)
 800d660:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800d662:	4b09      	ldr	r3, [pc, #36]	@ (800d688 <HAL_RCC_ClockConfig+0x1c8>)
 800d664:	681b      	ldr	r3, [r3, #0]
 800d666:	4618      	mov	r0, r3
 800d668:	f7fe fcca 	bl	800c000 <HAL_InitTick>

  return HAL_OK;
 800d66c:	2300      	movs	r3, #0
}
 800d66e:	4618      	mov	r0, r3
 800d670:	3710      	adds	r7, #16
 800d672:	46bd      	mov	sp, r7
 800d674:	bd80      	pop	{r7, pc}
 800d676:	bf00      	nop
 800d678:	40023c00 	.word	0x40023c00
 800d67c:	40023800 	.word	0x40023800
 800d680:	08017044 	.word	0x08017044
 800d684:	20000014 	.word	0x20000014
 800d688:	20000018 	.word	0x20000018

0800d68c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800d68c:	b480      	push	{r7}
 800d68e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800d690:	4b03      	ldr	r3, [pc, #12]	@ (800d6a0 <HAL_RCC_GetHCLKFreq+0x14>)
 800d692:	681b      	ldr	r3, [r3, #0]
}
 800d694:	4618      	mov	r0, r3
 800d696:	46bd      	mov	sp, r7
 800d698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d69c:	4770      	bx	lr
 800d69e:	bf00      	nop
 800d6a0:	20000014 	.word	0x20000014

0800d6a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800d6a4:	b580      	push	{r7, lr}
 800d6a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800d6a8:	f7ff fff0 	bl	800d68c <HAL_RCC_GetHCLKFreq>
 800d6ac:	4602      	mov	r2, r0
 800d6ae:	4b05      	ldr	r3, [pc, #20]	@ (800d6c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 800d6b0:	689b      	ldr	r3, [r3, #8]
 800d6b2:	0a9b      	lsrs	r3, r3, #10
 800d6b4:	f003 0307 	and.w	r3, r3, #7
 800d6b8:	4903      	ldr	r1, [pc, #12]	@ (800d6c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800d6ba:	5ccb      	ldrb	r3, [r1, r3]
 800d6bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d6c0:	4618      	mov	r0, r3
 800d6c2:	bd80      	pop	{r7, pc}
 800d6c4:	40023800 	.word	0x40023800
 800d6c8:	08017054 	.word	0x08017054

0800d6cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800d6cc:	b580      	push	{r7, lr}
 800d6ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800d6d0:	f7ff ffdc 	bl	800d68c <HAL_RCC_GetHCLKFreq>
 800d6d4:	4602      	mov	r2, r0
 800d6d6:	4b05      	ldr	r3, [pc, #20]	@ (800d6ec <HAL_RCC_GetPCLK2Freq+0x20>)
 800d6d8:	689b      	ldr	r3, [r3, #8]
 800d6da:	0b5b      	lsrs	r3, r3, #13
 800d6dc:	f003 0307 	and.w	r3, r3, #7
 800d6e0:	4903      	ldr	r1, [pc, #12]	@ (800d6f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 800d6e2:	5ccb      	ldrb	r3, [r1, r3]
 800d6e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d6e8:	4618      	mov	r0, r3
 800d6ea:	bd80      	pop	{r7, pc}
 800d6ec:	40023800 	.word	0x40023800
 800d6f0:	08017054 	.word	0x08017054

0800d6f4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800d6f4:	b480      	push	{r7}
 800d6f6:	b083      	sub	sp, #12
 800d6f8:	af00      	add	r7, sp, #0
 800d6fa:	6078      	str	r0, [r7, #4]
 800d6fc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	220f      	movs	r2, #15
 800d702:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800d704:	4b12      	ldr	r3, [pc, #72]	@ (800d750 <HAL_RCC_GetClockConfig+0x5c>)
 800d706:	689b      	ldr	r3, [r3, #8]
 800d708:	f003 0203 	and.w	r2, r3, #3
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800d710:	4b0f      	ldr	r3, [pc, #60]	@ (800d750 <HAL_RCC_GetClockConfig+0x5c>)
 800d712:	689b      	ldr	r3, [r3, #8]
 800d714:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800d71c:	4b0c      	ldr	r3, [pc, #48]	@ (800d750 <HAL_RCC_GetClockConfig+0x5c>)
 800d71e:	689b      	ldr	r3, [r3, #8]
 800d720:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800d728:	4b09      	ldr	r3, [pc, #36]	@ (800d750 <HAL_RCC_GetClockConfig+0x5c>)
 800d72a:	689b      	ldr	r3, [r3, #8]
 800d72c:	08db      	lsrs	r3, r3, #3
 800d72e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800d736:	4b07      	ldr	r3, [pc, #28]	@ (800d754 <HAL_RCC_GetClockConfig+0x60>)
 800d738:	681b      	ldr	r3, [r3, #0]
 800d73a:	f003 020f 	and.w	r2, r3, #15
 800d73e:	683b      	ldr	r3, [r7, #0]
 800d740:	601a      	str	r2, [r3, #0]
}
 800d742:	bf00      	nop
 800d744:	370c      	adds	r7, #12
 800d746:	46bd      	mov	sp, r7
 800d748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d74c:	4770      	bx	lr
 800d74e:	bf00      	nop
 800d750:	40023800 	.word	0x40023800
 800d754:	40023c00 	.word	0x40023c00

0800d758 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800d758:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d75c:	b0a6      	sub	sp, #152	@ 0x98
 800d75e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800d760:	2300      	movs	r3, #0
 800d762:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 800d766:	2300      	movs	r3, #0
 800d768:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 800d76c:	2300      	movs	r3, #0
 800d76e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 800d772:	2300      	movs	r3, #0
 800d774:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 800d778:	2300      	movs	r3, #0
 800d77a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800d77e:	4bc8      	ldr	r3, [pc, #800]	@ (800daa0 <HAL_RCC_GetSysClockFreq+0x348>)
 800d780:	689b      	ldr	r3, [r3, #8]
 800d782:	f003 030c 	and.w	r3, r3, #12
 800d786:	2b0c      	cmp	r3, #12
 800d788:	f200 817e 	bhi.w	800da88 <HAL_RCC_GetSysClockFreq+0x330>
 800d78c:	a201      	add	r2, pc, #4	@ (adr r2, 800d794 <HAL_RCC_GetSysClockFreq+0x3c>)
 800d78e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d792:	bf00      	nop
 800d794:	0800d7c9 	.word	0x0800d7c9
 800d798:	0800da89 	.word	0x0800da89
 800d79c:	0800da89 	.word	0x0800da89
 800d7a0:	0800da89 	.word	0x0800da89
 800d7a4:	0800d7d1 	.word	0x0800d7d1
 800d7a8:	0800da89 	.word	0x0800da89
 800d7ac:	0800da89 	.word	0x0800da89
 800d7b0:	0800da89 	.word	0x0800da89
 800d7b4:	0800d7d9 	.word	0x0800d7d9
 800d7b8:	0800da89 	.word	0x0800da89
 800d7bc:	0800da89 	.word	0x0800da89
 800d7c0:	0800da89 	.word	0x0800da89
 800d7c4:	0800d943 	.word	0x0800d943
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800d7c8:	4bb6      	ldr	r3, [pc, #728]	@ (800daa4 <HAL_RCC_GetSysClockFreq+0x34c>)
 800d7ca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800d7ce:	e15f      	b.n	800da90 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800d7d0:	4bb5      	ldr	r3, [pc, #724]	@ (800daa8 <HAL_RCC_GetSysClockFreq+0x350>)
 800d7d2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800d7d6:	e15b      	b.n	800da90 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800d7d8:	4bb1      	ldr	r3, [pc, #708]	@ (800daa0 <HAL_RCC_GetSysClockFreq+0x348>)
 800d7da:	685b      	ldr	r3, [r3, #4]
 800d7dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d7e0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800d7e4:	4bae      	ldr	r3, [pc, #696]	@ (800daa0 <HAL_RCC_GetSysClockFreq+0x348>)
 800d7e6:	685b      	ldr	r3, [r3, #4]
 800d7e8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d7ec:	2b00      	cmp	r3, #0
 800d7ee:	d031      	beq.n	800d854 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800d7f0:	4bab      	ldr	r3, [pc, #684]	@ (800daa0 <HAL_RCC_GetSysClockFreq+0x348>)
 800d7f2:	685b      	ldr	r3, [r3, #4]
 800d7f4:	099b      	lsrs	r3, r3, #6
 800d7f6:	2200      	movs	r2, #0
 800d7f8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d7fa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800d7fc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d7fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d802:	663b      	str	r3, [r7, #96]	@ 0x60
 800d804:	2300      	movs	r3, #0
 800d806:	667b      	str	r3, [r7, #100]	@ 0x64
 800d808:	4ba7      	ldr	r3, [pc, #668]	@ (800daa8 <HAL_RCC_GetSysClockFreq+0x350>)
 800d80a:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800d80e:	462a      	mov	r2, r5
 800d810:	fb03 f202 	mul.w	r2, r3, r2
 800d814:	2300      	movs	r3, #0
 800d816:	4621      	mov	r1, r4
 800d818:	fb01 f303 	mul.w	r3, r1, r3
 800d81c:	4413      	add	r3, r2
 800d81e:	4aa2      	ldr	r2, [pc, #648]	@ (800daa8 <HAL_RCC_GetSysClockFreq+0x350>)
 800d820:	4621      	mov	r1, r4
 800d822:	fba1 1202 	umull	r1, r2, r1, r2
 800d826:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800d828:	460a      	mov	r2, r1
 800d82a:	67ba      	str	r2, [r7, #120]	@ 0x78
 800d82c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800d82e:	4413      	add	r3, r2
 800d830:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d832:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d836:	2200      	movs	r2, #0
 800d838:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d83a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800d83c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800d840:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 800d844:	f7fb fa00 	bl	8008c48 <__aeabi_uldivmod>
 800d848:	4602      	mov	r2, r0
 800d84a:	460b      	mov	r3, r1
 800d84c:	4613      	mov	r3, r2
 800d84e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d852:	e064      	b.n	800d91e <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800d854:	4b92      	ldr	r3, [pc, #584]	@ (800daa0 <HAL_RCC_GetSysClockFreq+0x348>)
 800d856:	685b      	ldr	r3, [r3, #4]
 800d858:	099b      	lsrs	r3, r3, #6
 800d85a:	2200      	movs	r2, #0
 800d85c:	653b      	str	r3, [r7, #80]	@ 0x50
 800d85e:	657a      	str	r2, [r7, #84]	@ 0x54
 800d860:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d862:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d866:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d868:	2300      	movs	r3, #0
 800d86a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d86c:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 800d870:	4622      	mov	r2, r4
 800d872:	462b      	mov	r3, r5
 800d874:	f04f 0000 	mov.w	r0, #0
 800d878:	f04f 0100 	mov.w	r1, #0
 800d87c:	0159      	lsls	r1, r3, #5
 800d87e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800d882:	0150      	lsls	r0, r2, #5
 800d884:	4602      	mov	r2, r0
 800d886:	460b      	mov	r3, r1
 800d888:	4621      	mov	r1, r4
 800d88a:	1a51      	subs	r1, r2, r1
 800d88c:	6139      	str	r1, [r7, #16]
 800d88e:	4629      	mov	r1, r5
 800d890:	eb63 0301 	sbc.w	r3, r3, r1
 800d894:	617b      	str	r3, [r7, #20]
 800d896:	f04f 0200 	mov.w	r2, #0
 800d89a:	f04f 0300 	mov.w	r3, #0
 800d89e:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800d8a2:	4659      	mov	r1, fp
 800d8a4:	018b      	lsls	r3, r1, #6
 800d8a6:	4651      	mov	r1, sl
 800d8a8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800d8ac:	4651      	mov	r1, sl
 800d8ae:	018a      	lsls	r2, r1, #6
 800d8b0:	4651      	mov	r1, sl
 800d8b2:	ebb2 0801 	subs.w	r8, r2, r1
 800d8b6:	4659      	mov	r1, fp
 800d8b8:	eb63 0901 	sbc.w	r9, r3, r1
 800d8bc:	f04f 0200 	mov.w	r2, #0
 800d8c0:	f04f 0300 	mov.w	r3, #0
 800d8c4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800d8c8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800d8cc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800d8d0:	4690      	mov	r8, r2
 800d8d2:	4699      	mov	r9, r3
 800d8d4:	4623      	mov	r3, r4
 800d8d6:	eb18 0303 	adds.w	r3, r8, r3
 800d8da:	60bb      	str	r3, [r7, #8]
 800d8dc:	462b      	mov	r3, r5
 800d8de:	eb49 0303 	adc.w	r3, r9, r3
 800d8e2:	60fb      	str	r3, [r7, #12]
 800d8e4:	f04f 0200 	mov.w	r2, #0
 800d8e8:	f04f 0300 	mov.w	r3, #0
 800d8ec:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800d8f0:	4629      	mov	r1, r5
 800d8f2:	028b      	lsls	r3, r1, #10
 800d8f4:	4621      	mov	r1, r4
 800d8f6:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800d8fa:	4621      	mov	r1, r4
 800d8fc:	028a      	lsls	r2, r1, #10
 800d8fe:	4610      	mov	r0, r2
 800d900:	4619      	mov	r1, r3
 800d902:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d906:	2200      	movs	r2, #0
 800d908:	643b      	str	r3, [r7, #64]	@ 0x40
 800d90a:	647a      	str	r2, [r7, #68]	@ 0x44
 800d90c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800d910:	f7fb f99a 	bl	8008c48 <__aeabi_uldivmod>
 800d914:	4602      	mov	r2, r0
 800d916:	460b      	mov	r3, r1
 800d918:	4613      	mov	r3, r2
 800d91a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800d91e:	4b60      	ldr	r3, [pc, #384]	@ (800daa0 <HAL_RCC_GetSysClockFreq+0x348>)
 800d920:	685b      	ldr	r3, [r3, #4]
 800d922:	0c1b      	lsrs	r3, r3, #16
 800d924:	f003 0303 	and.w	r3, r3, #3
 800d928:	3301      	adds	r3, #1
 800d92a:	005b      	lsls	r3, r3, #1
 800d92c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 800d930:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800d934:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d938:	fbb2 f3f3 	udiv	r3, r2, r3
 800d93c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800d940:	e0a6      	b.n	800da90 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800d942:	4b57      	ldr	r3, [pc, #348]	@ (800daa0 <HAL_RCC_GetSysClockFreq+0x348>)
 800d944:	685b      	ldr	r3, [r3, #4]
 800d946:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d94a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800d94e:	4b54      	ldr	r3, [pc, #336]	@ (800daa0 <HAL_RCC_GetSysClockFreq+0x348>)
 800d950:	685b      	ldr	r3, [r3, #4]
 800d952:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d956:	2b00      	cmp	r3, #0
 800d958:	d02a      	beq.n	800d9b0 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800d95a:	4b51      	ldr	r3, [pc, #324]	@ (800daa0 <HAL_RCC_GetSysClockFreq+0x348>)
 800d95c:	685b      	ldr	r3, [r3, #4]
 800d95e:	099b      	lsrs	r3, r3, #6
 800d960:	2200      	movs	r2, #0
 800d962:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d964:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800d966:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d968:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800d96c:	2100      	movs	r1, #0
 800d96e:	4b4e      	ldr	r3, [pc, #312]	@ (800daa8 <HAL_RCC_GetSysClockFreq+0x350>)
 800d970:	fb03 f201 	mul.w	r2, r3, r1
 800d974:	2300      	movs	r3, #0
 800d976:	fb00 f303 	mul.w	r3, r0, r3
 800d97a:	4413      	add	r3, r2
 800d97c:	4a4a      	ldr	r2, [pc, #296]	@ (800daa8 <HAL_RCC_GetSysClockFreq+0x350>)
 800d97e:	fba0 1202 	umull	r1, r2, r0, r2
 800d982:	677a      	str	r2, [r7, #116]	@ 0x74
 800d984:	460a      	mov	r2, r1
 800d986:	673a      	str	r2, [r7, #112]	@ 0x70
 800d988:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800d98a:	4413      	add	r3, r2
 800d98c:	677b      	str	r3, [r7, #116]	@ 0x74
 800d98e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d992:	2200      	movs	r2, #0
 800d994:	633b      	str	r3, [r7, #48]	@ 0x30
 800d996:	637a      	str	r2, [r7, #52]	@ 0x34
 800d998:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800d99c:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 800d9a0:	f7fb f952 	bl	8008c48 <__aeabi_uldivmod>
 800d9a4:	4602      	mov	r2, r0
 800d9a6:	460b      	mov	r3, r1
 800d9a8:	4613      	mov	r3, r2
 800d9aa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d9ae:	e05b      	b.n	800da68 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800d9b0:	4b3b      	ldr	r3, [pc, #236]	@ (800daa0 <HAL_RCC_GetSysClockFreq+0x348>)
 800d9b2:	685b      	ldr	r3, [r3, #4]
 800d9b4:	099b      	lsrs	r3, r3, #6
 800d9b6:	2200      	movs	r2, #0
 800d9b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d9ba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d9bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d9c2:	623b      	str	r3, [r7, #32]
 800d9c4:	2300      	movs	r3, #0
 800d9c6:	627b      	str	r3, [r7, #36]	@ 0x24
 800d9c8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800d9cc:	4642      	mov	r2, r8
 800d9ce:	464b      	mov	r3, r9
 800d9d0:	f04f 0000 	mov.w	r0, #0
 800d9d4:	f04f 0100 	mov.w	r1, #0
 800d9d8:	0159      	lsls	r1, r3, #5
 800d9da:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800d9de:	0150      	lsls	r0, r2, #5
 800d9e0:	4602      	mov	r2, r0
 800d9e2:	460b      	mov	r3, r1
 800d9e4:	4641      	mov	r1, r8
 800d9e6:	ebb2 0a01 	subs.w	sl, r2, r1
 800d9ea:	4649      	mov	r1, r9
 800d9ec:	eb63 0b01 	sbc.w	fp, r3, r1
 800d9f0:	f04f 0200 	mov.w	r2, #0
 800d9f4:	f04f 0300 	mov.w	r3, #0
 800d9f8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800d9fc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800da00:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800da04:	ebb2 040a 	subs.w	r4, r2, sl
 800da08:	eb63 050b 	sbc.w	r5, r3, fp
 800da0c:	f04f 0200 	mov.w	r2, #0
 800da10:	f04f 0300 	mov.w	r3, #0
 800da14:	00eb      	lsls	r3, r5, #3
 800da16:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800da1a:	00e2      	lsls	r2, r4, #3
 800da1c:	4614      	mov	r4, r2
 800da1e:	461d      	mov	r5, r3
 800da20:	4643      	mov	r3, r8
 800da22:	18e3      	adds	r3, r4, r3
 800da24:	603b      	str	r3, [r7, #0]
 800da26:	464b      	mov	r3, r9
 800da28:	eb45 0303 	adc.w	r3, r5, r3
 800da2c:	607b      	str	r3, [r7, #4]
 800da2e:	f04f 0200 	mov.w	r2, #0
 800da32:	f04f 0300 	mov.w	r3, #0
 800da36:	e9d7 4500 	ldrd	r4, r5, [r7]
 800da3a:	4629      	mov	r1, r5
 800da3c:	028b      	lsls	r3, r1, #10
 800da3e:	4621      	mov	r1, r4
 800da40:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800da44:	4621      	mov	r1, r4
 800da46:	028a      	lsls	r2, r1, #10
 800da48:	4610      	mov	r0, r2
 800da4a:	4619      	mov	r1, r3
 800da4c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800da50:	2200      	movs	r2, #0
 800da52:	61bb      	str	r3, [r7, #24]
 800da54:	61fa      	str	r2, [r7, #28]
 800da56:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800da5a:	f7fb f8f5 	bl	8008c48 <__aeabi_uldivmod>
 800da5e:	4602      	mov	r2, r0
 800da60:	460b      	mov	r3, r1
 800da62:	4613      	mov	r3, r2
 800da64:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800da68:	4b0d      	ldr	r3, [pc, #52]	@ (800daa0 <HAL_RCC_GetSysClockFreq+0x348>)
 800da6a:	685b      	ldr	r3, [r3, #4]
 800da6c:	0f1b      	lsrs	r3, r3, #28
 800da6e:	f003 0307 	and.w	r3, r3, #7
 800da72:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 800da76:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800da7a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800da7e:	fbb2 f3f3 	udiv	r3, r2, r3
 800da82:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800da86:	e003      	b.n	800da90 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800da88:	4b06      	ldr	r3, [pc, #24]	@ (800daa4 <HAL_RCC_GetSysClockFreq+0x34c>)
 800da8a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800da8e:	bf00      	nop
    }
  }
  return sysclockfreq;
 800da90:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 800da94:	4618      	mov	r0, r3
 800da96:	3798      	adds	r7, #152	@ 0x98
 800da98:	46bd      	mov	sp, r7
 800da9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800da9e:	bf00      	nop
 800daa0:	40023800 	.word	0x40023800
 800daa4:	00f42400 	.word	0x00f42400
 800daa8:	017d7840 	.word	0x017d7840

0800daac <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800daac:	b580      	push	{r7, lr}
 800daae:	b086      	sub	sp, #24
 800dab0:	af00      	add	r7, sp, #0
 800dab2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	2b00      	cmp	r3, #0
 800dab8:	d101      	bne.n	800dabe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800daba:	2301      	movs	r3, #1
 800dabc:	e28d      	b.n	800dfda <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	681b      	ldr	r3, [r3, #0]
 800dac2:	f003 0301 	and.w	r3, r3, #1
 800dac6:	2b00      	cmp	r3, #0
 800dac8:	f000 8083 	beq.w	800dbd2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800dacc:	4b94      	ldr	r3, [pc, #592]	@ (800dd20 <HAL_RCC_OscConfig+0x274>)
 800dace:	689b      	ldr	r3, [r3, #8]
 800dad0:	f003 030c 	and.w	r3, r3, #12
 800dad4:	2b04      	cmp	r3, #4
 800dad6:	d019      	beq.n	800db0c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800dad8:	4b91      	ldr	r3, [pc, #580]	@ (800dd20 <HAL_RCC_OscConfig+0x274>)
 800dada:	689b      	ldr	r3, [r3, #8]
 800dadc:	f003 030c 	and.w	r3, r3, #12
        || \
 800dae0:	2b08      	cmp	r3, #8
 800dae2:	d106      	bne.n	800daf2 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800dae4:	4b8e      	ldr	r3, [pc, #568]	@ (800dd20 <HAL_RCC_OscConfig+0x274>)
 800dae6:	685b      	ldr	r3, [r3, #4]
 800dae8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800daec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800daf0:	d00c      	beq.n	800db0c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800daf2:	4b8b      	ldr	r3, [pc, #556]	@ (800dd20 <HAL_RCC_OscConfig+0x274>)
 800daf4:	689b      	ldr	r3, [r3, #8]
 800daf6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800dafa:	2b0c      	cmp	r3, #12
 800dafc:	d112      	bne.n	800db24 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800dafe:	4b88      	ldr	r3, [pc, #544]	@ (800dd20 <HAL_RCC_OscConfig+0x274>)
 800db00:	685b      	ldr	r3, [r3, #4]
 800db02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800db06:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800db0a:	d10b      	bne.n	800db24 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800db0c:	4b84      	ldr	r3, [pc, #528]	@ (800dd20 <HAL_RCC_OscConfig+0x274>)
 800db0e:	681b      	ldr	r3, [r3, #0]
 800db10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800db14:	2b00      	cmp	r3, #0
 800db16:	d05b      	beq.n	800dbd0 <HAL_RCC_OscConfig+0x124>
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	685b      	ldr	r3, [r3, #4]
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	d157      	bne.n	800dbd0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800db20:	2301      	movs	r3, #1
 800db22:	e25a      	b.n	800dfda <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	685b      	ldr	r3, [r3, #4]
 800db28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800db2c:	d106      	bne.n	800db3c <HAL_RCC_OscConfig+0x90>
 800db2e:	4b7c      	ldr	r3, [pc, #496]	@ (800dd20 <HAL_RCC_OscConfig+0x274>)
 800db30:	681b      	ldr	r3, [r3, #0]
 800db32:	4a7b      	ldr	r2, [pc, #492]	@ (800dd20 <HAL_RCC_OscConfig+0x274>)
 800db34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800db38:	6013      	str	r3, [r2, #0]
 800db3a:	e01d      	b.n	800db78 <HAL_RCC_OscConfig+0xcc>
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	685b      	ldr	r3, [r3, #4]
 800db40:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800db44:	d10c      	bne.n	800db60 <HAL_RCC_OscConfig+0xb4>
 800db46:	4b76      	ldr	r3, [pc, #472]	@ (800dd20 <HAL_RCC_OscConfig+0x274>)
 800db48:	681b      	ldr	r3, [r3, #0]
 800db4a:	4a75      	ldr	r2, [pc, #468]	@ (800dd20 <HAL_RCC_OscConfig+0x274>)
 800db4c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800db50:	6013      	str	r3, [r2, #0]
 800db52:	4b73      	ldr	r3, [pc, #460]	@ (800dd20 <HAL_RCC_OscConfig+0x274>)
 800db54:	681b      	ldr	r3, [r3, #0]
 800db56:	4a72      	ldr	r2, [pc, #456]	@ (800dd20 <HAL_RCC_OscConfig+0x274>)
 800db58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800db5c:	6013      	str	r3, [r2, #0]
 800db5e:	e00b      	b.n	800db78 <HAL_RCC_OscConfig+0xcc>
 800db60:	4b6f      	ldr	r3, [pc, #444]	@ (800dd20 <HAL_RCC_OscConfig+0x274>)
 800db62:	681b      	ldr	r3, [r3, #0]
 800db64:	4a6e      	ldr	r2, [pc, #440]	@ (800dd20 <HAL_RCC_OscConfig+0x274>)
 800db66:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800db6a:	6013      	str	r3, [r2, #0]
 800db6c:	4b6c      	ldr	r3, [pc, #432]	@ (800dd20 <HAL_RCC_OscConfig+0x274>)
 800db6e:	681b      	ldr	r3, [r3, #0]
 800db70:	4a6b      	ldr	r2, [pc, #428]	@ (800dd20 <HAL_RCC_OscConfig+0x274>)
 800db72:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800db76:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800db78:	687b      	ldr	r3, [r7, #4]
 800db7a:	685b      	ldr	r3, [r3, #4]
 800db7c:	2b00      	cmp	r3, #0
 800db7e:	d013      	beq.n	800dba8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800db80:	f7ff f8ca 	bl	800cd18 <HAL_GetTick>
 800db84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800db86:	e008      	b.n	800db9a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800db88:	f7ff f8c6 	bl	800cd18 <HAL_GetTick>
 800db8c:	4602      	mov	r2, r0
 800db8e:	693b      	ldr	r3, [r7, #16]
 800db90:	1ad3      	subs	r3, r2, r3
 800db92:	2b64      	cmp	r3, #100	@ 0x64
 800db94:	d901      	bls.n	800db9a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800db96:	2303      	movs	r3, #3
 800db98:	e21f      	b.n	800dfda <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800db9a:	4b61      	ldr	r3, [pc, #388]	@ (800dd20 <HAL_RCC_OscConfig+0x274>)
 800db9c:	681b      	ldr	r3, [r3, #0]
 800db9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	d0f0      	beq.n	800db88 <HAL_RCC_OscConfig+0xdc>
 800dba6:	e014      	b.n	800dbd2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dba8:	f7ff f8b6 	bl	800cd18 <HAL_GetTick>
 800dbac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800dbae:	e008      	b.n	800dbc2 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800dbb0:	f7ff f8b2 	bl	800cd18 <HAL_GetTick>
 800dbb4:	4602      	mov	r2, r0
 800dbb6:	693b      	ldr	r3, [r7, #16]
 800dbb8:	1ad3      	subs	r3, r2, r3
 800dbba:	2b64      	cmp	r3, #100	@ 0x64
 800dbbc:	d901      	bls.n	800dbc2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800dbbe:	2303      	movs	r3, #3
 800dbc0:	e20b      	b.n	800dfda <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800dbc2:	4b57      	ldr	r3, [pc, #348]	@ (800dd20 <HAL_RCC_OscConfig+0x274>)
 800dbc4:	681b      	ldr	r3, [r3, #0]
 800dbc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dbca:	2b00      	cmp	r3, #0
 800dbcc:	d1f0      	bne.n	800dbb0 <HAL_RCC_OscConfig+0x104>
 800dbce:	e000      	b.n	800dbd2 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800dbd0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	681b      	ldr	r3, [r3, #0]
 800dbd6:	f003 0302 	and.w	r3, r3, #2
 800dbda:	2b00      	cmp	r3, #0
 800dbdc:	d06f      	beq.n	800dcbe <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800dbde:	4b50      	ldr	r3, [pc, #320]	@ (800dd20 <HAL_RCC_OscConfig+0x274>)
 800dbe0:	689b      	ldr	r3, [r3, #8]
 800dbe2:	f003 030c 	and.w	r3, r3, #12
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	d017      	beq.n	800dc1a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800dbea:	4b4d      	ldr	r3, [pc, #308]	@ (800dd20 <HAL_RCC_OscConfig+0x274>)
 800dbec:	689b      	ldr	r3, [r3, #8]
 800dbee:	f003 030c 	and.w	r3, r3, #12
        || \
 800dbf2:	2b08      	cmp	r3, #8
 800dbf4:	d105      	bne.n	800dc02 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800dbf6:	4b4a      	ldr	r3, [pc, #296]	@ (800dd20 <HAL_RCC_OscConfig+0x274>)
 800dbf8:	685b      	ldr	r3, [r3, #4]
 800dbfa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	d00b      	beq.n	800dc1a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800dc02:	4b47      	ldr	r3, [pc, #284]	@ (800dd20 <HAL_RCC_OscConfig+0x274>)
 800dc04:	689b      	ldr	r3, [r3, #8]
 800dc06:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800dc0a:	2b0c      	cmp	r3, #12
 800dc0c:	d11c      	bne.n	800dc48 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800dc0e:	4b44      	ldr	r3, [pc, #272]	@ (800dd20 <HAL_RCC_OscConfig+0x274>)
 800dc10:	685b      	ldr	r3, [r3, #4]
 800dc12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800dc16:	2b00      	cmp	r3, #0
 800dc18:	d116      	bne.n	800dc48 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800dc1a:	4b41      	ldr	r3, [pc, #260]	@ (800dd20 <HAL_RCC_OscConfig+0x274>)
 800dc1c:	681b      	ldr	r3, [r3, #0]
 800dc1e:	f003 0302 	and.w	r3, r3, #2
 800dc22:	2b00      	cmp	r3, #0
 800dc24:	d005      	beq.n	800dc32 <HAL_RCC_OscConfig+0x186>
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	68db      	ldr	r3, [r3, #12]
 800dc2a:	2b01      	cmp	r3, #1
 800dc2c:	d001      	beq.n	800dc32 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800dc2e:	2301      	movs	r3, #1
 800dc30:	e1d3      	b.n	800dfda <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800dc32:	4b3b      	ldr	r3, [pc, #236]	@ (800dd20 <HAL_RCC_OscConfig+0x274>)
 800dc34:	681b      	ldr	r3, [r3, #0]
 800dc36:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800dc3a:	687b      	ldr	r3, [r7, #4]
 800dc3c:	691b      	ldr	r3, [r3, #16]
 800dc3e:	00db      	lsls	r3, r3, #3
 800dc40:	4937      	ldr	r1, [pc, #220]	@ (800dd20 <HAL_RCC_OscConfig+0x274>)
 800dc42:	4313      	orrs	r3, r2
 800dc44:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800dc46:	e03a      	b.n	800dcbe <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	68db      	ldr	r3, [r3, #12]
 800dc4c:	2b00      	cmp	r3, #0
 800dc4e:	d020      	beq.n	800dc92 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800dc50:	4b34      	ldr	r3, [pc, #208]	@ (800dd24 <HAL_RCC_OscConfig+0x278>)
 800dc52:	2201      	movs	r2, #1
 800dc54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dc56:	f7ff f85f 	bl	800cd18 <HAL_GetTick>
 800dc5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800dc5c:	e008      	b.n	800dc70 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800dc5e:	f7ff f85b 	bl	800cd18 <HAL_GetTick>
 800dc62:	4602      	mov	r2, r0
 800dc64:	693b      	ldr	r3, [r7, #16]
 800dc66:	1ad3      	subs	r3, r2, r3
 800dc68:	2b02      	cmp	r3, #2
 800dc6a:	d901      	bls.n	800dc70 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800dc6c:	2303      	movs	r3, #3
 800dc6e:	e1b4      	b.n	800dfda <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800dc70:	4b2b      	ldr	r3, [pc, #172]	@ (800dd20 <HAL_RCC_OscConfig+0x274>)
 800dc72:	681b      	ldr	r3, [r3, #0]
 800dc74:	f003 0302 	and.w	r3, r3, #2
 800dc78:	2b00      	cmp	r3, #0
 800dc7a:	d0f0      	beq.n	800dc5e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800dc7c:	4b28      	ldr	r3, [pc, #160]	@ (800dd20 <HAL_RCC_OscConfig+0x274>)
 800dc7e:	681b      	ldr	r3, [r3, #0]
 800dc80:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	691b      	ldr	r3, [r3, #16]
 800dc88:	00db      	lsls	r3, r3, #3
 800dc8a:	4925      	ldr	r1, [pc, #148]	@ (800dd20 <HAL_RCC_OscConfig+0x274>)
 800dc8c:	4313      	orrs	r3, r2
 800dc8e:	600b      	str	r3, [r1, #0]
 800dc90:	e015      	b.n	800dcbe <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800dc92:	4b24      	ldr	r3, [pc, #144]	@ (800dd24 <HAL_RCC_OscConfig+0x278>)
 800dc94:	2200      	movs	r2, #0
 800dc96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dc98:	f7ff f83e 	bl	800cd18 <HAL_GetTick>
 800dc9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800dc9e:	e008      	b.n	800dcb2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800dca0:	f7ff f83a 	bl	800cd18 <HAL_GetTick>
 800dca4:	4602      	mov	r2, r0
 800dca6:	693b      	ldr	r3, [r7, #16]
 800dca8:	1ad3      	subs	r3, r2, r3
 800dcaa:	2b02      	cmp	r3, #2
 800dcac:	d901      	bls.n	800dcb2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800dcae:	2303      	movs	r3, #3
 800dcb0:	e193      	b.n	800dfda <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800dcb2:	4b1b      	ldr	r3, [pc, #108]	@ (800dd20 <HAL_RCC_OscConfig+0x274>)
 800dcb4:	681b      	ldr	r3, [r3, #0]
 800dcb6:	f003 0302 	and.w	r3, r3, #2
 800dcba:	2b00      	cmp	r3, #0
 800dcbc:	d1f0      	bne.n	800dca0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	681b      	ldr	r3, [r3, #0]
 800dcc2:	f003 0308 	and.w	r3, r3, #8
 800dcc6:	2b00      	cmp	r3, #0
 800dcc8:	d036      	beq.n	800dd38 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800dcca:	687b      	ldr	r3, [r7, #4]
 800dccc:	695b      	ldr	r3, [r3, #20]
 800dcce:	2b00      	cmp	r3, #0
 800dcd0:	d016      	beq.n	800dd00 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800dcd2:	4b15      	ldr	r3, [pc, #84]	@ (800dd28 <HAL_RCC_OscConfig+0x27c>)
 800dcd4:	2201      	movs	r2, #1
 800dcd6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800dcd8:	f7ff f81e 	bl	800cd18 <HAL_GetTick>
 800dcdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800dcde:	e008      	b.n	800dcf2 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800dce0:	f7ff f81a 	bl	800cd18 <HAL_GetTick>
 800dce4:	4602      	mov	r2, r0
 800dce6:	693b      	ldr	r3, [r7, #16]
 800dce8:	1ad3      	subs	r3, r2, r3
 800dcea:	2b02      	cmp	r3, #2
 800dcec:	d901      	bls.n	800dcf2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800dcee:	2303      	movs	r3, #3
 800dcf0:	e173      	b.n	800dfda <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800dcf2:	4b0b      	ldr	r3, [pc, #44]	@ (800dd20 <HAL_RCC_OscConfig+0x274>)
 800dcf4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dcf6:	f003 0302 	and.w	r3, r3, #2
 800dcfa:	2b00      	cmp	r3, #0
 800dcfc:	d0f0      	beq.n	800dce0 <HAL_RCC_OscConfig+0x234>
 800dcfe:	e01b      	b.n	800dd38 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800dd00:	4b09      	ldr	r3, [pc, #36]	@ (800dd28 <HAL_RCC_OscConfig+0x27c>)
 800dd02:	2200      	movs	r2, #0
 800dd04:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800dd06:	f7ff f807 	bl	800cd18 <HAL_GetTick>
 800dd0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800dd0c:	e00e      	b.n	800dd2c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800dd0e:	f7ff f803 	bl	800cd18 <HAL_GetTick>
 800dd12:	4602      	mov	r2, r0
 800dd14:	693b      	ldr	r3, [r7, #16]
 800dd16:	1ad3      	subs	r3, r2, r3
 800dd18:	2b02      	cmp	r3, #2
 800dd1a:	d907      	bls.n	800dd2c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800dd1c:	2303      	movs	r3, #3
 800dd1e:	e15c      	b.n	800dfda <HAL_RCC_OscConfig+0x52e>
 800dd20:	40023800 	.word	0x40023800
 800dd24:	42470000 	.word	0x42470000
 800dd28:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800dd2c:	4b8a      	ldr	r3, [pc, #552]	@ (800df58 <HAL_RCC_OscConfig+0x4ac>)
 800dd2e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dd30:	f003 0302 	and.w	r3, r3, #2
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	d1ea      	bne.n	800dd0e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	681b      	ldr	r3, [r3, #0]
 800dd3c:	f003 0304 	and.w	r3, r3, #4
 800dd40:	2b00      	cmp	r3, #0
 800dd42:	f000 8097 	beq.w	800de74 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800dd46:	2300      	movs	r3, #0
 800dd48:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800dd4a:	4b83      	ldr	r3, [pc, #524]	@ (800df58 <HAL_RCC_OscConfig+0x4ac>)
 800dd4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800dd52:	2b00      	cmp	r3, #0
 800dd54:	d10f      	bne.n	800dd76 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800dd56:	2300      	movs	r3, #0
 800dd58:	60bb      	str	r3, [r7, #8]
 800dd5a:	4b7f      	ldr	r3, [pc, #508]	@ (800df58 <HAL_RCC_OscConfig+0x4ac>)
 800dd5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd5e:	4a7e      	ldr	r2, [pc, #504]	@ (800df58 <HAL_RCC_OscConfig+0x4ac>)
 800dd60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800dd64:	6413      	str	r3, [r2, #64]	@ 0x40
 800dd66:	4b7c      	ldr	r3, [pc, #496]	@ (800df58 <HAL_RCC_OscConfig+0x4ac>)
 800dd68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800dd6e:	60bb      	str	r3, [r7, #8]
 800dd70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800dd72:	2301      	movs	r3, #1
 800dd74:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800dd76:	4b79      	ldr	r3, [pc, #484]	@ (800df5c <HAL_RCC_OscConfig+0x4b0>)
 800dd78:	681b      	ldr	r3, [r3, #0]
 800dd7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dd7e:	2b00      	cmp	r3, #0
 800dd80:	d118      	bne.n	800ddb4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800dd82:	4b76      	ldr	r3, [pc, #472]	@ (800df5c <HAL_RCC_OscConfig+0x4b0>)
 800dd84:	681b      	ldr	r3, [r3, #0]
 800dd86:	4a75      	ldr	r2, [pc, #468]	@ (800df5c <HAL_RCC_OscConfig+0x4b0>)
 800dd88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800dd8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800dd8e:	f7fe ffc3 	bl	800cd18 <HAL_GetTick>
 800dd92:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800dd94:	e008      	b.n	800dda8 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800dd96:	f7fe ffbf 	bl	800cd18 <HAL_GetTick>
 800dd9a:	4602      	mov	r2, r0
 800dd9c:	693b      	ldr	r3, [r7, #16]
 800dd9e:	1ad3      	subs	r3, r2, r3
 800dda0:	2b02      	cmp	r3, #2
 800dda2:	d901      	bls.n	800dda8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800dda4:	2303      	movs	r3, #3
 800dda6:	e118      	b.n	800dfda <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800dda8:	4b6c      	ldr	r3, [pc, #432]	@ (800df5c <HAL_RCC_OscConfig+0x4b0>)
 800ddaa:	681b      	ldr	r3, [r3, #0]
 800ddac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ddb0:	2b00      	cmp	r3, #0
 800ddb2:	d0f0      	beq.n	800dd96 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	689b      	ldr	r3, [r3, #8]
 800ddb8:	2b01      	cmp	r3, #1
 800ddba:	d106      	bne.n	800ddca <HAL_RCC_OscConfig+0x31e>
 800ddbc:	4b66      	ldr	r3, [pc, #408]	@ (800df58 <HAL_RCC_OscConfig+0x4ac>)
 800ddbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ddc0:	4a65      	ldr	r2, [pc, #404]	@ (800df58 <HAL_RCC_OscConfig+0x4ac>)
 800ddc2:	f043 0301 	orr.w	r3, r3, #1
 800ddc6:	6713      	str	r3, [r2, #112]	@ 0x70
 800ddc8:	e01c      	b.n	800de04 <HAL_RCC_OscConfig+0x358>
 800ddca:	687b      	ldr	r3, [r7, #4]
 800ddcc:	689b      	ldr	r3, [r3, #8]
 800ddce:	2b05      	cmp	r3, #5
 800ddd0:	d10c      	bne.n	800ddec <HAL_RCC_OscConfig+0x340>
 800ddd2:	4b61      	ldr	r3, [pc, #388]	@ (800df58 <HAL_RCC_OscConfig+0x4ac>)
 800ddd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ddd6:	4a60      	ldr	r2, [pc, #384]	@ (800df58 <HAL_RCC_OscConfig+0x4ac>)
 800ddd8:	f043 0304 	orr.w	r3, r3, #4
 800dddc:	6713      	str	r3, [r2, #112]	@ 0x70
 800ddde:	4b5e      	ldr	r3, [pc, #376]	@ (800df58 <HAL_RCC_OscConfig+0x4ac>)
 800dde0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dde2:	4a5d      	ldr	r2, [pc, #372]	@ (800df58 <HAL_RCC_OscConfig+0x4ac>)
 800dde4:	f043 0301 	orr.w	r3, r3, #1
 800dde8:	6713      	str	r3, [r2, #112]	@ 0x70
 800ddea:	e00b      	b.n	800de04 <HAL_RCC_OscConfig+0x358>
 800ddec:	4b5a      	ldr	r3, [pc, #360]	@ (800df58 <HAL_RCC_OscConfig+0x4ac>)
 800ddee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ddf0:	4a59      	ldr	r2, [pc, #356]	@ (800df58 <HAL_RCC_OscConfig+0x4ac>)
 800ddf2:	f023 0301 	bic.w	r3, r3, #1
 800ddf6:	6713      	str	r3, [r2, #112]	@ 0x70
 800ddf8:	4b57      	ldr	r3, [pc, #348]	@ (800df58 <HAL_RCC_OscConfig+0x4ac>)
 800ddfa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ddfc:	4a56      	ldr	r2, [pc, #344]	@ (800df58 <HAL_RCC_OscConfig+0x4ac>)
 800ddfe:	f023 0304 	bic.w	r3, r3, #4
 800de02:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	689b      	ldr	r3, [r3, #8]
 800de08:	2b00      	cmp	r3, #0
 800de0a:	d015      	beq.n	800de38 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800de0c:	f7fe ff84 	bl	800cd18 <HAL_GetTick>
 800de10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800de12:	e00a      	b.n	800de2a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800de14:	f7fe ff80 	bl	800cd18 <HAL_GetTick>
 800de18:	4602      	mov	r2, r0
 800de1a:	693b      	ldr	r3, [r7, #16]
 800de1c:	1ad3      	subs	r3, r2, r3
 800de1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800de22:	4293      	cmp	r3, r2
 800de24:	d901      	bls.n	800de2a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800de26:	2303      	movs	r3, #3
 800de28:	e0d7      	b.n	800dfda <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800de2a:	4b4b      	ldr	r3, [pc, #300]	@ (800df58 <HAL_RCC_OscConfig+0x4ac>)
 800de2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800de2e:	f003 0302 	and.w	r3, r3, #2
 800de32:	2b00      	cmp	r3, #0
 800de34:	d0ee      	beq.n	800de14 <HAL_RCC_OscConfig+0x368>
 800de36:	e014      	b.n	800de62 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800de38:	f7fe ff6e 	bl	800cd18 <HAL_GetTick>
 800de3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800de3e:	e00a      	b.n	800de56 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800de40:	f7fe ff6a 	bl	800cd18 <HAL_GetTick>
 800de44:	4602      	mov	r2, r0
 800de46:	693b      	ldr	r3, [r7, #16]
 800de48:	1ad3      	subs	r3, r2, r3
 800de4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800de4e:	4293      	cmp	r3, r2
 800de50:	d901      	bls.n	800de56 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800de52:	2303      	movs	r3, #3
 800de54:	e0c1      	b.n	800dfda <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800de56:	4b40      	ldr	r3, [pc, #256]	@ (800df58 <HAL_RCC_OscConfig+0x4ac>)
 800de58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800de5a:	f003 0302 	and.w	r3, r3, #2
 800de5e:	2b00      	cmp	r3, #0
 800de60:	d1ee      	bne.n	800de40 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800de62:	7dfb      	ldrb	r3, [r7, #23]
 800de64:	2b01      	cmp	r3, #1
 800de66:	d105      	bne.n	800de74 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800de68:	4b3b      	ldr	r3, [pc, #236]	@ (800df58 <HAL_RCC_OscConfig+0x4ac>)
 800de6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800de6c:	4a3a      	ldr	r2, [pc, #232]	@ (800df58 <HAL_RCC_OscConfig+0x4ac>)
 800de6e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800de72:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	699b      	ldr	r3, [r3, #24]
 800de78:	2b00      	cmp	r3, #0
 800de7a:	f000 80ad 	beq.w	800dfd8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800de7e:	4b36      	ldr	r3, [pc, #216]	@ (800df58 <HAL_RCC_OscConfig+0x4ac>)
 800de80:	689b      	ldr	r3, [r3, #8]
 800de82:	f003 030c 	and.w	r3, r3, #12
 800de86:	2b08      	cmp	r3, #8
 800de88:	d060      	beq.n	800df4c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800de8a:	687b      	ldr	r3, [r7, #4]
 800de8c:	699b      	ldr	r3, [r3, #24]
 800de8e:	2b02      	cmp	r3, #2
 800de90:	d145      	bne.n	800df1e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800de92:	4b33      	ldr	r3, [pc, #204]	@ (800df60 <HAL_RCC_OscConfig+0x4b4>)
 800de94:	2200      	movs	r2, #0
 800de96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800de98:	f7fe ff3e 	bl	800cd18 <HAL_GetTick>
 800de9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800de9e:	e008      	b.n	800deb2 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800dea0:	f7fe ff3a 	bl	800cd18 <HAL_GetTick>
 800dea4:	4602      	mov	r2, r0
 800dea6:	693b      	ldr	r3, [r7, #16]
 800dea8:	1ad3      	subs	r3, r2, r3
 800deaa:	2b02      	cmp	r3, #2
 800deac:	d901      	bls.n	800deb2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800deae:	2303      	movs	r3, #3
 800deb0:	e093      	b.n	800dfda <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800deb2:	4b29      	ldr	r3, [pc, #164]	@ (800df58 <HAL_RCC_OscConfig+0x4ac>)
 800deb4:	681b      	ldr	r3, [r3, #0]
 800deb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800deba:	2b00      	cmp	r3, #0
 800debc:	d1f0      	bne.n	800dea0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800debe:	687b      	ldr	r3, [r7, #4]
 800dec0:	69da      	ldr	r2, [r3, #28]
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	6a1b      	ldr	r3, [r3, #32]
 800dec6:	431a      	orrs	r2, r3
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800decc:	019b      	lsls	r3, r3, #6
 800dece:	431a      	orrs	r2, r3
 800ded0:	687b      	ldr	r3, [r7, #4]
 800ded2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ded4:	085b      	lsrs	r3, r3, #1
 800ded6:	3b01      	subs	r3, #1
 800ded8:	041b      	lsls	r3, r3, #16
 800deda:	431a      	orrs	r2, r3
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dee0:	061b      	lsls	r3, r3, #24
 800dee2:	431a      	orrs	r2, r3
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dee8:	071b      	lsls	r3, r3, #28
 800deea:	491b      	ldr	r1, [pc, #108]	@ (800df58 <HAL_RCC_OscConfig+0x4ac>)
 800deec:	4313      	orrs	r3, r2
 800deee:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800def0:	4b1b      	ldr	r3, [pc, #108]	@ (800df60 <HAL_RCC_OscConfig+0x4b4>)
 800def2:	2201      	movs	r2, #1
 800def4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800def6:	f7fe ff0f 	bl	800cd18 <HAL_GetTick>
 800defa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800defc:	e008      	b.n	800df10 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800defe:	f7fe ff0b 	bl	800cd18 <HAL_GetTick>
 800df02:	4602      	mov	r2, r0
 800df04:	693b      	ldr	r3, [r7, #16]
 800df06:	1ad3      	subs	r3, r2, r3
 800df08:	2b02      	cmp	r3, #2
 800df0a:	d901      	bls.n	800df10 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800df0c:	2303      	movs	r3, #3
 800df0e:	e064      	b.n	800dfda <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800df10:	4b11      	ldr	r3, [pc, #68]	@ (800df58 <HAL_RCC_OscConfig+0x4ac>)
 800df12:	681b      	ldr	r3, [r3, #0]
 800df14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800df18:	2b00      	cmp	r3, #0
 800df1a:	d0f0      	beq.n	800defe <HAL_RCC_OscConfig+0x452>
 800df1c:	e05c      	b.n	800dfd8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800df1e:	4b10      	ldr	r3, [pc, #64]	@ (800df60 <HAL_RCC_OscConfig+0x4b4>)
 800df20:	2200      	movs	r2, #0
 800df22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800df24:	f7fe fef8 	bl	800cd18 <HAL_GetTick>
 800df28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800df2a:	e008      	b.n	800df3e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800df2c:	f7fe fef4 	bl	800cd18 <HAL_GetTick>
 800df30:	4602      	mov	r2, r0
 800df32:	693b      	ldr	r3, [r7, #16]
 800df34:	1ad3      	subs	r3, r2, r3
 800df36:	2b02      	cmp	r3, #2
 800df38:	d901      	bls.n	800df3e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800df3a:	2303      	movs	r3, #3
 800df3c:	e04d      	b.n	800dfda <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800df3e:	4b06      	ldr	r3, [pc, #24]	@ (800df58 <HAL_RCC_OscConfig+0x4ac>)
 800df40:	681b      	ldr	r3, [r3, #0]
 800df42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800df46:	2b00      	cmp	r3, #0
 800df48:	d1f0      	bne.n	800df2c <HAL_RCC_OscConfig+0x480>
 800df4a:	e045      	b.n	800dfd8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800df4c:	687b      	ldr	r3, [r7, #4]
 800df4e:	699b      	ldr	r3, [r3, #24]
 800df50:	2b01      	cmp	r3, #1
 800df52:	d107      	bne.n	800df64 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800df54:	2301      	movs	r3, #1
 800df56:	e040      	b.n	800dfda <HAL_RCC_OscConfig+0x52e>
 800df58:	40023800 	.word	0x40023800
 800df5c:	40007000 	.word	0x40007000
 800df60:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800df64:	4b1f      	ldr	r3, [pc, #124]	@ (800dfe4 <HAL_RCC_OscConfig+0x538>)
 800df66:	685b      	ldr	r3, [r3, #4]
 800df68:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	699b      	ldr	r3, [r3, #24]
 800df6e:	2b01      	cmp	r3, #1
 800df70:	d030      	beq.n	800dfd4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800df72:	68fb      	ldr	r3, [r7, #12]
 800df74:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800df7c:	429a      	cmp	r2, r3
 800df7e:	d129      	bne.n	800dfd4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800df80:	68fb      	ldr	r3, [r7, #12]
 800df82:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800df8a:	429a      	cmp	r2, r3
 800df8c:	d122      	bne.n	800dfd4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800df8e:	68fa      	ldr	r2, [r7, #12]
 800df90:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800df94:	4013      	ands	r3, r2
 800df96:	687a      	ldr	r2, [r7, #4]
 800df98:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800df9a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800df9c:	4293      	cmp	r3, r2
 800df9e:	d119      	bne.n	800dfd4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800dfa0:	68fb      	ldr	r3, [r7, #12]
 800dfa2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dfaa:	085b      	lsrs	r3, r3, #1
 800dfac:	3b01      	subs	r3, #1
 800dfae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800dfb0:	429a      	cmp	r2, r3
 800dfb2:	d10f      	bne.n	800dfd4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800dfb4:	68fb      	ldr	r3, [r7, #12]
 800dfb6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dfbe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800dfc0:	429a      	cmp	r2, r3
 800dfc2:	d107      	bne.n	800dfd4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800dfc4:	68fb      	ldr	r3, [r7, #12]
 800dfc6:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dfce:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800dfd0:	429a      	cmp	r2, r3
 800dfd2:	d001      	beq.n	800dfd8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800dfd4:	2301      	movs	r3, #1
 800dfd6:	e000      	b.n	800dfda <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800dfd8:	2300      	movs	r3, #0
}
 800dfda:	4618      	mov	r0, r3
 800dfdc:	3718      	adds	r7, #24
 800dfde:	46bd      	mov	sp, r7
 800dfe0:	bd80      	pop	{r7, pc}
 800dfe2:	bf00      	nop
 800dfe4:	40023800 	.word	0x40023800

0800dfe8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800dfe8:	b580      	push	{r7, lr}
 800dfea:	b082      	sub	sp, #8
 800dfec:	af00      	add	r7, sp, #0
 800dfee:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	2b00      	cmp	r3, #0
 800dff4:	d101      	bne.n	800dffa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800dff6:	2301      	movs	r3, #1
 800dff8:	e07b      	b.n	800e0f2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dffe:	2b00      	cmp	r3, #0
 800e000:	d108      	bne.n	800e014 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	685b      	ldr	r3, [r3, #4]
 800e006:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e00a:	d009      	beq.n	800e020 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	2200      	movs	r2, #0
 800e010:	61da      	str	r2, [r3, #28]
 800e012:	e005      	b.n	800e020 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800e014:	687b      	ldr	r3, [r7, #4]
 800e016:	2200      	movs	r2, #0
 800e018:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	2200      	movs	r2, #0
 800e01e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	2200      	movs	r2, #0
 800e024:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800e02c:	b2db      	uxtb	r3, r3
 800e02e:	2b00      	cmp	r3, #0
 800e030:	d106      	bne.n	800e040 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	2200      	movs	r2, #0
 800e036:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800e03a:	6878      	ldr	r0, [r7, #4]
 800e03c:	f7fd fe94 	bl	800bd68 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	2202      	movs	r2, #2
 800e044:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	681b      	ldr	r3, [r3, #0]
 800e04c:	681a      	ldr	r2, [r3, #0]
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	681b      	ldr	r3, [r3, #0]
 800e052:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e056:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800e058:	687b      	ldr	r3, [r7, #4]
 800e05a:	685b      	ldr	r3, [r3, #4]
 800e05c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	689b      	ldr	r3, [r3, #8]
 800e064:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800e068:	431a      	orrs	r2, r3
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	68db      	ldr	r3, [r3, #12]
 800e06e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e072:	431a      	orrs	r2, r3
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	691b      	ldr	r3, [r3, #16]
 800e078:	f003 0302 	and.w	r3, r3, #2
 800e07c:	431a      	orrs	r2, r3
 800e07e:	687b      	ldr	r3, [r7, #4]
 800e080:	695b      	ldr	r3, [r3, #20]
 800e082:	f003 0301 	and.w	r3, r3, #1
 800e086:	431a      	orrs	r2, r3
 800e088:	687b      	ldr	r3, [r7, #4]
 800e08a:	699b      	ldr	r3, [r3, #24]
 800e08c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e090:	431a      	orrs	r2, r3
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	69db      	ldr	r3, [r3, #28]
 800e096:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e09a:	431a      	orrs	r2, r3
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	6a1b      	ldr	r3, [r3, #32]
 800e0a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e0a4:	ea42 0103 	orr.w	r1, r2, r3
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e0ac:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800e0b0:	687b      	ldr	r3, [r7, #4]
 800e0b2:	681b      	ldr	r3, [r3, #0]
 800e0b4:	430a      	orrs	r2, r1
 800e0b6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	699b      	ldr	r3, [r3, #24]
 800e0bc:	0c1b      	lsrs	r3, r3, #16
 800e0be:	f003 0104 	and.w	r1, r3, #4
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e0c6:	f003 0210 	and.w	r2, r3, #16
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	681b      	ldr	r3, [r3, #0]
 800e0ce:	430a      	orrs	r2, r1
 800e0d0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	681b      	ldr	r3, [r3, #0]
 800e0d6:	69da      	ldr	r2, [r3, #28]
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	681b      	ldr	r3, [r3, #0]
 800e0dc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800e0e0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	2200      	movs	r2, #0
 800e0e6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	2201      	movs	r2, #1
 800e0ec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800e0f0:	2300      	movs	r3, #0
}
 800e0f2:	4618      	mov	r0, r3
 800e0f4:	3708      	adds	r7, #8
 800e0f6:	46bd      	mov	sp, r7
 800e0f8:	bd80      	pop	{r7, pc}

0800e0fa <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e0fa:	b580      	push	{r7, lr}
 800e0fc:	b088      	sub	sp, #32
 800e0fe:	af00      	add	r7, sp, #0
 800e100:	60f8      	str	r0, [r7, #12]
 800e102:	60b9      	str	r1, [r7, #8]
 800e104:	603b      	str	r3, [r7, #0]
 800e106:	4613      	mov	r3, r2
 800e108:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e10a:	f7fe fe05 	bl	800cd18 <HAL_GetTick>
 800e10e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800e110:	88fb      	ldrh	r3, [r7, #6]
 800e112:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e114:	68fb      	ldr	r3, [r7, #12]
 800e116:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800e11a:	b2db      	uxtb	r3, r3
 800e11c:	2b01      	cmp	r3, #1
 800e11e:	d001      	beq.n	800e124 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800e120:	2302      	movs	r3, #2
 800e122:	e12a      	b.n	800e37a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800e124:	68bb      	ldr	r3, [r7, #8]
 800e126:	2b00      	cmp	r3, #0
 800e128:	d002      	beq.n	800e130 <HAL_SPI_Transmit+0x36>
 800e12a:	88fb      	ldrh	r3, [r7, #6]
 800e12c:	2b00      	cmp	r3, #0
 800e12e:	d101      	bne.n	800e134 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800e130:	2301      	movs	r3, #1
 800e132:	e122      	b.n	800e37a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e134:	68fb      	ldr	r3, [r7, #12]
 800e136:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800e13a:	2b01      	cmp	r3, #1
 800e13c:	d101      	bne.n	800e142 <HAL_SPI_Transmit+0x48>
 800e13e:	2302      	movs	r3, #2
 800e140:	e11b      	b.n	800e37a <HAL_SPI_Transmit+0x280>
 800e142:	68fb      	ldr	r3, [r7, #12]
 800e144:	2201      	movs	r2, #1
 800e146:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800e14a:	68fb      	ldr	r3, [r7, #12]
 800e14c:	2203      	movs	r2, #3
 800e14e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e152:	68fb      	ldr	r3, [r7, #12]
 800e154:	2200      	movs	r2, #0
 800e156:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800e158:	68fb      	ldr	r3, [r7, #12]
 800e15a:	68ba      	ldr	r2, [r7, #8]
 800e15c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800e15e:	68fb      	ldr	r3, [r7, #12]
 800e160:	88fa      	ldrh	r2, [r7, #6]
 800e162:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800e164:	68fb      	ldr	r3, [r7, #12]
 800e166:	88fa      	ldrh	r2, [r7, #6]
 800e168:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800e16a:	68fb      	ldr	r3, [r7, #12]
 800e16c:	2200      	movs	r2, #0
 800e16e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800e170:	68fb      	ldr	r3, [r7, #12]
 800e172:	2200      	movs	r2, #0
 800e174:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800e176:	68fb      	ldr	r3, [r7, #12]
 800e178:	2200      	movs	r2, #0
 800e17a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800e17c:	68fb      	ldr	r3, [r7, #12]
 800e17e:	2200      	movs	r2, #0
 800e180:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800e182:	68fb      	ldr	r3, [r7, #12]
 800e184:	2200      	movs	r2, #0
 800e186:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e188:	68fb      	ldr	r3, [r7, #12]
 800e18a:	689b      	ldr	r3, [r3, #8]
 800e18c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e190:	d10f      	bne.n	800e1b2 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800e192:	68fb      	ldr	r3, [r7, #12]
 800e194:	681b      	ldr	r3, [r3, #0]
 800e196:	681a      	ldr	r2, [r3, #0]
 800e198:	68fb      	ldr	r3, [r7, #12]
 800e19a:	681b      	ldr	r3, [r3, #0]
 800e19c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e1a0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800e1a2:	68fb      	ldr	r3, [r7, #12]
 800e1a4:	681b      	ldr	r3, [r3, #0]
 800e1a6:	681a      	ldr	r2, [r3, #0]
 800e1a8:	68fb      	ldr	r3, [r7, #12]
 800e1aa:	681b      	ldr	r3, [r3, #0]
 800e1ac:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800e1b0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e1b2:	68fb      	ldr	r3, [r7, #12]
 800e1b4:	681b      	ldr	r3, [r3, #0]
 800e1b6:	681b      	ldr	r3, [r3, #0]
 800e1b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e1bc:	2b40      	cmp	r3, #64	@ 0x40
 800e1be:	d007      	beq.n	800e1d0 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e1c0:	68fb      	ldr	r3, [r7, #12]
 800e1c2:	681b      	ldr	r3, [r3, #0]
 800e1c4:	681a      	ldr	r2, [r3, #0]
 800e1c6:	68fb      	ldr	r3, [r7, #12]
 800e1c8:	681b      	ldr	r3, [r3, #0]
 800e1ca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e1ce:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800e1d0:	68fb      	ldr	r3, [r7, #12]
 800e1d2:	68db      	ldr	r3, [r3, #12]
 800e1d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e1d8:	d152      	bne.n	800e280 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e1da:	68fb      	ldr	r3, [r7, #12]
 800e1dc:	685b      	ldr	r3, [r3, #4]
 800e1de:	2b00      	cmp	r3, #0
 800e1e0:	d002      	beq.n	800e1e8 <HAL_SPI_Transmit+0xee>
 800e1e2:	8b7b      	ldrh	r3, [r7, #26]
 800e1e4:	2b01      	cmp	r3, #1
 800e1e6:	d145      	bne.n	800e274 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e1e8:	68fb      	ldr	r3, [r7, #12]
 800e1ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e1ec:	881a      	ldrh	r2, [r3, #0]
 800e1ee:	68fb      	ldr	r3, [r7, #12]
 800e1f0:	681b      	ldr	r3, [r3, #0]
 800e1f2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800e1f4:	68fb      	ldr	r3, [r7, #12]
 800e1f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e1f8:	1c9a      	adds	r2, r3, #2
 800e1fa:	68fb      	ldr	r3, [r7, #12]
 800e1fc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800e1fe:	68fb      	ldr	r3, [r7, #12]
 800e200:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800e202:	b29b      	uxth	r3, r3
 800e204:	3b01      	subs	r3, #1
 800e206:	b29a      	uxth	r2, r3
 800e208:	68fb      	ldr	r3, [r7, #12]
 800e20a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800e20c:	e032      	b.n	800e274 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e20e:	68fb      	ldr	r3, [r7, #12]
 800e210:	681b      	ldr	r3, [r3, #0]
 800e212:	689b      	ldr	r3, [r3, #8]
 800e214:	f003 0302 	and.w	r3, r3, #2
 800e218:	2b02      	cmp	r3, #2
 800e21a:	d112      	bne.n	800e242 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e21c:	68fb      	ldr	r3, [r7, #12]
 800e21e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e220:	881a      	ldrh	r2, [r3, #0]
 800e222:	68fb      	ldr	r3, [r7, #12]
 800e224:	681b      	ldr	r3, [r3, #0]
 800e226:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e228:	68fb      	ldr	r3, [r7, #12]
 800e22a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e22c:	1c9a      	adds	r2, r3, #2
 800e22e:	68fb      	ldr	r3, [r7, #12]
 800e230:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800e232:	68fb      	ldr	r3, [r7, #12]
 800e234:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800e236:	b29b      	uxth	r3, r3
 800e238:	3b01      	subs	r3, #1
 800e23a:	b29a      	uxth	r2, r3
 800e23c:	68fb      	ldr	r3, [r7, #12]
 800e23e:	86da      	strh	r2, [r3, #54]	@ 0x36
 800e240:	e018      	b.n	800e274 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e242:	f7fe fd69 	bl	800cd18 <HAL_GetTick>
 800e246:	4602      	mov	r2, r0
 800e248:	69fb      	ldr	r3, [r7, #28]
 800e24a:	1ad3      	subs	r3, r2, r3
 800e24c:	683a      	ldr	r2, [r7, #0]
 800e24e:	429a      	cmp	r2, r3
 800e250:	d803      	bhi.n	800e25a <HAL_SPI_Transmit+0x160>
 800e252:	683b      	ldr	r3, [r7, #0]
 800e254:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e258:	d102      	bne.n	800e260 <HAL_SPI_Transmit+0x166>
 800e25a:	683b      	ldr	r3, [r7, #0]
 800e25c:	2b00      	cmp	r3, #0
 800e25e:	d109      	bne.n	800e274 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800e260:	68fb      	ldr	r3, [r7, #12]
 800e262:	2201      	movs	r2, #1
 800e264:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800e268:	68fb      	ldr	r3, [r7, #12]
 800e26a:	2200      	movs	r2, #0
 800e26c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800e270:	2303      	movs	r3, #3
 800e272:	e082      	b.n	800e37a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800e274:	68fb      	ldr	r3, [r7, #12]
 800e276:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800e278:	b29b      	uxth	r3, r3
 800e27a:	2b00      	cmp	r3, #0
 800e27c:	d1c7      	bne.n	800e20e <HAL_SPI_Transmit+0x114>
 800e27e:	e053      	b.n	800e328 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e280:	68fb      	ldr	r3, [r7, #12]
 800e282:	685b      	ldr	r3, [r3, #4]
 800e284:	2b00      	cmp	r3, #0
 800e286:	d002      	beq.n	800e28e <HAL_SPI_Transmit+0x194>
 800e288:	8b7b      	ldrh	r3, [r7, #26]
 800e28a:	2b01      	cmp	r3, #1
 800e28c:	d147      	bne.n	800e31e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800e28e:	68fb      	ldr	r3, [r7, #12]
 800e290:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e292:	68fb      	ldr	r3, [r7, #12]
 800e294:	681b      	ldr	r3, [r3, #0]
 800e296:	330c      	adds	r3, #12
 800e298:	7812      	ldrb	r2, [r2, #0]
 800e29a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800e29c:	68fb      	ldr	r3, [r7, #12]
 800e29e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e2a0:	1c5a      	adds	r2, r3, #1
 800e2a2:	68fb      	ldr	r3, [r7, #12]
 800e2a4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800e2a6:	68fb      	ldr	r3, [r7, #12]
 800e2a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800e2aa:	b29b      	uxth	r3, r3
 800e2ac:	3b01      	subs	r3, #1
 800e2ae:	b29a      	uxth	r2, r3
 800e2b0:	68fb      	ldr	r3, [r7, #12]
 800e2b2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800e2b4:	e033      	b.n	800e31e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e2b6:	68fb      	ldr	r3, [r7, #12]
 800e2b8:	681b      	ldr	r3, [r3, #0]
 800e2ba:	689b      	ldr	r3, [r3, #8]
 800e2bc:	f003 0302 	and.w	r3, r3, #2
 800e2c0:	2b02      	cmp	r3, #2
 800e2c2:	d113      	bne.n	800e2ec <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800e2c4:	68fb      	ldr	r3, [r7, #12]
 800e2c6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e2c8:	68fb      	ldr	r3, [r7, #12]
 800e2ca:	681b      	ldr	r3, [r3, #0]
 800e2cc:	330c      	adds	r3, #12
 800e2ce:	7812      	ldrb	r2, [r2, #0]
 800e2d0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800e2d2:	68fb      	ldr	r3, [r7, #12]
 800e2d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e2d6:	1c5a      	adds	r2, r3, #1
 800e2d8:	68fb      	ldr	r3, [r7, #12]
 800e2da:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800e2dc:	68fb      	ldr	r3, [r7, #12]
 800e2de:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800e2e0:	b29b      	uxth	r3, r3
 800e2e2:	3b01      	subs	r3, #1
 800e2e4:	b29a      	uxth	r2, r3
 800e2e6:	68fb      	ldr	r3, [r7, #12]
 800e2e8:	86da      	strh	r2, [r3, #54]	@ 0x36
 800e2ea:	e018      	b.n	800e31e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e2ec:	f7fe fd14 	bl	800cd18 <HAL_GetTick>
 800e2f0:	4602      	mov	r2, r0
 800e2f2:	69fb      	ldr	r3, [r7, #28]
 800e2f4:	1ad3      	subs	r3, r2, r3
 800e2f6:	683a      	ldr	r2, [r7, #0]
 800e2f8:	429a      	cmp	r2, r3
 800e2fa:	d803      	bhi.n	800e304 <HAL_SPI_Transmit+0x20a>
 800e2fc:	683b      	ldr	r3, [r7, #0]
 800e2fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e302:	d102      	bne.n	800e30a <HAL_SPI_Transmit+0x210>
 800e304:	683b      	ldr	r3, [r7, #0]
 800e306:	2b00      	cmp	r3, #0
 800e308:	d109      	bne.n	800e31e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800e30a:	68fb      	ldr	r3, [r7, #12]
 800e30c:	2201      	movs	r2, #1
 800e30e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800e312:	68fb      	ldr	r3, [r7, #12]
 800e314:	2200      	movs	r2, #0
 800e316:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800e31a:	2303      	movs	r3, #3
 800e31c:	e02d      	b.n	800e37a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800e31e:	68fb      	ldr	r3, [r7, #12]
 800e320:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800e322:	b29b      	uxth	r3, r3
 800e324:	2b00      	cmp	r3, #0
 800e326:	d1c6      	bne.n	800e2b6 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e328:	69fa      	ldr	r2, [r7, #28]
 800e32a:	6839      	ldr	r1, [r7, #0]
 800e32c:	68f8      	ldr	r0, [r7, #12]
 800e32e:	f000 fc6f 	bl	800ec10 <SPI_EndRxTxTransaction>
 800e332:	4603      	mov	r3, r0
 800e334:	2b00      	cmp	r3, #0
 800e336:	d002      	beq.n	800e33e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e338:	68fb      	ldr	r3, [r7, #12]
 800e33a:	2220      	movs	r2, #32
 800e33c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800e33e:	68fb      	ldr	r3, [r7, #12]
 800e340:	689b      	ldr	r3, [r3, #8]
 800e342:	2b00      	cmp	r3, #0
 800e344:	d10a      	bne.n	800e35c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e346:	2300      	movs	r3, #0
 800e348:	617b      	str	r3, [r7, #20]
 800e34a:	68fb      	ldr	r3, [r7, #12]
 800e34c:	681b      	ldr	r3, [r3, #0]
 800e34e:	68db      	ldr	r3, [r3, #12]
 800e350:	617b      	str	r3, [r7, #20]
 800e352:	68fb      	ldr	r3, [r7, #12]
 800e354:	681b      	ldr	r3, [r3, #0]
 800e356:	689b      	ldr	r3, [r3, #8]
 800e358:	617b      	str	r3, [r7, #20]
 800e35a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800e35c:	68fb      	ldr	r3, [r7, #12]
 800e35e:	2201      	movs	r2, #1
 800e360:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800e364:	68fb      	ldr	r3, [r7, #12]
 800e366:	2200      	movs	r2, #0
 800e368:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e36c:	68fb      	ldr	r3, [r7, #12]
 800e36e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e370:	2b00      	cmp	r3, #0
 800e372:	d001      	beq.n	800e378 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800e374:	2301      	movs	r3, #1
 800e376:	e000      	b.n	800e37a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800e378:	2300      	movs	r3, #0
  }
}
 800e37a:	4618      	mov	r0, r3
 800e37c:	3720      	adds	r7, #32
 800e37e:	46bd      	mov	sp, r7
 800e380:	bd80      	pop	{r7, pc}
	...

0800e384 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800e384:	b580      	push	{r7, lr}
 800e386:	b084      	sub	sp, #16
 800e388:	af00      	add	r7, sp, #0
 800e38a:	60f8      	str	r0, [r7, #12]
 800e38c:	60b9      	str	r1, [r7, #8]
 800e38e:	4613      	mov	r3, r2
 800e390:	80fb      	strh	r3, [r7, #6]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e392:	68fb      	ldr	r3, [r7, #12]
 800e394:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800e398:	b2db      	uxtb	r3, r3
 800e39a:	2b01      	cmp	r3, #1
 800e39c:	d001      	beq.n	800e3a2 <HAL_SPI_Receive_IT+0x1e>
  {
    return HAL_BUSY;
 800e39e:	2302      	movs	r3, #2
 800e3a0:	e07f      	b.n	800e4a2 <HAL_SPI_Receive_IT+0x11e>
  }

  if ((pData == NULL) || (Size == 0U))
 800e3a2:	68bb      	ldr	r3, [r7, #8]
 800e3a4:	2b00      	cmp	r3, #0
 800e3a6:	d002      	beq.n	800e3ae <HAL_SPI_Receive_IT+0x2a>
 800e3a8:	88fb      	ldrh	r3, [r7, #6]
 800e3aa:	2b00      	cmp	r3, #0
 800e3ac:	d101      	bne.n	800e3b2 <HAL_SPI_Receive_IT+0x2e>
  {
    return HAL_ERROR;
 800e3ae:	2301      	movs	r3, #1
 800e3b0:	e077      	b.n	800e4a2 <HAL_SPI_Receive_IT+0x11e>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800e3b2:	68fb      	ldr	r3, [r7, #12]
 800e3b4:	689b      	ldr	r3, [r3, #8]
 800e3b6:	2b00      	cmp	r3, #0
 800e3b8:	d110      	bne.n	800e3dc <HAL_SPI_Receive_IT+0x58>
 800e3ba:	68fb      	ldr	r3, [r7, #12]
 800e3bc:	685b      	ldr	r3, [r3, #4]
 800e3be:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e3c2:	d10b      	bne.n	800e3dc <HAL_SPI_Receive_IT+0x58>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800e3c4:	68fb      	ldr	r3, [r7, #12]
 800e3c6:	2204      	movs	r2, #4
 800e3c8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 800e3cc:	88fb      	ldrh	r3, [r7, #6]
 800e3ce:	68ba      	ldr	r2, [r7, #8]
 800e3d0:	68b9      	ldr	r1, [r7, #8]
 800e3d2:	68f8      	ldr	r0, [r7, #12]
 800e3d4:	f000 f86e 	bl	800e4b4 <HAL_SPI_TransmitReceive_IT>
 800e3d8:	4603      	mov	r3, r0
 800e3da:	e062      	b.n	800e4a2 <HAL_SPI_Receive_IT+0x11e>
  }


  /* Process Locked */
  __HAL_LOCK(hspi);
 800e3dc:	68fb      	ldr	r3, [r7, #12]
 800e3de:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800e3e2:	2b01      	cmp	r3, #1
 800e3e4:	d101      	bne.n	800e3ea <HAL_SPI_Receive_IT+0x66>
 800e3e6:	2302      	movs	r3, #2
 800e3e8:	e05b      	b.n	800e4a2 <HAL_SPI_Receive_IT+0x11e>
 800e3ea:	68fb      	ldr	r3, [r7, #12]
 800e3ec:	2201      	movs	r2, #1
 800e3ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800e3f2:	68fb      	ldr	r3, [r7, #12]
 800e3f4:	2204      	movs	r2, #4
 800e3f6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e3fa:	68fb      	ldr	r3, [r7, #12]
 800e3fc:	2200      	movs	r2, #0
 800e3fe:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800e400:	68fb      	ldr	r3, [r7, #12]
 800e402:	68ba      	ldr	r2, [r7, #8]
 800e404:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800e406:	68fb      	ldr	r3, [r7, #12]
 800e408:	88fa      	ldrh	r2, [r7, #6]
 800e40a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800e40c:	68fb      	ldr	r3, [r7, #12]
 800e40e:	88fa      	ldrh	r2, [r7, #6]
 800e410:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800e412:	68fb      	ldr	r3, [r7, #12]
 800e414:	2200      	movs	r2, #0
 800e416:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800e418:	68fb      	ldr	r3, [r7, #12]
 800e41a:	2200      	movs	r2, #0
 800e41c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800e41e:	68fb      	ldr	r3, [r7, #12]
 800e420:	2200      	movs	r2, #0
 800e422:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxISR       = NULL;
 800e424:	68fb      	ldr	r3, [r7, #12]
 800e426:	2200      	movs	r2, #0
 800e428:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e42a:	68fb      	ldr	r3, [r7, #12]
 800e42c:	68db      	ldr	r3, [r3, #12]
 800e42e:	2b00      	cmp	r3, #0
 800e430:	d003      	beq.n	800e43a <HAL_SPI_Receive_IT+0xb6>
  {
    hspi->RxISR = SPI_RxISR_16BIT;
 800e432:	68fb      	ldr	r3, [r7, #12]
 800e434:	4a1d      	ldr	r2, [pc, #116]	@ (800e4ac <HAL_SPI_Receive_IT+0x128>)
 800e436:	641a      	str	r2, [r3, #64]	@ 0x40
 800e438:	e002      	b.n	800e440 <HAL_SPI_Receive_IT+0xbc>
  }
  else
  {
    hspi->RxISR = SPI_RxISR_8BIT;
 800e43a:	68fb      	ldr	r3, [r7, #12]
 800e43c:	4a1c      	ldr	r2, [pc, #112]	@ (800e4b0 <HAL_SPI_Receive_IT+0x12c>)
 800e43e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e440:	68fb      	ldr	r3, [r7, #12]
 800e442:	689b      	ldr	r3, [r3, #8]
 800e444:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e448:	d10f      	bne.n	800e46a <HAL_SPI_Receive_IT+0xe6>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800e44a:	68fb      	ldr	r3, [r7, #12]
 800e44c:	681b      	ldr	r3, [r3, #0]
 800e44e:	681a      	ldr	r2, [r3, #0]
 800e450:	68fb      	ldr	r3, [r7, #12]
 800e452:	681b      	ldr	r3, [r3, #0]
 800e454:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e458:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800e45a:	68fb      	ldr	r3, [r7, #12]
 800e45c:	681b      	ldr	r3, [r3, #0]
 800e45e:	681a      	ldr	r2, [r3, #0]
 800e460:	68fb      	ldr	r3, [r7, #12]
 800e462:	681b      	ldr	r3, [r3, #0]
 800e464:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800e468:	601a      	str	r2, [r3, #0]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e46a:	68fb      	ldr	r3, [r7, #12]
 800e46c:	681b      	ldr	r3, [r3, #0]
 800e46e:	681b      	ldr	r3, [r3, #0]
 800e470:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e474:	2b40      	cmp	r3, #64	@ 0x40
 800e476:	d007      	beq.n	800e488 <HAL_SPI_Receive_IT+0x104>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e478:	68fb      	ldr	r3, [r7, #12]
 800e47a:	681b      	ldr	r3, [r3, #0]
 800e47c:	681a      	ldr	r2, [r3, #0]
 800e47e:	68fb      	ldr	r3, [r7, #12]
 800e480:	681b      	ldr	r3, [r3, #0]
 800e482:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e486:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800e488:	68fb      	ldr	r3, [r7, #12]
 800e48a:	2200      	movs	r2, #0
 800e48c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Enable RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800e490:	68fb      	ldr	r3, [r7, #12]
 800e492:	681b      	ldr	r3, [r3, #0]
 800e494:	685a      	ldr	r2, [r3, #4]
 800e496:	68fb      	ldr	r3, [r7, #12]
 800e498:	681b      	ldr	r3, [r3, #0]
 800e49a:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 800e49e:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800e4a0:	2300      	movs	r3, #0
}
 800e4a2:	4618      	mov	r0, r3
 800e4a4:	3710      	adds	r7, #16
 800e4a6:	46bd      	mov	sp, r7
 800e4a8:	bd80      	pop	{r7, pc}
 800e4aa:	bf00      	nop
 800e4ac:	0800e9ed 	.word	0x0800e9ed
 800e4b0:	0800e9a3 	.word	0x0800e9a3

0800e4b4 <HAL_SPI_TransmitReceive_IT>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                             uint16_t Size)
{
 800e4b4:	b480      	push	{r7}
 800e4b6:	b087      	sub	sp, #28
 800e4b8:	af00      	add	r7, sp, #0
 800e4ba:	60f8      	str	r0, [r7, #12]
 800e4bc:	60b9      	str	r1, [r7, #8]
 800e4be:	607a      	str	r2, [r7, #4]
 800e4c0:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800e4c2:	68fb      	ldr	r3, [r7, #12]
 800e4c4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800e4c8:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 800e4ca:	68fb      	ldr	r3, [r7, #12]
 800e4cc:	685b      	ldr	r3, [r3, #4]
 800e4ce:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800e4d0:	7dfb      	ldrb	r3, [r7, #23]
 800e4d2:	2b01      	cmp	r3, #1
 800e4d4:	d00c      	beq.n	800e4f0 <HAL_SPI_TransmitReceive_IT+0x3c>
 800e4d6:	693b      	ldr	r3, [r7, #16]
 800e4d8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e4dc:	d106      	bne.n	800e4ec <HAL_SPI_TransmitReceive_IT+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	689b      	ldr	r3, [r3, #8]
 800e4e2:	2b00      	cmp	r3, #0
 800e4e4:	d102      	bne.n	800e4ec <HAL_SPI_TransmitReceive_IT+0x38>
 800e4e6:	7dfb      	ldrb	r3, [r7, #23]
 800e4e8:	2b04      	cmp	r3, #4
 800e4ea:	d001      	beq.n	800e4f0 <HAL_SPI_TransmitReceive_IT+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800e4ec:	2302      	movs	r3, #2
 800e4ee:	e061      	b.n	800e5b4 <HAL_SPI_TransmitReceive_IT+0x100>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800e4f0:	68bb      	ldr	r3, [r7, #8]
 800e4f2:	2b00      	cmp	r3, #0
 800e4f4:	d005      	beq.n	800e502 <HAL_SPI_TransmitReceive_IT+0x4e>
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	2b00      	cmp	r3, #0
 800e4fa:	d002      	beq.n	800e502 <HAL_SPI_TransmitReceive_IT+0x4e>
 800e4fc:	887b      	ldrh	r3, [r7, #2]
 800e4fe:	2b00      	cmp	r3, #0
 800e500:	d101      	bne.n	800e506 <HAL_SPI_TransmitReceive_IT+0x52>
  {
    return HAL_ERROR;
 800e502:	2301      	movs	r3, #1
 800e504:	e056      	b.n	800e5b4 <HAL_SPI_TransmitReceive_IT+0x100>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 800e506:	68fb      	ldr	r3, [r7, #12]
 800e508:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800e50c:	2b01      	cmp	r3, #1
 800e50e:	d101      	bne.n	800e514 <HAL_SPI_TransmitReceive_IT+0x60>
 800e510:	2302      	movs	r3, #2
 800e512:	e04f      	b.n	800e5b4 <HAL_SPI_TransmitReceive_IT+0x100>
 800e514:	68fb      	ldr	r3, [r7, #12]
 800e516:	2201      	movs	r2, #1
 800e518:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800e51c:	68fb      	ldr	r3, [r7, #12]
 800e51e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800e522:	b2db      	uxtb	r3, r3
 800e524:	2b04      	cmp	r3, #4
 800e526:	d003      	beq.n	800e530 <HAL_SPI_TransmitReceive_IT+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800e528:	68fb      	ldr	r3, [r7, #12]
 800e52a:	2205      	movs	r2, #5
 800e52c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e530:	68fb      	ldr	r3, [r7, #12]
 800e532:	2200      	movs	r2, #0
 800e534:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800e536:	68fb      	ldr	r3, [r7, #12]
 800e538:	68ba      	ldr	r2, [r7, #8]
 800e53a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800e53c:	68fb      	ldr	r3, [r7, #12]
 800e53e:	887a      	ldrh	r2, [r7, #2]
 800e540:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800e542:	68fb      	ldr	r3, [r7, #12]
 800e544:	887a      	ldrh	r2, [r7, #2]
 800e546:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800e548:	68fb      	ldr	r3, [r7, #12]
 800e54a:	687a      	ldr	r2, [r7, #4]
 800e54c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800e54e:	68fb      	ldr	r3, [r7, #12]
 800e550:	887a      	ldrh	r2, [r7, #2]
 800e552:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800e554:	68fb      	ldr	r3, [r7, #12]
 800e556:	887a      	ldrh	r2, [r7, #2]
 800e558:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e55a:	68fb      	ldr	r3, [r7, #12]
 800e55c:	68db      	ldr	r3, [r3, #12]
 800e55e:	2b00      	cmp	r3, #0
 800e560:	d006      	beq.n	800e570 <HAL_SPI_TransmitReceive_IT+0xbc>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 800e562:	68fb      	ldr	r3, [r7, #12]
 800e564:	4a16      	ldr	r2, [pc, #88]	@ (800e5c0 <HAL_SPI_TransmitReceive_IT+0x10c>)
 800e566:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 800e568:	68fb      	ldr	r3, [r7, #12]
 800e56a:	4a16      	ldr	r2, [pc, #88]	@ (800e5c4 <HAL_SPI_TransmitReceive_IT+0x110>)
 800e56c:	645a      	str	r2, [r3, #68]	@ 0x44
 800e56e:	e005      	b.n	800e57c <HAL_SPI_TransmitReceive_IT+0xc8>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 800e570:	68fb      	ldr	r3, [r7, #12]
 800e572:	4a15      	ldr	r2, [pc, #84]	@ (800e5c8 <HAL_SPI_TransmitReceive_IT+0x114>)
 800e574:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 800e576:	68fb      	ldr	r3, [r7, #12]
 800e578:	4a14      	ldr	r2, [pc, #80]	@ (800e5cc <HAL_SPI_TransmitReceive_IT+0x118>)
 800e57a:	645a      	str	r2, [r3, #68]	@ 0x44
  }
#endif /* USE_SPI_CRC */


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e57c:	68fb      	ldr	r3, [r7, #12]
 800e57e:	681b      	ldr	r3, [r3, #0]
 800e580:	681b      	ldr	r3, [r3, #0]
 800e582:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e586:	2b40      	cmp	r3, #64	@ 0x40
 800e588:	d007      	beq.n	800e59a <HAL_SPI_TransmitReceive_IT+0xe6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e58a:	68fb      	ldr	r3, [r7, #12]
 800e58c:	681b      	ldr	r3, [r3, #0]
 800e58e:	681a      	ldr	r2, [r3, #0]
 800e590:	68fb      	ldr	r3, [r7, #12]
 800e592:	681b      	ldr	r3, [r3, #0]
 800e594:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e598:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800e59a:	68fb      	ldr	r3, [r7, #12]
 800e59c:	2200      	movs	r2, #0
 800e59e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800e5a2:	68fb      	ldr	r3, [r7, #12]
 800e5a4:	681b      	ldr	r3, [r3, #0]
 800e5a6:	685a      	ldr	r2, [r3, #4]
 800e5a8:	68fb      	ldr	r3, [r7, #12]
 800e5aa:	681b      	ldr	r3, [r3, #0]
 800e5ac:	f042 02e0 	orr.w	r2, r2, #224	@ 0xe0
 800e5b0:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800e5b2:	2300      	movs	r3, #0
}
 800e5b4:	4618      	mov	r0, r3
 800e5b6:	371c      	adds	r7, #28
 800e5b8:	46bd      	mov	sp, r7
 800e5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5be:	4770      	bx	lr
 800e5c0:	0800e8e5 	.word	0x0800e8e5
 800e5c4:	0800e945 	.word	0x0800e945
 800e5c8:	0800e821 	.word	0x0800e821
 800e5cc:	0800e885 	.word	0x0800e885

0800e5d0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800e5d0:	b580      	push	{r7, lr}
 800e5d2:	b088      	sub	sp, #32
 800e5d4:	af00      	add	r7, sp, #0
 800e5d6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800e5d8:	687b      	ldr	r3, [r7, #4]
 800e5da:	681b      	ldr	r3, [r3, #0]
 800e5dc:	685b      	ldr	r3, [r3, #4]
 800e5de:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800e5e0:	687b      	ldr	r3, [r7, #4]
 800e5e2:	681b      	ldr	r3, [r3, #0]
 800e5e4:	689b      	ldr	r3, [r3, #8]
 800e5e6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800e5e8:	69bb      	ldr	r3, [r7, #24]
 800e5ea:	099b      	lsrs	r3, r3, #6
 800e5ec:	f003 0301 	and.w	r3, r3, #1
 800e5f0:	2b00      	cmp	r3, #0
 800e5f2:	d10f      	bne.n	800e614 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800e5f4:	69bb      	ldr	r3, [r7, #24]
 800e5f6:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800e5fa:	2b00      	cmp	r3, #0
 800e5fc:	d00a      	beq.n	800e614 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800e5fe:	69fb      	ldr	r3, [r7, #28]
 800e600:	099b      	lsrs	r3, r3, #6
 800e602:	f003 0301 	and.w	r3, r3, #1
 800e606:	2b00      	cmp	r3, #0
 800e608:	d004      	beq.n	800e614 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800e60a:	687b      	ldr	r3, [r7, #4]
 800e60c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e60e:	6878      	ldr	r0, [r7, #4]
 800e610:	4798      	blx	r3
    return;
 800e612:	e0d7      	b.n	800e7c4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800e614:	69bb      	ldr	r3, [r7, #24]
 800e616:	085b      	lsrs	r3, r3, #1
 800e618:	f003 0301 	and.w	r3, r3, #1
 800e61c:	2b00      	cmp	r3, #0
 800e61e:	d00a      	beq.n	800e636 <HAL_SPI_IRQHandler+0x66>
 800e620:	69fb      	ldr	r3, [r7, #28]
 800e622:	09db      	lsrs	r3, r3, #7
 800e624:	f003 0301 	and.w	r3, r3, #1
 800e628:	2b00      	cmp	r3, #0
 800e62a:	d004      	beq.n	800e636 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800e62c:	687b      	ldr	r3, [r7, #4]
 800e62e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e630:	6878      	ldr	r0, [r7, #4]
 800e632:	4798      	blx	r3
    return;
 800e634:	e0c6      	b.n	800e7c4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800e636:	69bb      	ldr	r3, [r7, #24]
 800e638:	095b      	lsrs	r3, r3, #5
 800e63a:	f003 0301 	and.w	r3, r3, #1
 800e63e:	2b00      	cmp	r3, #0
 800e640:	d10c      	bne.n	800e65c <HAL_SPI_IRQHandler+0x8c>
 800e642:	69bb      	ldr	r3, [r7, #24]
 800e644:	099b      	lsrs	r3, r3, #6
 800e646:	f003 0301 	and.w	r3, r3, #1
 800e64a:	2b00      	cmp	r3, #0
 800e64c:	d106      	bne.n	800e65c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800e64e:	69bb      	ldr	r3, [r7, #24]
 800e650:	0a1b      	lsrs	r3, r3, #8
 800e652:	f003 0301 	and.w	r3, r3, #1
 800e656:	2b00      	cmp	r3, #0
 800e658:	f000 80b4 	beq.w	800e7c4 <HAL_SPI_IRQHandler+0x1f4>
 800e65c:	69fb      	ldr	r3, [r7, #28]
 800e65e:	095b      	lsrs	r3, r3, #5
 800e660:	f003 0301 	and.w	r3, r3, #1
 800e664:	2b00      	cmp	r3, #0
 800e666:	f000 80ad 	beq.w	800e7c4 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800e66a:	69bb      	ldr	r3, [r7, #24]
 800e66c:	099b      	lsrs	r3, r3, #6
 800e66e:	f003 0301 	and.w	r3, r3, #1
 800e672:	2b00      	cmp	r3, #0
 800e674:	d023      	beq.n	800e6be <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800e676:	687b      	ldr	r3, [r7, #4]
 800e678:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800e67c:	b2db      	uxtb	r3, r3
 800e67e:	2b03      	cmp	r3, #3
 800e680:	d011      	beq.n	800e6a6 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e686:	f043 0204 	orr.w	r2, r3, #4
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e68e:	2300      	movs	r3, #0
 800e690:	617b      	str	r3, [r7, #20]
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	681b      	ldr	r3, [r3, #0]
 800e696:	68db      	ldr	r3, [r3, #12]
 800e698:	617b      	str	r3, [r7, #20]
 800e69a:	687b      	ldr	r3, [r7, #4]
 800e69c:	681b      	ldr	r3, [r3, #0]
 800e69e:	689b      	ldr	r3, [r3, #8]
 800e6a0:	617b      	str	r3, [r7, #20]
 800e6a2:	697b      	ldr	r3, [r7, #20]
 800e6a4:	e00b      	b.n	800e6be <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e6a6:	2300      	movs	r3, #0
 800e6a8:	613b      	str	r3, [r7, #16]
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	681b      	ldr	r3, [r3, #0]
 800e6ae:	68db      	ldr	r3, [r3, #12]
 800e6b0:	613b      	str	r3, [r7, #16]
 800e6b2:	687b      	ldr	r3, [r7, #4]
 800e6b4:	681b      	ldr	r3, [r3, #0]
 800e6b6:	689b      	ldr	r3, [r3, #8]
 800e6b8:	613b      	str	r3, [r7, #16]
 800e6ba:	693b      	ldr	r3, [r7, #16]
        return;
 800e6bc:	e082      	b.n	800e7c4 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800e6be:	69bb      	ldr	r3, [r7, #24]
 800e6c0:	095b      	lsrs	r3, r3, #5
 800e6c2:	f003 0301 	and.w	r3, r3, #1
 800e6c6:	2b00      	cmp	r3, #0
 800e6c8:	d014      	beq.n	800e6f4 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800e6ca:	687b      	ldr	r3, [r7, #4]
 800e6cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e6ce:	f043 0201 	orr.w	r2, r3, #1
 800e6d2:	687b      	ldr	r3, [r7, #4]
 800e6d4:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800e6d6:	2300      	movs	r3, #0
 800e6d8:	60fb      	str	r3, [r7, #12]
 800e6da:	687b      	ldr	r3, [r7, #4]
 800e6dc:	681b      	ldr	r3, [r3, #0]
 800e6de:	689b      	ldr	r3, [r3, #8]
 800e6e0:	60fb      	str	r3, [r7, #12]
 800e6e2:	687b      	ldr	r3, [r7, #4]
 800e6e4:	681b      	ldr	r3, [r3, #0]
 800e6e6:	681a      	ldr	r2, [r3, #0]
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	681b      	ldr	r3, [r3, #0]
 800e6ec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e6f0:	601a      	str	r2, [r3, #0]
 800e6f2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800e6f4:	69bb      	ldr	r3, [r7, #24]
 800e6f6:	0a1b      	lsrs	r3, r3, #8
 800e6f8:	f003 0301 	and.w	r3, r3, #1
 800e6fc:	2b00      	cmp	r3, #0
 800e6fe:	d00c      	beq.n	800e71a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800e700:	687b      	ldr	r3, [r7, #4]
 800e702:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e704:	f043 0208 	orr.w	r2, r3, #8
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800e70c:	2300      	movs	r3, #0
 800e70e:	60bb      	str	r3, [r7, #8]
 800e710:	687b      	ldr	r3, [r7, #4]
 800e712:	681b      	ldr	r3, [r3, #0]
 800e714:	689b      	ldr	r3, [r3, #8]
 800e716:	60bb      	str	r3, [r7, #8]
 800e718:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e71a:	687b      	ldr	r3, [r7, #4]
 800e71c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e71e:	2b00      	cmp	r3, #0
 800e720:	d04f      	beq.n	800e7c2 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800e722:	687b      	ldr	r3, [r7, #4]
 800e724:	681b      	ldr	r3, [r3, #0]
 800e726:	685a      	ldr	r2, [r3, #4]
 800e728:	687b      	ldr	r3, [r7, #4]
 800e72a:	681b      	ldr	r3, [r3, #0]
 800e72c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800e730:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800e732:	687b      	ldr	r3, [r7, #4]
 800e734:	2201      	movs	r2, #1
 800e736:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800e73a:	69fb      	ldr	r3, [r7, #28]
 800e73c:	f003 0302 	and.w	r3, r3, #2
 800e740:	2b00      	cmp	r3, #0
 800e742:	d104      	bne.n	800e74e <HAL_SPI_IRQHandler+0x17e>
 800e744:	69fb      	ldr	r3, [r7, #28]
 800e746:	f003 0301 	and.w	r3, r3, #1
 800e74a:	2b00      	cmp	r3, #0
 800e74c:	d034      	beq.n	800e7b8 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800e74e:	687b      	ldr	r3, [r7, #4]
 800e750:	681b      	ldr	r3, [r3, #0]
 800e752:	685a      	ldr	r2, [r3, #4]
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	681b      	ldr	r3, [r3, #0]
 800e758:	f022 0203 	bic.w	r2, r2, #3
 800e75c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800e75e:	687b      	ldr	r3, [r7, #4]
 800e760:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e762:	2b00      	cmp	r3, #0
 800e764:	d011      	beq.n	800e78a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800e766:	687b      	ldr	r3, [r7, #4]
 800e768:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e76a:	4a18      	ldr	r2, [pc, #96]	@ (800e7cc <HAL_SPI_IRQHandler+0x1fc>)
 800e76c:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e772:	4618      	mov	r0, r3
 800e774:	f7fe fc52 	bl	800d01c <HAL_DMA_Abort_IT>
 800e778:	4603      	mov	r3, r0
 800e77a:	2b00      	cmp	r3, #0
 800e77c:	d005      	beq.n	800e78a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e782:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800e78a:	687b      	ldr	r3, [r7, #4]
 800e78c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e78e:	2b00      	cmp	r3, #0
 800e790:	d016      	beq.n	800e7c0 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800e792:	687b      	ldr	r3, [r7, #4]
 800e794:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e796:	4a0d      	ldr	r2, [pc, #52]	@ (800e7cc <HAL_SPI_IRQHandler+0x1fc>)
 800e798:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800e79a:	687b      	ldr	r3, [r7, #4]
 800e79c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e79e:	4618      	mov	r0, r3
 800e7a0:	f7fe fc3c 	bl	800d01c <HAL_DMA_Abort_IT>
 800e7a4:	4603      	mov	r3, r0
 800e7a6:	2b00      	cmp	r3, #0
 800e7a8:	d00a      	beq.n	800e7c0 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800e7aa:	687b      	ldr	r3, [r7, #4]
 800e7ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e7ae:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 800e7b6:	e003      	b.n	800e7c0 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800e7b8:	6878      	ldr	r0, [r7, #4]
 800e7ba:	f000 f813 	bl	800e7e4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800e7be:	e000      	b.n	800e7c2 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800e7c0:	bf00      	nop
    return;
 800e7c2:	bf00      	nop
  }
}
 800e7c4:	3720      	adds	r7, #32
 800e7c6:	46bd      	mov	sp, r7
 800e7c8:	bd80      	pop	{r7, pc}
 800e7ca:	bf00      	nop
 800e7cc:	0800e7f9 	.word	0x0800e7f9

0800e7d0 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800e7d0:	b480      	push	{r7}
 800e7d2:	b083      	sub	sp, #12
 800e7d4:	af00      	add	r7, sp, #0
 800e7d6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800e7d8:	bf00      	nop
 800e7da:	370c      	adds	r7, #12
 800e7dc:	46bd      	mov	sp, r7
 800e7de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7e2:	4770      	bx	lr

0800e7e4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800e7e4:	b480      	push	{r7}
 800e7e6:	b083      	sub	sp, #12
 800e7e8:	af00      	add	r7, sp, #0
 800e7ea:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800e7ec:	bf00      	nop
 800e7ee:	370c      	adds	r7, #12
 800e7f0:	46bd      	mov	sp, r7
 800e7f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7f6:	4770      	bx	lr

0800e7f8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e7f8:	b580      	push	{r7, lr}
 800e7fa:	b084      	sub	sp, #16
 800e7fc:	af00      	add	r7, sp, #0
 800e7fe:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800e800:	687b      	ldr	r3, [r7, #4]
 800e802:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e804:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800e806:	68fb      	ldr	r3, [r7, #12]
 800e808:	2200      	movs	r2, #0
 800e80a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 800e80c:	68fb      	ldr	r3, [r7, #12]
 800e80e:	2200      	movs	r2, #0
 800e810:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800e812:	68f8      	ldr	r0, [r7, #12]
 800e814:	f7ff ffe6 	bl	800e7e4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800e818:	bf00      	nop
 800e81a:	3710      	adds	r7, #16
 800e81c:	46bd      	mov	sp, r7
 800e81e:	bd80      	pop	{r7, pc}

0800e820 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800e820:	b580      	push	{r7, lr}
 800e822:	b082      	sub	sp, #8
 800e824:	af00      	add	r7, sp, #0
 800e826:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	681b      	ldr	r3, [r3, #0]
 800e82c:	f103 020c 	add.w	r2, r3, #12
 800e830:	687b      	ldr	r3, [r7, #4]
 800e832:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e834:	7812      	ldrb	r2, [r2, #0]
 800e836:	b2d2      	uxtb	r2, r2
 800e838:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 800e83a:	687b      	ldr	r3, [r7, #4]
 800e83c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e83e:	1c5a      	adds	r2, r3, #1
 800e840:	687b      	ldr	r3, [r7, #4]
 800e842:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount--;
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e848:	b29b      	uxth	r3, r3
 800e84a:	3b01      	subs	r3, #1
 800e84c:	b29a      	uxth	r2, r3
 800e84e:	687b      	ldr	r3, [r7, #4]
 800e850:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 800e852:	687b      	ldr	r3, [r7, #4]
 800e854:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e856:	b29b      	uxth	r3, r3
 800e858:	2b00      	cmp	r3, #0
 800e85a:	d10f      	bne.n	800e87c <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	681b      	ldr	r3, [r3, #0]
 800e860:	685a      	ldr	r2, [r3, #4]
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	681b      	ldr	r3, [r3, #0]
 800e866:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800e86a:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800e870:	b29b      	uxth	r3, r3
 800e872:	2b00      	cmp	r3, #0
 800e874:	d102      	bne.n	800e87c <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 800e876:	6878      	ldr	r0, [r7, #4]
 800e878:	f000 fa1e 	bl	800ecb8 <SPI_CloseRxTx_ISR>
    }
  }
}
 800e87c:	bf00      	nop
 800e87e:	3708      	adds	r7, #8
 800e880:	46bd      	mov	sp, r7
 800e882:	bd80      	pop	{r7, pc}

0800e884 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800e884:	b580      	push	{r7, lr}
 800e886:	b082      	sub	sp, #8
 800e888:	af00      	add	r7, sp, #0
 800e88a:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e890:	687b      	ldr	r3, [r7, #4]
 800e892:	681b      	ldr	r3, [r3, #0]
 800e894:	330c      	adds	r3, #12
 800e896:	7812      	ldrb	r2, [r2, #0]
 800e898:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e89e:	1c5a      	adds	r2, r3, #1
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount--;
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800e8a8:	b29b      	uxth	r3, r3
 800e8aa:	3b01      	subs	r3, #1
 800e8ac:	b29a      	uxth	r2, r3
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800e8b6:	b29b      	uxth	r3, r3
 800e8b8:	2b00      	cmp	r3, #0
 800e8ba:	d10f      	bne.n	800e8dc <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	681b      	ldr	r3, [r3, #0]
 800e8c0:	685a      	ldr	r2, [r3, #4]
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	681b      	ldr	r3, [r3, #0]
 800e8c6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800e8ca:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e8d0:	b29b      	uxth	r3, r3
 800e8d2:	2b00      	cmp	r3, #0
 800e8d4:	d102      	bne.n	800e8dc <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800e8d6:	6878      	ldr	r0, [r7, #4]
 800e8d8:	f000 f9ee 	bl	800ecb8 <SPI_CloseRxTx_ISR>
    }
  }
}
 800e8dc:	bf00      	nop
 800e8de:	3708      	adds	r7, #8
 800e8e0:	46bd      	mov	sp, r7
 800e8e2:	bd80      	pop	{r7, pc}

0800e8e4 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800e8e4:	b580      	push	{r7, lr}
 800e8e6:	b082      	sub	sp, #8
 800e8e8:	af00      	add	r7, sp, #0
 800e8ea:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	681b      	ldr	r3, [r3, #0]
 800e8f0:	68da      	ldr	r2, [r3, #12]
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e8f6:	b292      	uxth	r2, r2
 800e8f8:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e8fe:	1c9a      	adds	r2, r3, #2
 800e900:	687b      	ldr	r3, [r7, #4]
 800e902:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount--;
 800e904:	687b      	ldr	r3, [r7, #4]
 800e906:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e908:	b29b      	uxth	r3, r3
 800e90a:	3b01      	subs	r3, #1
 800e90c:	b29a      	uxth	r2, r3
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->RxXferCount == 0U)
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e916:	b29b      	uxth	r3, r3
 800e918:	2b00      	cmp	r3, #0
 800e91a:	d10f      	bne.n	800e93c <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	681b      	ldr	r3, [r3, #0]
 800e920:	685a      	ldr	r2, [r3, #4]
 800e922:	687b      	ldr	r3, [r7, #4]
 800e924:	681b      	ldr	r3, [r3, #0]
 800e926:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e92a:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800e930:	b29b      	uxth	r3, r3
 800e932:	2b00      	cmp	r3, #0
 800e934:	d102      	bne.n	800e93c <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800e936:	6878      	ldr	r0, [r7, #4]
 800e938:	f000 f9be 	bl	800ecb8 <SPI_CloseRxTx_ISR>
    }
  }
}
 800e93c:	bf00      	nop
 800e93e:	3708      	adds	r7, #8
 800e940:	46bd      	mov	sp, r7
 800e942:	bd80      	pop	{r7, pc}

0800e944 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800e944:	b580      	push	{r7, lr}
 800e946:	b082      	sub	sp, #8
 800e948:	af00      	add	r7, sp, #0
 800e94a:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e94c:	687b      	ldr	r3, [r7, #4]
 800e94e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e950:	881a      	ldrh	r2, [r3, #0]
 800e952:	687b      	ldr	r3, [r7, #4]
 800e954:	681b      	ldr	r3, [r3, #0]
 800e956:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e95c:	1c9a      	adds	r2, r3, #2
 800e95e:	687b      	ldr	r3, [r7, #4]
 800e960:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount--;
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800e966:	b29b      	uxth	r3, r3
 800e968:	3b01      	subs	r3, #1
 800e96a:	b29a      	uxth	r2, r3
 800e96c:	687b      	ldr	r3, [r7, #4]
 800e96e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 800e970:	687b      	ldr	r3, [r7, #4]
 800e972:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800e974:	b29b      	uxth	r3, r3
 800e976:	2b00      	cmp	r3, #0
 800e978:	d10f      	bne.n	800e99a <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	681b      	ldr	r3, [r3, #0]
 800e97e:	685a      	ldr	r2, [r3, #4]
 800e980:	687b      	ldr	r3, [r7, #4]
 800e982:	681b      	ldr	r3, [r3, #0]
 800e984:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800e988:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e98e:	b29b      	uxth	r3, r3
 800e990:	2b00      	cmp	r3, #0
 800e992:	d102      	bne.n	800e99a <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 800e994:	6878      	ldr	r0, [r7, #4]
 800e996:	f000 f98f 	bl	800ecb8 <SPI_CloseRxTx_ISR>
    }
  }
}
 800e99a:	bf00      	nop
 800e99c:	3708      	adds	r7, #8
 800e99e:	46bd      	mov	sp, r7
 800e9a0:	bd80      	pop	{r7, pc}

0800e9a2 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800e9a2:	b580      	push	{r7, lr}
 800e9a4:	b082      	sub	sp, #8
 800e9a6:	af00      	add	r7, sp, #0
 800e9a8:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	681b      	ldr	r3, [r3, #0]
 800e9ae:	f103 020c 	add.w	r2, r3, #12
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e9b6:	7812      	ldrb	r2, [r2, #0]
 800e9b8:	b2d2      	uxtb	r2, r2
 800e9ba:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e9c0:	1c5a      	adds	r2, r3, #1
 800e9c2:	687b      	ldr	r3, [r7, #4]
 800e9c4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount--;
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e9ca:	b29b      	uxth	r3, r3
 800e9cc:	3b01      	subs	r3, #1
 800e9ce:	b29a      	uxth	r2, r3
 800e9d0:	687b      	ldr	r3, [r7, #4]
 800e9d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 800e9d4:	687b      	ldr	r3, [r7, #4]
 800e9d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e9d8:	b29b      	uxth	r3, r3
 800e9da:	2b00      	cmp	r3, #0
 800e9dc:	d102      	bne.n	800e9e4 <SPI_RxISR_8BIT+0x42>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 800e9de:	6878      	ldr	r0, [r7, #4]
 800e9e0:	f000 f9de 	bl	800eda0 <SPI_CloseRx_ISR>
  }
}
 800e9e4:	bf00      	nop
 800e9e6:	3708      	adds	r7, #8
 800e9e8:	46bd      	mov	sp, r7
 800e9ea:	bd80      	pop	{r7, pc}

0800e9ec <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800e9ec:	b580      	push	{r7, lr}
 800e9ee:	b082      	sub	sp, #8
 800e9f0:	af00      	add	r7, sp, #0
 800e9f2:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	681b      	ldr	r3, [r3, #0]
 800e9f8:	68da      	ldr	r2, [r3, #12]
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e9fe:	b292      	uxth	r2, r2
 800ea00:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800ea02:	687b      	ldr	r3, [r7, #4]
 800ea04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ea06:	1c9a      	adds	r2, r3, #2
 800ea08:	687b      	ldr	r3, [r7, #4]
 800ea0a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount--;
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ea10:	b29b      	uxth	r3, r3
 800ea12:	3b01      	subs	r3, #1
 800ea14:	b29a      	uxth	r2, r3
 800ea16:	687b      	ldr	r3, [r7, #4]
 800ea18:	87da      	strh	r2, [r3, #62]	@ 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 800ea1a:	687b      	ldr	r3, [r7, #4]
 800ea1c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ea1e:	b29b      	uxth	r3, r3
 800ea20:	2b00      	cmp	r3, #0
 800ea22:	d102      	bne.n	800ea2a <SPI_RxISR_16BIT+0x3e>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 800ea24:	6878      	ldr	r0, [r7, #4]
 800ea26:	f000 f9bb 	bl	800eda0 <SPI_CloseRx_ISR>
  }
}
 800ea2a:	bf00      	nop
 800ea2c:	3708      	adds	r7, #8
 800ea2e:	46bd      	mov	sp, r7
 800ea30:	bd80      	pop	{r7, pc}
	...

0800ea34 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ea34:	b580      	push	{r7, lr}
 800ea36:	b088      	sub	sp, #32
 800ea38:	af00      	add	r7, sp, #0
 800ea3a:	60f8      	str	r0, [r7, #12]
 800ea3c:	60b9      	str	r1, [r7, #8]
 800ea3e:	603b      	str	r3, [r7, #0]
 800ea40:	4613      	mov	r3, r2
 800ea42:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800ea44:	f7fe f968 	bl	800cd18 <HAL_GetTick>
 800ea48:	4602      	mov	r2, r0
 800ea4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea4c:	1a9b      	subs	r3, r3, r2
 800ea4e:	683a      	ldr	r2, [r7, #0]
 800ea50:	4413      	add	r3, r2
 800ea52:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800ea54:	f7fe f960 	bl	800cd18 <HAL_GetTick>
 800ea58:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800ea5a:	4b39      	ldr	r3, [pc, #228]	@ (800eb40 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800ea5c:	681b      	ldr	r3, [r3, #0]
 800ea5e:	015b      	lsls	r3, r3, #5
 800ea60:	0d1b      	lsrs	r3, r3, #20
 800ea62:	69fa      	ldr	r2, [r7, #28]
 800ea64:	fb02 f303 	mul.w	r3, r2, r3
 800ea68:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ea6a:	e055      	b.n	800eb18 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800ea6c:	683b      	ldr	r3, [r7, #0]
 800ea6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ea72:	d051      	beq.n	800eb18 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ea74:	f7fe f950 	bl	800cd18 <HAL_GetTick>
 800ea78:	4602      	mov	r2, r0
 800ea7a:	69bb      	ldr	r3, [r7, #24]
 800ea7c:	1ad3      	subs	r3, r2, r3
 800ea7e:	69fa      	ldr	r2, [r7, #28]
 800ea80:	429a      	cmp	r2, r3
 800ea82:	d902      	bls.n	800ea8a <SPI_WaitFlagStateUntilTimeout+0x56>
 800ea84:	69fb      	ldr	r3, [r7, #28]
 800ea86:	2b00      	cmp	r3, #0
 800ea88:	d13d      	bne.n	800eb06 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ea8a:	68fb      	ldr	r3, [r7, #12]
 800ea8c:	681b      	ldr	r3, [r3, #0]
 800ea8e:	685a      	ldr	r2, [r3, #4]
 800ea90:	68fb      	ldr	r3, [r7, #12]
 800ea92:	681b      	ldr	r3, [r3, #0]
 800ea94:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800ea98:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ea9a:	68fb      	ldr	r3, [r7, #12]
 800ea9c:	685b      	ldr	r3, [r3, #4]
 800ea9e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800eaa2:	d111      	bne.n	800eac8 <SPI_WaitFlagStateUntilTimeout+0x94>
 800eaa4:	68fb      	ldr	r3, [r7, #12]
 800eaa6:	689b      	ldr	r3, [r3, #8]
 800eaa8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800eaac:	d004      	beq.n	800eab8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800eaae:	68fb      	ldr	r3, [r7, #12]
 800eab0:	689b      	ldr	r3, [r3, #8]
 800eab2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800eab6:	d107      	bne.n	800eac8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800eab8:	68fb      	ldr	r3, [r7, #12]
 800eaba:	681b      	ldr	r3, [r3, #0]
 800eabc:	681a      	ldr	r2, [r3, #0]
 800eabe:	68fb      	ldr	r3, [r7, #12]
 800eac0:	681b      	ldr	r3, [r3, #0]
 800eac2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800eac6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800eac8:	68fb      	ldr	r3, [r7, #12]
 800eaca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eacc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ead0:	d10f      	bne.n	800eaf2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800ead2:	68fb      	ldr	r3, [r7, #12]
 800ead4:	681b      	ldr	r3, [r3, #0]
 800ead6:	681a      	ldr	r2, [r3, #0]
 800ead8:	68fb      	ldr	r3, [r7, #12]
 800eada:	681b      	ldr	r3, [r3, #0]
 800eadc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800eae0:	601a      	str	r2, [r3, #0]
 800eae2:	68fb      	ldr	r3, [r7, #12]
 800eae4:	681b      	ldr	r3, [r3, #0]
 800eae6:	681a      	ldr	r2, [r3, #0]
 800eae8:	68fb      	ldr	r3, [r7, #12]
 800eaea:	681b      	ldr	r3, [r3, #0]
 800eaec:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800eaf0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800eaf2:	68fb      	ldr	r3, [r7, #12]
 800eaf4:	2201      	movs	r2, #1
 800eaf6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800eafa:	68fb      	ldr	r3, [r7, #12]
 800eafc:	2200      	movs	r2, #0
 800eafe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800eb02:	2303      	movs	r3, #3
 800eb04:	e018      	b.n	800eb38 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800eb06:	697b      	ldr	r3, [r7, #20]
 800eb08:	2b00      	cmp	r3, #0
 800eb0a:	d102      	bne.n	800eb12 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800eb0c:	2300      	movs	r3, #0
 800eb0e:	61fb      	str	r3, [r7, #28]
 800eb10:	e002      	b.n	800eb18 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800eb12:	697b      	ldr	r3, [r7, #20]
 800eb14:	3b01      	subs	r3, #1
 800eb16:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800eb18:	68fb      	ldr	r3, [r7, #12]
 800eb1a:	681b      	ldr	r3, [r3, #0]
 800eb1c:	689a      	ldr	r2, [r3, #8]
 800eb1e:	68bb      	ldr	r3, [r7, #8]
 800eb20:	4013      	ands	r3, r2
 800eb22:	68ba      	ldr	r2, [r7, #8]
 800eb24:	429a      	cmp	r2, r3
 800eb26:	bf0c      	ite	eq
 800eb28:	2301      	moveq	r3, #1
 800eb2a:	2300      	movne	r3, #0
 800eb2c:	b2db      	uxtb	r3, r3
 800eb2e:	461a      	mov	r2, r3
 800eb30:	79fb      	ldrb	r3, [r7, #7]
 800eb32:	429a      	cmp	r2, r3
 800eb34:	d19a      	bne.n	800ea6c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800eb36:	2300      	movs	r3, #0
}
 800eb38:	4618      	mov	r0, r3
 800eb3a:	3720      	adds	r7, #32
 800eb3c:	46bd      	mov	sp, r7
 800eb3e:	bd80      	pop	{r7, pc}
 800eb40:	20000014 	.word	0x20000014

0800eb44 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800eb44:	b580      	push	{r7, lr}
 800eb46:	b086      	sub	sp, #24
 800eb48:	af02      	add	r7, sp, #8
 800eb4a:	60f8      	str	r0, [r7, #12]
 800eb4c:	60b9      	str	r1, [r7, #8]
 800eb4e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800eb50:	68fb      	ldr	r3, [r7, #12]
 800eb52:	685b      	ldr	r3, [r3, #4]
 800eb54:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800eb58:	d111      	bne.n	800eb7e <SPI_EndRxTransaction+0x3a>
 800eb5a:	68fb      	ldr	r3, [r7, #12]
 800eb5c:	689b      	ldr	r3, [r3, #8]
 800eb5e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800eb62:	d004      	beq.n	800eb6e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800eb64:	68fb      	ldr	r3, [r7, #12]
 800eb66:	689b      	ldr	r3, [r3, #8]
 800eb68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800eb6c:	d107      	bne.n	800eb7e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800eb6e:	68fb      	ldr	r3, [r7, #12]
 800eb70:	681b      	ldr	r3, [r3, #0]
 800eb72:	681a      	ldr	r2, [r3, #0]
 800eb74:	68fb      	ldr	r3, [r7, #12]
 800eb76:	681b      	ldr	r3, [r3, #0]
 800eb78:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800eb7c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800eb7e:	68fb      	ldr	r3, [r7, #12]
 800eb80:	685b      	ldr	r3, [r3, #4]
 800eb82:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800eb86:	d12a      	bne.n	800ebde <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800eb88:	68fb      	ldr	r3, [r7, #12]
 800eb8a:	689b      	ldr	r3, [r3, #8]
 800eb8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800eb90:	d012      	beq.n	800ebb8 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800eb92:	687b      	ldr	r3, [r7, #4]
 800eb94:	9300      	str	r3, [sp, #0]
 800eb96:	68bb      	ldr	r3, [r7, #8]
 800eb98:	2200      	movs	r2, #0
 800eb9a:	2180      	movs	r1, #128	@ 0x80
 800eb9c:	68f8      	ldr	r0, [r7, #12]
 800eb9e:	f7ff ff49 	bl	800ea34 <SPI_WaitFlagStateUntilTimeout>
 800eba2:	4603      	mov	r3, r0
 800eba4:	2b00      	cmp	r3, #0
 800eba6:	d02d      	beq.n	800ec04 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800eba8:	68fb      	ldr	r3, [r7, #12]
 800ebaa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ebac:	f043 0220 	orr.w	r2, r3, #32
 800ebb0:	68fb      	ldr	r3, [r7, #12]
 800ebb2:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800ebb4:	2303      	movs	r3, #3
 800ebb6:	e026      	b.n	800ec06 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	9300      	str	r3, [sp, #0]
 800ebbc:	68bb      	ldr	r3, [r7, #8]
 800ebbe:	2200      	movs	r2, #0
 800ebc0:	2101      	movs	r1, #1
 800ebc2:	68f8      	ldr	r0, [r7, #12]
 800ebc4:	f7ff ff36 	bl	800ea34 <SPI_WaitFlagStateUntilTimeout>
 800ebc8:	4603      	mov	r3, r0
 800ebca:	2b00      	cmp	r3, #0
 800ebcc:	d01a      	beq.n	800ec04 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ebce:	68fb      	ldr	r3, [r7, #12]
 800ebd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ebd2:	f043 0220 	orr.w	r2, r3, #32
 800ebd6:	68fb      	ldr	r3, [r7, #12]
 800ebd8:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800ebda:	2303      	movs	r3, #3
 800ebdc:	e013      	b.n	800ec06 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800ebde:	687b      	ldr	r3, [r7, #4]
 800ebe0:	9300      	str	r3, [sp, #0]
 800ebe2:	68bb      	ldr	r3, [r7, #8]
 800ebe4:	2200      	movs	r2, #0
 800ebe6:	2101      	movs	r1, #1
 800ebe8:	68f8      	ldr	r0, [r7, #12]
 800ebea:	f7ff ff23 	bl	800ea34 <SPI_WaitFlagStateUntilTimeout>
 800ebee:	4603      	mov	r3, r0
 800ebf0:	2b00      	cmp	r3, #0
 800ebf2:	d007      	beq.n	800ec04 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ebf4:	68fb      	ldr	r3, [r7, #12]
 800ebf6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ebf8:	f043 0220 	orr.w	r2, r3, #32
 800ebfc:	68fb      	ldr	r3, [r7, #12]
 800ebfe:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800ec00:	2303      	movs	r3, #3
 800ec02:	e000      	b.n	800ec06 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800ec04:	2300      	movs	r3, #0
}
 800ec06:	4618      	mov	r0, r3
 800ec08:	3710      	adds	r7, #16
 800ec0a:	46bd      	mov	sp, r7
 800ec0c:	bd80      	pop	{r7, pc}
	...

0800ec10 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800ec10:	b580      	push	{r7, lr}
 800ec12:	b088      	sub	sp, #32
 800ec14:	af02      	add	r7, sp, #8
 800ec16:	60f8      	str	r0, [r7, #12]
 800ec18:	60b9      	str	r1, [r7, #8]
 800ec1a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	9300      	str	r3, [sp, #0]
 800ec20:	68bb      	ldr	r3, [r7, #8]
 800ec22:	2201      	movs	r2, #1
 800ec24:	2102      	movs	r1, #2
 800ec26:	68f8      	ldr	r0, [r7, #12]
 800ec28:	f7ff ff04 	bl	800ea34 <SPI_WaitFlagStateUntilTimeout>
 800ec2c:	4603      	mov	r3, r0
 800ec2e:	2b00      	cmp	r3, #0
 800ec30:	d007      	beq.n	800ec42 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ec32:	68fb      	ldr	r3, [r7, #12]
 800ec34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ec36:	f043 0220 	orr.w	r2, r3, #32
 800ec3a:	68fb      	ldr	r3, [r7, #12]
 800ec3c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800ec3e:	2303      	movs	r3, #3
 800ec40:	e032      	b.n	800eca8 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800ec42:	4b1b      	ldr	r3, [pc, #108]	@ (800ecb0 <SPI_EndRxTxTransaction+0xa0>)
 800ec44:	681b      	ldr	r3, [r3, #0]
 800ec46:	4a1b      	ldr	r2, [pc, #108]	@ (800ecb4 <SPI_EndRxTxTransaction+0xa4>)
 800ec48:	fba2 2303 	umull	r2, r3, r2, r3
 800ec4c:	0d5b      	lsrs	r3, r3, #21
 800ec4e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800ec52:	fb02 f303 	mul.w	r3, r2, r3
 800ec56:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ec58:	68fb      	ldr	r3, [r7, #12]
 800ec5a:	685b      	ldr	r3, [r3, #4]
 800ec5c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ec60:	d112      	bne.n	800ec88 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ec62:	687b      	ldr	r3, [r7, #4]
 800ec64:	9300      	str	r3, [sp, #0]
 800ec66:	68bb      	ldr	r3, [r7, #8]
 800ec68:	2200      	movs	r2, #0
 800ec6a:	2180      	movs	r1, #128	@ 0x80
 800ec6c:	68f8      	ldr	r0, [r7, #12]
 800ec6e:	f7ff fee1 	bl	800ea34 <SPI_WaitFlagStateUntilTimeout>
 800ec72:	4603      	mov	r3, r0
 800ec74:	2b00      	cmp	r3, #0
 800ec76:	d016      	beq.n	800eca6 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ec78:	68fb      	ldr	r3, [r7, #12]
 800ec7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ec7c:	f043 0220 	orr.w	r2, r3, #32
 800ec80:	68fb      	ldr	r3, [r7, #12]
 800ec82:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800ec84:	2303      	movs	r3, #3
 800ec86:	e00f      	b.n	800eca8 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800ec88:	697b      	ldr	r3, [r7, #20]
 800ec8a:	2b00      	cmp	r3, #0
 800ec8c:	d00a      	beq.n	800eca4 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800ec8e:	697b      	ldr	r3, [r7, #20]
 800ec90:	3b01      	subs	r3, #1
 800ec92:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800ec94:	68fb      	ldr	r3, [r7, #12]
 800ec96:	681b      	ldr	r3, [r3, #0]
 800ec98:	689b      	ldr	r3, [r3, #8]
 800ec9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ec9e:	2b80      	cmp	r3, #128	@ 0x80
 800eca0:	d0f2      	beq.n	800ec88 <SPI_EndRxTxTransaction+0x78>
 800eca2:	e000      	b.n	800eca6 <SPI_EndRxTxTransaction+0x96>
        break;
 800eca4:	bf00      	nop
  }

  return HAL_OK;
 800eca6:	2300      	movs	r3, #0
}
 800eca8:	4618      	mov	r0, r3
 800ecaa:	3718      	adds	r7, #24
 800ecac:	46bd      	mov	sp, r7
 800ecae:	bd80      	pop	{r7, pc}
 800ecb0:	20000014 	.word	0x20000014
 800ecb4:	165e9f81 	.word	0x165e9f81

0800ecb8 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 800ecb8:	b580      	push	{r7, lr}
 800ecba:	b086      	sub	sp, #24
 800ecbc:	af00      	add	r7, sp, #0
 800ecbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800ecc0:	4b35      	ldr	r3, [pc, #212]	@ (800ed98 <SPI_CloseRxTx_ISR+0xe0>)
 800ecc2:	681b      	ldr	r3, [r3, #0]
 800ecc4:	4a35      	ldr	r2, [pc, #212]	@ (800ed9c <SPI_CloseRxTx_ISR+0xe4>)
 800ecc6:	fba2 2303 	umull	r2, r3, r2, r3
 800ecca:	0a5b      	lsrs	r3, r3, #9
 800eccc:	2264      	movs	r2, #100	@ 0x64
 800ecce:	fb02 f303 	mul.w	r3, r2, r3
 800ecd2:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ecd4:	f7fe f820 	bl	800cd18 <HAL_GetTick>
 800ecd8:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	681b      	ldr	r3, [r3, #0]
 800ecde:	685a      	ldr	r2, [r3, #4]
 800ece0:	687b      	ldr	r3, [r7, #4]
 800ece2:	681b      	ldr	r3, [r3, #0]
 800ece4:	f022 0220 	bic.w	r2, r2, #32
 800ece8:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800ecea:	693b      	ldr	r3, [r7, #16]
 800ecec:	2b00      	cmp	r3, #0
 800ecee:	d106      	bne.n	800ecfe <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ecf0:	687b      	ldr	r3, [r7, #4]
 800ecf2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ecf4:	f043 0220 	orr.w	r2, r3, #32
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800ecfc:	e009      	b.n	800ed12 <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 800ecfe:	693b      	ldr	r3, [r7, #16]
 800ed00:	3b01      	subs	r3, #1
 800ed02:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800ed04:	687b      	ldr	r3, [r7, #4]
 800ed06:	681b      	ldr	r3, [r3, #0]
 800ed08:	689b      	ldr	r3, [r3, #8]
 800ed0a:	f003 0302 	and.w	r3, r3, #2
 800ed0e:	2b00      	cmp	r3, #0
 800ed10:	d0eb      	beq.n	800ecea <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800ed12:	697a      	ldr	r2, [r7, #20]
 800ed14:	2164      	movs	r1, #100	@ 0x64
 800ed16:	6878      	ldr	r0, [r7, #4]
 800ed18:	f7ff ff7a 	bl	800ec10 <SPI_EndRxTxTransaction>
 800ed1c:	4603      	mov	r3, r0
 800ed1e:	2b00      	cmp	r3, #0
 800ed20:	d005      	beq.n	800ed2e <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ed22:	687b      	ldr	r3, [r7, #4]
 800ed24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ed26:	f043 0220 	orr.w	r2, r3, #32
 800ed2a:	687b      	ldr	r3, [r7, #4]
 800ed2c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800ed2e:	687b      	ldr	r3, [r7, #4]
 800ed30:	689b      	ldr	r3, [r3, #8]
 800ed32:	2b00      	cmp	r3, #0
 800ed34:	d10a      	bne.n	800ed4c <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ed36:	2300      	movs	r3, #0
 800ed38:	60fb      	str	r3, [r7, #12]
 800ed3a:	687b      	ldr	r3, [r7, #4]
 800ed3c:	681b      	ldr	r3, [r3, #0]
 800ed3e:	68db      	ldr	r3, [r3, #12]
 800ed40:	60fb      	str	r3, [r7, #12]
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	681b      	ldr	r3, [r3, #0]
 800ed46:	689b      	ldr	r3, [r3, #8]
 800ed48:	60fb      	str	r3, [r7, #12]
 800ed4a:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ed50:	2b00      	cmp	r3, #0
 800ed52:	d115      	bne.n	800ed80 <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800ed54:	687b      	ldr	r3, [r7, #4]
 800ed56:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800ed5a:	b2db      	uxtb	r3, r3
 800ed5c:	2b04      	cmp	r3, #4
 800ed5e:	d107      	bne.n	800ed70 <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800ed60:	687b      	ldr	r3, [r7, #4]
 800ed62:	2201      	movs	r2, #1
 800ed64:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 800ed68:	6878      	ldr	r0, [r7, #4]
 800ed6a:	f7fd fef3 	bl	800cb54 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800ed6e:	e00e      	b.n	800ed8e <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 800ed70:	687b      	ldr	r3, [r7, #4]
 800ed72:	2201      	movs	r2, #1
 800ed74:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 800ed78:	6878      	ldr	r0, [r7, #4]
 800ed7a:	f7ff fd29 	bl	800e7d0 <HAL_SPI_TxRxCpltCallback>
}
 800ed7e:	e006      	b.n	800ed8e <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	2201      	movs	r2, #1
 800ed84:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      HAL_SPI_ErrorCallback(hspi);
 800ed88:	6878      	ldr	r0, [r7, #4]
 800ed8a:	f7ff fd2b 	bl	800e7e4 <HAL_SPI_ErrorCallback>
}
 800ed8e:	bf00      	nop
 800ed90:	3718      	adds	r7, #24
 800ed92:	46bd      	mov	sp, r7
 800ed94:	bd80      	pop	{r7, pc}
 800ed96:	bf00      	nop
 800ed98:	20000014 	.word	0x20000014
 800ed9c:	057619f1 	.word	0x057619f1

0800eda0 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 800eda0:	b580      	push	{r7, lr}
 800eda2:	b084      	sub	sp, #16
 800eda4:	af00      	add	r7, sp, #0
 800eda6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800eda8:	687b      	ldr	r3, [r7, #4]
 800edaa:	681b      	ldr	r3, [r3, #0]
 800edac:	685a      	ldr	r2, [r3, #4]
 800edae:	687b      	ldr	r3, [r7, #4]
 800edb0:	681b      	ldr	r3, [r3, #0]
 800edb2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800edb6:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800edb8:	f7fd ffae 	bl	800cd18 <HAL_GetTick>
 800edbc:	4603      	mov	r3, r0
 800edbe:	461a      	mov	r2, r3
 800edc0:	2164      	movs	r1, #100	@ 0x64
 800edc2:	6878      	ldr	r0, [r7, #4]
 800edc4:	f7ff febe 	bl	800eb44 <SPI_EndRxTransaction>
 800edc8:	4603      	mov	r3, r0
 800edca:	2b00      	cmp	r3, #0
 800edcc:	d005      	beq.n	800edda <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800edd2:	f043 0220 	orr.w	r2, r3, #32
 800edd6:	687b      	ldr	r3, [r7, #4]
 800edd8:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800edda:	687b      	ldr	r3, [r7, #4]
 800eddc:	689b      	ldr	r3, [r3, #8]
 800edde:	2b00      	cmp	r3, #0
 800ede0:	d10a      	bne.n	800edf8 <SPI_CloseRx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ede2:	2300      	movs	r3, #0
 800ede4:	60fb      	str	r3, [r7, #12]
 800ede6:	687b      	ldr	r3, [r7, #4]
 800ede8:	681b      	ldr	r3, [r3, #0]
 800edea:	68db      	ldr	r3, [r3, #12]
 800edec:	60fb      	str	r3, [r7, #12]
 800edee:	687b      	ldr	r3, [r7, #4]
 800edf0:	681b      	ldr	r3, [r3, #0]
 800edf2:	689b      	ldr	r3, [r3, #8]
 800edf4:	60fb      	str	r3, [r7, #12]
 800edf6:	68fb      	ldr	r3, [r7, #12]
  }
  hspi->State = HAL_SPI_STATE_READY;
 800edf8:	687b      	ldr	r3, [r7, #4]
 800edfa:	2201      	movs	r2, #1
 800edfc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800ee00:	687b      	ldr	r3, [r7, #4]
 800ee02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ee04:	2b00      	cmp	r3, #0
 800ee06:	d103      	bne.n	800ee10 <SPI_CloseRx_ISR+0x70>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 800ee08:	6878      	ldr	r0, [r7, #4]
 800ee0a:	f7fd fea3 	bl	800cb54 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800ee0e:	e002      	b.n	800ee16 <SPI_CloseRx_ISR+0x76>
      HAL_SPI_ErrorCallback(hspi);
 800ee10:	6878      	ldr	r0, [r7, #4]
 800ee12:	f7ff fce7 	bl	800e7e4 <HAL_SPI_ErrorCallback>
}
 800ee16:	bf00      	nop
 800ee18:	3710      	adds	r7, #16
 800ee1a:	46bd      	mov	sp, r7
 800ee1c:	bd80      	pop	{r7, pc}

0800ee1e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ee1e:	b580      	push	{r7, lr}
 800ee20:	b082      	sub	sp, #8
 800ee22:	af00      	add	r7, sp, #0
 800ee24:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ee26:	687b      	ldr	r3, [r7, #4]
 800ee28:	2b00      	cmp	r3, #0
 800ee2a:	d101      	bne.n	800ee30 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ee2c:	2301      	movs	r3, #1
 800ee2e:	e041      	b.n	800eeb4 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ee36:	b2db      	uxtb	r3, r3
 800ee38:	2b00      	cmp	r3, #0
 800ee3a:	d106      	bne.n	800ee4a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ee3c:	687b      	ldr	r3, [r7, #4]
 800ee3e:	2200      	movs	r2, #0
 800ee40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ee44:	6878      	ldr	r0, [r7, #4]
 800ee46:	f000 f839 	bl	800eebc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ee4a:	687b      	ldr	r3, [r7, #4]
 800ee4c:	2202      	movs	r2, #2
 800ee4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	681a      	ldr	r2, [r3, #0]
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	3304      	adds	r3, #4
 800ee5a:	4619      	mov	r1, r3
 800ee5c:	4610      	mov	r0, r2
 800ee5e:	f000 f9bf 	bl	800f1e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ee62:	687b      	ldr	r3, [r7, #4]
 800ee64:	2201      	movs	r2, #1
 800ee66:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ee6a:	687b      	ldr	r3, [r7, #4]
 800ee6c:	2201      	movs	r2, #1
 800ee6e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ee72:	687b      	ldr	r3, [r7, #4]
 800ee74:	2201      	movs	r2, #1
 800ee76:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ee7a:	687b      	ldr	r3, [r7, #4]
 800ee7c:	2201      	movs	r2, #1
 800ee7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ee82:	687b      	ldr	r3, [r7, #4]
 800ee84:	2201      	movs	r2, #1
 800ee86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ee8a:	687b      	ldr	r3, [r7, #4]
 800ee8c:	2201      	movs	r2, #1
 800ee8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ee92:	687b      	ldr	r3, [r7, #4]
 800ee94:	2201      	movs	r2, #1
 800ee96:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800ee9a:	687b      	ldr	r3, [r7, #4]
 800ee9c:	2201      	movs	r2, #1
 800ee9e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	2201      	movs	r2, #1
 800eea6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800eeaa:	687b      	ldr	r3, [r7, #4]
 800eeac:	2201      	movs	r2, #1
 800eeae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800eeb2:	2300      	movs	r3, #0
}
 800eeb4:	4618      	mov	r0, r3
 800eeb6:	3708      	adds	r7, #8
 800eeb8:	46bd      	mov	sp, r7
 800eeba:	bd80      	pop	{r7, pc}

0800eebc <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800eebc:	b480      	push	{r7}
 800eebe:	b083      	sub	sp, #12
 800eec0:	af00      	add	r7, sp, #0
 800eec2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800eec4:	bf00      	nop
 800eec6:	370c      	adds	r7, #12
 800eec8:	46bd      	mov	sp, r7
 800eeca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eece:	4770      	bx	lr

0800eed0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800eed0:	b480      	push	{r7}
 800eed2:	b085      	sub	sp, #20
 800eed4:	af00      	add	r7, sp, #0
 800eed6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800eede:	b2db      	uxtb	r3, r3
 800eee0:	2b01      	cmp	r3, #1
 800eee2:	d001      	beq.n	800eee8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800eee4:	2301      	movs	r3, #1
 800eee6:	e04e      	b.n	800ef86 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800eee8:	687b      	ldr	r3, [r7, #4]
 800eeea:	2202      	movs	r2, #2
 800eeec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800eef0:	687b      	ldr	r3, [r7, #4]
 800eef2:	681b      	ldr	r3, [r3, #0]
 800eef4:	68da      	ldr	r2, [r3, #12]
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	681b      	ldr	r3, [r3, #0]
 800eefa:	f042 0201 	orr.w	r2, r2, #1
 800eefe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ef00:	687b      	ldr	r3, [r7, #4]
 800ef02:	681b      	ldr	r3, [r3, #0]
 800ef04:	4a23      	ldr	r2, [pc, #140]	@ (800ef94 <HAL_TIM_Base_Start_IT+0xc4>)
 800ef06:	4293      	cmp	r3, r2
 800ef08:	d022      	beq.n	800ef50 <HAL_TIM_Base_Start_IT+0x80>
 800ef0a:	687b      	ldr	r3, [r7, #4]
 800ef0c:	681b      	ldr	r3, [r3, #0]
 800ef0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ef12:	d01d      	beq.n	800ef50 <HAL_TIM_Base_Start_IT+0x80>
 800ef14:	687b      	ldr	r3, [r7, #4]
 800ef16:	681b      	ldr	r3, [r3, #0]
 800ef18:	4a1f      	ldr	r2, [pc, #124]	@ (800ef98 <HAL_TIM_Base_Start_IT+0xc8>)
 800ef1a:	4293      	cmp	r3, r2
 800ef1c:	d018      	beq.n	800ef50 <HAL_TIM_Base_Start_IT+0x80>
 800ef1e:	687b      	ldr	r3, [r7, #4]
 800ef20:	681b      	ldr	r3, [r3, #0]
 800ef22:	4a1e      	ldr	r2, [pc, #120]	@ (800ef9c <HAL_TIM_Base_Start_IT+0xcc>)
 800ef24:	4293      	cmp	r3, r2
 800ef26:	d013      	beq.n	800ef50 <HAL_TIM_Base_Start_IT+0x80>
 800ef28:	687b      	ldr	r3, [r7, #4]
 800ef2a:	681b      	ldr	r3, [r3, #0]
 800ef2c:	4a1c      	ldr	r2, [pc, #112]	@ (800efa0 <HAL_TIM_Base_Start_IT+0xd0>)
 800ef2e:	4293      	cmp	r3, r2
 800ef30:	d00e      	beq.n	800ef50 <HAL_TIM_Base_Start_IT+0x80>
 800ef32:	687b      	ldr	r3, [r7, #4]
 800ef34:	681b      	ldr	r3, [r3, #0]
 800ef36:	4a1b      	ldr	r2, [pc, #108]	@ (800efa4 <HAL_TIM_Base_Start_IT+0xd4>)
 800ef38:	4293      	cmp	r3, r2
 800ef3a:	d009      	beq.n	800ef50 <HAL_TIM_Base_Start_IT+0x80>
 800ef3c:	687b      	ldr	r3, [r7, #4]
 800ef3e:	681b      	ldr	r3, [r3, #0]
 800ef40:	4a19      	ldr	r2, [pc, #100]	@ (800efa8 <HAL_TIM_Base_Start_IT+0xd8>)
 800ef42:	4293      	cmp	r3, r2
 800ef44:	d004      	beq.n	800ef50 <HAL_TIM_Base_Start_IT+0x80>
 800ef46:	687b      	ldr	r3, [r7, #4]
 800ef48:	681b      	ldr	r3, [r3, #0]
 800ef4a:	4a18      	ldr	r2, [pc, #96]	@ (800efac <HAL_TIM_Base_Start_IT+0xdc>)
 800ef4c:	4293      	cmp	r3, r2
 800ef4e:	d111      	bne.n	800ef74 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	681b      	ldr	r3, [r3, #0]
 800ef54:	689b      	ldr	r3, [r3, #8]
 800ef56:	f003 0307 	and.w	r3, r3, #7
 800ef5a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ef5c:	68fb      	ldr	r3, [r7, #12]
 800ef5e:	2b06      	cmp	r3, #6
 800ef60:	d010      	beq.n	800ef84 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800ef62:	687b      	ldr	r3, [r7, #4]
 800ef64:	681b      	ldr	r3, [r3, #0]
 800ef66:	681a      	ldr	r2, [r3, #0]
 800ef68:	687b      	ldr	r3, [r7, #4]
 800ef6a:	681b      	ldr	r3, [r3, #0]
 800ef6c:	f042 0201 	orr.w	r2, r2, #1
 800ef70:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ef72:	e007      	b.n	800ef84 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	681b      	ldr	r3, [r3, #0]
 800ef78:	681a      	ldr	r2, [r3, #0]
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	681b      	ldr	r3, [r3, #0]
 800ef7e:	f042 0201 	orr.w	r2, r2, #1
 800ef82:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800ef84:	2300      	movs	r3, #0
}
 800ef86:	4618      	mov	r0, r3
 800ef88:	3714      	adds	r7, #20
 800ef8a:	46bd      	mov	sp, r7
 800ef8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef90:	4770      	bx	lr
 800ef92:	bf00      	nop
 800ef94:	40010000 	.word	0x40010000
 800ef98:	40000400 	.word	0x40000400
 800ef9c:	40000800 	.word	0x40000800
 800efa0:	40000c00 	.word	0x40000c00
 800efa4:	40010400 	.word	0x40010400
 800efa8:	40014000 	.word	0x40014000
 800efac:	40001800 	.word	0x40001800

0800efb0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800efb0:	b580      	push	{r7, lr}
 800efb2:	b084      	sub	sp, #16
 800efb4:	af00      	add	r7, sp, #0
 800efb6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	681b      	ldr	r3, [r3, #0]
 800efbc:	68db      	ldr	r3, [r3, #12]
 800efbe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	681b      	ldr	r3, [r3, #0]
 800efc4:	691b      	ldr	r3, [r3, #16]
 800efc6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800efc8:	68bb      	ldr	r3, [r7, #8]
 800efca:	f003 0302 	and.w	r3, r3, #2
 800efce:	2b00      	cmp	r3, #0
 800efd0:	d020      	beq.n	800f014 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800efd2:	68fb      	ldr	r3, [r7, #12]
 800efd4:	f003 0302 	and.w	r3, r3, #2
 800efd8:	2b00      	cmp	r3, #0
 800efda:	d01b      	beq.n	800f014 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800efdc:	687b      	ldr	r3, [r7, #4]
 800efde:	681b      	ldr	r3, [r3, #0]
 800efe0:	f06f 0202 	mvn.w	r2, #2
 800efe4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	2201      	movs	r2, #1
 800efea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	681b      	ldr	r3, [r3, #0]
 800eff0:	699b      	ldr	r3, [r3, #24]
 800eff2:	f003 0303 	and.w	r3, r3, #3
 800eff6:	2b00      	cmp	r3, #0
 800eff8:	d003      	beq.n	800f002 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800effa:	6878      	ldr	r0, [r7, #4]
 800effc:	f000 f8d2 	bl	800f1a4 <HAL_TIM_IC_CaptureCallback>
 800f000:	e005      	b.n	800f00e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800f002:	6878      	ldr	r0, [r7, #4]
 800f004:	f000 f8c4 	bl	800f190 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f008:	6878      	ldr	r0, [r7, #4]
 800f00a:	f000 f8d5 	bl	800f1b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f00e:	687b      	ldr	r3, [r7, #4]
 800f010:	2200      	movs	r2, #0
 800f012:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800f014:	68bb      	ldr	r3, [r7, #8]
 800f016:	f003 0304 	and.w	r3, r3, #4
 800f01a:	2b00      	cmp	r3, #0
 800f01c:	d020      	beq.n	800f060 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800f01e:	68fb      	ldr	r3, [r7, #12]
 800f020:	f003 0304 	and.w	r3, r3, #4
 800f024:	2b00      	cmp	r3, #0
 800f026:	d01b      	beq.n	800f060 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	681b      	ldr	r3, [r3, #0]
 800f02c:	f06f 0204 	mvn.w	r2, #4
 800f030:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800f032:	687b      	ldr	r3, [r7, #4]
 800f034:	2202      	movs	r2, #2
 800f036:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	681b      	ldr	r3, [r3, #0]
 800f03c:	699b      	ldr	r3, [r3, #24]
 800f03e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f042:	2b00      	cmp	r3, #0
 800f044:	d003      	beq.n	800f04e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f046:	6878      	ldr	r0, [r7, #4]
 800f048:	f000 f8ac 	bl	800f1a4 <HAL_TIM_IC_CaptureCallback>
 800f04c:	e005      	b.n	800f05a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f04e:	6878      	ldr	r0, [r7, #4]
 800f050:	f000 f89e 	bl	800f190 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f054:	6878      	ldr	r0, [r7, #4]
 800f056:	f000 f8af 	bl	800f1b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	2200      	movs	r2, #0
 800f05e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800f060:	68bb      	ldr	r3, [r7, #8]
 800f062:	f003 0308 	and.w	r3, r3, #8
 800f066:	2b00      	cmp	r3, #0
 800f068:	d020      	beq.n	800f0ac <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800f06a:	68fb      	ldr	r3, [r7, #12]
 800f06c:	f003 0308 	and.w	r3, r3, #8
 800f070:	2b00      	cmp	r3, #0
 800f072:	d01b      	beq.n	800f0ac <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800f074:	687b      	ldr	r3, [r7, #4]
 800f076:	681b      	ldr	r3, [r3, #0]
 800f078:	f06f 0208 	mvn.w	r2, #8
 800f07c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800f07e:	687b      	ldr	r3, [r7, #4]
 800f080:	2204      	movs	r2, #4
 800f082:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800f084:	687b      	ldr	r3, [r7, #4]
 800f086:	681b      	ldr	r3, [r3, #0]
 800f088:	69db      	ldr	r3, [r3, #28]
 800f08a:	f003 0303 	and.w	r3, r3, #3
 800f08e:	2b00      	cmp	r3, #0
 800f090:	d003      	beq.n	800f09a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f092:	6878      	ldr	r0, [r7, #4]
 800f094:	f000 f886 	bl	800f1a4 <HAL_TIM_IC_CaptureCallback>
 800f098:	e005      	b.n	800f0a6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f09a:	6878      	ldr	r0, [r7, #4]
 800f09c:	f000 f878 	bl	800f190 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f0a0:	6878      	ldr	r0, [r7, #4]
 800f0a2:	f000 f889 	bl	800f1b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f0a6:	687b      	ldr	r3, [r7, #4]
 800f0a8:	2200      	movs	r2, #0
 800f0aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800f0ac:	68bb      	ldr	r3, [r7, #8]
 800f0ae:	f003 0310 	and.w	r3, r3, #16
 800f0b2:	2b00      	cmp	r3, #0
 800f0b4:	d020      	beq.n	800f0f8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800f0b6:	68fb      	ldr	r3, [r7, #12]
 800f0b8:	f003 0310 	and.w	r3, r3, #16
 800f0bc:	2b00      	cmp	r3, #0
 800f0be:	d01b      	beq.n	800f0f8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800f0c0:	687b      	ldr	r3, [r7, #4]
 800f0c2:	681b      	ldr	r3, [r3, #0]
 800f0c4:	f06f 0210 	mvn.w	r2, #16
 800f0c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800f0ca:	687b      	ldr	r3, [r7, #4]
 800f0cc:	2208      	movs	r2, #8
 800f0ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800f0d0:	687b      	ldr	r3, [r7, #4]
 800f0d2:	681b      	ldr	r3, [r3, #0]
 800f0d4:	69db      	ldr	r3, [r3, #28]
 800f0d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f0da:	2b00      	cmp	r3, #0
 800f0dc:	d003      	beq.n	800f0e6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f0de:	6878      	ldr	r0, [r7, #4]
 800f0e0:	f000 f860 	bl	800f1a4 <HAL_TIM_IC_CaptureCallback>
 800f0e4:	e005      	b.n	800f0f2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f0e6:	6878      	ldr	r0, [r7, #4]
 800f0e8:	f000 f852 	bl	800f190 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f0ec:	6878      	ldr	r0, [r7, #4]
 800f0ee:	f000 f863 	bl	800f1b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f0f2:	687b      	ldr	r3, [r7, #4]
 800f0f4:	2200      	movs	r2, #0
 800f0f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800f0f8:	68bb      	ldr	r3, [r7, #8]
 800f0fa:	f003 0301 	and.w	r3, r3, #1
 800f0fe:	2b00      	cmp	r3, #0
 800f100:	d00c      	beq.n	800f11c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800f102:	68fb      	ldr	r3, [r7, #12]
 800f104:	f003 0301 	and.w	r3, r3, #1
 800f108:	2b00      	cmp	r3, #0
 800f10a:	d007      	beq.n	800f11c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800f10c:	687b      	ldr	r3, [r7, #4]
 800f10e:	681b      	ldr	r3, [r3, #0]
 800f110:	f06f 0201 	mvn.w	r2, #1
 800f114:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800f116:	6878      	ldr	r0, [r7, #4]
 800f118:	f7fc fde6 	bl	800bce8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800f11c:	68bb      	ldr	r3, [r7, #8]
 800f11e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f122:	2b00      	cmp	r3, #0
 800f124:	d00c      	beq.n	800f140 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800f126:	68fb      	ldr	r3, [r7, #12]
 800f128:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f12c:	2b00      	cmp	r3, #0
 800f12e:	d007      	beq.n	800f140 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800f130:	687b      	ldr	r3, [r7, #4]
 800f132:	681b      	ldr	r3, [r3, #0]
 800f134:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800f138:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800f13a:	6878      	ldr	r0, [r7, #4]
 800f13c:	f000 f900 	bl	800f340 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800f140:	68bb      	ldr	r3, [r7, #8]
 800f142:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f146:	2b00      	cmp	r3, #0
 800f148:	d00c      	beq.n	800f164 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800f14a:	68fb      	ldr	r3, [r7, #12]
 800f14c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f150:	2b00      	cmp	r3, #0
 800f152:	d007      	beq.n	800f164 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800f154:	687b      	ldr	r3, [r7, #4]
 800f156:	681b      	ldr	r3, [r3, #0]
 800f158:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800f15c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800f15e:	6878      	ldr	r0, [r7, #4]
 800f160:	f000 f834 	bl	800f1cc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800f164:	68bb      	ldr	r3, [r7, #8]
 800f166:	f003 0320 	and.w	r3, r3, #32
 800f16a:	2b00      	cmp	r3, #0
 800f16c:	d00c      	beq.n	800f188 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800f16e:	68fb      	ldr	r3, [r7, #12]
 800f170:	f003 0320 	and.w	r3, r3, #32
 800f174:	2b00      	cmp	r3, #0
 800f176:	d007      	beq.n	800f188 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800f178:	687b      	ldr	r3, [r7, #4]
 800f17a:	681b      	ldr	r3, [r3, #0]
 800f17c:	f06f 0220 	mvn.w	r2, #32
 800f180:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800f182:	6878      	ldr	r0, [r7, #4]
 800f184:	f000 f8d2 	bl	800f32c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800f188:	bf00      	nop
 800f18a:	3710      	adds	r7, #16
 800f18c:	46bd      	mov	sp, r7
 800f18e:	bd80      	pop	{r7, pc}

0800f190 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f190:	b480      	push	{r7}
 800f192:	b083      	sub	sp, #12
 800f194:	af00      	add	r7, sp, #0
 800f196:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800f198:	bf00      	nop
 800f19a:	370c      	adds	r7, #12
 800f19c:	46bd      	mov	sp, r7
 800f19e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1a2:	4770      	bx	lr

0800f1a4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f1a4:	b480      	push	{r7}
 800f1a6:	b083      	sub	sp, #12
 800f1a8:	af00      	add	r7, sp, #0
 800f1aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f1ac:	bf00      	nop
 800f1ae:	370c      	adds	r7, #12
 800f1b0:	46bd      	mov	sp, r7
 800f1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1b6:	4770      	bx	lr

0800f1b8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800f1b8:	b480      	push	{r7}
 800f1ba:	b083      	sub	sp, #12
 800f1bc:	af00      	add	r7, sp, #0
 800f1be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800f1c0:	bf00      	nop
 800f1c2:	370c      	adds	r7, #12
 800f1c4:	46bd      	mov	sp, r7
 800f1c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1ca:	4770      	bx	lr

0800f1cc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f1cc:	b480      	push	{r7}
 800f1ce:	b083      	sub	sp, #12
 800f1d0:	af00      	add	r7, sp, #0
 800f1d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f1d4:	bf00      	nop
 800f1d6:	370c      	adds	r7, #12
 800f1d8:	46bd      	mov	sp, r7
 800f1da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1de:	4770      	bx	lr

0800f1e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800f1e0:	b480      	push	{r7}
 800f1e2:	b085      	sub	sp, #20
 800f1e4:	af00      	add	r7, sp, #0
 800f1e6:	6078      	str	r0, [r7, #4]
 800f1e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f1ea:	687b      	ldr	r3, [r7, #4]
 800f1ec:	681b      	ldr	r3, [r3, #0]
 800f1ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	4a43      	ldr	r2, [pc, #268]	@ (800f300 <TIM_Base_SetConfig+0x120>)
 800f1f4:	4293      	cmp	r3, r2
 800f1f6:	d013      	beq.n	800f220 <TIM_Base_SetConfig+0x40>
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f1fe:	d00f      	beq.n	800f220 <TIM_Base_SetConfig+0x40>
 800f200:	687b      	ldr	r3, [r7, #4]
 800f202:	4a40      	ldr	r2, [pc, #256]	@ (800f304 <TIM_Base_SetConfig+0x124>)
 800f204:	4293      	cmp	r3, r2
 800f206:	d00b      	beq.n	800f220 <TIM_Base_SetConfig+0x40>
 800f208:	687b      	ldr	r3, [r7, #4]
 800f20a:	4a3f      	ldr	r2, [pc, #252]	@ (800f308 <TIM_Base_SetConfig+0x128>)
 800f20c:	4293      	cmp	r3, r2
 800f20e:	d007      	beq.n	800f220 <TIM_Base_SetConfig+0x40>
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	4a3e      	ldr	r2, [pc, #248]	@ (800f30c <TIM_Base_SetConfig+0x12c>)
 800f214:	4293      	cmp	r3, r2
 800f216:	d003      	beq.n	800f220 <TIM_Base_SetConfig+0x40>
 800f218:	687b      	ldr	r3, [r7, #4]
 800f21a:	4a3d      	ldr	r2, [pc, #244]	@ (800f310 <TIM_Base_SetConfig+0x130>)
 800f21c:	4293      	cmp	r3, r2
 800f21e:	d108      	bne.n	800f232 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f220:	68fb      	ldr	r3, [r7, #12]
 800f222:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f226:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f228:	683b      	ldr	r3, [r7, #0]
 800f22a:	685b      	ldr	r3, [r3, #4]
 800f22c:	68fa      	ldr	r2, [r7, #12]
 800f22e:	4313      	orrs	r3, r2
 800f230:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f232:	687b      	ldr	r3, [r7, #4]
 800f234:	4a32      	ldr	r2, [pc, #200]	@ (800f300 <TIM_Base_SetConfig+0x120>)
 800f236:	4293      	cmp	r3, r2
 800f238:	d02b      	beq.n	800f292 <TIM_Base_SetConfig+0xb2>
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f240:	d027      	beq.n	800f292 <TIM_Base_SetConfig+0xb2>
 800f242:	687b      	ldr	r3, [r7, #4]
 800f244:	4a2f      	ldr	r2, [pc, #188]	@ (800f304 <TIM_Base_SetConfig+0x124>)
 800f246:	4293      	cmp	r3, r2
 800f248:	d023      	beq.n	800f292 <TIM_Base_SetConfig+0xb2>
 800f24a:	687b      	ldr	r3, [r7, #4]
 800f24c:	4a2e      	ldr	r2, [pc, #184]	@ (800f308 <TIM_Base_SetConfig+0x128>)
 800f24e:	4293      	cmp	r3, r2
 800f250:	d01f      	beq.n	800f292 <TIM_Base_SetConfig+0xb2>
 800f252:	687b      	ldr	r3, [r7, #4]
 800f254:	4a2d      	ldr	r2, [pc, #180]	@ (800f30c <TIM_Base_SetConfig+0x12c>)
 800f256:	4293      	cmp	r3, r2
 800f258:	d01b      	beq.n	800f292 <TIM_Base_SetConfig+0xb2>
 800f25a:	687b      	ldr	r3, [r7, #4]
 800f25c:	4a2c      	ldr	r2, [pc, #176]	@ (800f310 <TIM_Base_SetConfig+0x130>)
 800f25e:	4293      	cmp	r3, r2
 800f260:	d017      	beq.n	800f292 <TIM_Base_SetConfig+0xb2>
 800f262:	687b      	ldr	r3, [r7, #4]
 800f264:	4a2b      	ldr	r2, [pc, #172]	@ (800f314 <TIM_Base_SetConfig+0x134>)
 800f266:	4293      	cmp	r3, r2
 800f268:	d013      	beq.n	800f292 <TIM_Base_SetConfig+0xb2>
 800f26a:	687b      	ldr	r3, [r7, #4]
 800f26c:	4a2a      	ldr	r2, [pc, #168]	@ (800f318 <TIM_Base_SetConfig+0x138>)
 800f26e:	4293      	cmp	r3, r2
 800f270:	d00f      	beq.n	800f292 <TIM_Base_SetConfig+0xb2>
 800f272:	687b      	ldr	r3, [r7, #4]
 800f274:	4a29      	ldr	r2, [pc, #164]	@ (800f31c <TIM_Base_SetConfig+0x13c>)
 800f276:	4293      	cmp	r3, r2
 800f278:	d00b      	beq.n	800f292 <TIM_Base_SetConfig+0xb2>
 800f27a:	687b      	ldr	r3, [r7, #4]
 800f27c:	4a28      	ldr	r2, [pc, #160]	@ (800f320 <TIM_Base_SetConfig+0x140>)
 800f27e:	4293      	cmp	r3, r2
 800f280:	d007      	beq.n	800f292 <TIM_Base_SetConfig+0xb2>
 800f282:	687b      	ldr	r3, [r7, #4]
 800f284:	4a27      	ldr	r2, [pc, #156]	@ (800f324 <TIM_Base_SetConfig+0x144>)
 800f286:	4293      	cmp	r3, r2
 800f288:	d003      	beq.n	800f292 <TIM_Base_SetConfig+0xb2>
 800f28a:	687b      	ldr	r3, [r7, #4]
 800f28c:	4a26      	ldr	r2, [pc, #152]	@ (800f328 <TIM_Base_SetConfig+0x148>)
 800f28e:	4293      	cmp	r3, r2
 800f290:	d108      	bne.n	800f2a4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f292:	68fb      	ldr	r3, [r7, #12]
 800f294:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f298:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f29a:	683b      	ldr	r3, [r7, #0]
 800f29c:	68db      	ldr	r3, [r3, #12]
 800f29e:	68fa      	ldr	r2, [r7, #12]
 800f2a0:	4313      	orrs	r3, r2
 800f2a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f2a4:	68fb      	ldr	r3, [r7, #12]
 800f2a6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800f2aa:	683b      	ldr	r3, [r7, #0]
 800f2ac:	695b      	ldr	r3, [r3, #20]
 800f2ae:	4313      	orrs	r3, r2
 800f2b0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f2b2:	683b      	ldr	r3, [r7, #0]
 800f2b4:	689a      	ldr	r2, [r3, #8]
 800f2b6:	687b      	ldr	r3, [r7, #4]
 800f2b8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f2ba:	683b      	ldr	r3, [r7, #0]
 800f2bc:	681a      	ldr	r2, [r3, #0]
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f2c2:	687b      	ldr	r3, [r7, #4]
 800f2c4:	4a0e      	ldr	r2, [pc, #56]	@ (800f300 <TIM_Base_SetConfig+0x120>)
 800f2c6:	4293      	cmp	r3, r2
 800f2c8:	d003      	beq.n	800f2d2 <TIM_Base_SetConfig+0xf2>
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	4a10      	ldr	r2, [pc, #64]	@ (800f310 <TIM_Base_SetConfig+0x130>)
 800f2ce:	4293      	cmp	r3, r2
 800f2d0:	d103      	bne.n	800f2da <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f2d2:	683b      	ldr	r3, [r7, #0]
 800f2d4:	691a      	ldr	r2, [r3, #16]
 800f2d6:	687b      	ldr	r3, [r7, #4]
 800f2d8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800f2da:	687b      	ldr	r3, [r7, #4]
 800f2dc:	681b      	ldr	r3, [r3, #0]
 800f2de:	f043 0204 	orr.w	r2, r3, #4
 800f2e2:	687b      	ldr	r3, [r7, #4]
 800f2e4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f2e6:	687b      	ldr	r3, [r7, #4]
 800f2e8:	2201      	movs	r2, #1
 800f2ea:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	68fa      	ldr	r2, [r7, #12]
 800f2f0:	601a      	str	r2, [r3, #0]
}
 800f2f2:	bf00      	nop
 800f2f4:	3714      	adds	r7, #20
 800f2f6:	46bd      	mov	sp, r7
 800f2f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2fc:	4770      	bx	lr
 800f2fe:	bf00      	nop
 800f300:	40010000 	.word	0x40010000
 800f304:	40000400 	.word	0x40000400
 800f308:	40000800 	.word	0x40000800
 800f30c:	40000c00 	.word	0x40000c00
 800f310:	40010400 	.word	0x40010400
 800f314:	40014000 	.word	0x40014000
 800f318:	40014400 	.word	0x40014400
 800f31c:	40014800 	.word	0x40014800
 800f320:	40001800 	.word	0x40001800
 800f324:	40001c00 	.word	0x40001c00
 800f328:	40002000 	.word	0x40002000

0800f32c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800f32c:	b480      	push	{r7}
 800f32e:	b083      	sub	sp, #12
 800f330:	af00      	add	r7, sp, #0
 800f332:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800f334:	bf00      	nop
 800f336:	370c      	adds	r7, #12
 800f338:	46bd      	mov	sp, r7
 800f33a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f33e:	4770      	bx	lr

0800f340 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800f340:	b480      	push	{r7}
 800f342:	b083      	sub	sp, #12
 800f344:	af00      	add	r7, sp, #0
 800f346:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800f348:	bf00      	nop
 800f34a:	370c      	adds	r7, #12
 800f34c:	46bd      	mov	sp, r7
 800f34e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f352:	4770      	bx	lr

0800f354 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800f354:	b580      	push	{r7, lr}
 800f356:	b082      	sub	sp, #8
 800f358:	af00      	add	r7, sp, #0
 800f35a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800f35c:	687b      	ldr	r3, [r7, #4]
 800f35e:	2b00      	cmp	r3, #0
 800f360:	d101      	bne.n	800f366 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800f362:	2301      	movs	r3, #1
 800f364:	e042      	b.n	800f3ec <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f36c:	b2db      	uxtb	r3, r3
 800f36e:	2b00      	cmp	r3, #0
 800f370:	d106      	bne.n	800f380 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800f372:	687b      	ldr	r3, [r7, #4]
 800f374:	2200      	movs	r2, #0
 800f376:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800f37a:	6878      	ldr	r0, [r7, #4]
 800f37c:	f7fc fd9a 	bl	800beb4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	2224      	movs	r2, #36	@ 0x24
 800f384:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800f388:	687b      	ldr	r3, [r7, #4]
 800f38a:	681b      	ldr	r3, [r3, #0]
 800f38c:	68da      	ldr	r2, [r3, #12]
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	681b      	ldr	r3, [r3, #0]
 800f392:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800f396:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800f398:	6878      	ldr	r0, [r7, #4]
 800f39a:	f000 fdd3 	bl	800ff44 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800f39e:	687b      	ldr	r3, [r7, #4]
 800f3a0:	681b      	ldr	r3, [r3, #0]
 800f3a2:	691a      	ldr	r2, [r3, #16]
 800f3a4:	687b      	ldr	r3, [r7, #4]
 800f3a6:	681b      	ldr	r3, [r3, #0]
 800f3a8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800f3ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	681b      	ldr	r3, [r3, #0]
 800f3b2:	695a      	ldr	r2, [r3, #20]
 800f3b4:	687b      	ldr	r3, [r7, #4]
 800f3b6:	681b      	ldr	r3, [r3, #0]
 800f3b8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800f3bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800f3be:	687b      	ldr	r3, [r7, #4]
 800f3c0:	681b      	ldr	r3, [r3, #0]
 800f3c2:	68da      	ldr	r2, [r3, #12]
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	681b      	ldr	r3, [r3, #0]
 800f3c8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800f3cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	2200      	movs	r2, #0
 800f3d2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800f3d4:	687b      	ldr	r3, [r7, #4]
 800f3d6:	2220      	movs	r2, #32
 800f3d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	2220      	movs	r2, #32
 800f3e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f3e4:	687b      	ldr	r3, [r7, #4]
 800f3e6:	2200      	movs	r2, #0
 800f3e8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800f3ea:	2300      	movs	r3, #0
}
 800f3ec:	4618      	mov	r0, r3
 800f3ee:	3708      	adds	r7, #8
 800f3f0:	46bd      	mov	sp, r7
 800f3f2:	bd80      	pop	{r7, pc}

0800f3f4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800f3f4:	b580      	push	{r7, lr}
 800f3f6:	b08a      	sub	sp, #40	@ 0x28
 800f3f8:	af02      	add	r7, sp, #8
 800f3fa:	60f8      	str	r0, [r7, #12]
 800f3fc:	60b9      	str	r1, [r7, #8]
 800f3fe:	603b      	str	r3, [r7, #0]
 800f400:	4613      	mov	r3, r2
 800f402:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800f404:	2300      	movs	r3, #0
 800f406:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800f408:	68fb      	ldr	r3, [r7, #12]
 800f40a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f40e:	b2db      	uxtb	r3, r3
 800f410:	2b20      	cmp	r3, #32
 800f412:	d175      	bne.n	800f500 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800f414:	68bb      	ldr	r3, [r7, #8]
 800f416:	2b00      	cmp	r3, #0
 800f418:	d002      	beq.n	800f420 <HAL_UART_Transmit+0x2c>
 800f41a:	88fb      	ldrh	r3, [r7, #6]
 800f41c:	2b00      	cmp	r3, #0
 800f41e:	d101      	bne.n	800f424 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800f420:	2301      	movs	r3, #1
 800f422:	e06e      	b.n	800f502 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f424:	68fb      	ldr	r3, [r7, #12]
 800f426:	2200      	movs	r2, #0
 800f428:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800f42a:	68fb      	ldr	r3, [r7, #12]
 800f42c:	2221      	movs	r2, #33	@ 0x21
 800f42e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800f432:	f7fd fc71 	bl	800cd18 <HAL_GetTick>
 800f436:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800f438:	68fb      	ldr	r3, [r7, #12]
 800f43a:	88fa      	ldrh	r2, [r7, #6]
 800f43c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800f43e:	68fb      	ldr	r3, [r7, #12]
 800f440:	88fa      	ldrh	r2, [r7, #6]
 800f442:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f444:	68fb      	ldr	r3, [r7, #12]
 800f446:	689b      	ldr	r3, [r3, #8]
 800f448:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f44c:	d108      	bne.n	800f460 <HAL_UART_Transmit+0x6c>
 800f44e:	68fb      	ldr	r3, [r7, #12]
 800f450:	691b      	ldr	r3, [r3, #16]
 800f452:	2b00      	cmp	r3, #0
 800f454:	d104      	bne.n	800f460 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800f456:	2300      	movs	r3, #0
 800f458:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800f45a:	68bb      	ldr	r3, [r7, #8]
 800f45c:	61bb      	str	r3, [r7, #24]
 800f45e:	e003      	b.n	800f468 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800f460:	68bb      	ldr	r3, [r7, #8]
 800f462:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800f464:	2300      	movs	r3, #0
 800f466:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800f468:	e02e      	b.n	800f4c8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800f46a:	683b      	ldr	r3, [r7, #0]
 800f46c:	9300      	str	r3, [sp, #0]
 800f46e:	697b      	ldr	r3, [r7, #20]
 800f470:	2200      	movs	r2, #0
 800f472:	2180      	movs	r1, #128	@ 0x80
 800f474:	68f8      	ldr	r0, [r7, #12]
 800f476:	f000 fb37 	bl	800fae8 <UART_WaitOnFlagUntilTimeout>
 800f47a:	4603      	mov	r3, r0
 800f47c:	2b00      	cmp	r3, #0
 800f47e:	d005      	beq.n	800f48c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800f480:	68fb      	ldr	r3, [r7, #12]
 800f482:	2220      	movs	r2, #32
 800f484:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800f488:	2303      	movs	r3, #3
 800f48a:	e03a      	b.n	800f502 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800f48c:	69fb      	ldr	r3, [r7, #28]
 800f48e:	2b00      	cmp	r3, #0
 800f490:	d10b      	bne.n	800f4aa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800f492:	69bb      	ldr	r3, [r7, #24]
 800f494:	881b      	ldrh	r3, [r3, #0]
 800f496:	461a      	mov	r2, r3
 800f498:	68fb      	ldr	r3, [r7, #12]
 800f49a:	681b      	ldr	r3, [r3, #0]
 800f49c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f4a0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800f4a2:	69bb      	ldr	r3, [r7, #24]
 800f4a4:	3302      	adds	r3, #2
 800f4a6:	61bb      	str	r3, [r7, #24]
 800f4a8:	e007      	b.n	800f4ba <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800f4aa:	69fb      	ldr	r3, [r7, #28]
 800f4ac:	781a      	ldrb	r2, [r3, #0]
 800f4ae:	68fb      	ldr	r3, [r7, #12]
 800f4b0:	681b      	ldr	r3, [r3, #0]
 800f4b2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800f4b4:	69fb      	ldr	r3, [r7, #28]
 800f4b6:	3301      	adds	r3, #1
 800f4b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800f4ba:	68fb      	ldr	r3, [r7, #12]
 800f4bc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800f4be:	b29b      	uxth	r3, r3
 800f4c0:	3b01      	subs	r3, #1
 800f4c2:	b29a      	uxth	r2, r3
 800f4c4:	68fb      	ldr	r3, [r7, #12]
 800f4c6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800f4c8:	68fb      	ldr	r3, [r7, #12]
 800f4ca:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800f4cc:	b29b      	uxth	r3, r3
 800f4ce:	2b00      	cmp	r3, #0
 800f4d0:	d1cb      	bne.n	800f46a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800f4d2:	683b      	ldr	r3, [r7, #0]
 800f4d4:	9300      	str	r3, [sp, #0]
 800f4d6:	697b      	ldr	r3, [r7, #20]
 800f4d8:	2200      	movs	r2, #0
 800f4da:	2140      	movs	r1, #64	@ 0x40
 800f4dc:	68f8      	ldr	r0, [r7, #12]
 800f4de:	f000 fb03 	bl	800fae8 <UART_WaitOnFlagUntilTimeout>
 800f4e2:	4603      	mov	r3, r0
 800f4e4:	2b00      	cmp	r3, #0
 800f4e6:	d005      	beq.n	800f4f4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800f4e8:	68fb      	ldr	r3, [r7, #12]
 800f4ea:	2220      	movs	r2, #32
 800f4ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800f4f0:	2303      	movs	r3, #3
 800f4f2:	e006      	b.n	800f502 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800f4f4:	68fb      	ldr	r3, [r7, #12]
 800f4f6:	2220      	movs	r2, #32
 800f4f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800f4fc:	2300      	movs	r3, #0
 800f4fe:	e000      	b.n	800f502 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800f500:	2302      	movs	r3, #2
  }
}
 800f502:	4618      	mov	r0, r3
 800f504:	3720      	adds	r7, #32
 800f506:	46bd      	mov	sp, r7
 800f508:	bd80      	pop	{r7, pc}

0800f50a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f50a:	b580      	push	{r7, lr}
 800f50c:	b084      	sub	sp, #16
 800f50e:	af00      	add	r7, sp, #0
 800f510:	60f8      	str	r0, [r7, #12]
 800f512:	60b9      	str	r1, [r7, #8]
 800f514:	4613      	mov	r3, r2
 800f516:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800f518:	68fb      	ldr	r3, [r7, #12]
 800f51a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800f51e:	b2db      	uxtb	r3, r3
 800f520:	2b20      	cmp	r3, #32
 800f522:	d112      	bne.n	800f54a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800f524:	68bb      	ldr	r3, [r7, #8]
 800f526:	2b00      	cmp	r3, #0
 800f528:	d002      	beq.n	800f530 <HAL_UART_Receive_IT+0x26>
 800f52a:	88fb      	ldrh	r3, [r7, #6]
 800f52c:	2b00      	cmp	r3, #0
 800f52e:	d101      	bne.n	800f534 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800f530:	2301      	movs	r3, #1
 800f532:	e00b      	b.n	800f54c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f534:	68fb      	ldr	r3, [r7, #12]
 800f536:	2200      	movs	r2, #0
 800f538:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800f53a:	88fb      	ldrh	r3, [r7, #6]
 800f53c:	461a      	mov	r2, r3
 800f53e:	68b9      	ldr	r1, [r7, #8]
 800f540:	68f8      	ldr	r0, [r7, #12]
 800f542:	f000 fb2a 	bl	800fb9a <UART_Start_Receive_IT>
 800f546:	4603      	mov	r3, r0
 800f548:	e000      	b.n	800f54c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800f54a:	2302      	movs	r3, #2
  }
}
 800f54c:	4618      	mov	r0, r3
 800f54e:	3710      	adds	r7, #16
 800f550:	46bd      	mov	sp, r7
 800f552:	bd80      	pop	{r7, pc}

0800f554 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800f554:	b580      	push	{r7, lr}
 800f556:	b0ba      	sub	sp, #232	@ 0xe8
 800f558:	af00      	add	r7, sp, #0
 800f55a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800f55c:	687b      	ldr	r3, [r7, #4]
 800f55e:	681b      	ldr	r3, [r3, #0]
 800f560:	681b      	ldr	r3, [r3, #0]
 800f562:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800f566:	687b      	ldr	r3, [r7, #4]
 800f568:	681b      	ldr	r3, [r3, #0]
 800f56a:	68db      	ldr	r3, [r3, #12]
 800f56c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800f570:	687b      	ldr	r3, [r7, #4]
 800f572:	681b      	ldr	r3, [r3, #0]
 800f574:	695b      	ldr	r3, [r3, #20]
 800f576:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800f57a:	2300      	movs	r3, #0
 800f57c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800f580:	2300      	movs	r3, #0
 800f582:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800f586:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f58a:	f003 030f 	and.w	r3, r3, #15
 800f58e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800f592:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f596:	2b00      	cmp	r3, #0
 800f598:	d10f      	bne.n	800f5ba <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800f59a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f59e:	f003 0320 	and.w	r3, r3, #32
 800f5a2:	2b00      	cmp	r3, #0
 800f5a4:	d009      	beq.n	800f5ba <HAL_UART_IRQHandler+0x66>
 800f5a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f5aa:	f003 0320 	and.w	r3, r3, #32
 800f5ae:	2b00      	cmp	r3, #0
 800f5b0:	d003      	beq.n	800f5ba <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800f5b2:	6878      	ldr	r0, [r7, #4]
 800f5b4:	f000 fc07 	bl	800fdc6 <UART_Receive_IT>
      return;
 800f5b8:	e273      	b.n	800faa2 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800f5ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f5be:	2b00      	cmp	r3, #0
 800f5c0:	f000 80de 	beq.w	800f780 <HAL_UART_IRQHandler+0x22c>
 800f5c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f5c8:	f003 0301 	and.w	r3, r3, #1
 800f5cc:	2b00      	cmp	r3, #0
 800f5ce:	d106      	bne.n	800f5de <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800f5d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f5d4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800f5d8:	2b00      	cmp	r3, #0
 800f5da:	f000 80d1 	beq.w	800f780 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800f5de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f5e2:	f003 0301 	and.w	r3, r3, #1
 800f5e6:	2b00      	cmp	r3, #0
 800f5e8:	d00b      	beq.n	800f602 <HAL_UART_IRQHandler+0xae>
 800f5ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f5ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f5f2:	2b00      	cmp	r3, #0
 800f5f4:	d005      	beq.n	800f602 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f5f6:	687b      	ldr	r3, [r7, #4]
 800f5f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f5fa:	f043 0201 	orr.w	r2, r3, #1
 800f5fe:	687b      	ldr	r3, [r7, #4]
 800f600:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800f602:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f606:	f003 0304 	and.w	r3, r3, #4
 800f60a:	2b00      	cmp	r3, #0
 800f60c:	d00b      	beq.n	800f626 <HAL_UART_IRQHandler+0xd2>
 800f60e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f612:	f003 0301 	and.w	r3, r3, #1
 800f616:	2b00      	cmp	r3, #0
 800f618:	d005      	beq.n	800f626 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f61e:	f043 0202 	orr.w	r2, r3, #2
 800f622:	687b      	ldr	r3, [r7, #4]
 800f624:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800f626:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f62a:	f003 0302 	and.w	r3, r3, #2
 800f62e:	2b00      	cmp	r3, #0
 800f630:	d00b      	beq.n	800f64a <HAL_UART_IRQHandler+0xf6>
 800f632:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f636:	f003 0301 	and.w	r3, r3, #1
 800f63a:	2b00      	cmp	r3, #0
 800f63c:	d005      	beq.n	800f64a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f63e:	687b      	ldr	r3, [r7, #4]
 800f640:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f642:	f043 0204 	orr.w	r2, r3, #4
 800f646:	687b      	ldr	r3, [r7, #4]
 800f648:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800f64a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f64e:	f003 0308 	and.w	r3, r3, #8
 800f652:	2b00      	cmp	r3, #0
 800f654:	d011      	beq.n	800f67a <HAL_UART_IRQHandler+0x126>
 800f656:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f65a:	f003 0320 	and.w	r3, r3, #32
 800f65e:	2b00      	cmp	r3, #0
 800f660:	d105      	bne.n	800f66e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800f662:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f666:	f003 0301 	and.w	r3, r3, #1
 800f66a:	2b00      	cmp	r3, #0
 800f66c:	d005      	beq.n	800f67a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800f66e:	687b      	ldr	r3, [r7, #4]
 800f670:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f672:	f043 0208 	orr.w	r2, r3, #8
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f67a:	687b      	ldr	r3, [r7, #4]
 800f67c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f67e:	2b00      	cmp	r3, #0
 800f680:	f000 820a 	beq.w	800fa98 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800f684:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f688:	f003 0320 	and.w	r3, r3, #32
 800f68c:	2b00      	cmp	r3, #0
 800f68e:	d008      	beq.n	800f6a2 <HAL_UART_IRQHandler+0x14e>
 800f690:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f694:	f003 0320 	and.w	r3, r3, #32
 800f698:	2b00      	cmp	r3, #0
 800f69a:	d002      	beq.n	800f6a2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800f69c:	6878      	ldr	r0, [r7, #4]
 800f69e:	f000 fb92 	bl	800fdc6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800f6a2:	687b      	ldr	r3, [r7, #4]
 800f6a4:	681b      	ldr	r3, [r3, #0]
 800f6a6:	695b      	ldr	r3, [r3, #20]
 800f6a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f6ac:	2b40      	cmp	r3, #64	@ 0x40
 800f6ae:	bf0c      	ite	eq
 800f6b0:	2301      	moveq	r3, #1
 800f6b2:	2300      	movne	r3, #0
 800f6b4:	b2db      	uxtb	r3, r3
 800f6b6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800f6ba:	687b      	ldr	r3, [r7, #4]
 800f6bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f6be:	f003 0308 	and.w	r3, r3, #8
 800f6c2:	2b00      	cmp	r3, #0
 800f6c4:	d103      	bne.n	800f6ce <HAL_UART_IRQHandler+0x17a>
 800f6c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f6ca:	2b00      	cmp	r3, #0
 800f6cc:	d04f      	beq.n	800f76e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800f6ce:	6878      	ldr	r0, [r7, #4]
 800f6d0:	f000 fa9d 	bl	800fc0e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f6d4:	687b      	ldr	r3, [r7, #4]
 800f6d6:	681b      	ldr	r3, [r3, #0]
 800f6d8:	695b      	ldr	r3, [r3, #20]
 800f6da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f6de:	2b40      	cmp	r3, #64	@ 0x40
 800f6e0:	d141      	bne.n	800f766 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f6e2:	687b      	ldr	r3, [r7, #4]
 800f6e4:	681b      	ldr	r3, [r3, #0]
 800f6e6:	3314      	adds	r3, #20
 800f6e8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f6ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f6f0:	e853 3f00 	ldrex	r3, [r3]
 800f6f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800f6f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f6fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f700:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800f704:	687b      	ldr	r3, [r7, #4]
 800f706:	681b      	ldr	r3, [r3, #0]
 800f708:	3314      	adds	r3, #20
 800f70a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800f70e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800f712:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f716:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800f71a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800f71e:	e841 2300 	strex	r3, r2, [r1]
 800f722:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800f726:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f72a:	2b00      	cmp	r3, #0
 800f72c:	d1d9      	bne.n	800f6e2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f732:	2b00      	cmp	r3, #0
 800f734:	d013      	beq.n	800f75e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800f736:	687b      	ldr	r3, [r7, #4]
 800f738:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f73a:	4a8a      	ldr	r2, [pc, #552]	@ (800f964 <HAL_UART_IRQHandler+0x410>)
 800f73c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800f73e:	687b      	ldr	r3, [r7, #4]
 800f740:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f742:	4618      	mov	r0, r3
 800f744:	f7fd fc6a 	bl	800d01c <HAL_DMA_Abort_IT>
 800f748:	4603      	mov	r3, r0
 800f74a:	2b00      	cmp	r3, #0
 800f74c:	d016      	beq.n	800f77c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800f74e:	687b      	ldr	r3, [r7, #4]
 800f750:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f752:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f754:	687a      	ldr	r2, [r7, #4]
 800f756:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800f758:	4610      	mov	r0, r2
 800f75a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f75c:	e00e      	b.n	800f77c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800f75e:	6878      	ldr	r0, [r7, #4]
 800f760:	f000 f9ac 	bl	800fabc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f764:	e00a      	b.n	800f77c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f766:	6878      	ldr	r0, [r7, #4]
 800f768:	f000 f9a8 	bl	800fabc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f76c:	e006      	b.n	800f77c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800f76e:	6878      	ldr	r0, [r7, #4]
 800f770:	f000 f9a4 	bl	800fabc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f774:	687b      	ldr	r3, [r7, #4]
 800f776:	2200      	movs	r2, #0
 800f778:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800f77a:	e18d      	b.n	800fa98 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f77c:	bf00      	nop
    return;
 800f77e:	e18b      	b.n	800fa98 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f784:	2b01      	cmp	r3, #1
 800f786:	f040 8167 	bne.w	800fa58 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800f78a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f78e:	f003 0310 	and.w	r3, r3, #16
 800f792:	2b00      	cmp	r3, #0
 800f794:	f000 8160 	beq.w	800fa58 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800f798:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f79c:	f003 0310 	and.w	r3, r3, #16
 800f7a0:	2b00      	cmp	r3, #0
 800f7a2:	f000 8159 	beq.w	800fa58 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800f7a6:	2300      	movs	r3, #0
 800f7a8:	60bb      	str	r3, [r7, #8]
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	681b      	ldr	r3, [r3, #0]
 800f7ae:	681b      	ldr	r3, [r3, #0]
 800f7b0:	60bb      	str	r3, [r7, #8]
 800f7b2:	687b      	ldr	r3, [r7, #4]
 800f7b4:	681b      	ldr	r3, [r3, #0]
 800f7b6:	685b      	ldr	r3, [r3, #4]
 800f7b8:	60bb      	str	r3, [r7, #8]
 800f7ba:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	681b      	ldr	r3, [r3, #0]
 800f7c0:	695b      	ldr	r3, [r3, #20]
 800f7c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f7c6:	2b40      	cmp	r3, #64	@ 0x40
 800f7c8:	f040 80ce 	bne.w	800f968 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800f7cc:	687b      	ldr	r3, [r7, #4]
 800f7ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f7d0:	681b      	ldr	r3, [r3, #0]
 800f7d2:	685b      	ldr	r3, [r3, #4]
 800f7d4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800f7d8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800f7dc:	2b00      	cmp	r3, #0
 800f7de:	f000 80a9 	beq.w	800f934 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800f7e2:	687b      	ldr	r3, [r7, #4]
 800f7e4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800f7e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f7ea:	429a      	cmp	r2, r3
 800f7ec:	f080 80a2 	bcs.w	800f934 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800f7f0:	687b      	ldr	r3, [r7, #4]
 800f7f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f7f6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800f7f8:	687b      	ldr	r3, [r7, #4]
 800f7fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f7fc:	69db      	ldr	r3, [r3, #28]
 800f7fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f802:	f000 8088 	beq.w	800f916 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f806:	687b      	ldr	r3, [r7, #4]
 800f808:	681b      	ldr	r3, [r3, #0]
 800f80a:	330c      	adds	r3, #12
 800f80c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f810:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800f814:	e853 3f00 	ldrex	r3, [r3]
 800f818:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800f81c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f820:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f824:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800f828:	687b      	ldr	r3, [r7, #4]
 800f82a:	681b      	ldr	r3, [r3, #0]
 800f82c:	330c      	adds	r3, #12
 800f82e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800f832:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800f836:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f83a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800f83e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800f842:	e841 2300 	strex	r3, r2, [r1]
 800f846:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800f84a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f84e:	2b00      	cmp	r3, #0
 800f850:	d1d9      	bne.n	800f806 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f852:	687b      	ldr	r3, [r7, #4]
 800f854:	681b      	ldr	r3, [r3, #0]
 800f856:	3314      	adds	r3, #20
 800f858:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f85a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f85c:	e853 3f00 	ldrex	r3, [r3]
 800f860:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800f862:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f864:	f023 0301 	bic.w	r3, r3, #1
 800f868:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	681b      	ldr	r3, [r3, #0]
 800f870:	3314      	adds	r3, #20
 800f872:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800f876:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800f87a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f87c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800f87e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800f882:	e841 2300 	strex	r3, r2, [r1]
 800f886:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800f888:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f88a:	2b00      	cmp	r3, #0
 800f88c:	d1e1      	bne.n	800f852 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f88e:	687b      	ldr	r3, [r7, #4]
 800f890:	681b      	ldr	r3, [r3, #0]
 800f892:	3314      	adds	r3, #20
 800f894:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f896:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f898:	e853 3f00 	ldrex	r3, [r3]
 800f89c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800f89e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f8a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f8a4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	681b      	ldr	r3, [r3, #0]
 800f8ac:	3314      	adds	r3, #20
 800f8ae:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800f8b2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800f8b4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f8b6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800f8b8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800f8ba:	e841 2300 	strex	r3, r2, [r1]
 800f8be:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800f8c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f8c2:	2b00      	cmp	r3, #0
 800f8c4:	d1e3      	bne.n	800f88e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800f8c6:	687b      	ldr	r3, [r7, #4]
 800f8c8:	2220      	movs	r2, #32
 800f8ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f8ce:	687b      	ldr	r3, [r7, #4]
 800f8d0:	2200      	movs	r2, #0
 800f8d2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f8d4:	687b      	ldr	r3, [r7, #4]
 800f8d6:	681b      	ldr	r3, [r3, #0]
 800f8d8:	330c      	adds	r3, #12
 800f8da:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f8dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f8de:	e853 3f00 	ldrex	r3, [r3]
 800f8e2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800f8e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f8e6:	f023 0310 	bic.w	r3, r3, #16
 800f8ea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800f8ee:	687b      	ldr	r3, [r7, #4]
 800f8f0:	681b      	ldr	r3, [r3, #0]
 800f8f2:	330c      	adds	r3, #12
 800f8f4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800f8f8:	65ba      	str	r2, [r7, #88]	@ 0x58
 800f8fa:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f8fc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800f8fe:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f900:	e841 2300 	strex	r3, r2, [r1]
 800f904:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800f906:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f908:	2b00      	cmp	r3, #0
 800f90a:	d1e3      	bne.n	800f8d4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f910:	4618      	mov	r0, r3
 800f912:	f7fd fb13 	bl	800cf3c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f916:	687b      	ldr	r3, [r7, #4]
 800f918:	2202      	movs	r2, #2
 800f91a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800f91c:	687b      	ldr	r3, [r7, #4]
 800f91e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800f920:	687b      	ldr	r3, [r7, #4]
 800f922:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800f924:	b29b      	uxth	r3, r3
 800f926:	1ad3      	subs	r3, r2, r3
 800f928:	b29b      	uxth	r3, r3
 800f92a:	4619      	mov	r1, r3
 800f92c:	6878      	ldr	r0, [r7, #4]
 800f92e:	f000 f8cf 	bl	800fad0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800f932:	e0b3      	b.n	800fa9c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800f934:	687b      	ldr	r3, [r7, #4]
 800f936:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800f938:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f93c:	429a      	cmp	r2, r3
 800f93e:	f040 80ad 	bne.w	800fa9c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800f942:	687b      	ldr	r3, [r7, #4]
 800f944:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f946:	69db      	ldr	r3, [r3, #28]
 800f948:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f94c:	f040 80a6 	bne.w	800fa9c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f950:	687b      	ldr	r3, [r7, #4]
 800f952:	2202      	movs	r2, #2
 800f954:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f956:	687b      	ldr	r3, [r7, #4]
 800f958:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800f95a:	4619      	mov	r1, r3
 800f95c:	6878      	ldr	r0, [r7, #4]
 800f95e:	f000 f8b7 	bl	800fad0 <HAL_UARTEx_RxEventCallback>
      return;
 800f962:	e09b      	b.n	800fa9c <HAL_UART_IRQHandler+0x548>
 800f964:	0800fcd5 	.word	0x0800fcd5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800f968:	687b      	ldr	r3, [r7, #4]
 800f96a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800f96c:	687b      	ldr	r3, [r7, #4]
 800f96e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800f970:	b29b      	uxth	r3, r3
 800f972:	1ad3      	subs	r3, r2, r3
 800f974:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800f978:	687b      	ldr	r3, [r7, #4]
 800f97a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800f97c:	b29b      	uxth	r3, r3
 800f97e:	2b00      	cmp	r3, #0
 800f980:	f000 808e 	beq.w	800faa0 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800f984:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800f988:	2b00      	cmp	r3, #0
 800f98a:	f000 8089 	beq.w	800faa0 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800f98e:	687b      	ldr	r3, [r7, #4]
 800f990:	681b      	ldr	r3, [r3, #0]
 800f992:	330c      	adds	r3, #12
 800f994:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f996:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f998:	e853 3f00 	ldrex	r3, [r3]
 800f99c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f99e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f9a0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f9a4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800f9a8:	687b      	ldr	r3, [r7, #4]
 800f9aa:	681b      	ldr	r3, [r3, #0]
 800f9ac:	330c      	adds	r3, #12
 800f9ae:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800f9b2:	647a      	str	r2, [r7, #68]	@ 0x44
 800f9b4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f9b6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f9b8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f9ba:	e841 2300 	strex	r3, r2, [r1]
 800f9be:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f9c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f9c2:	2b00      	cmp	r3, #0
 800f9c4:	d1e3      	bne.n	800f98e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	681b      	ldr	r3, [r3, #0]
 800f9ca:	3314      	adds	r3, #20
 800f9cc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f9ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f9d0:	e853 3f00 	ldrex	r3, [r3]
 800f9d4:	623b      	str	r3, [r7, #32]
   return(result);
 800f9d6:	6a3b      	ldr	r3, [r7, #32]
 800f9d8:	f023 0301 	bic.w	r3, r3, #1
 800f9dc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800f9e0:	687b      	ldr	r3, [r7, #4]
 800f9e2:	681b      	ldr	r3, [r3, #0]
 800f9e4:	3314      	adds	r3, #20
 800f9e6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800f9ea:	633a      	str	r2, [r7, #48]	@ 0x30
 800f9ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f9ee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f9f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f9f2:	e841 2300 	strex	r3, r2, [r1]
 800f9f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f9f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f9fa:	2b00      	cmp	r3, #0
 800f9fc:	d1e3      	bne.n	800f9c6 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800f9fe:	687b      	ldr	r3, [r7, #4]
 800fa00:	2220      	movs	r2, #32
 800fa02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	2200      	movs	r2, #0
 800fa0a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fa0c:	687b      	ldr	r3, [r7, #4]
 800fa0e:	681b      	ldr	r3, [r3, #0]
 800fa10:	330c      	adds	r3, #12
 800fa12:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa14:	693b      	ldr	r3, [r7, #16]
 800fa16:	e853 3f00 	ldrex	r3, [r3]
 800fa1a:	60fb      	str	r3, [r7, #12]
   return(result);
 800fa1c:	68fb      	ldr	r3, [r7, #12]
 800fa1e:	f023 0310 	bic.w	r3, r3, #16
 800fa22:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800fa26:	687b      	ldr	r3, [r7, #4]
 800fa28:	681b      	ldr	r3, [r3, #0]
 800fa2a:	330c      	adds	r3, #12
 800fa2c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800fa30:	61fa      	str	r2, [r7, #28]
 800fa32:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa34:	69b9      	ldr	r1, [r7, #24]
 800fa36:	69fa      	ldr	r2, [r7, #28]
 800fa38:	e841 2300 	strex	r3, r2, [r1]
 800fa3c:	617b      	str	r3, [r7, #20]
   return(result);
 800fa3e:	697b      	ldr	r3, [r7, #20]
 800fa40:	2b00      	cmp	r3, #0
 800fa42:	d1e3      	bne.n	800fa0c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800fa44:	687b      	ldr	r3, [r7, #4]
 800fa46:	2202      	movs	r2, #2
 800fa48:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800fa4a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800fa4e:	4619      	mov	r1, r3
 800fa50:	6878      	ldr	r0, [r7, #4]
 800fa52:	f000 f83d 	bl	800fad0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800fa56:	e023      	b.n	800faa0 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800fa58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fa5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fa60:	2b00      	cmp	r3, #0
 800fa62:	d009      	beq.n	800fa78 <HAL_UART_IRQHandler+0x524>
 800fa64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fa68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fa6c:	2b00      	cmp	r3, #0
 800fa6e:	d003      	beq.n	800fa78 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800fa70:	6878      	ldr	r0, [r7, #4]
 800fa72:	f000 f940 	bl	800fcf6 <UART_Transmit_IT>
    return;
 800fa76:	e014      	b.n	800faa2 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800fa78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fa7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fa80:	2b00      	cmp	r3, #0
 800fa82:	d00e      	beq.n	800faa2 <HAL_UART_IRQHandler+0x54e>
 800fa84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fa88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fa8c:	2b00      	cmp	r3, #0
 800fa8e:	d008      	beq.n	800faa2 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800fa90:	6878      	ldr	r0, [r7, #4]
 800fa92:	f000 f980 	bl	800fd96 <UART_EndTransmit_IT>
    return;
 800fa96:	e004      	b.n	800faa2 <HAL_UART_IRQHandler+0x54e>
    return;
 800fa98:	bf00      	nop
 800fa9a:	e002      	b.n	800faa2 <HAL_UART_IRQHandler+0x54e>
      return;
 800fa9c:	bf00      	nop
 800fa9e:	e000      	b.n	800faa2 <HAL_UART_IRQHandler+0x54e>
      return;
 800faa0:	bf00      	nop
  }
}
 800faa2:	37e8      	adds	r7, #232	@ 0xe8
 800faa4:	46bd      	mov	sp, r7
 800faa6:	bd80      	pop	{r7, pc}

0800faa8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800faa8:	b480      	push	{r7}
 800faaa:	b083      	sub	sp, #12
 800faac:	af00      	add	r7, sp, #0
 800faae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800fab0:	bf00      	nop
 800fab2:	370c      	adds	r7, #12
 800fab4:	46bd      	mov	sp, r7
 800fab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faba:	4770      	bx	lr

0800fabc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800fabc:	b480      	push	{r7}
 800fabe:	b083      	sub	sp, #12
 800fac0:	af00      	add	r7, sp, #0
 800fac2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800fac4:	bf00      	nop
 800fac6:	370c      	adds	r7, #12
 800fac8:	46bd      	mov	sp, r7
 800faca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800face:	4770      	bx	lr

0800fad0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800fad0:	b480      	push	{r7}
 800fad2:	b083      	sub	sp, #12
 800fad4:	af00      	add	r7, sp, #0
 800fad6:	6078      	str	r0, [r7, #4]
 800fad8:	460b      	mov	r3, r1
 800fada:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800fadc:	bf00      	nop
 800fade:	370c      	adds	r7, #12
 800fae0:	46bd      	mov	sp, r7
 800fae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fae6:	4770      	bx	lr

0800fae8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800fae8:	b580      	push	{r7, lr}
 800faea:	b086      	sub	sp, #24
 800faec:	af00      	add	r7, sp, #0
 800faee:	60f8      	str	r0, [r7, #12]
 800faf0:	60b9      	str	r1, [r7, #8]
 800faf2:	603b      	str	r3, [r7, #0]
 800faf4:	4613      	mov	r3, r2
 800faf6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800faf8:	e03b      	b.n	800fb72 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800fafa:	6a3b      	ldr	r3, [r7, #32]
 800fafc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fb00:	d037      	beq.n	800fb72 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800fb02:	f7fd f909 	bl	800cd18 <HAL_GetTick>
 800fb06:	4602      	mov	r2, r0
 800fb08:	683b      	ldr	r3, [r7, #0]
 800fb0a:	1ad3      	subs	r3, r2, r3
 800fb0c:	6a3a      	ldr	r2, [r7, #32]
 800fb0e:	429a      	cmp	r2, r3
 800fb10:	d302      	bcc.n	800fb18 <UART_WaitOnFlagUntilTimeout+0x30>
 800fb12:	6a3b      	ldr	r3, [r7, #32]
 800fb14:	2b00      	cmp	r3, #0
 800fb16:	d101      	bne.n	800fb1c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800fb18:	2303      	movs	r3, #3
 800fb1a:	e03a      	b.n	800fb92 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800fb1c:	68fb      	ldr	r3, [r7, #12]
 800fb1e:	681b      	ldr	r3, [r3, #0]
 800fb20:	68db      	ldr	r3, [r3, #12]
 800fb22:	f003 0304 	and.w	r3, r3, #4
 800fb26:	2b00      	cmp	r3, #0
 800fb28:	d023      	beq.n	800fb72 <UART_WaitOnFlagUntilTimeout+0x8a>
 800fb2a:	68bb      	ldr	r3, [r7, #8]
 800fb2c:	2b80      	cmp	r3, #128	@ 0x80
 800fb2e:	d020      	beq.n	800fb72 <UART_WaitOnFlagUntilTimeout+0x8a>
 800fb30:	68bb      	ldr	r3, [r7, #8]
 800fb32:	2b40      	cmp	r3, #64	@ 0x40
 800fb34:	d01d      	beq.n	800fb72 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800fb36:	68fb      	ldr	r3, [r7, #12]
 800fb38:	681b      	ldr	r3, [r3, #0]
 800fb3a:	681b      	ldr	r3, [r3, #0]
 800fb3c:	f003 0308 	and.w	r3, r3, #8
 800fb40:	2b08      	cmp	r3, #8
 800fb42:	d116      	bne.n	800fb72 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800fb44:	2300      	movs	r3, #0
 800fb46:	617b      	str	r3, [r7, #20]
 800fb48:	68fb      	ldr	r3, [r7, #12]
 800fb4a:	681b      	ldr	r3, [r3, #0]
 800fb4c:	681b      	ldr	r3, [r3, #0]
 800fb4e:	617b      	str	r3, [r7, #20]
 800fb50:	68fb      	ldr	r3, [r7, #12]
 800fb52:	681b      	ldr	r3, [r3, #0]
 800fb54:	685b      	ldr	r3, [r3, #4]
 800fb56:	617b      	str	r3, [r7, #20]
 800fb58:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800fb5a:	68f8      	ldr	r0, [r7, #12]
 800fb5c:	f000 f857 	bl	800fc0e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800fb60:	68fb      	ldr	r3, [r7, #12]
 800fb62:	2208      	movs	r2, #8
 800fb64:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800fb66:	68fb      	ldr	r3, [r7, #12]
 800fb68:	2200      	movs	r2, #0
 800fb6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800fb6e:	2301      	movs	r3, #1
 800fb70:	e00f      	b.n	800fb92 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800fb72:	68fb      	ldr	r3, [r7, #12]
 800fb74:	681b      	ldr	r3, [r3, #0]
 800fb76:	681a      	ldr	r2, [r3, #0]
 800fb78:	68bb      	ldr	r3, [r7, #8]
 800fb7a:	4013      	ands	r3, r2
 800fb7c:	68ba      	ldr	r2, [r7, #8]
 800fb7e:	429a      	cmp	r2, r3
 800fb80:	bf0c      	ite	eq
 800fb82:	2301      	moveq	r3, #1
 800fb84:	2300      	movne	r3, #0
 800fb86:	b2db      	uxtb	r3, r3
 800fb88:	461a      	mov	r2, r3
 800fb8a:	79fb      	ldrb	r3, [r7, #7]
 800fb8c:	429a      	cmp	r2, r3
 800fb8e:	d0b4      	beq.n	800fafa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800fb90:	2300      	movs	r3, #0
}
 800fb92:	4618      	mov	r0, r3
 800fb94:	3718      	adds	r7, #24
 800fb96:	46bd      	mov	sp, r7
 800fb98:	bd80      	pop	{r7, pc}

0800fb9a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800fb9a:	b480      	push	{r7}
 800fb9c:	b085      	sub	sp, #20
 800fb9e:	af00      	add	r7, sp, #0
 800fba0:	60f8      	str	r0, [r7, #12]
 800fba2:	60b9      	str	r1, [r7, #8]
 800fba4:	4613      	mov	r3, r2
 800fba6:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800fba8:	68fb      	ldr	r3, [r7, #12]
 800fbaa:	68ba      	ldr	r2, [r7, #8]
 800fbac:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800fbae:	68fb      	ldr	r3, [r7, #12]
 800fbb0:	88fa      	ldrh	r2, [r7, #6]
 800fbb2:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800fbb4:	68fb      	ldr	r3, [r7, #12]
 800fbb6:	88fa      	ldrh	r2, [r7, #6]
 800fbb8:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fbba:	68fb      	ldr	r3, [r7, #12]
 800fbbc:	2200      	movs	r2, #0
 800fbbe:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800fbc0:	68fb      	ldr	r3, [r7, #12]
 800fbc2:	2222      	movs	r2, #34	@ 0x22
 800fbc4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800fbc8:	68fb      	ldr	r3, [r7, #12]
 800fbca:	691b      	ldr	r3, [r3, #16]
 800fbcc:	2b00      	cmp	r3, #0
 800fbce:	d007      	beq.n	800fbe0 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800fbd0:	68fb      	ldr	r3, [r7, #12]
 800fbd2:	681b      	ldr	r3, [r3, #0]
 800fbd4:	68da      	ldr	r2, [r3, #12]
 800fbd6:	68fb      	ldr	r3, [r7, #12]
 800fbd8:	681b      	ldr	r3, [r3, #0]
 800fbda:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800fbde:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800fbe0:	68fb      	ldr	r3, [r7, #12]
 800fbe2:	681b      	ldr	r3, [r3, #0]
 800fbe4:	695a      	ldr	r2, [r3, #20]
 800fbe6:	68fb      	ldr	r3, [r7, #12]
 800fbe8:	681b      	ldr	r3, [r3, #0]
 800fbea:	f042 0201 	orr.w	r2, r2, #1
 800fbee:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800fbf0:	68fb      	ldr	r3, [r7, #12]
 800fbf2:	681b      	ldr	r3, [r3, #0]
 800fbf4:	68da      	ldr	r2, [r3, #12]
 800fbf6:	68fb      	ldr	r3, [r7, #12]
 800fbf8:	681b      	ldr	r3, [r3, #0]
 800fbfa:	f042 0220 	orr.w	r2, r2, #32
 800fbfe:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800fc00:	2300      	movs	r3, #0
}
 800fc02:	4618      	mov	r0, r3
 800fc04:	3714      	adds	r7, #20
 800fc06:	46bd      	mov	sp, r7
 800fc08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc0c:	4770      	bx	lr

0800fc0e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800fc0e:	b480      	push	{r7}
 800fc10:	b095      	sub	sp, #84	@ 0x54
 800fc12:	af00      	add	r7, sp, #0
 800fc14:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800fc16:	687b      	ldr	r3, [r7, #4]
 800fc18:	681b      	ldr	r3, [r3, #0]
 800fc1a:	330c      	adds	r3, #12
 800fc1c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fc20:	e853 3f00 	ldrex	r3, [r3]
 800fc24:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800fc26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fc28:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fc2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fc2e:	687b      	ldr	r3, [r7, #4]
 800fc30:	681b      	ldr	r3, [r3, #0]
 800fc32:	330c      	adds	r3, #12
 800fc34:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800fc36:	643a      	str	r2, [r7, #64]	@ 0x40
 800fc38:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc3a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800fc3c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800fc3e:	e841 2300 	strex	r3, r2, [r1]
 800fc42:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800fc44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc46:	2b00      	cmp	r3, #0
 800fc48:	d1e5      	bne.n	800fc16 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fc4a:	687b      	ldr	r3, [r7, #4]
 800fc4c:	681b      	ldr	r3, [r3, #0]
 800fc4e:	3314      	adds	r3, #20
 800fc50:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc52:	6a3b      	ldr	r3, [r7, #32]
 800fc54:	e853 3f00 	ldrex	r3, [r3]
 800fc58:	61fb      	str	r3, [r7, #28]
   return(result);
 800fc5a:	69fb      	ldr	r3, [r7, #28]
 800fc5c:	f023 0301 	bic.w	r3, r3, #1
 800fc60:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fc62:	687b      	ldr	r3, [r7, #4]
 800fc64:	681b      	ldr	r3, [r3, #0]
 800fc66:	3314      	adds	r3, #20
 800fc68:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fc6a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800fc6c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc6e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800fc70:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fc72:	e841 2300 	strex	r3, r2, [r1]
 800fc76:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800fc78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc7a:	2b00      	cmp	r3, #0
 800fc7c:	d1e5      	bne.n	800fc4a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fc7e:	687b      	ldr	r3, [r7, #4]
 800fc80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fc82:	2b01      	cmp	r3, #1
 800fc84:	d119      	bne.n	800fcba <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fc86:	687b      	ldr	r3, [r7, #4]
 800fc88:	681b      	ldr	r3, [r3, #0]
 800fc8a:	330c      	adds	r3, #12
 800fc8c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc8e:	68fb      	ldr	r3, [r7, #12]
 800fc90:	e853 3f00 	ldrex	r3, [r3]
 800fc94:	60bb      	str	r3, [r7, #8]
   return(result);
 800fc96:	68bb      	ldr	r3, [r7, #8]
 800fc98:	f023 0310 	bic.w	r3, r3, #16
 800fc9c:	647b      	str	r3, [r7, #68]	@ 0x44
 800fc9e:	687b      	ldr	r3, [r7, #4]
 800fca0:	681b      	ldr	r3, [r3, #0]
 800fca2:	330c      	adds	r3, #12
 800fca4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fca6:	61ba      	str	r2, [r7, #24]
 800fca8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fcaa:	6979      	ldr	r1, [r7, #20]
 800fcac:	69ba      	ldr	r2, [r7, #24]
 800fcae:	e841 2300 	strex	r3, r2, [r1]
 800fcb2:	613b      	str	r3, [r7, #16]
   return(result);
 800fcb4:	693b      	ldr	r3, [r7, #16]
 800fcb6:	2b00      	cmp	r3, #0
 800fcb8:	d1e5      	bne.n	800fc86 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800fcba:	687b      	ldr	r3, [r7, #4]
 800fcbc:	2220      	movs	r2, #32
 800fcbe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fcc2:	687b      	ldr	r3, [r7, #4]
 800fcc4:	2200      	movs	r2, #0
 800fcc6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800fcc8:	bf00      	nop
 800fcca:	3754      	adds	r7, #84	@ 0x54
 800fccc:	46bd      	mov	sp, r7
 800fcce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcd2:	4770      	bx	lr

0800fcd4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800fcd4:	b580      	push	{r7, lr}
 800fcd6:	b084      	sub	sp, #16
 800fcd8:	af00      	add	r7, sp, #0
 800fcda:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800fcdc:	687b      	ldr	r3, [r7, #4]
 800fcde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fce0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800fce2:	68fb      	ldr	r3, [r7, #12]
 800fce4:	2200      	movs	r2, #0
 800fce6:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800fce8:	68f8      	ldr	r0, [r7, #12]
 800fcea:	f7ff fee7 	bl	800fabc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800fcee:	bf00      	nop
 800fcf0:	3710      	adds	r7, #16
 800fcf2:	46bd      	mov	sp, r7
 800fcf4:	bd80      	pop	{r7, pc}

0800fcf6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800fcf6:	b480      	push	{r7}
 800fcf8:	b085      	sub	sp, #20
 800fcfa:	af00      	add	r7, sp, #0
 800fcfc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800fcfe:	687b      	ldr	r3, [r7, #4]
 800fd00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800fd04:	b2db      	uxtb	r3, r3
 800fd06:	2b21      	cmp	r3, #33	@ 0x21
 800fd08:	d13e      	bne.n	800fd88 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800fd0a:	687b      	ldr	r3, [r7, #4]
 800fd0c:	689b      	ldr	r3, [r3, #8]
 800fd0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fd12:	d114      	bne.n	800fd3e <UART_Transmit_IT+0x48>
 800fd14:	687b      	ldr	r3, [r7, #4]
 800fd16:	691b      	ldr	r3, [r3, #16]
 800fd18:	2b00      	cmp	r3, #0
 800fd1a:	d110      	bne.n	800fd3e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800fd1c:	687b      	ldr	r3, [r7, #4]
 800fd1e:	6a1b      	ldr	r3, [r3, #32]
 800fd20:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800fd22:	68fb      	ldr	r3, [r7, #12]
 800fd24:	881b      	ldrh	r3, [r3, #0]
 800fd26:	461a      	mov	r2, r3
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	681b      	ldr	r3, [r3, #0]
 800fd2c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800fd30:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800fd32:	687b      	ldr	r3, [r7, #4]
 800fd34:	6a1b      	ldr	r3, [r3, #32]
 800fd36:	1c9a      	adds	r2, r3, #2
 800fd38:	687b      	ldr	r3, [r7, #4]
 800fd3a:	621a      	str	r2, [r3, #32]
 800fd3c:	e008      	b.n	800fd50 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800fd3e:	687b      	ldr	r3, [r7, #4]
 800fd40:	6a1b      	ldr	r3, [r3, #32]
 800fd42:	1c59      	adds	r1, r3, #1
 800fd44:	687a      	ldr	r2, [r7, #4]
 800fd46:	6211      	str	r1, [r2, #32]
 800fd48:	781a      	ldrb	r2, [r3, #0]
 800fd4a:	687b      	ldr	r3, [r7, #4]
 800fd4c:	681b      	ldr	r3, [r3, #0]
 800fd4e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800fd50:	687b      	ldr	r3, [r7, #4]
 800fd52:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800fd54:	b29b      	uxth	r3, r3
 800fd56:	3b01      	subs	r3, #1
 800fd58:	b29b      	uxth	r3, r3
 800fd5a:	687a      	ldr	r2, [r7, #4]
 800fd5c:	4619      	mov	r1, r3
 800fd5e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800fd60:	2b00      	cmp	r3, #0
 800fd62:	d10f      	bne.n	800fd84 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800fd64:	687b      	ldr	r3, [r7, #4]
 800fd66:	681b      	ldr	r3, [r3, #0]
 800fd68:	68da      	ldr	r2, [r3, #12]
 800fd6a:	687b      	ldr	r3, [r7, #4]
 800fd6c:	681b      	ldr	r3, [r3, #0]
 800fd6e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800fd72:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800fd74:	687b      	ldr	r3, [r7, #4]
 800fd76:	681b      	ldr	r3, [r3, #0]
 800fd78:	68da      	ldr	r2, [r3, #12]
 800fd7a:	687b      	ldr	r3, [r7, #4]
 800fd7c:	681b      	ldr	r3, [r3, #0]
 800fd7e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800fd82:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800fd84:	2300      	movs	r3, #0
 800fd86:	e000      	b.n	800fd8a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800fd88:	2302      	movs	r3, #2
  }
}
 800fd8a:	4618      	mov	r0, r3
 800fd8c:	3714      	adds	r7, #20
 800fd8e:	46bd      	mov	sp, r7
 800fd90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd94:	4770      	bx	lr

0800fd96 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800fd96:	b580      	push	{r7, lr}
 800fd98:	b082      	sub	sp, #8
 800fd9a:	af00      	add	r7, sp, #0
 800fd9c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	681b      	ldr	r3, [r3, #0]
 800fda2:	68da      	ldr	r2, [r3, #12]
 800fda4:	687b      	ldr	r3, [r7, #4]
 800fda6:	681b      	ldr	r3, [r3, #0]
 800fda8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800fdac:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800fdae:	687b      	ldr	r3, [r7, #4]
 800fdb0:	2220      	movs	r2, #32
 800fdb2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800fdb6:	6878      	ldr	r0, [r7, #4]
 800fdb8:	f7ff fe76 	bl	800faa8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800fdbc:	2300      	movs	r3, #0
}
 800fdbe:	4618      	mov	r0, r3
 800fdc0:	3708      	adds	r7, #8
 800fdc2:	46bd      	mov	sp, r7
 800fdc4:	bd80      	pop	{r7, pc}

0800fdc6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800fdc6:	b580      	push	{r7, lr}
 800fdc8:	b08c      	sub	sp, #48	@ 0x30
 800fdca:	af00      	add	r7, sp, #0
 800fdcc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800fdce:	2300      	movs	r3, #0
 800fdd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800fdd2:	2300      	movs	r3, #0
 800fdd4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800fdd6:	687b      	ldr	r3, [r7, #4]
 800fdd8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800fddc:	b2db      	uxtb	r3, r3
 800fdde:	2b22      	cmp	r3, #34	@ 0x22
 800fde0:	f040 80aa 	bne.w	800ff38 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800fde4:	687b      	ldr	r3, [r7, #4]
 800fde6:	689b      	ldr	r3, [r3, #8]
 800fde8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fdec:	d115      	bne.n	800fe1a <UART_Receive_IT+0x54>
 800fdee:	687b      	ldr	r3, [r7, #4]
 800fdf0:	691b      	ldr	r3, [r3, #16]
 800fdf2:	2b00      	cmp	r3, #0
 800fdf4:	d111      	bne.n	800fe1a <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800fdf6:	687b      	ldr	r3, [r7, #4]
 800fdf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fdfa:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800fdfc:	687b      	ldr	r3, [r7, #4]
 800fdfe:	681b      	ldr	r3, [r3, #0]
 800fe00:	685b      	ldr	r3, [r3, #4]
 800fe02:	b29b      	uxth	r3, r3
 800fe04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fe08:	b29a      	uxth	r2, r3
 800fe0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe0c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800fe0e:	687b      	ldr	r3, [r7, #4]
 800fe10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fe12:	1c9a      	adds	r2, r3, #2
 800fe14:	687b      	ldr	r3, [r7, #4]
 800fe16:	629a      	str	r2, [r3, #40]	@ 0x28
 800fe18:	e024      	b.n	800fe64 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800fe1a:	687b      	ldr	r3, [r7, #4]
 800fe1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fe1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800fe20:	687b      	ldr	r3, [r7, #4]
 800fe22:	689b      	ldr	r3, [r3, #8]
 800fe24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fe28:	d007      	beq.n	800fe3a <UART_Receive_IT+0x74>
 800fe2a:	687b      	ldr	r3, [r7, #4]
 800fe2c:	689b      	ldr	r3, [r3, #8]
 800fe2e:	2b00      	cmp	r3, #0
 800fe30:	d10a      	bne.n	800fe48 <UART_Receive_IT+0x82>
 800fe32:	687b      	ldr	r3, [r7, #4]
 800fe34:	691b      	ldr	r3, [r3, #16]
 800fe36:	2b00      	cmp	r3, #0
 800fe38:	d106      	bne.n	800fe48 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800fe3a:	687b      	ldr	r3, [r7, #4]
 800fe3c:	681b      	ldr	r3, [r3, #0]
 800fe3e:	685b      	ldr	r3, [r3, #4]
 800fe40:	b2da      	uxtb	r2, r3
 800fe42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fe44:	701a      	strb	r2, [r3, #0]
 800fe46:	e008      	b.n	800fe5a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800fe48:	687b      	ldr	r3, [r7, #4]
 800fe4a:	681b      	ldr	r3, [r3, #0]
 800fe4c:	685b      	ldr	r3, [r3, #4]
 800fe4e:	b2db      	uxtb	r3, r3
 800fe50:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800fe54:	b2da      	uxtb	r2, r3
 800fe56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fe58:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800fe5a:	687b      	ldr	r3, [r7, #4]
 800fe5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fe5e:	1c5a      	adds	r2, r3, #1
 800fe60:	687b      	ldr	r3, [r7, #4]
 800fe62:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800fe64:	687b      	ldr	r3, [r7, #4]
 800fe66:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800fe68:	b29b      	uxth	r3, r3
 800fe6a:	3b01      	subs	r3, #1
 800fe6c:	b29b      	uxth	r3, r3
 800fe6e:	687a      	ldr	r2, [r7, #4]
 800fe70:	4619      	mov	r1, r3
 800fe72:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800fe74:	2b00      	cmp	r3, #0
 800fe76:	d15d      	bne.n	800ff34 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	681b      	ldr	r3, [r3, #0]
 800fe7c:	68da      	ldr	r2, [r3, #12]
 800fe7e:	687b      	ldr	r3, [r7, #4]
 800fe80:	681b      	ldr	r3, [r3, #0]
 800fe82:	f022 0220 	bic.w	r2, r2, #32
 800fe86:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	681b      	ldr	r3, [r3, #0]
 800fe8c:	68da      	ldr	r2, [r3, #12]
 800fe8e:	687b      	ldr	r3, [r7, #4]
 800fe90:	681b      	ldr	r3, [r3, #0]
 800fe92:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800fe96:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800fe98:	687b      	ldr	r3, [r7, #4]
 800fe9a:	681b      	ldr	r3, [r3, #0]
 800fe9c:	695a      	ldr	r2, [r3, #20]
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	681b      	ldr	r3, [r3, #0]
 800fea2:	f022 0201 	bic.w	r2, r2, #1
 800fea6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800fea8:	687b      	ldr	r3, [r7, #4]
 800feaa:	2220      	movs	r2, #32
 800feac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800feb0:	687b      	ldr	r3, [r7, #4]
 800feb2:	2200      	movs	r2, #0
 800feb4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800feb6:	687b      	ldr	r3, [r7, #4]
 800feb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800feba:	2b01      	cmp	r3, #1
 800febc:	d135      	bne.n	800ff2a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800febe:	687b      	ldr	r3, [r7, #4]
 800fec0:	2200      	movs	r2, #0
 800fec2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fec4:	687b      	ldr	r3, [r7, #4]
 800fec6:	681b      	ldr	r3, [r3, #0]
 800fec8:	330c      	adds	r3, #12
 800feca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fecc:	697b      	ldr	r3, [r7, #20]
 800fece:	e853 3f00 	ldrex	r3, [r3]
 800fed2:	613b      	str	r3, [r7, #16]
   return(result);
 800fed4:	693b      	ldr	r3, [r7, #16]
 800fed6:	f023 0310 	bic.w	r3, r3, #16
 800feda:	627b      	str	r3, [r7, #36]	@ 0x24
 800fedc:	687b      	ldr	r3, [r7, #4]
 800fede:	681b      	ldr	r3, [r3, #0]
 800fee0:	330c      	adds	r3, #12
 800fee2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fee4:	623a      	str	r2, [r7, #32]
 800fee6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fee8:	69f9      	ldr	r1, [r7, #28]
 800feea:	6a3a      	ldr	r2, [r7, #32]
 800feec:	e841 2300 	strex	r3, r2, [r1]
 800fef0:	61bb      	str	r3, [r7, #24]
   return(result);
 800fef2:	69bb      	ldr	r3, [r7, #24]
 800fef4:	2b00      	cmp	r3, #0
 800fef6:	d1e5      	bne.n	800fec4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800fef8:	687b      	ldr	r3, [r7, #4]
 800fefa:	681b      	ldr	r3, [r3, #0]
 800fefc:	681b      	ldr	r3, [r3, #0]
 800fefe:	f003 0310 	and.w	r3, r3, #16
 800ff02:	2b10      	cmp	r3, #16
 800ff04:	d10a      	bne.n	800ff1c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800ff06:	2300      	movs	r3, #0
 800ff08:	60fb      	str	r3, [r7, #12]
 800ff0a:	687b      	ldr	r3, [r7, #4]
 800ff0c:	681b      	ldr	r3, [r3, #0]
 800ff0e:	681b      	ldr	r3, [r3, #0]
 800ff10:	60fb      	str	r3, [r7, #12]
 800ff12:	687b      	ldr	r3, [r7, #4]
 800ff14:	681b      	ldr	r3, [r3, #0]
 800ff16:	685b      	ldr	r3, [r3, #4]
 800ff18:	60fb      	str	r3, [r7, #12]
 800ff1a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800ff20:	4619      	mov	r1, r3
 800ff22:	6878      	ldr	r0, [r7, #4]
 800ff24:	f7ff fdd4 	bl	800fad0 <HAL_UARTEx_RxEventCallback>
 800ff28:	e002      	b.n	800ff30 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800ff2a:	6878      	ldr	r0, [r7, #4]
 800ff2c:	f7fc fe54 	bl	800cbd8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800ff30:	2300      	movs	r3, #0
 800ff32:	e002      	b.n	800ff3a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800ff34:	2300      	movs	r3, #0
 800ff36:	e000      	b.n	800ff3a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800ff38:	2302      	movs	r3, #2
  }
}
 800ff3a:	4618      	mov	r0, r3
 800ff3c:	3730      	adds	r7, #48	@ 0x30
 800ff3e:	46bd      	mov	sp, r7
 800ff40:	bd80      	pop	{r7, pc}
	...

0800ff44 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ff44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ff48:	b0c0      	sub	sp, #256	@ 0x100
 800ff4a:	af00      	add	r7, sp, #0
 800ff4c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ff50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ff54:	681b      	ldr	r3, [r3, #0]
 800ff56:	691b      	ldr	r3, [r3, #16]
 800ff58:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800ff5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ff60:	68d9      	ldr	r1, [r3, #12]
 800ff62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ff66:	681a      	ldr	r2, [r3, #0]
 800ff68:	ea40 0301 	orr.w	r3, r0, r1
 800ff6c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800ff6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ff72:	689a      	ldr	r2, [r3, #8]
 800ff74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ff78:	691b      	ldr	r3, [r3, #16]
 800ff7a:	431a      	orrs	r2, r3
 800ff7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ff80:	695b      	ldr	r3, [r3, #20]
 800ff82:	431a      	orrs	r2, r3
 800ff84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ff88:	69db      	ldr	r3, [r3, #28]
 800ff8a:	4313      	orrs	r3, r2
 800ff8c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800ff90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ff94:	681b      	ldr	r3, [r3, #0]
 800ff96:	68db      	ldr	r3, [r3, #12]
 800ff98:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800ff9c:	f021 010c 	bic.w	r1, r1, #12
 800ffa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ffa4:	681a      	ldr	r2, [r3, #0]
 800ffa6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800ffaa:	430b      	orrs	r3, r1
 800ffac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800ffae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ffb2:	681b      	ldr	r3, [r3, #0]
 800ffb4:	695b      	ldr	r3, [r3, #20]
 800ffb6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800ffba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ffbe:	6999      	ldr	r1, [r3, #24]
 800ffc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ffc4:	681a      	ldr	r2, [r3, #0]
 800ffc6:	ea40 0301 	orr.w	r3, r0, r1
 800ffca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800ffcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ffd0:	681a      	ldr	r2, [r3, #0]
 800ffd2:	4b8f      	ldr	r3, [pc, #572]	@ (8010210 <UART_SetConfig+0x2cc>)
 800ffd4:	429a      	cmp	r2, r3
 800ffd6:	d005      	beq.n	800ffe4 <UART_SetConfig+0xa0>
 800ffd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ffdc:	681a      	ldr	r2, [r3, #0]
 800ffde:	4b8d      	ldr	r3, [pc, #564]	@ (8010214 <UART_SetConfig+0x2d0>)
 800ffe0:	429a      	cmp	r2, r3
 800ffe2:	d104      	bne.n	800ffee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800ffe4:	f7fd fb72 	bl	800d6cc <HAL_RCC_GetPCLK2Freq>
 800ffe8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800ffec:	e003      	b.n	800fff6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800ffee:	f7fd fb59 	bl	800d6a4 <HAL_RCC_GetPCLK1Freq>
 800fff2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800fff6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800fffa:	69db      	ldr	r3, [r3, #28]
 800fffc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010000:	f040 810c 	bne.w	801021c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8010004:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8010008:	2200      	movs	r2, #0
 801000a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 801000e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8010012:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8010016:	4622      	mov	r2, r4
 8010018:	462b      	mov	r3, r5
 801001a:	1891      	adds	r1, r2, r2
 801001c:	65b9      	str	r1, [r7, #88]	@ 0x58
 801001e:	415b      	adcs	r3, r3
 8010020:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8010022:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8010026:	4621      	mov	r1, r4
 8010028:	eb12 0801 	adds.w	r8, r2, r1
 801002c:	4629      	mov	r1, r5
 801002e:	eb43 0901 	adc.w	r9, r3, r1
 8010032:	f04f 0200 	mov.w	r2, #0
 8010036:	f04f 0300 	mov.w	r3, #0
 801003a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 801003e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8010042:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8010046:	4690      	mov	r8, r2
 8010048:	4699      	mov	r9, r3
 801004a:	4623      	mov	r3, r4
 801004c:	eb18 0303 	adds.w	r3, r8, r3
 8010050:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8010054:	462b      	mov	r3, r5
 8010056:	eb49 0303 	adc.w	r3, r9, r3
 801005a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 801005e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010062:	685b      	ldr	r3, [r3, #4]
 8010064:	2200      	movs	r2, #0
 8010066:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 801006a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 801006e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8010072:	460b      	mov	r3, r1
 8010074:	18db      	adds	r3, r3, r3
 8010076:	653b      	str	r3, [r7, #80]	@ 0x50
 8010078:	4613      	mov	r3, r2
 801007a:	eb42 0303 	adc.w	r3, r2, r3
 801007e:	657b      	str	r3, [r7, #84]	@ 0x54
 8010080:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8010084:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8010088:	f7f8 fdde 	bl	8008c48 <__aeabi_uldivmod>
 801008c:	4602      	mov	r2, r0
 801008e:	460b      	mov	r3, r1
 8010090:	4b61      	ldr	r3, [pc, #388]	@ (8010218 <UART_SetConfig+0x2d4>)
 8010092:	fba3 2302 	umull	r2, r3, r3, r2
 8010096:	095b      	lsrs	r3, r3, #5
 8010098:	011c      	lsls	r4, r3, #4
 801009a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 801009e:	2200      	movs	r2, #0
 80100a0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80100a4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80100a8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80100ac:	4642      	mov	r2, r8
 80100ae:	464b      	mov	r3, r9
 80100b0:	1891      	adds	r1, r2, r2
 80100b2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80100b4:	415b      	adcs	r3, r3
 80100b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80100b8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80100bc:	4641      	mov	r1, r8
 80100be:	eb12 0a01 	adds.w	sl, r2, r1
 80100c2:	4649      	mov	r1, r9
 80100c4:	eb43 0b01 	adc.w	fp, r3, r1
 80100c8:	f04f 0200 	mov.w	r2, #0
 80100cc:	f04f 0300 	mov.w	r3, #0
 80100d0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80100d4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80100d8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80100dc:	4692      	mov	sl, r2
 80100de:	469b      	mov	fp, r3
 80100e0:	4643      	mov	r3, r8
 80100e2:	eb1a 0303 	adds.w	r3, sl, r3
 80100e6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80100ea:	464b      	mov	r3, r9
 80100ec:	eb4b 0303 	adc.w	r3, fp, r3
 80100f0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80100f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80100f8:	685b      	ldr	r3, [r3, #4]
 80100fa:	2200      	movs	r2, #0
 80100fc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8010100:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8010104:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8010108:	460b      	mov	r3, r1
 801010a:	18db      	adds	r3, r3, r3
 801010c:	643b      	str	r3, [r7, #64]	@ 0x40
 801010e:	4613      	mov	r3, r2
 8010110:	eb42 0303 	adc.w	r3, r2, r3
 8010114:	647b      	str	r3, [r7, #68]	@ 0x44
 8010116:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 801011a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 801011e:	f7f8 fd93 	bl	8008c48 <__aeabi_uldivmod>
 8010122:	4602      	mov	r2, r0
 8010124:	460b      	mov	r3, r1
 8010126:	4611      	mov	r1, r2
 8010128:	4b3b      	ldr	r3, [pc, #236]	@ (8010218 <UART_SetConfig+0x2d4>)
 801012a:	fba3 2301 	umull	r2, r3, r3, r1
 801012e:	095b      	lsrs	r3, r3, #5
 8010130:	2264      	movs	r2, #100	@ 0x64
 8010132:	fb02 f303 	mul.w	r3, r2, r3
 8010136:	1acb      	subs	r3, r1, r3
 8010138:	00db      	lsls	r3, r3, #3
 801013a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 801013e:	4b36      	ldr	r3, [pc, #216]	@ (8010218 <UART_SetConfig+0x2d4>)
 8010140:	fba3 2302 	umull	r2, r3, r3, r2
 8010144:	095b      	lsrs	r3, r3, #5
 8010146:	005b      	lsls	r3, r3, #1
 8010148:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 801014c:	441c      	add	r4, r3
 801014e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8010152:	2200      	movs	r2, #0
 8010154:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8010158:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 801015c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8010160:	4642      	mov	r2, r8
 8010162:	464b      	mov	r3, r9
 8010164:	1891      	adds	r1, r2, r2
 8010166:	63b9      	str	r1, [r7, #56]	@ 0x38
 8010168:	415b      	adcs	r3, r3
 801016a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801016c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8010170:	4641      	mov	r1, r8
 8010172:	1851      	adds	r1, r2, r1
 8010174:	6339      	str	r1, [r7, #48]	@ 0x30
 8010176:	4649      	mov	r1, r9
 8010178:	414b      	adcs	r3, r1
 801017a:	637b      	str	r3, [r7, #52]	@ 0x34
 801017c:	f04f 0200 	mov.w	r2, #0
 8010180:	f04f 0300 	mov.w	r3, #0
 8010184:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8010188:	4659      	mov	r1, fp
 801018a:	00cb      	lsls	r3, r1, #3
 801018c:	4651      	mov	r1, sl
 801018e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8010192:	4651      	mov	r1, sl
 8010194:	00ca      	lsls	r2, r1, #3
 8010196:	4610      	mov	r0, r2
 8010198:	4619      	mov	r1, r3
 801019a:	4603      	mov	r3, r0
 801019c:	4642      	mov	r2, r8
 801019e:	189b      	adds	r3, r3, r2
 80101a0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80101a4:	464b      	mov	r3, r9
 80101a6:	460a      	mov	r2, r1
 80101a8:	eb42 0303 	adc.w	r3, r2, r3
 80101ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80101b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80101b4:	685b      	ldr	r3, [r3, #4]
 80101b6:	2200      	movs	r2, #0
 80101b8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80101bc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80101c0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80101c4:	460b      	mov	r3, r1
 80101c6:	18db      	adds	r3, r3, r3
 80101c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80101ca:	4613      	mov	r3, r2
 80101cc:	eb42 0303 	adc.w	r3, r2, r3
 80101d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80101d2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80101d6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80101da:	f7f8 fd35 	bl	8008c48 <__aeabi_uldivmod>
 80101de:	4602      	mov	r2, r0
 80101e0:	460b      	mov	r3, r1
 80101e2:	4b0d      	ldr	r3, [pc, #52]	@ (8010218 <UART_SetConfig+0x2d4>)
 80101e4:	fba3 1302 	umull	r1, r3, r3, r2
 80101e8:	095b      	lsrs	r3, r3, #5
 80101ea:	2164      	movs	r1, #100	@ 0x64
 80101ec:	fb01 f303 	mul.w	r3, r1, r3
 80101f0:	1ad3      	subs	r3, r2, r3
 80101f2:	00db      	lsls	r3, r3, #3
 80101f4:	3332      	adds	r3, #50	@ 0x32
 80101f6:	4a08      	ldr	r2, [pc, #32]	@ (8010218 <UART_SetConfig+0x2d4>)
 80101f8:	fba2 2303 	umull	r2, r3, r2, r3
 80101fc:	095b      	lsrs	r3, r3, #5
 80101fe:	f003 0207 	and.w	r2, r3, #7
 8010202:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010206:	681b      	ldr	r3, [r3, #0]
 8010208:	4422      	add	r2, r4
 801020a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 801020c:	e106      	b.n	801041c <UART_SetConfig+0x4d8>
 801020e:	bf00      	nop
 8010210:	40011000 	.word	0x40011000
 8010214:	40011400 	.word	0x40011400
 8010218:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 801021c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8010220:	2200      	movs	r2, #0
 8010222:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8010226:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 801022a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 801022e:	4642      	mov	r2, r8
 8010230:	464b      	mov	r3, r9
 8010232:	1891      	adds	r1, r2, r2
 8010234:	6239      	str	r1, [r7, #32]
 8010236:	415b      	adcs	r3, r3
 8010238:	627b      	str	r3, [r7, #36]	@ 0x24
 801023a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 801023e:	4641      	mov	r1, r8
 8010240:	1854      	adds	r4, r2, r1
 8010242:	4649      	mov	r1, r9
 8010244:	eb43 0501 	adc.w	r5, r3, r1
 8010248:	f04f 0200 	mov.w	r2, #0
 801024c:	f04f 0300 	mov.w	r3, #0
 8010250:	00eb      	lsls	r3, r5, #3
 8010252:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8010256:	00e2      	lsls	r2, r4, #3
 8010258:	4614      	mov	r4, r2
 801025a:	461d      	mov	r5, r3
 801025c:	4643      	mov	r3, r8
 801025e:	18e3      	adds	r3, r4, r3
 8010260:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8010264:	464b      	mov	r3, r9
 8010266:	eb45 0303 	adc.w	r3, r5, r3
 801026a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 801026e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010272:	685b      	ldr	r3, [r3, #4]
 8010274:	2200      	movs	r2, #0
 8010276:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 801027a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 801027e:	f04f 0200 	mov.w	r2, #0
 8010282:	f04f 0300 	mov.w	r3, #0
 8010286:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 801028a:	4629      	mov	r1, r5
 801028c:	008b      	lsls	r3, r1, #2
 801028e:	4621      	mov	r1, r4
 8010290:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8010294:	4621      	mov	r1, r4
 8010296:	008a      	lsls	r2, r1, #2
 8010298:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 801029c:	f7f8 fcd4 	bl	8008c48 <__aeabi_uldivmod>
 80102a0:	4602      	mov	r2, r0
 80102a2:	460b      	mov	r3, r1
 80102a4:	4b60      	ldr	r3, [pc, #384]	@ (8010428 <UART_SetConfig+0x4e4>)
 80102a6:	fba3 2302 	umull	r2, r3, r3, r2
 80102aa:	095b      	lsrs	r3, r3, #5
 80102ac:	011c      	lsls	r4, r3, #4
 80102ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80102b2:	2200      	movs	r2, #0
 80102b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80102b8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80102bc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80102c0:	4642      	mov	r2, r8
 80102c2:	464b      	mov	r3, r9
 80102c4:	1891      	adds	r1, r2, r2
 80102c6:	61b9      	str	r1, [r7, #24]
 80102c8:	415b      	adcs	r3, r3
 80102ca:	61fb      	str	r3, [r7, #28]
 80102cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80102d0:	4641      	mov	r1, r8
 80102d2:	1851      	adds	r1, r2, r1
 80102d4:	6139      	str	r1, [r7, #16]
 80102d6:	4649      	mov	r1, r9
 80102d8:	414b      	adcs	r3, r1
 80102da:	617b      	str	r3, [r7, #20]
 80102dc:	f04f 0200 	mov.w	r2, #0
 80102e0:	f04f 0300 	mov.w	r3, #0
 80102e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80102e8:	4659      	mov	r1, fp
 80102ea:	00cb      	lsls	r3, r1, #3
 80102ec:	4651      	mov	r1, sl
 80102ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80102f2:	4651      	mov	r1, sl
 80102f4:	00ca      	lsls	r2, r1, #3
 80102f6:	4610      	mov	r0, r2
 80102f8:	4619      	mov	r1, r3
 80102fa:	4603      	mov	r3, r0
 80102fc:	4642      	mov	r2, r8
 80102fe:	189b      	adds	r3, r3, r2
 8010300:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8010304:	464b      	mov	r3, r9
 8010306:	460a      	mov	r2, r1
 8010308:	eb42 0303 	adc.w	r3, r2, r3
 801030c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8010310:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010314:	685b      	ldr	r3, [r3, #4]
 8010316:	2200      	movs	r2, #0
 8010318:	67bb      	str	r3, [r7, #120]	@ 0x78
 801031a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 801031c:	f04f 0200 	mov.w	r2, #0
 8010320:	f04f 0300 	mov.w	r3, #0
 8010324:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8010328:	4649      	mov	r1, r9
 801032a:	008b      	lsls	r3, r1, #2
 801032c:	4641      	mov	r1, r8
 801032e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8010332:	4641      	mov	r1, r8
 8010334:	008a      	lsls	r2, r1, #2
 8010336:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 801033a:	f7f8 fc85 	bl	8008c48 <__aeabi_uldivmod>
 801033e:	4602      	mov	r2, r0
 8010340:	460b      	mov	r3, r1
 8010342:	4611      	mov	r1, r2
 8010344:	4b38      	ldr	r3, [pc, #224]	@ (8010428 <UART_SetConfig+0x4e4>)
 8010346:	fba3 2301 	umull	r2, r3, r3, r1
 801034a:	095b      	lsrs	r3, r3, #5
 801034c:	2264      	movs	r2, #100	@ 0x64
 801034e:	fb02 f303 	mul.w	r3, r2, r3
 8010352:	1acb      	subs	r3, r1, r3
 8010354:	011b      	lsls	r3, r3, #4
 8010356:	3332      	adds	r3, #50	@ 0x32
 8010358:	4a33      	ldr	r2, [pc, #204]	@ (8010428 <UART_SetConfig+0x4e4>)
 801035a:	fba2 2303 	umull	r2, r3, r2, r3
 801035e:	095b      	lsrs	r3, r3, #5
 8010360:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8010364:	441c      	add	r4, r3
 8010366:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 801036a:	2200      	movs	r2, #0
 801036c:	673b      	str	r3, [r7, #112]	@ 0x70
 801036e:	677a      	str	r2, [r7, #116]	@ 0x74
 8010370:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8010374:	4642      	mov	r2, r8
 8010376:	464b      	mov	r3, r9
 8010378:	1891      	adds	r1, r2, r2
 801037a:	60b9      	str	r1, [r7, #8]
 801037c:	415b      	adcs	r3, r3
 801037e:	60fb      	str	r3, [r7, #12]
 8010380:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8010384:	4641      	mov	r1, r8
 8010386:	1851      	adds	r1, r2, r1
 8010388:	6039      	str	r1, [r7, #0]
 801038a:	4649      	mov	r1, r9
 801038c:	414b      	adcs	r3, r1
 801038e:	607b      	str	r3, [r7, #4]
 8010390:	f04f 0200 	mov.w	r2, #0
 8010394:	f04f 0300 	mov.w	r3, #0
 8010398:	e9d7 ab00 	ldrd	sl, fp, [r7]
 801039c:	4659      	mov	r1, fp
 801039e:	00cb      	lsls	r3, r1, #3
 80103a0:	4651      	mov	r1, sl
 80103a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80103a6:	4651      	mov	r1, sl
 80103a8:	00ca      	lsls	r2, r1, #3
 80103aa:	4610      	mov	r0, r2
 80103ac:	4619      	mov	r1, r3
 80103ae:	4603      	mov	r3, r0
 80103b0:	4642      	mov	r2, r8
 80103b2:	189b      	adds	r3, r3, r2
 80103b4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80103b6:	464b      	mov	r3, r9
 80103b8:	460a      	mov	r2, r1
 80103ba:	eb42 0303 	adc.w	r3, r2, r3
 80103be:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80103c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80103c4:	685b      	ldr	r3, [r3, #4]
 80103c6:	2200      	movs	r2, #0
 80103c8:	663b      	str	r3, [r7, #96]	@ 0x60
 80103ca:	667a      	str	r2, [r7, #100]	@ 0x64
 80103cc:	f04f 0200 	mov.w	r2, #0
 80103d0:	f04f 0300 	mov.w	r3, #0
 80103d4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80103d8:	4649      	mov	r1, r9
 80103da:	008b      	lsls	r3, r1, #2
 80103dc:	4641      	mov	r1, r8
 80103de:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80103e2:	4641      	mov	r1, r8
 80103e4:	008a      	lsls	r2, r1, #2
 80103e6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80103ea:	f7f8 fc2d 	bl	8008c48 <__aeabi_uldivmod>
 80103ee:	4602      	mov	r2, r0
 80103f0:	460b      	mov	r3, r1
 80103f2:	4b0d      	ldr	r3, [pc, #52]	@ (8010428 <UART_SetConfig+0x4e4>)
 80103f4:	fba3 1302 	umull	r1, r3, r3, r2
 80103f8:	095b      	lsrs	r3, r3, #5
 80103fa:	2164      	movs	r1, #100	@ 0x64
 80103fc:	fb01 f303 	mul.w	r3, r1, r3
 8010400:	1ad3      	subs	r3, r2, r3
 8010402:	011b      	lsls	r3, r3, #4
 8010404:	3332      	adds	r3, #50	@ 0x32
 8010406:	4a08      	ldr	r2, [pc, #32]	@ (8010428 <UART_SetConfig+0x4e4>)
 8010408:	fba2 2303 	umull	r2, r3, r2, r3
 801040c:	095b      	lsrs	r3, r3, #5
 801040e:	f003 020f 	and.w	r2, r3, #15
 8010412:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010416:	681b      	ldr	r3, [r3, #0]
 8010418:	4422      	add	r2, r4
 801041a:	609a      	str	r2, [r3, #8]
}
 801041c:	bf00      	nop
 801041e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8010422:	46bd      	mov	sp, r7
 8010424:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8010428:	51eb851f 	.word	0x51eb851f

0801042c <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 801042c:	b480      	push	{r7}
 801042e:	b083      	sub	sp, #12
 8010430:	af00      	add	r7, sp, #0
 8010432:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010434:	687b      	ldr	r3, [r7, #4]
 8010436:	f103 0208 	add.w	r2, r3, #8
 801043a:	687b      	ldr	r3, [r7, #4]
 801043c:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 801043e:	687b      	ldr	r3, [r7, #4]
 8010440:	f04f 32ff 	mov.w	r2, #4294967295
 8010444:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010446:	687b      	ldr	r3, [r7, #4]
 8010448:	f103 0208 	add.w	r2, r3, #8
 801044c:	687b      	ldr	r3, [r7, #4]
 801044e:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010450:	687b      	ldr	r3, [r7, #4]
 8010452:	f103 0208 	add.w	r2, r3, #8
 8010456:	687b      	ldr	r3, [r7, #4]
 8010458:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 801045a:	687b      	ldr	r3, [r7, #4]
 801045c:	2200      	movs	r2, #0
 801045e:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8010460:	bf00      	nop
 8010462:	370c      	adds	r7, #12
 8010464:	46bd      	mov	sp, r7
 8010466:	f85d 7b04 	ldr.w	r7, [sp], #4
 801046a:	4770      	bx	lr

0801046c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 801046c:	b480      	push	{r7}
 801046e:	b083      	sub	sp, #12
 8010470:	af00      	add	r7, sp, #0
 8010472:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	2200      	movs	r2, #0
 8010478:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 801047a:	bf00      	nop
 801047c:	370c      	adds	r7, #12
 801047e:	46bd      	mov	sp, r7
 8010480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010484:	4770      	bx	lr

08010486 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8010486:	b480      	push	{r7}
 8010488:	b085      	sub	sp, #20
 801048a:	af00      	add	r7, sp, #0
 801048c:	6078      	str	r0, [r7, #4]
 801048e:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8010490:	687b      	ldr	r3, [r7, #4]
 8010492:	685b      	ldr	r3, [r3, #4]
 8010494:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8010496:	683b      	ldr	r3, [r7, #0]
 8010498:	68fa      	ldr	r2, [r7, #12]
 801049a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 801049c:	68fb      	ldr	r3, [r7, #12]
 801049e:	689a      	ldr	r2, [r3, #8]
 80104a0:	683b      	ldr	r3, [r7, #0]
 80104a2:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 80104a4:	68fb      	ldr	r3, [r7, #12]
 80104a6:	689b      	ldr	r3, [r3, #8]
 80104a8:	683a      	ldr	r2, [r7, #0]
 80104aa:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 80104ac:	68fb      	ldr	r3, [r7, #12]
 80104ae:	683a      	ldr	r2, [r7, #0]
 80104b0:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 80104b2:	683b      	ldr	r3, [r7, #0]
 80104b4:	687a      	ldr	r2, [r7, #4]
 80104b6:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80104b8:	687b      	ldr	r3, [r7, #4]
 80104ba:	681b      	ldr	r3, [r3, #0]
 80104bc:	1c5a      	adds	r2, r3, #1
 80104be:	687b      	ldr	r3, [r7, #4]
 80104c0:	601a      	str	r2, [r3, #0]
}
 80104c2:	bf00      	nop
 80104c4:	3714      	adds	r7, #20
 80104c6:	46bd      	mov	sp, r7
 80104c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104cc:	4770      	bx	lr

080104ce <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80104ce:	b480      	push	{r7}
 80104d0:	b085      	sub	sp, #20
 80104d2:	af00      	add	r7, sp, #0
 80104d4:	6078      	str	r0, [r7, #4]
 80104d6:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80104d8:	683b      	ldr	r3, [r7, #0]
 80104da:	681b      	ldr	r3, [r3, #0]
 80104dc:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80104de:	68bb      	ldr	r3, [r7, #8]
 80104e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80104e4:	d103      	bne.n	80104ee <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80104e6:	687b      	ldr	r3, [r7, #4]
 80104e8:	691b      	ldr	r3, [r3, #16]
 80104ea:	60fb      	str	r3, [r7, #12]
 80104ec:	e00c      	b.n	8010508 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80104ee:	687b      	ldr	r3, [r7, #4]
 80104f0:	3308      	adds	r3, #8
 80104f2:	60fb      	str	r3, [r7, #12]
 80104f4:	e002      	b.n	80104fc <vListInsert+0x2e>
 80104f6:	68fb      	ldr	r3, [r7, #12]
 80104f8:	685b      	ldr	r3, [r3, #4]
 80104fa:	60fb      	str	r3, [r7, #12]
 80104fc:	68fb      	ldr	r3, [r7, #12]
 80104fe:	685b      	ldr	r3, [r3, #4]
 8010500:	681b      	ldr	r3, [r3, #0]
 8010502:	68ba      	ldr	r2, [r7, #8]
 8010504:	429a      	cmp	r2, r3
 8010506:	d2f6      	bcs.n	80104f6 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8010508:	68fb      	ldr	r3, [r7, #12]
 801050a:	685a      	ldr	r2, [r3, #4]
 801050c:	683b      	ldr	r3, [r7, #0]
 801050e:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8010510:	683b      	ldr	r3, [r7, #0]
 8010512:	685b      	ldr	r3, [r3, #4]
 8010514:	683a      	ldr	r2, [r7, #0]
 8010516:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8010518:	683b      	ldr	r3, [r7, #0]
 801051a:	68fa      	ldr	r2, [r7, #12]
 801051c:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 801051e:	68fb      	ldr	r3, [r7, #12]
 8010520:	683a      	ldr	r2, [r7, #0]
 8010522:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8010524:	683b      	ldr	r3, [r7, #0]
 8010526:	687a      	ldr	r2, [r7, #4]
 8010528:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 801052a:	687b      	ldr	r3, [r7, #4]
 801052c:	681b      	ldr	r3, [r3, #0]
 801052e:	1c5a      	adds	r2, r3, #1
 8010530:	687b      	ldr	r3, [r7, #4]
 8010532:	601a      	str	r2, [r3, #0]
}
 8010534:	bf00      	nop
 8010536:	3714      	adds	r7, #20
 8010538:	46bd      	mov	sp, r7
 801053a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801053e:	4770      	bx	lr

08010540 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8010540:	b480      	push	{r7}
 8010542:	b085      	sub	sp, #20
 8010544:	af00      	add	r7, sp, #0
 8010546:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8010548:	687b      	ldr	r3, [r7, #4]
 801054a:	691b      	ldr	r3, [r3, #16]
 801054c:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 801054e:	687b      	ldr	r3, [r7, #4]
 8010550:	685b      	ldr	r3, [r3, #4]
 8010552:	687a      	ldr	r2, [r7, #4]
 8010554:	6892      	ldr	r2, [r2, #8]
 8010556:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8010558:	687b      	ldr	r3, [r7, #4]
 801055a:	689b      	ldr	r3, [r3, #8]
 801055c:	687a      	ldr	r2, [r7, #4]
 801055e:	6852      	ldr	r2, [r2, #4]
 8010560:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8010562:	68fb      	ldr	r3, [r7, #12]
 8010564:	685b      	ldr	r3, [r3, #4]
 8010566:	687a      	ldr	r2, [r7, #4]
 8010568:	429a      	cmp	r2, r3
 801056a:	d103      	bne.n	8010574 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 801056c:	687b      	ldr	r3, [r7, #4]
 801056e:	689a      	ldr	r2, [r3, #8]
 8010570:	68fb      	ldr	r3, [r7, #12]
 8010572:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8010574:	687b      	ldr	r3, [r7, #4]
 8010576:	2200      	movs	r2, #0
 8010578:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 801057a:	68fb      	ldr	r3, [r7, #12]
 801057c:	681b      	ldr	r3, [r3, #0]
 801057e:	1e5a      	subs	r2, r3, #1
 8010580:	68fb      	ldr	r3, [r7, #12]
 8010582:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8010584:	68fb      	ldr	r3, [r7, #12]
 8010586:	681b      	ldr	r3, [r3, #0]
}
 8010588:	4618      	mov	r0, r3
 801058a:	3714      	adds	r7, #20
 801058c:	46bd      	mov	sp, r7
 801058e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010592:	4770      	bx	lr

08010594 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8010594:	b580      	push	{r7, lr}
 8010596:	b084      	sub	sp, #16
 8010598:	af00      	add	r7, sp, #0
 801059a:	6078      	str	r0, [r7, #4]
 801059c:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 801059e:	687b      	ldr	r3, [r7, #4]
 80105a0:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 80105a2:	68fb      	ldr	r3, [r7, #12]
 80105a4:	2b00      	cmp	r3, #0
 80105a6:	d10b      	bne.n	80105c0 <xQueueGenericReset+0x2c>
        __asm volatile
 80105a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80105ac:	f383 8811 	msr	BASEPRI, r3
 80105b0:	f3bf 8f6f 	isb	sy
 80105b4:	f3bf 8f4f 	dsb	sy
 80105b8:	60bb      	str	r3, [r7, #8]
    }
 80105ba:	bf00      	nop
 80105bc:	bf00      	nop
 80105be:	e7fd      	b.n	80105bc <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 80105c0:	f001 ffbc 	bl	801253c <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80105c4:	68fb      	ldr	r3, [r7, #12]
 80105c6:	681a      	ldr	r2, [r3, #0]
 80105c8:	68fb      	ldr	r3, [r7, #12]
 80105ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80105cc:	68f9      	ldr	r1, [r7, #12]
 80105ce:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80105d0:	fb01 f303 	mul.w	r3, r1, r3
 80105d4:	441a      	add	r2, r3
 80105d6:	68fb      	ldr	r3, [r7, #12]
 80105d8:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80105da:	68fb      	ldr	r3, [r7, #12]
 80105dc:	2200      	movs	r2, #0
 80105de:	639a      	str	r2, [r3, #56]	@ 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 80105e0:	68fb      	ldr	r3, [r7, #12]
 80105e2:	681a      	ldr	r2, [r3, #0]
 80105e4:	68fb      	ldr	r3, [r7, #12]
 80105e6:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80105e8:	68fb      	ldr	r3, [r7, #12]
 80105ea:	681a      	ldr	r2, [r3, #0]
 80105ec:	68fb      	ldr	r3, [r7, #12]
 80105ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80105f0:	3b01      	subs	r3, #1
 80105f2:	68f9      	ldr	r1, [r7, #12]
 80105f4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80105f6:	fb01 f303 	mul.w	r3, r1, r3
 80105fa:	441a      	add	r2, r3
 80105fc:	68fb      	ldr	r3, [r7, #12]
 80105fe:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 8010600:	68fb      	ldr	r3, [r7, #12]
 8010602:	22ff      	movs	r2, #255	@ 0xff
 8010604:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 8010608:	68fb      	ldr	r3, [r7, #12]
 801060a:	22ff      	movs	r2, #255	@ 0xff
 801060c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

        if( xNewQueue == pdFALSE )
 8010610:	683b      	ldr	r3, [r7, #0]
 8010612:	2b00      	cmp	r3, #0
 8010614:	d114      	bne.n	8010640 <xQueueGenericReset+0xac>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010616:	68fb      	ldr	r3, [r7, #12]
 8010618:	691b      	ldr	r3, [r3, #16]
 801061a:	2b00      	cmp	r3, #0
 801061c:	d01a      	beq.n	8010654 <xQueueGenericReset+0xc0>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801061e:	68fb      	ldr	r3, [r7, #12]
 8010620:	3310      	adds	r3, #16
 8010622:	4618      	mov	r0, r3
 8010624:	f001 f898 	bl	8011758 <xTaskRemoveFromEventList>
 8010628:	4603      	mov	r3, r0
 801062a:	2b00      	cmp	r3, #0
 801062c:	d012      	beq.n	8010654 <xQueueGenericReset+0xc0>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 801062e:	4b0d      	ldr	r3, [pc, #52]	@ (8010664 <xQueueGenericReset+0xd0>)
 8010630:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010634:	601a      	str	r2, [r3, #0]
 8010636:	f3bf 8f4f 	dsb	sy
 801063a:	f3bf 8f6f 	isb	sy
 801063e:	e009      	b.n	8010654 <xQueueGenericReset+0xc0>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8010640:	68fb      	ldr	r3, [r7, #12]
 8010642:	3310      	adds	r3, #16
 8010644:	4618      	mov	r0, r3
 8010646:	f7ff fef1 	bl	801042c <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 801064a:	68fb      	ldr	r3, [r7, #12]
 801064c:	3324      	adds	r3, #36	@ 0x24
 801064e:	4618      	mov	r0, r3
 8010650:	f7ff feec 	bl	801042c <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 8010654:	f001 ffa4 	bl	80125a0 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 8010658:	2301      	movs	r3, #1
}
 801065a:	4618      	mov	r0, r3
 801065c:	3710      	adds	r7, #16
 801065e:	46bd      	mov	sp, r7
 8010660:	bd80      	pop	{r7, pc}
 8010662:	bf00      	nop
 8010664:	e000ed04 	.word	0xe000ed04

08010668 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8010668:	b580      	push	{r7, lr}
 801066a:	b08c      	sub	sp, #48	@ 0x30
 801066c:	af02      	add	r7, sp, #8
 801066e:	60f8      	str	r0, [r7, #12]
 8010670:	60b9      	str	r1, [r7, #8]
 8010672:	4613      	mov	r3, r2
 8010674:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8010676:	68fb      	ldr	r3, [r7, #12]
 8010678:	2b00      	cmp	r3, #0
 801067a:	d10b      	bne.n	8010694 <xQueueGenericCreate+0x2c>
        __asm volatile
 801067c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010680:	f383 8811 	msr	BASEPRI, r3
 8010684:	f3bf 8f6f 	isb	sy
 8010688:	f3bf 8f4f 	dsb	sy
 801068c:	61bb      	str	r3, [r7, #24]
    }
 801068e:	bf00      	nop
 8010690:	bf00      	nop
 8010692:	e7fd      	b.n	8010690 <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010694:	68fb      	ldr	r3, [r7, #12]
 8010696:	68ba      	ldr	r2, [r7, #8]
 8010698:	fb02 f303 	mul.w	r3, r2, r3
 801069c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 801069e:	68bb      	ldr	r3, [r7, #8]
 80106a0:	2b00      	cmp	r3, #0
 80106a2:	d006      	beq.n	80106b2 <xQueueGenericCreate+0x4a>
 80106a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80106a6:	68bb      	ldr	r3, [r7, #8]
 80106a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80106ac:	68fa      	ldr	r2, [r7, #12]
 80106ae:	429a      	cmp	r2, r3
 80106b0:	d101      	bne.n	80106b6 <xQueueGenericCreate+0x4e>
 80106b2:	2301      	movs	r3, #1
 80106b4:	e000      	b.n	80106b8 <xQueueGenericCreate+0x50>
 80106b6:	2300      	movs	r3, #0
 80106b8:	2b00      	cmp	r3, #0
 80106ba:	d10b      	bne.n	80106d4 <xQueueGenericCreate+0x6c>
        __asm volatile
 80106bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80106c0:	f383 8811 	msr	BASEPRI, r3
 80106c4:	f3bf 8f6f 	isb	sy
 80106c8:	f3bf 8f4f 	dsb	sy
 80106cc:	617b      	str	r3, [r7, #20]
    }
 80106ce:	bf00      	nop
 80106d0:	bf00      	nop
 80106d2:	e7fd      	b.n	80106d0 <xQueueGenericCreate+0x68>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 80106d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80106d6:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 80106da:	d90b      	bls.n	80106f4 <xQueueGenericCreate+0x8c>
        __asm volatile
 80106dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80106e0:	f383 8811 	msr	BASEPRI, r3
 80106e4:	f3bf 8f6f 	isb	sy
 80106e8:	f3bf 8f4f 	dsb	sy
 80106ec:	613b      	str	r3, [r7, #16]
    }
 80106ee:	bf00      	nop
 80106f0:	bf00      	nop
 80106f2:	e7fd      	b.n	80106f0 <xQueueGenericCreate+0x88>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80106f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80106f6:	3350      	adds	r3, #80	@ 0x50
 80106f8:	4618      	mov	r0, r3
 80106fa:	f002 f849 	bl	8012790 <pvPortMalloc>
 80106fe:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 8010700:	6a3b      	ldr	r3, [r7, #32]
 8010702:	2b00      	cmp	r3, #0
 8010704:	d00d      	beq.n	8010722 <xQueueGenericCreate+0xba>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8010706:	6a3b      	ldr	r3, [r7, #32]
 8010708:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801070a:	69fb      	ldr	r3, [r7, #28]
 801070c:	3350      	adds	r3, #80	@ 0x50
 801070e:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8010710:	79fa      	ldrb	r2, [r7, #7]
 8010712:	6a3b      	ldr	r3, [r7, #32]
 8010714:	9300      	str	r3, [sp, #0]
 8010716:	4613      	mov	r3, r2
 8010718:	69fa      	ldr	r2, [r7, #28]
 801071a:	68b9      	ldr	r1, [r7, #8]
 801071c:	68f8      	ldr	r0, [r7, #12]
 801071e:	f000 f805 	bl	801072c <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8010722:	6a3b      	ldr	r3, [r7, #32]
    }
 8010724:	4618      	mov	r0, r3
 8010726:	3728      	adds	r7, #40	@ 0x28
 8010728:	46bd      	mov	sp, r7
 801072a:	bd80      	pop	{r7, pc}

0801072c <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 801072c:	b580      	push	{r7, lr}
 801072e:	b084      	sub	sp, #16
 8010730:	af00      	add	r7, sp, #0
 8010732:	60f8      	str	r0, [r7, #12]
 8010734:	60b9      	str	r1, [r7, #8]
 8010736:	607a      	str	r2, [r7, #4]
 8010738:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 801073a:	68bb      	ldr	r3, [r7, #8]
 801073c:	2b00      	cmp	r3, #0
 801073e:	d103      	bne.n	8010748 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8010740:	69bb      	ldr	r3, [r7, #24]
 8010742:	69ba      	ldr	r2, [r7, #24]
 8010744:	601a      	str	r2, [r3, #0]
 8010746:	e002      	b.n	801074e <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8010748:	69bb      	ldr	r3, [r7, #24]
 801074a:	687a      	ldr	r2, [r7, #4]
 801074c:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 801074e:	69bb      	ldr	r3, [r7, #24]
 8010750:	68fa      	ldr	r2, [r7, #12]
 8010752:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8010754:	69bb      	ldr	r3, [r7, #24]
 8010756:	68ba      	ldr	r2, [r7, #8]
 8010758:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 801075a:	2101      	movs	r1, #1
 801075c:	69b8      	ldr	r0, [r7, #24]
 801075e:	f7ff ff19 	bl	8010594 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 8010762:	69bb      	ldr	r3, [r7, #24]
 8010764:	78fa      	ldrb	r2, [r7, #3]
 8010766:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 801076a:	bf00      	nop
 801076c:	3710      	adds	r7, #16
 801076e:	46bd      	mov	sp, r7
 8010770:	bd80      	pop	{r7, pc}
	...

08010774 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8010774:	b580      	push	{r7, lr}
 8010776:	b08e      	sub	sp, #56	@ 0x38
 8010778:	af00      	add	r7, sp, #0
 801077a:	60f8      	str	r0, [r7, #12]
 801077c:	60b9      	str	r1, [r7, #8]
 801077e:	607a      	str	r2, [r7, #4]
 8010780:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8010782:	2300      	movs	r3, #0
 8010784:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8010786:	68fb      	ldr	r3, [r7, #12]
 8010788:	633b      	str	r3, [r7, #48]	@ 0x30

    configASSERT( pxQueue );
 801078a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801078c:	2b00      	cmp	r3, #0
 801078e:	d10b      	bne.n	80107a8 <xQueueGenericSend+0x34>
        __asm volatile
 8010790:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010794:	f383 8811 	msr	BASEPRI, r3
 8010798:	f3bf 8f6f 	isb	sy
 801079c:	f3bf 8f4f 	dsb	sy
 80107a0:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 80107a2:	bf00      	nop
 80107a4:	bf00      	nop
 80107a6:	e7fd      	b.n	80107a4 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80107a8:	68bb      	ldr	r3, [r7, #8]
 80107aa:	2b00      	cmp	r3, #0
 80107ac:	d103      	bne.n	80107b6 <xQueueGenericSend+0x42>
 80107ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80107b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80107b2:	2b00      	cmp	r3, #0
 80107b4:	d101      	bne.n	80107ba <xQueueGenericSend+0x46>
 80107b6:	2301      	movs	r3, #1
 80107b8:	e000      	b.n	80107bc <xQueueGenericSend+0x48>
 80107ba:	2300      	movs	r3, #0
 80107bc:	2b00      	cmp	r3, #0
 80107be:	d10b      	bne.n	80107d8 <xQueueGenericSend+0x64>
        __asm volatile
 80107c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80107c4:	f383 8811 	msr	BASEPRI, r3
 80107c8:	f3bf 8f6f 	isb	sy
 80107cc:	f3bf 8f4f 	dsb	sy
 80107d0:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 80107d2:	bf00      	nop
 80107d4:	bf00      	nop
 80107d6:	e7fd      	b.n	80107d4 <xQueueGenericSend+0x60>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80107d8:	683b      	ldr	r3, [r7, #0]
 80107da:	2b02      	cmp	r3, #2
 80107dc:	d103      	bne.n	80107e6 <xQueueGenericSend+0x72>
 80107de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80107e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80107e2:	2b01      	cmp	r3, #1
 80107e4:	d101      	bne.n	80107ea <xQueueGenericSend+0x76>
 80107e6:	2301      	movs	r3, #1
 80107e8:	e000      	b.n	80107ec <xQueueGenericSend+0x78>
 80107ea:	2300      	movs	r3, #0
 80107ec:	2b00      	cmp	r3, #0
 80107ee:	d10b      	bne.n	8010808 <xQueueGenericSend+0x94>
        __asm volatile
 80107f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80107f4:	f383 8811 	msr	BASEPRI, r3
 80107f8:	f3bf 8f6f 	isb	sy
 80107fc:	f3bf 8f4f 	dsb	sy
 8010800:	623b      	str	r3, [r7, #32]
    }
 8010802:	bf00      	nop
 8010804:	bf00      	nop
 8010806:	e7fd      	b.n	8010804 <xQueueGenericSend+0x90>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010808:	f001 f946 	bl	8011a98 <xTaskGetSchedulerState>
 801080c:	4603      	mov	r3, r0
 801080e:	2b00      	cmp	r3, #0
 8010810:	d102      	bne.n	8010818 <xQueueGenericSend+0xa4>
 8010812:	687b      	ldr	r3, [r7, #4]
 8010814:	2b00      	cmp	r3, #0
 8010816:	d101      	bne.n	801081c <xQueueGenericSend+0xa8>
 8010818:	2301      	movs	r3, #1
 801081a:	e000      	b.n	801081e <xQueueGenericSend+0xaa>
 801081c:	2300      	movs	r3, #0
 801081e:	2b00      	cmp	r3, #0
 8010820:	d10b      	bne.n	801083a <xQueueGenericSend+0xc6>
        __asm volatile
 8010822:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010826:	f383 8811 	msr	BASEPRI, r3
 801082a:	f3bf 8f6f 	isb	sy
 801082e:	f3bf 8f4f 	dsb	sy
 8010832:	61fb      	str	r3, [r7, #28]
    }
 8010834:	bf00      	nop
 8010836:	bf00      	nop
 8010838:	e7fd      	b.n	8010836 <xQueueGenericSend+0xc2>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 801083a:	f001 fe7f 	bl	801253c <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801083e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010840:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010844:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010846:	429a      	cmp	r2, r3
 8010848:	d302      	bcc.n	8010850 <xQueueGenericSend+0xdc>
 801084a:	683b      	ldr	r3, [r7, #0]
 801084c:	2b02      	cmp	r3, #2
 801084e:	d129      	bne.n	80108a4 <xQueueGenericSend+0x130>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8010850:	683a      	ldr	r2, [r7, #0]
 8010852:	68b9      	ldr	r1, [r7, #8]
 8010854:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010856:	f000 fa1f 	bl	8010c98 <prvCopyDataToQueue>
 801085a:	62f8      	str	r0, [r7, #44]	@ 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801085c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801085e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010860:	2b00      	cmp	r3, #0
 8010862:	d010      	beq.n	8010886 <xQueueGenericSend+0x112>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010864:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010866:	3324      	adds	r3, #36	@ 0x24
 8010868:	4618      	mov	r0, r3
 801086a:	f000 ff75 	bl	8011758 <xTaskRemoveFromEventList>
 801086e:	4603      	mov	r3, r0
 8010870:	2b00      	cmp	r3, #0
 8010872:	d013      	beq.n	801089c <xQueueGenericSend+0x128>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 8010874:	4b3f      	ldr	r3, [pc, #252]	@ (8010974 <xQueueGenericSend+0x200>)
 8010876:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801087a:	601a      	str	r2, [r3, #0]
 801087c:	f3bf 8f4f 	dsb	sy
 8010880:	f3bf 8f6f 	isb	sy
 8010884:	e00a      	b.n	801089c <xQueueGenericSend+0x128>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 8010886:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010888:	2b00      	cmp	r3, #0
 801088a:	d007      	beq.n	801089c <xQueueGenericSend+0x128>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 801088c:	4b39      	ldr	r3, [pc, #228]	@ (8010974 <xQueueGenericSend+0x200>)
 801088e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010892:	601a      	str	r2, [r3, #0]
 8010894:	f3bf 8f4f 	dsb	sy
 8010898:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 801089c:	f001 fe80 	bl	80125a0 <vPortExitCritical>
                return pdPASS;
 80108a0:	2301      	movs	r3, #1
 80108a2:	e063      	b.n	801096c <xQueueGenericSend+0x1f8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80108a4:	687b      	ldr	r3, [r7, #4]
 80108a6:	2b00      	cmp	r3, #0
 80108a8:	d103      	bne.n	80108b2 <xQueueGenericSend+0x13e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80108aa:	f001 fe79 	bl	80125a0 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 80108ae:	2300      	movs	r3, #0
 80108b0:	e05c      	b.n	801096c <xQueueGenericSend+0x1f8>
                }
                else if( xEntryTimeSet == pdFALSE )
 80108b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80108b4:	2b00      	cmp	r3, #0
 80108b6:	d106      	bne.n	80108c6 <xQueueGenericSend+0x152>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80108b8:	f107 0314 	add.w	r3, r7, #20
 80108bc:	4618      	mov	r0, r3
 80108be:	f000 ffaf 	bl	8011820 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80108c2:	2301      	movs	r3, #1
 80108c4:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80108c6:	f001 fe6b 	bl	80125a0 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80108ca:	f000 fd21 	bl	8011310 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80108ce:	f001 fe35 	bl	801253c <vPortEnterCritical>
 80108d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108d4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80108d8:	b25b      	sxtb	r3, r3
 80108da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80108de:	d103      	bne.n	80108e8 <xQueueGenericSend+0x174>
 80108e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108e2:	2200      	movs	r2, #0
 80108e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80108e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108ea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80108ee:	b25b      	sxtb	r3, r3
 80108f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80108f4:	d103      	bne.n	80108fe <xQueueGenericSend+0x18a>
 80108f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108f8:	2200      	movs	r2, #0
 80108fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80108fe:	f001 fe4f 	bl	80125a0 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010902:	1d3a      	adds	r2, r7, #4
 8010904:	f107 0314 	add.w	r3, r7, #20
 8010908:	4611      	mov	r1, r2
 801090a:	4618      	mov	r0, r3
 801090c:	f000 ff9e 	bl	801184c <xTaskCheckForTimeOut>
 8010910:	4603      	mov	r3, r0
 8010912:	2b00      	cmp	r3, #0
 8010914:	d124      	bne.n	8010960 <xQueueGenericSend+0x1ec>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8010916:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010918:	f000 fab6 	bl	8010e88 <prvIsQueueFull>
 801091c:	4603      	mov	r3, r0
 801091e:	2b00      	cmp	r3, #0
 8010920:	d018      	beq.n	8010954 <xQueueGenericSend+0x1e0>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8010922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010924:	3310      	adds	r3, #16
 8010926:	687a      	ldr	r2, [r7, #4]
 8010928:	4611      	mov	r1, r2
 801092a:	4618      	mov	r0, r3
 801092c:	f000 fec2 	bl	80116b4 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8010930:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010932:	f000 fa41 	bl	8010db8 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8010936:	f000 fcf9 	bl	801132c <xTaskResumeAll>
 801093a:	4603      	mov	r3, r0
 801093c:	2b00      	cmp	r3, #0
 801093e:	f47f af7c 	bne.w	801083a <xQueueGenericSend+0xc6>
                {
                    portYIELD_WITHIN_API();
 8010942:	4b0c      	ldr	r3, [pc, #48]	@ (8010974 <xQueueGenericSend+0x200>)
 8010944:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010948:	601a      	str	r2, [r3, #0]
 801094a:	f3bf 8f4f 	dsb	sy
 801094e:	f3bf 8f6f 	isb	sy
 8010952:	e772      	b.n	801083a <xQueueGenericSend+0xc6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8010954:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010956:	f000 fa2f 	bl	8010db8 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 801095a:	f000 fce7 	bl	801132c <xTaskResumeAll>
 801095e:	e76c      	b.n	801083a <xQueueGenericSend+0xc6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8010960:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010962:	f000 fa29 	bl	8010db8 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8010966:	f000 fce1 	bl	801132c <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 801096a:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 801096c:	4618      	mov	r0, r3
 801096e:	3738      	adds	r7, #56	@ 0x38
 8010970:	46bd      	mov	sp, r7
 8010972:	bd80      	pop	{r7, pc}
 8010974:	e000ed04 	.word	0xe000ed04

08010978 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8010978:	b580      	push	{r7, lr}
 801097a:	b090      	sub	sp, #64	@ 0x40
 801097c:	af00      	add	r7, sp, #0
 801097e:	60f8      	str	r0, [r7, #12]
 8010980:	60b9      	str	r1, [r7, #8]
 8010982:	607a      	str	r2, [r7, #4]
 8010984:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8010986:	68fb      	ldr	r3, [r7, #12]
 8010988:	63bb      	str	r3, [r7, #56]	@ 0x38

    configASSERT( pxQueue );
 801098a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801098c:	2b00      	cmp	r3, #0
 801098e:	d10b      	bne.n	80109a8 <xQueueGenericSendFromISR+0x30>
        __asm volatile
 8010990:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010994:	f383 8811 	msr	BASEPRI, r3
 8010998:	f3bf 8f6f 	isb	sy
 801099c:	f3bf 8f4f 	dsb	sy
 80109a0:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 80109a2:	bf00      	nop
 80109a4:	bf00      	nop
 80109a6:	e7fd      	b.n	80109a4 <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80109a8:	68bb      	ldr	r3, [r7, #8]
 80109aa:	2b00      	cmp	r3, #0
 80109ac:	d103      	bne.n	80109b6 <xQueueGenericSendFromISR+0x3e>
 80109ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80109b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80109b2:	2b00      	cmp	r3, #0
 80109b4:	d101      	bne.n	80109ba <xQueueGenericSendFromISR+0x42>
 80109b6:	2301      	movs	r3, #1
 80109b8:	e000      	b.n	80109bc <xQueueGenericSendFromISR+0x44>
 80109ba:	2300      	movs	r3, #0
 80109bc:	2b00      	cmp	r3, #0
 80109be:	d10b      	bne.n	80109d8 <xQueueGenericSendFromISR+0x60>
        __asm volatile
 80109c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80109c4:	f383 8811 	msr	BASEPRI, r3
 80109c8:	f3bf 8f6f 	isb	sy
 80109cc:	f3bf 8f4f 	dsb	sy
 80109d0:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 80109d2:	bf00      	nop
 80109d4:	bf00      	nop
 80109d6:	e7fd      	b.n	80109d4 <xQueueGenericSendFromISR+0x5c>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80109d8:	683b      	ldr	r3, [r7, #0]
 80109da:	2b02      	cmp	r3, #2
 80109dc:	d103      	bne.n	80109e6 <xQueueGenericSendFromISR+0x6e>
 80109de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80109e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80109e2:	2b01      	cmp	r3, #1
 80109e4:	d101      	bne.n	80109ea <xQueueGenericSendFromISR+0x72>
 80109e6:	2301      	movs	r3, #1
 80109e8:	e000      	b.n	80109ec <xQueueGenericSendFromISR+0x74>
 80109ea:	2300      	movs	r3, #0
 80109ec:	2b00      	cmp	r3, #0
 80109ee:	d10b      	bne.n	8010a08 <xQueueGenericSendFromISR+0x90>
        __asm volatile
 80109f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80109f4:	f383 8811 	msr	BASEPRI, r3
 80109f8:	f3bf 8f6f 	isb	sy
 80109fc:	f3bf 8f4f 	dsb	sy
 8010a00:	623b      	str	r3, [r7, #32]
    }
 8010a02:	bf00      	nop
 8010a04:	bf00      	nop
 8010a06:	e7fd      	b.n	8010a04 <xQueueGenericSendFromISR+0x8c>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010a08:	f001 fe80 	bl	801270c <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 8010a0c:	f3ef 8211 	mrs	r2, BASEPRI
 8010a10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a14:	f383 8811 	msr	BASEPRI, r3
 8010a18:	f3bf 8f6f 	isb	sy
 8010a1c:	f3bf 8f4f 	dsb	sy
 8010a20:	61fa      	str	r2, [r7, #28]
 8010a22:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 8010a24:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010a26:	637b      	str	r3, [r7, #52]	@ 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8010a28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a2a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010a2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010a30:	429a      	cmp	r2, r3
 8010a32:	d302      	bcc.n	8010a3a <xQueueGenericSendFromISR+0xc2>
 8010a34:	683b      	ldr	r3, [r7, #0]
 8010a36:	2b02      	cmp	r3, #2
 8010a38:	d13f      	bne.n	8010aba <xQueueGenericSendFromISR+0x142>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8010a3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a3c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010a40:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010a44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010a48:	62fb      	str	r3, [r7, #44]	@ 0x2c
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8010a4a:	683a      	ldr	r2, [r7, #0]
 8010a4c:	68b9      	ldr	r1, [r7, #8]
 8010a4e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8010a50:	f000 f922 	bl	8010c98 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8010a54:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8010a58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010a5c:	d112      	bne.n	8010a84 <xQueueGenericSendFromISR+0x10c>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010a5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a62:	2b00      	cmp	r3, #0
 8010a64:	d026      	beq.n	8010ab4 <xQueueGenericSendFromISR+0x13c>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010a66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a68:	3324      	adds	r3, #36	@ 0x24
 8010a6a:	4618      	mov	r0, r3
 8010a6c:	f000 fe74 	bl	8011758 <xTaskRemoveFromEventList>
 8010a70:	4603      	mov	r3, r0
 8010a72:	2b00      	cmp	r3, #0
 8010a74:	d01e      	beq.n	8010ab4 <xQueueGenericSendFromISR+0x13c>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 8010a76:	687b      	ldr	r3, [r7, #4]
 8010a78:	2b00      	cmp	r3, #0
 8010a7a:	d01b      	beq.n	8010ab4 <xQueueGenericSendFromISR+0x13c>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 8010a7c:	687b      	ldr	r3, [r7, #4]
 8010a7e:	2201      	movs	r2, #1
 8010a80:	601a      	str	r2, [r3, #0]
 8010a82:	e017      	b.n	8010ab4 <xQueueGenericSendFromISR+0x13c>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 8010a84:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8010a88:	2b7f      	cmp	r3, #127	@ 0x7f
 8010a8a:	d10b      	bne.n	8010aa4 <xQueueGenericSendFromISR+0x12c>
        __asm volatile
 8010a8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a90:	f383 8811 	msr	BASEPRI, r3
 8010a94:	f3bf 8f6f 	isb	sy
 8010a98:	f3bf 8f4f 	dsb	sy
 8010a9c:	617b      	str	r3, [r7, #20]
    }
 8010a9e:	bf00      	nop
 8010aa0:	bf00      	nop
 8010aa2:	e7fd      	b.n	8010aa0 <xQueueGenericSendFromISR+0x128>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8010aa4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8010aa8:	3301      	adds	r3, #1
 8010aaa:	b2db      	uxtb	r3, r3
 8010aac:	b25a      	sxtb	r2, r3
 8010aae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ab0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            }

            xReturn = pdPASS;
 8010ab4:	2301      	movs	r3, #1
 8010ab6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        {
 8010ab8:	e001      	b.n	8010abe <xQueueGenericSendFromISR+0x146>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 8010aba:	2300      	movs	r3, #0
 8010abc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010abe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010ac0:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8010ac2:	693b      	ldr	r3, [r7, #16]
 8010ac4:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8010ac8:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8010aca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8010acc:	4618      	mov	r0, r3
 8010ace:	3740      	adds	r7, #64	@ 0x40
 8010ad0:	46bd      	mov	sp, r7
 8010ad2:	bd80      	pop	{r7, pc}

08010ad4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8010ad4:	b580      	push	{r7, lr}
 8010ad6:	b08c      	sub	sp, #48	@ 0x30
 8010ad8:	af00      	add	r7, sp, #0
 8010ada:	60f8      	str	r0, [r7, #12]
 8010adc:	60b9      	str	r1, [r7, #8]
 8010ade:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8010ae0:	2300      	movs	r3, #0
 8010ae2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8010ae4:	68fb      	ldr	r3, [r7, #12]
 8010ae6:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8010ae8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010aea:	2b00      	cmp	r3, #0
 8010aec:	d10b      	bne.n	8010b06 <xQueueReceive+0x32>
        __asm volatile
 8010aee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010af2:	f383 8811 	msr	BASEPRI, r3
 8010af6:	f3bf 8f6f 	isb	sy
 8010afa:	f3bf 8f4f 	dsb	sy
 8010afe:	623b      	str	r3, [r7, #32]
    }
 8010b00:	bf00      	nop
 8010b02:	bf00      	nop
 8010b04:	e7fd      	b.n	8010b02 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010b06:	68bb      	ldr	r3, [r7, #8]
 8010b08:	2b00      	cmp	r3, #0
 8010b0a:	d103      	bne.n	8010b14 <xQueueReceive+0x40>
 8010b0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010b10:	2b00      	cmp	r3, #0
 8010b12:	d101      	bne.n	8010b18 <xQueueReceive+0x44>
 8010b14:	2301      	movs	r3, #1
 8010b16:	e000      	b.n	8010b1a <xQueueReceive+0x46>
 8010b18:	2300      	movs	r3, #0
 8010b1a:	2b00      	cmp	r3, #0
 8010b1c:	d10b      	bne.n	8010b36 <xQueueReceive+0x62>
        __asm volatile
 8010b1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b22:	f383 8811 	msr	BASEPRI, r3
 8010b26:	f3bf 8f6f 	isb	sy
 8010b2a:	f3bf 8f4f 	dsb	sy
 8010b2e:	61fb      	str	r3, [r7, #28]
    }
 8010b30:	bf00      	nop
 8010b32:	bf00      	nop
 8010b34:	e7fd      	b.n	8010b32 <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010b36:	f000 ffaf 	bl	8011a98 <xTaskGetSchedulerState>
 8010b3a:	4603      	mov	r3, r0
 8010b3c:	2b00      	cmp	r3, #0
 8010b3e:	d102      	bne.n	8010b46 <xQueueReceive+0x72>
 8010b40:	687b      	ldr	r3, [r7, #4]
 8010b42:	2b00      	cmp	r3, #0
 8010b44:	d101      	bne.n	8010b4a <xQueueReceive+0x76>
 8010b46:	2301      	movs	r3, #1
 8010b48:	e000      	b.n	8010b4c <xQueueReceive+0x78>
 8010b4a:	2300      	movs	r3, #0
 8010b4c:	2b00      	cmp	r3, #0
 8010b4e:	d10b      	bne.n	8010b68 <xQueueReceive+0x94>
        __asm volatile
 8010b50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b54:	f383 8811 	msr	BASEPRI, r3
 8010b58:	f3bf 8f6f 	isb	sy
 8010b5c:	f3bf 8f4f 	dsb	sy
 8010b60:	61bb      	str	r3, [r7, #24]
    }
 8010b62:	bf00      	nop
 8010b64:	bf00      	nop
 8010b66:	e7fd      	b.n	8010b64 <xQueueReceive+0x90>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8010b68:	f001 fce8 	bl	801253c <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010b6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010b70:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b74:	2b00      	cmp	r3, #0
 8010b76:	d01f      	beq.n	8010bb8 <xQueueReceive+0xe4>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8010b78:	68b9      	ldr	r1, [r7, #8]
 8010b7a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010b7c:	f000 f8f6 	bl	8010d6c <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b82:	1e5a      	subs	r2, r3, #1
 8010b84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b86:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010b88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b8a:	691b      	ldr	r3, [r3, #16]
 8010b8c:	2b00      	cmp	r3, #0
 8010b8e:	d00f      	beq.n	8010bb0 <xQueueReceive+0xdc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010b90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b92:	3310      	adds	r3, #16
 8010b94:	4618      	mov	r0, r3
 8010b96:	f000 fddf 	bl	8011758 <xTaskRemoveFromEventList>
 8010b9a:	4603      	mov	r3, r0
 8010b9c:	2b00      	cmp	r3, #0
 8010b9e:	d007      	beq.n	8010bb0 <xQueueReceive+0xdc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8010ba0:	4b3c      	ldr	r3, [pc, #240]	@ (8010c94 <xQueueReceive+0x1c0>)
 8010ba2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010ba6:	601a      	str	r2, [r3, #0]
 8010ba8:	f3bf 8f4f 	dsb	sy
 8010bac:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8010bb0:	f001 fcf6 	bl	80125a0 <vPortExitCritical>
                return pdPASS;
 8010bb4:	2301      	movs	r3, #1
 8010bb6:	e069      	b.n	8010c8c <xQueueReceive+0x1b8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8010bb8:	687b      	ldr	r3, [r7, #4]
 8010bba:	2b00      	cmp	r3, #0
 8010bbc:	d103      	bne.n	8010bc6 <xQueueReceive+0xf2>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8010bbe:	f001 fcef 	bl	80125a0 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8010bc2:	2300      	movs	r3, #0
 8010bc4:	e062      	b.n	8010c8c <xQueueReceive+0x1b8>
                }
                else if( xEntryTimeSet == pdFALSE )
 8010bc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010bc8:	2b00      	cmp	r3, #0
 8010bca:	d106      	bne.n	8010bda <xQueueReceive+0x106>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8010bcc:	f107 0310 	add.w	r3, r7, #16
 8010bd0:	4618      	mov	r0, r3
 8010bd2:	f000 fe25 	bl	8011820 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8010bd6:	2301      	movs	r3, #1
 8010bd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8010bda:	f001 fce1 	bl	80125a0 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8010bde:	f000 fb97 	bl	8011310 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8010be2:	f001 fcab 	bl	801253c <vPortEnterCritical>
 8010be6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010be8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010bec:	b25b      	sxtb	r3, r3
 8010bee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010bf2:	d103      	bne.n	8010bfc <xQueueReceive+0x128>
 8010bf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010bf6:	2200      	movs	r2, #0
 8010bf8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010bfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010bfe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010c02:	b25b      	sxtb	r3, r3
 8010c04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010c08:	d103      	bne.n	8010c12 <xQueueReceive+0x13e>
 8010c0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c0c:	2200      	movs	r2, #0
 8010c0e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8010c12:	f001 fcc5 	bl	80125a0 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010c16:	1d3a      	adds	r2, r7, #4
 8010c18:	f107 0310 	add.w	r3, r7, #16
 8010c1c:	4611      	mov	r1, r2
 8010c1e:	4618      	mov	r0, r3
 8010c20:	f000 fe14 	bl	801184c <xTaskCheckForTimeOut>
 8010c24:	4603      	mov	r3, r0
 8010c26:	2b00      	cmp	r3, #0
 8010c28:	d123      	bne.n	8010c72 <xQueueReceive+0x19e>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010c2a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010c2c:	f000 f916 	bl	8010e5c <prvIsQueueEmpty>
 8010c30:	4603      	mov	r3, r0
 8010c32:	2b00      	cmp	r3, #0
 8010c34:	d017      	beq.n	8010c66 <xQueueReceive+0x192>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8010c36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c38:	3324      	adds	r3, #36	@ 0x24
 8010c3a:	687a      	ldr	r2, [r7, #4]
 8010c3c:	4611      	mov	r1, r2
 8010c3e:	4618      	mov	r0, r3
 8010c40:	f000 fd38 	bl	80116b4 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8010c44:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010c46:	f000 f8b7 	bl	8010db8 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8010c4a:	f000 fb6f 	bl	801132c <xTaskResumeAll>
 8010c4e:	4603      	mov	r3, r0
 8010c50:	2b00      	cmp	r3, #0
 8010c52:	d189      	bne.n	8010b68 <xQueueReceive+0x94>
                {
                    portYIELD_WITHIN_API();
 8010c54:	4b0f      	ldr	r3, [pc, #60]	@ (8010c94 <xQueueReceive+0x1c0>)
 8010c56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010c5a:	601a      	str	r2, [r3, #0]
 8010c5c:	f3bf 8f4f 	dsb	sy
 8010c60:	f3bf 8f6f 	isb	sy
 8010c64:	e780      	b.n	8010b68 <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8010c66:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010c68:	f000 f8a6 	bl	8010db8 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8010c6c:	f000 fb5e 	bl	801132c <xTaskResumeAll>
 8010c70:	e77a      	b.n	8010b68 <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8010c72:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010c74:	f000 f8a0 	bl	8010db8 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8010c78:	f000 fb58 	bl	801132c <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010c7c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010c7e:	f000 f8ed 	bl	8010e5c <prvIsQueueEmpty>
 8010c82:	4603      	mov	r3, r0
 8010c84:	2b00      	cmp	r3, #0
 8010c86:	f43f af6f 	beq.w	8010b68 <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8010c8a:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8010c8c:	4618      	mov	r0, r3
 8010c8e:	3730      	adds	r7, #48	@ 0x30
 8010c90:	46bd      	mov	sp, r7
 8010c92:	bd80      	pop	{r7, pc}
 8010c94:	e000ed04 	.word	0xe000ed04

08010c98 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8010c98:	b580      	push	{r7, lr}
 8010c9a:	b086      	sub	sp, #24
 8010c9c:	af00      	add	r7, sp, #0
 8010c9e:	60f8      	str	r0, [r7, #12]
 8010ca0:	60b9      	str	r1, [r7, #8]
 8010ca2:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8010ca4:	2300      	movs	r3, #0
 8010ca6:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010ca8:	68fb      	ldr	r3, [r7, #12]
 8010caa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010cac:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8010cae:	68fb      	ldr	r3, [r7, #12]
 8010cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010cb2:	2b00      	cmp	r3, #0
 8010cb4:	d10d      	bne.n	8010cd2 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010cb6:	68fb      	ldr	r3, [r7, #12]
 8010cb8:	681b      	ldr	r3, [r3, #0]
 8010cba:	2b00      	cmp	r3, #0
 8010cbc:	d14d      	bne.n	8010d5a <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8010cbe:	68fb      	ldr	r3, [r7, #12]
 8010cc0:	689b      	ldr	r3, [r3, #8]
 8010cc2:	4618      	mov	r0, r3
 8010cc4:	f000 ff06 	bl	8011ad4 <xTaskPriorityDisinherit>
 8010cc8:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8010cca:	68fb      	ldr	r3, [r7, #12]
 8010ccc:	2200      	movs	r2, #0
 8010cce:	609a      	str	r2, [r3, #8]
 8010cd0:	e043      	b.n	8010d5a <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8010cd2:	687b      	ldr	r3, [r7, #4]
 8010cd4:	2b00      	cmp	r3, #0
 8010cd6:	d119      	bne.n	8010d0c <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010cd8:	68fb      	ldr	r3, [r7, #12]
 8010cda:	6858      	ldr	r0, [r3, #4]
 8010cdc:	68fb      	ldr	r3, [r7, #12]
 8010cde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010ce0:	461a      	mov	r2, r3
 8010ce2:	68b9      	ldr	r1, [r7, #8]
 8010ce4:	f003 f9b9 	bl	801405a <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010ce8:	68fb      	ldr	r3, [r7, #12]
 8010cea:	685a      	ldr	r2, [r3, #4]
 8010cec:	68fb      	ldr	r3, [r7, #12]
 8010cee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010cf0:	441a      	add	r2, r3
 8010cf2:	68fb      	ldr	r3, [r7, #12]
 8010cf4:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010cf6:	68fb      	ldr	r3, [r7, #12]
 8010cf8:	685a      	ldr	r2, [r3, #4]
 8010cfa:	68fb      	ldr	r3, [r7, #12]
 8010cfc:	689b      	ldr	r3, [r3, #8]
 8010cfe:	429a      	cmp	r2, r3
 8010d00:	d32b      	bcc.n	8010d5a <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8010d02:	68fb      	ldr	r3, [r7, #12]
 8010d04:	681a      	ldr	r2, [r3, #0]
 8010d06:	68fb      	ldr	r3, [r7, #12]
 8010d08:	605a      	str	r2, [r3, #4]
 8010d0a:	e026      	b.n	8010d5a <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8010d0c:	68fb      	ldr	r3, [r7, #12]
 8010d0e:	68d8      	ldr	r0, [r3, #12]
 8010d10:	68fb      	ldr	r3, [r7, #12]
 8010d12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010d14:	461a      	mov	r2, r3
 8010d16:	68b9      	ldr	r1, [r7, #8]
 8010d18:	f003 f99f 	bl	801405a <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8010d1c:	68fb      	ldr	r3, [r7, #12]
 8010d1e:	68da      	ldr	r2, [r3, #12]
 8010d20:	68fb      	ldr	r3, [r7, #12]
 8010d22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010d24:	425b      	negs	r3, r3
 8010d26:	441a      	add	r2, r3
 8010d28:	68fb      	ldr	r3, [r7, #12]
 8010d2a:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010d2c:	68fb      	ldr	r3, [r7, #12]
 8010d2e:	68da      	ldr	r2, [r3, #12]
 8010d30:	68fb      	ldr	r3, [r7, #12]
 8010d32:	681b      	ldr	r3, [r3, #0]
 8010d34:	429a      	cmp	r2, r3
 8010d36:	d207      	bcs.n	8010d48 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8010d38:	68fb      	ldr	r3, [r7, #12]
 8010d3a:	689a      	ldr	r2, [r3, #8]
 8010d3c:	68fb      	ldr	r3, [r7, #12]
 8010d3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010d40:	425b      	negs	r3, r3
 8010d42:	441a      	add	r2, r3
 8010d44:	68fb      	ldr	r3, [r7, #12]
 8010d46:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8010d48:	687b      	ldr	r3, [r7, #4]
 8010d4a:	2b02      	cmp	r3, #2
 8010d4c:	d105      	bne.n	8010d5a <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010d4e:	693b      	ldr	r3, [r7, #16]
 8010d50:	2b00      	cmp	r3, #0
 8010d52:	d002      	beq.n	8010d5a <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8010d54:	693b      	ldr	r3, [r7, #16]
 8010d56:	3b01      	subs	r3, #1
 8010d58:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8010d5a:	693b      	ldr	r3, [r7, #16]
 8010d5c:	1c5a      	adds	r2, r3, #1
 8010d5e:	68fb      	ldr	r3, [r7, #12]
 8010d60:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 8010d62:	697b      	ldr	r3, [r7, #20]
}
 8010d64:	4618      	mov	r0, r3
 8010d66:	3718      	adds	r7, #24
 8010d68:	46bd      	mov	sp, r7
 8010d6a:	bd80      	pop	{r7, pc}

08010d6c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8010d6c:	b580      	push	{r7, lr}
 8010d6e:	b082      	sub	sp, #8
 8010d70:	af00      	add	r7, sp, #0
 8010d72:	6078      	str	r0, [r7, #4]
 8010d74:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8010d76:	687b      	ldr	r3, [r7, #4]
 8010d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010d7a:	2b00      	cmp	r3, #0
 8010d7c:	d018      	beq.n	8010db0 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010d7e:	687b      	ldr	r3, [r7, #4]
 8010d80:	68da      	ldr	r2, [r3, #12]
 8010d82:	687b      	ldr	r3, [r7, #4]
 8010d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010d86:	441a      	add	r2, r3
 8010d88:	687b      	ldr	r3, [r7, #4]
 8010d8a:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8010d8c:	687b      	ldr	r3, [r7, #4]
 8010d8e:	68da      	ldr	r2, [r3, #12]
 8010d90:	687b      	ldr	r3, [r7, #4]
 8010d92:	689b      	ldr	r3, [r3, #8]
 8010d94:	429a      	cmp	r2, r3
 8010d96:	d303      	bcc.n	8010da0 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8010d98:	687b      	ldr	r3, [r7, #4]
 8010d9a:	681a      	ldr	r2, [r3, #0]
 8010d9c:	687b      	ldr	r3, [r7, #4]
 8010d9e:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010da0:	687b      	ldr	r3, [r7, #4]
 8010da2:	68d9      	ldr	r1, [r3, #12]
 8010da4:	687b      	ldr	r3, [r7, #4]
 8010da6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010da8:	461a      	mov	r2, r3
 8010daa:	6838      	ldr	r0, [r7, #0]
 8010dac:	f003 f955 	bl	801405a <memcpy>
    }
}
 8010db0:	bf00      	nop
 8010db2:	3708      	adds	r7, #8
 8010db4:	46bd      	mov	sp, r7
 8010db6:	bd80      	pop	{r7, pc}

08010db8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8010db8:	b580      	push	{r7, lr}
 8010dba:	b084      	sub	sp, #16
 8010dbc:	af00      	add	r7, sp, #0
 8010dbe:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8010dc0:	f001 fbbc 	bl	801253c <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8010dc4:	687b      	ldr	r3, [r7, #4]
 8010dc6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010dca:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8010dcc:	e011      	b.n	8010df2 <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010dce:	687b      	ldr	r3, [r7, #4]
 8010dd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010dd2:	2b00      	cmp	r3, #0
 8010dd4:	d012      	beq.n	8010dfc <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010dd6:	687b      	ldr	r3, [r7, #4]
 8010dd8:	3324      	adds	r3, #36	@ 0x24
 8010dda:	4618      	mov	r0, r3
 8010ddc:	f000 fcbc 	bl	8011758 <xTaskRemoveFromEventList>
 8010de0:	4603      	mov	r3, r0
 8010de2:	2b00      	cmp	r3, #0
 8010de4:	d001      	beq.n	8010dea <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8010de6:	f000 fd99 	bl	801191c <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8010dea:	7bfb      	ldrb	r3, [r7, #15]
 8010dec:	3b01      	subs	r3, #1
 8010dee:	b2db      	uxtb	r3, r3
 8010df0:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8010df2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010df6:	2b00      	cmp	r3, #0
 8010df8:	dce9      	bgt.n	8010dce <prvUnlockQueue+0x16>
 8010dfa:	e000      	b.n	8010dfe <prvUnlockQueue+0x46>
                        break;
 8010dfc:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8010dfe:	687b      	ldr	r3, [r7, #4]
 8010e00:	22ff      	movs	r2, #255	@ 0xff
 8010e02:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8010e06:	f001 fbcb 	bl	80125a0 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8010e0a:	f001 fb97 	bl	801253c <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8010e0e:	687b      	ldr	r3, [r7, #4]
 8010e10:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010e14:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8010e16:	e011      	b.n	8010e3c <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010e18:	687b      	ldr	r3, [r7, #4]
 8010e1a:	691b      	ldr	r3, [r3, #16]
 8010e1c:	2b00      	cmp	r3, #0
 8010e1e:	d012      	beq.n	8010e46 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010e20:	687b      	ldr	r3, [r7, #4]
 8010e22:	3310      	adds	r3, #16
 8010e24:	4618      	mov	r0, r3
 8010e26:	f000 fc97 	bl	8011758 <xTaskRemoveFromEventList>
 8010e2a:	4603      	mov	r3, r0
 8010e2c:	2b00      	cmp	r3, #0
 8010e2e:	d001      	beq.n	8010e34 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8010e30:	f000 fd74 	bl	801191c <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8010e34:	7bbb      	ldrb	r3, [r7, #14]
 8010e36:	3b01      	subs	r3, #1
 8010e38:	b2db      	uxtb	r3, r3
 8010e3a:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8010e3c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010e40:	2b00      	cmp	r3, #0
 8010e42:	dce9      	bgt.n	8010e18 <prvUnlockQueue+0x60>
 8010e44:	e000      	b.n	8010e48 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8010e46:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8010e48:	687b      	ldr	r3, [r7, #4]
 8010e4a:	22ff      	movs	r2, #255	@ 0xff
 8010e4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8010e50:	f001 fba6 	bl	80125a0 <vPortExitCritical>
}
 8010e54:	bf00      	nop
 8010e56:	3710      	adds	r7, #16
 8010e58:	46bd      	mov	sp, r7
 8010e5a:	bd80      	pop	{r7, pc}

08010e5c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8010e5c:	b580      	push	{r7, lr}
 8010e5e:	b084      	sub	sp, #16
 8010e60:	af00      	add	r7, sp, #0
 8010e62:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8010e64:	f001 fb6a 	bl	801253c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8010e68:	687b      	ldr	r3, [r7, #4]
 8010e6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010e6c:	2b00      	cmp	r3, #0
 8010e6e:	d102      	bne.n	8010e76 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8010e70:	2301      	movs	r3, #1
 8010e72:	60fb      	str	r3, [r7, #12]
 8010e74:	e001      	b.n	8010e7a <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8010e76:	2300      	movs	r3, #0
 8010e78:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8010e7a:	f001 fb91 	bl	80125a0 <vPortExitCritical>

    return xReturn;
 8010e7e:	68fb      	ldr	r3, [r7, #12]
}
 8010e80:	4618      	mov	r0, r3
 8010e82:	3710      	adds	r7, #16
 8010e84:	46bd      	mov	sp, r7
 8010e86:	bd80      	pop	{r7, pc}

08010e88 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8010e88:	b580      	push	{r7, lr}
 8010e8a:	b084      	sub	sp, #16
 8010e8c:	af00      	add	r7, sp, #0
 8010e8e:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8010e90:	f001 fb54 	bl	801253c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8010e94:	687b      	ldr	r3, [r7, #4]
 8010e96:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010e98:	687b      	ldr	r3, [r7, #4]
 8010e9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010e9c:	429a      	cmp	r2, r3
 8010e9e:	d102      	bne.n	8010ea6 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8010ea0:	2301      	movs	r3, #1
 8010ea2:	60fb      	str	r3, [r7, #12]
 8010ea4:	e001      	b.n	8010eaa <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8010ea6:	2300      	movs	r3, #0
 8010ea8:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8010eaa:	f001 fb79 	bl	80125a0 <vPortExitCritical>

    return xReturn;
 8010eae:	68fb      	ldr	r3, [r7, #12]
}
 8010eb0:	4618      	mov	r0, r3
 8010eb2:	3710      	adds	r7, #16
 8010eb4:	46bd      	mov	sp, r7
 8010eb6:	bd80      	pop	{r7, pc}

08010eb8 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8010eb8:	b480      	push	{r7}
 8010eba:	b085      	sub	sp, #20
 8010ebc:	af00      	add	r7, sp, #0
 8010ebe:	6078      	str	r0, [r7, #4]
 8010ec0:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010ec2:	2300      	movs	r3, #0
 8010ec4:	60fb      	str	r3, [r7, #12]
 8010ec6:	e014      	b.n	8010ef2 <vQueueAddToRegistry+0x3a>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8010ec8:	4a0f      	ldr	r2, [pc, #60]	@ (8010f08 <vQueueAddToRegistry+0x50>)
 8010eca:	68fb      	ldr	r3, [r7, #12]
 8010ecc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8010ed0:	2b00      	cmp	r3, #0
 8010ed2:	d10b      	bne.n	8010eec <vQueueAddToRegistry+0x34>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8010ed4:	490c      	ldr	r1, [pc, #48]	@ (8010f08 <vQueueAddToRegistry+0x50>)
 8010ed6:	68fb      	ldr	r3, [r7, #12]
 8010ed8:	683a      	ldr	r2, [r7, #0]
 8010eda:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 8010ede:	4a0a      	ldr	r2, [pc, #40]	@ (8010f08 <vQueueAddToRegistry+0x50>)
 8010ee0:	68fb      	ldr	r3, [r7, #12]
 8010ee2:	00db      	lsls	r3, r3, #3
 8010ee4:	4413      	add	r3, r2
 8010ee6:	687a      	ldr	r2, [r7, #4]
 8010ee8:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
                break;
 8010eea:	e006      	b.n	8010efa <vQueueAddToRegistry+0x42>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010eec:	68fb      	ldr	r3, [r7, #12]
 8010eee:	3301      	adds	r3, #1
 8010ef0:	60fb      	str	r3, [r7, #12]
 8010ef2:	68fb      	ldr	r3, [r7, #12]
 8010ef4:	2b07      	cmp	r3, #7
 8010ef6:	d9e7      	bls.n	8010ec8 <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 8010ef8:	bf00      	nop
 8010efa:	bf00      	nop
 8010efc:	3714      	adds	r7, #20
 8010efe:	46bd      	mov	sp, r7
 8010f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f04:	4770      	bx	lr
 8010f06:	bf00      	nop
 8010f08:	20000578 	.word	0x20000578

08010f0c <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8010f0c:	b580      	push	{r7, lr}
 8010f0e:	b086      	sub	sp, #24
 8010f10:	af00      	add	r7, sp, #0
 8010f12:	60f8      	str	r0, [r7, #12]
 8010f14:	60b9      	str	r1, [r7, #8]
 8010f16:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8010f18:	68fb      	ldr	r3, [r7, #12]
 8010f1a:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8010f1c:	f001 fb0e 	bl	801253c <vPortEnterCritical>
 8010f20:	697b      	ldr	r3, [r7, #20]
 8010f22:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010f26:	b25b      	sxtb	r3, r3
 8010f28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010f2c:	d103      	bne.n	8010f36 <vQueueWaitForMessageRestricted+0x2a>
 8010f2e:	697b      	ldr	r3, [r7, #20]
 8010f30:	2200      	movs	r2, #0
 8010f32:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010f36:	697b      	ldr	r3, [r7, #20]
 8010f38:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010f3c:	b25b      	sxtb	r3, r3
 8010f3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010f42:	d103      	bne.n	8010f4c <vQueueWaitForMessageRestricted+0x40>
 8010f44:	697b      	ldr	r3, [r7, #20]
 8010f46:	2200      	movs	r2, #0
 8010f48:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8010f4c:	f001 fb28 	bl	80125a0 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8010f50:	697b      	ldr	r3, [r7, #20]
 8010f52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010f54:	2b00      	cmp	r3, #0
 8010f56:	d106      	bne.n	8010f66 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8010f58:	697b      	ldr	r3, [r7, #20]
 8010f5a:	3324      	adds	r3, #36	@ 0x24
 8010f5c:	687a      	ldr	r2, [r7, #4]
 8010f5e:	68b9      	ldr	r1, [r7, #8]
 8010f60:	4618      	mov	r0, r3
 8010f62:	f000 fbcd 	bl	8011700 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8010f66:	6978      	ldr	r0, [r7, #20]
 8010f68:	f7ff ff26 	bl	8010db8 <prvUnlockQueue>
    }
 8010f6c:	bf00      	nop
 8010f6e:	3718      	adds	r7, #24
 8010f70:	46bd      	mov	sp, r7
 8010f72:	bd80      	pop	{r7, pc}

08010f74 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8010f74:	b580      	push	{r7, lr}
 8010f76:	b08c      	sub	sp, #48	@ 0x30
 8010f78:	af04      	add	r7, sp, #16
 8010f7a:	60f8      	str	r0, [r7, #12]
 8010f7c:	60b9      	str	r1, [r7, #8]
 8010f7e:	603b      	str	r3, [r7, #0]
 8010f80:	4613      	mov	r3, r2
 8010f82:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8010f84:	88fb      	ldrh	r3, [r7, #6]
 8010f86:	009b      	lsls	r3, r3, #2
 8010f88:	4618      	mov	r0, r3
 8010f8a:	f001 fc01 	bl	8012790 <pvPortMalloc>
 8010f8e:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8010f90:	697b      	ldr	r3, [r7, #20]
 8010f92:	2b00      	cmp	r3, #0
 8010f94:	d00e      	beq.n	8010fb4 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8010f96:	2058      	movs	r0, #88	@ 0x58
 8010f98:	f001 fbfa 	bl	8012790 <pvPortMalloc>
 8010f9c:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8010f9e:	69fb      	ldr	r3, [r7, #28]
 8010fa0:	2b00      	cmp	r3, #0
 8010fa2:	d003      	beq.n	8010fac <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8010fa4:	69fb      	ldr	r3, [r7, #28]
 8010fa6:	697a      	ldr	r2, [r7, #20]
 8010fa8:	631a      	str	r2, [r3, #48]	@ 0x30
 8010faa:	e005      	b.n	8010fb8 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8010fac:	6978      	ldr	r0, [r7, #20]
 8010fae:	f001 fcd1 	bl	8012954 <vPortFree>
 8010fb2:	e001      	b.n	8010fb8 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8010fb4:	2300      	movs	r3, #0
 8010fb6:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8010fb8:	69fb      	ldr	r3, [r7, #28]
 8010fba:	2b00      	cmp	r3, #0
 8010fbc:	d013      	beq.n	8010fe6 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8010fbe:	88fa      	ldrh	r2, [r7, #6]
 8010fc0:	2300      	movs	r3, #0
 8010fc2:	9303      	str	r3, [sp, #12]
 8010fc4:	69fb      	ldr	r3, [r7, #28]
 8010fc6:	9302      	str	r3, [sp, #8]
 8010fc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010fca:	9301      	str	r3, [sp, #4]
 8010fcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010fce:	9300      	str	r3, [sp, #0]
 8010fd0:	683b      	ldr	r3, [r7, #0]
 8010fd2:	68b9      	ldr	r1, [r7, #8]
 8010fd4:	68f8      	ldr	r0, [r7, #12]
 8010fd6:	f000 f80e 	bl	8010ff6 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8010fda:	69f8      	ldr	r0, [r7, #28]
 8010fdc:	f000 f8a2 	bl	8011124 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8010fe0:	2301      	movs	r3, #1
 8010fe2:	61bb      	str	r3, [r7, #24]
 8010fe4:	e002      	b.n	8010fec <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8010fe6:	f04f 33ff 	mov.w	r3, #4294967295
 8010fea:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8010fec:	69bb      	ldr	r3, [r7, #24]
    }
 8010fee:	4618      	mov	r0, r3
 8010ff0:	3720      	adds	r7, #32
 8010ff2:	46bd      	mov	sp, r7
 8010ff4:	bd80      	pop	{r7, pc}

08010ff6 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8010ff6:	b580      	push	{r7, lr}
 8010ff8:	b088      	sub	sp, #32
 8010ffa:	af00      	add	r7, sp, #0
 8010ffc:	60f8      	str	r0, [r7, #12]
 8010ffe:	60b9      	str	r1, [r7, #8]
 8011000:	607a      	str	r2, [r7, #4]
 8011002:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8011004:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011006:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8011008:	687b      	ldr	r3, [r7, #4]
 801100a:	009b      	lsls	r3, r3, #2
 801100c:	461a      	mov	r2, r3
 801100e:	21a5      	movs	r1, #165	@ 0xa5
 8011010:	f002 ff72 	bl	8013ef8 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8011014:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011016:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8011018:	687b      	ldr	r3, [r7, #4]
 801101a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 801101e:	3b01      	subs	r3, #1
 8011020:	009b      	lsls	r3, r3, #2
 8011022:	4413      	add	r3, r2
 8011024:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8011026:	69bb      	ldr	r3, [r7, #24]
 8011028:	f023 0307 	bic.w	r3, r3, #7
 801102c:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 801102e:	69bb      	ldr	r3, [r7, #24]
 8011030:	f003 0307 	and.w	r3, r3, #7
 8011034:	2b00      	cmp	r3, #0
 8011036:	d00b      	beq.n	8011050 <prvInitialiseNewTask+0x5a>
        __asm volatile
 8011038:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801103c:	f383 8811 	msr	BASEPRI, r3
 8011040:	f3bf 8f6f 	isb	sy
 8011044:	f3bf 8f4f 	dsb	sy
 8011048:	617b      	str	r3, [r7, #20]
    }
 801104a:	bf00      	nop
 801104c:	bf00      	nop
 801104e:	e7fd      	b.n	801104c <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8011050:	68bb      	ldr	r3, [r7, #8]
 8011052:	2b00      	cmp	r3, #0
 8011054:	d01f      	beq.n	8011096 <prvInitialiseNewTask+0xa0>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8011056:	2300      	movs	r3, #0
 8011058:	61fb      	str	r3, [r7, #28]
 801105a:	e012      	b.n	8011082 <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 801105c:	68ba      	ldr	r2, [r7, #8]
 801105e:	69fb      	ldr	r3, [r7, #28]
 8011060:	4413      	add	r3, r2
 8011062:	7819      	ldrb	r1, [r3, #0]
 8011064:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011066:	69fb      	ldr	r3, [r7, #28]
 8011068:	4413      	add	r3, r2
 801106a:	3334      	adds	r3, #52	@ 0x34
 801106c:	460a      	mov	r2, r1
 801106e:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8011070:	68ba      	ldr	r2, [r7, #8]
 8011072:	69fb      	ldr	r3, [r7, #28]
 8011074:	4413      	add	r3, r2
 8011076:	781b      	ldrb	r3, [r3, #0]
 8011078:	2b00      	cmp	r3, #0
 801107a:	d006      	beq.n	801108a <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801107c:	69fb      	ldr	r3, [r7, #28]
 801107e:	3301      	adds	r3, #1
 8011080:	61fb      	str	r3, [r7, #28]
 8011082:	69fb      	ldr	r3, [r7, #28]
 8011084:	2b09      	cmp	r3, #9
 8011086:	d9e9      	bls.n	801105c <prvInitialiseNewTask+0x66>
 8011088:	e000      	b.n	801108c <prvInitialiseNewTask+0x96>
            {
                break;
 801108a:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 801108c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801108e:	2200      	movs	r2, #0
 8011090:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8011094:	e003      	b.n	801109e <prvInitialiseNewTask+0xa8>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8011096:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011098:	2200      	movs	r2, #0
 801109a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 801109e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80110a0:	2b04      	cmp	r3, #4
 80110a2:	d901      	bls.n	80110a8 <prvInitialiseNewTask+0xb2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80110a4:	2304      	movs	r3, #4
 80110a6:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 80110a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80110aa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80110ac:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 80110ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80110b0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80110b2:	649a      	str	r2, [r3, #72]	@ 0x48
            pxNewTCB->uxMutexesHeld = 0;
 80110b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80110b6:	2200      	movs	r2, #0
 80110b8:	64da      	str	r2, [r3, #76]	@ 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80110ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80110bc:	3304      	adds	r3, #4
 80110be:	4618      	mov	r0, r3
 80110c0:	f7ff f9d4 	bl	801046c <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80110c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80110c6:	3318      	adds	r3, #24
 80110c8:	4618      	mov	r0, r3
 80110ca:	f7ff f9cf 	bl	801046c <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80110ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80110d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80110d2:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80110d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80110d6:	f1c3 0205 	rsb	r2, r3, #5
 80110da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80110dc:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80110de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80110e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80110e2:	625a      	str	r2, [r3, #36]	@ 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 80110e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80110e6:	3350      	adds	r3, #80	@ 0x50
 80110e8:	2204      	movs	r2, #4
 80110ea:	2100      	movs	r1, #0
 80110ec:	4618      	mov	r0, r3
 80110ee:	f002 ff03 	bl	8013ef8 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 80110f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80110f4:	3354      	adds	r3, #84	@ 0x54
 80110f6:	2201      	movs	r2, #1
 80110f8:	2100      	movs	r1, #0
 80110fa:	4618      	mov	r0, r3
 80110fc:	f002 fefc 	bl	8013ef8 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8011100:	683a      	ldr	r2, [r7, #0]
 8011102:	68f9      	ldr	r1, [r7, #12]
 8011104:	69b8      	ldr	r0, [r7, #24]
 8011106:	f001 f8e5 	bl	80122d4 <pxPortInitialiseStack>
 801110a:	4602      	mov	r2, r0
 801110c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801110e:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8011110:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011112:	2b00      	cmp	r3, #0
 8011114:	d002      	beq.n	801111c <prvInitialiseNewTask+0x126>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8011116:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011118:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801111a:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 801111c:	bf00      	nop
 801111e:	3720      	adds	r7, #32
 8011120:	46bd      	mov	sp, r7
 8011122:	bd80      	pop	{r7, pc}

08011124 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8011124:	b580      	push	{r7, lr}
 8011126:	b082      	sub	sp, #8
 8011128:	af00      	add	r7, sp, #0
 801112a:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 801112c:	f001 fa06 	bl	801253c <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8011130:	4b2c      	ldr	r3, [pc, #176]	@ (80111e4 <prvAddNewTaskToReadyList+0xc0>)
 8011132:	681b      	ldr	r3, [r3, #0]
 8011134:	3301      	adds	r3, #1
 8011136:	4a2b      	ldr	r2, [pc, #172]	@ (80111e4 <prvAddNewTaskToReadyList+0xc0>)
 8011138:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 801113a:	4b2b      	ldr	r3, [pc, #172]	@ (80111e8 <prvAddNewTaskToReadyList+0xc4>)
 801113c:	681b      	ldr	r3, [r3, #0]
 801113e:	2b00      	cmp	r3, #0
 8011140:	d109      	bne.n	8011156 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8011142:	4a29      	ldr	r2, [pc, #164]	@ (80111e8 <prvAddNewTaskToReadyList+0xc4>)
 8011144:	687b      	ldr	r3, [r7, #4]
 8011146:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8011148:	4b26      	ldr	r3, [pc, #152]	@ (80111e4 <prvAddNewTaskToReadyList+0xc0>)
 801114a:	681b      	ldr	r3, [r3, #0]
 801114c:	2b01      	cmp	r3, #1
 801114e:	d110      	bne.n	8011172 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8011150:	f000 fc08 	bl	8011964 <prvInitialiseTaskLists>
 8011154:	e00d      	b.n	8011172 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8011156:	4b25      	ldr	r3, [pc, #148]	@ (80111ec <prvAddNewTaskToReadyList+0xc8>)
 8011158:	681b      	ldr	r3, [r3, #0]
 801115a:	2b00      	cmp	r3, #0
 801115c:	d109      	bne.n	8011172 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 801115e:	4b22      	ldr	r3, [pc, #136]	@ (80111e8 <prvAddNewTaskToReadyList+0xc4>)
 8011160:	681b      	ldr	r3, [r3, #0]
 8011162:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011164:	687b      	ldr	r3, [r7, #4]
 8011166:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011168:	429a      	cmp	r2, r3
 801116a:	d802      	bhi.n	8011172 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 801116c:	4a1e      	ldr	r2, [pc, #120]	@ (80111e8 <prvAddNewTaskToReadyList+0xc4>)
 801116e:	687b      	ldr	r3, [r7, #4]
 8011170:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8011172:	4b1f      	ldr	r3, [pc, #124]	@ (80111f0 <prvAddNewTaskToReadyList+0xcc>)
 8011174:	681b      	ldr	r3, [r3, #0]
 8011176:	3301      	adds	r3, #1
 8011178:	4a1d      	ldr	r2, [pc, #116]	@ (80111f0 <prvAddNewTaskToReadyList+0xcc>)
 801117a:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 801117c:	4b1c      	ldr	r3, [pc, #112]	@ (80111f0 <prvAddNewTaskToReadyList+0xcc>)
 801117e:	681a      	ldr	r2, [r3, #0]
 8011180:	687b      	ldr	r3, [r7, #4]
 8011182:	641a      	str	r2, [r3, #64]	@ 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8011184:	687b      	ldr	r3, [r7, #4]
 8011186:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011188:	2201      	movs	r2, #1
 801118a:	409a      	lsls	r2, r3
 801118c:	4b19      	ldr	r3, [pc, #100]	@ (80111f4 <prvAddNewTaskToReadyList+0xd0>)
 801118e:	681b      	ldr	r3, [r3, #0]
 8011190:	4313      	orrs	r3, r2
 8011192:	4a18      	ldr	r2, [pc, #96]	@ (80111f4 <prvAddNewTaskToReadyList+0xd0>)
 8011194:	6013      	str	r3, [r2, #0]
 8011196:	687b      	ldr	r3, [r7, #4]
 8011198:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801119a:	4613      	mov	r3, r2
 801119c:	009b      	lsls	r3, r3, #2
 801119e:	4413      	add	r3, r2
 80111a0:	009b      	lsls	r3, r3, #2
 80111a2:	4a15      	ldr	r2, [pc, #84]	@ (80111f8 <prvAddNewTaskToReadyList+0xd4>)
 80111a4:	441a      	add	r2, r3
 80111a6:	687b      	ldr	r3, [r7, #4]
 80111a8:	3304      	adds	r3, #4
 80111aa:	4619      	mov	r1, r3
 80111ac:	4610      	mov	r0, r2
 80111ae:	f7ff f96a 	bl	8010486 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 80111b2:	f001 f9f5 	bl	80125a0 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 80111b6:	4b0d      	ldr	r3, [pc, #52]	@ (80111ec <prvAddNewTaskToReadyList+0xc8>)
 80111b8:	681b      	ldr	r3, [r3, #0]
 80111ba:	2b00      	cmp	r3, #0
 80111bc:	d00e      	beq.n	80111dc <prvAddNewTaskToReadyList+0xb8>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80111be:	4b0a      	ldr	r3, [pc, #40]	@ (80111e8 <prvAddNewTaskToReadyList+0xc4>)
 80111c0:	681b      	ldr	r3, [r3, #0]
 80111c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80111c4:	687b      	ldr	r3, [r7, #4]
 80111c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80111c8:	429a      	cmp	r2, r3
 80111ca:	d207      	bcs.n	80111dc <prvAddNewTaskToReadyList+0xb8>
        {
            taskYIELD_IF_USING_PREEMPTION();
 80111cc:	4b0b      	ldr	r3, [pc, #44]	@ (80111fc <prvAddNewTaskToReadyList+0xd8>)
 80111ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80111d2:	601a      	str	r2, [r3, #0]
 80111d4:	f3bf 8f4f 	dsb	sy
 80111d8:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80111dc:	bf00      	nop
 80111de:	3708      	adds	r7, #8
 80111e0:	46bd      	mov	sp, r7
 80111e2:	bd80      	pop	{r7, pc}
 80111e4:	20000690 	.word	0x20000690
 80111e8:	200005b8 	.word	0x200005b8
 80111ec:	2000069c 	.word	0x2000069c
 80111f0:	200006ac 	.word	0x200006ac
 80111f4:	20000698 	.word	0x20000698
 80111f8:	200005bc 	.word	0x200005bc
 80111fc:	e000ed04 	.word	0xe000ed04

08011200 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8011200:	b580      	push	{r7, lr}
 8011202:	b084      	sub	sp, #16
 8011204:	af00      	add	r7, sp, #0
 8011206:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8011208:	2300      	movs	r3, #0
 801120a:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 801120c:	687b      	ldr	r3, [r7, #4]
 801120e:	2b00      	cmp	r3, #0
 8011210:	d018      	beq.n	8011244 <vTaskDelay+0x44>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 8011212:	4b14      	ldr	r3, [pc, #80]	@ (8011264 <vTaskDelay+0x64>)
 8011214:	681b      	ldr	r3, [r3, #0]
 8011216:	2b00      	cmp	r3, #0
 8011218:	d00b      	beq.n	8011232 <vTaskDelay+0x32>
        __asm volatile
 801121a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801121e:	f383 8811 	msr	BASEPRI, r3
 8011222:	f3bf 8f6f 	isb	sy
 8011226:	f3bf 8f4f 	dsb	sy
 801122a:	60bb      	str	r3, [r7, #8]
    }
 801122c:	bf00      	nop
 801122e:	bf00      	nop
 8011230:	e7fd      	b.n	801122e <vTaskDelay+0x2e>
            vTaskSuspendAll();
 8011232:	f000 f86d 	bl	8011310 <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8011236:	2100      	movs	r1, #0
 8011238:	6878      	ldr	r0, [r7, #4]
 801123a:	f000 fcc7 	bl	8011bcc <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 801123e:	f000 f875 	bl	801132c <xTaskResumeAll>
 8011242:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8011244:	68fb      	ldr	r3, [r7, #12]
 8011246:	2b00      	cmp	r3, #0
 8011248:	d107      	bne.n	801125a <vTaskDelay+0x5a>
        {
            portYIELD_WITHIN_API();
 801124a:	4b07      	ldr	r3, [pc, #28]	@ (8011268 <vTaskDelay+0x68>)
 801124c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011250:	601a      	str	r2, [r3, #0]
 8011252:	f3bf 8f4f 	dsb	sy
 8011256:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 801125a:	bf00      	nop
 801125c:	3710      	adds	r7, #16
 801125e:	46bd      	mov	sp, r7
 8011260:	bd80      	pop	{r7, pc}
 8011262:	bf00      	nop
 8011264:	200006b8 	.word	0x200006b8
 8011268:	e000ed04 	.word	0xe000ed04

0801126c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 801126c:	b580      	push	{r7, lr}
 801126e:	b086      	sub	sp, #24
 8011270:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8011272:	4b20      	ldr	r3, [pc, #128]	@ (80112f4 <vTaskStartScheduler+0x88>)
 8011274:	9301      	str	r3, [sp, #4]
 8011276:	2300      	movs	r3, #0
 8011278:	9300      	str	r3, [sp, #0]
 801127a:	2300      	movs	r3, #0
 801127c:	2282      	movs	r2, #130	@ 0x82
 801127e:	491e      	ldr	r1, [pc, #120]	@ (80112f8 <vTaskStartScheduler+0x8c>)
 8011280:	481e      	ldr	r0, [pc, #120]	@ (80112fc <vTaskStartScheduler+0x90>)
 8011282:	f7ff fe77 	bl	8010f74 <xTaskCreate>
 8011286:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 8011288:	68fb      	ldr	r3, [r7, #12]
 801128a:	2b01      	cmp	r3, #1
 801128c:	d102      	bne.n	8011294 <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 801128e:	f000 fd03 	bl	8011c98 <xTimerCreateTimerTask>
 8011292:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8011294:	68fb      	ldr	r3, [r7, #12]
 8011296:	2b01      	cmp	r3, #1
 8011298:	d116      	bne.n	80112c8 <vTaskStartScheduler+0x5c>
        __asm volatile
 801129a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801129e:	f383 8811 	msr	BASEPRI, r3
 80112a2:	f3bf 8f6f 	isb	sy
 80112a6:	f3bf 8f4f 	dsb	sy
 80112aa:	60bb      	str	r3, [r7, #8]
    }
 80112ac:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 80112ae:	4b14      	ldr	r3, [pc, #80]	@ (8011300 <vTaskStartScheduler+0x94>)
 80112b0:	f04f 32ff 	mov.w	r2, #4294967295
 80112b4:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80112b6:	4b13      	ldr	r3, [pc, #76]	@ (8011304 <vTaskStartScheduler+0x98>)
 80112b8:	2201      	movs	r2, #1
 80112ba:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80112bc:	4b12      	ldr	r3, [pc, #72]	@ (8011308 <vTaskStartScheduler+0x9c>)
 80112be:	2200      	movs	r2, #0
 80112c0:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 80112c2:	f001 f897 	bl	80123f4 <xPortStartScheduler>
 80112c6:	e00f      	b.n	80112e8 <vTaskStartScheduler+0x7c>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80112c8:	68fb      	ldr	r3, [r7, #12]
 80112ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80112ce:	d10b      	bne.n	80112e8 <vTaskStartScheduler+0x7c>
        __asm volatile
 80112d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80112d4:	f383 8811 	msr	BASEPRI, r3
 80112d8:	f3bf 8f6f 	isb	sy
 80112dc:	f3bf 8f4f 	dsb	sy
 80112e0:	607b      	str	r3, [r7, #4]
    }
 80112e2:	bf00      	nop
 80112e4:	bf00      	nop
 80112e6:	e7fd      	b.n	80112e4 <vTaskStartScheduler+0x78>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 80112e8:	4b08      	ldr	r3, [pc, #32]	@ (801130c <vTaskStartScheduler+0xa0>)
 80112ea:	681b      	ldr	r3, [r3, #0]
}
 80112ec:	bf00      	nop
 80112ee:	3710      	adds	r7, #16
 80112f0:	46bd      	mov	sp, r7
 80112f2:	bd80      	pop	{r7, pc}
 80112f4:	200006b4 	.word	0x200006b4
 80112f8:	0801683c 	.word	0x0801683c
 80112fc:	08011935 	.word	0x08011935
 8011300:	200006b0 	.word	0x200006b0
 8011304:	2000069c 	.word	0x2000069c
 8011308:	20000694 	.word	0x20000694
 801130c:	0801705c 	.word	0x0801705c

08011310 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8011310:	b480      	push	{r7}
 8011312:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8011314:	4b04      	ldr	r3, [pc, #16]	@ (8011328 <vTaskSuspendAll+0x18>)
 8011316:	681b      	ldr	r3, [r3, #0]
 8011318:	3301      	adds	r3, #1
 801131a:	4a03      	ldr	r2, [pc, #12]	@ (8011328 <vTaskSuspendAll+0x18>)
 801131c:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 801131e:	bf00      	nop
 8011320:	46bd      	mov	sp, r7
 8011322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011326:	4770      	bx	lr
 8011328:	200006b8 	.word	0x200006b8

0801132c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 801132c:	b580      	push	{r7, lr}
 801132e:	b084      	sub	sp, #16
 8011330:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8011332:	2300      	movs	r3, #0
 8011334:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 8011336:	2300      	movs	r3, #0
 8011338:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 801133a:	4b42      	ldr	r3, [pc, #264]	@ (8011444 <xTaskResumeAll+0x118>)
 801133c:	681b      	ldr	r3, [r3, #0]
 801133e:	2b00      	cmp	r3, #0
 8011340:	d10b      	bne.n	801135a <xTaskResumeAll+0x2e>
        __asm volatile
 8011342:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011346:	f383 8811 	msr	BASEPRI, r3
 801134a:	f3bf 8f6f 	isb	sy
 801134e:	f3bf 8f4f 	dsb	sy
 8011352:	603b      	str	r3, [r7, #0]
    }
 8011354:	bf00      	nop
 8011356:	bf00      	nop
 8011358:	e7fd      	b.n	8011356 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 801135a:	f001 f8ef 	bl	801253c <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 801135e:	4b39      	ldr	r3, [pc, #228]	@ (8011444 <xTaskResumeAll+0x118>)
 8011360:	681b      	ldr	r3, [r3, #0]
 8011362:	3b01      	subs	r3, #1
 8011364:	4a37      	ldr	r2, [pc, #220]	@ (8011444 <xTaskResumeAll+0x118>)
 8011366:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011368:	4b36      	ldr	r3, [pc, #216]	@ (8011444 <xTaskResumeAll+0x118>)
 801136a:	681b      	ldr	r3, [r3, #0]
 801136c:	2b00      	cmp	r3, #0
 801136e:	d161      	bne.n	8011434 <xTaskResumeAll+0x108>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8011370:	4b35      	ldr	r3, [pc, #212]	@ (8011448 <xTaskResumeAll+0x11c>)
 8011372:	681b      	ldr	r3, [r3, #0]
 8011374:	2b00      	cmp	r3, #0
 8011376:	d05d      	beq.n	8011434 <xTaskResumeAll+0x108>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8011378:	e02e      	b.n	80113d8 <xTaskResumeAll+0xac>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801137a:	4b34      	ldr	r3, [pc, #208]	@ (801144c <xTaskResumeAll+0x120>)
 801137c:	68db      	ldr	r3, [r3, #12]
 801137e:	68db      	ldr	r3, [r3, #12]
 8011380:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011382:	68fb      	ldr	r3, [r7, #12]
 8011384:	3318      	adds	r3, #24
 8011386:	4618      	mov	r0, r3
 8011388:	f7ff f8da 	bl	8010540 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801138c:	68fb      	ldr	r3, [r7, #12]
 801138e:	3304      	adds	r3, #4
 8011390:	4618      	mov	r0, r3
 8011392:	f7ff f8d5 	bl	8010540 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8011396:	68fb      	ldr	r3, [r7, #12]
 8011398:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801139a:	2201      	movs	r2, #1
 801139c:	409a      	lsls	r2, r3
 801139e:	4b2c      	ldr	r3, [pc, #176]	@ (8011450 <xTaskResumeAll+0x124>)
 80113a0:	681b      	ldr	r3, [r3, #0]
 80113a2:	4313      	orrs	r3, r2
 80113a4:	4a2a      	ldr	r2, [pc, #168]	@ (8011450 <xTaskResumeAll+0x124>)
 80113a6:	6013      	str	r3, [r2, #0]
 80113a8:	68fb      	ldr	r3, [r7, #12]
 80113aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80113ac:	4613      	mov	r3, r2
 80113ae:	009b      	lsls	r3, r3, #2
 80113b0:	4413      	add	r3, r2
 80113b2:	009b      	lsls	r3, r3, #2
 80113b4:	4a27      	ldr	r2, [pc, #156]	@ (8011454 <xTaskResumeAll+0x128>)
 80113b6:	441a      	add	r2, r3
 80113b8:	68fb      	ldr	r3, [r7, #12]
 80113ba:	3304      	adds	r3, #4
 80113bc:	4619      	mov	r1, r3
 80113be:	4610      	mov	r0, r2
 80113c0:	f7ff f861 	bl	8010486 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80113c4:	68fb      	ldr	r3, [r7, #12]
 80113c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80113c8:	4b23      	ldr	r3, [pc, #140]	@ (8011458 <xTaskResumeAll+0x12c>)
 80113ca:	681b      	ldr	r3, [r3, #0]
 80113cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80113ce:	429a      	cmp	r2, r3
 80113d0:	d302      	bcc.n	80113d8 <xTaskResumeAll+0xac>
                    {
                        xYieldPending = pdTRUE;
 80113d2:	4b22      	ldr	r3, [pc, #136]	@ (801145c <xTaskResumeAll+0x130>)
 80113d4:	2201      	movs	r2, #1
 80113d6:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80113d8:	4b1c      	ldr	r3, [pc, #112]	@ (801144c <xTaskResumeAll+0x120>)
 80113da:	681b      	ldr	r3, [r3, #0]
 80113dc:	2b00      	cmp	r3, #0
 80113de:	d1cc      	bne.n	801137a <xTaskResumeAll+0x4e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 80113e0:	68fb      	ldr	r3, [r7, #12]
 80113e2:	2b00      	cmp	r3, #0
 80113e4:	d001      	beq.n	80113ea <xTaskResumeAll+0xbe>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 80113e6:	f000 fb3b 	bl	8011a60 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80113ea:	4b1d      	ldr	r3, [pc, #116]	@ (8011460 <xTaskResumeAll+0x134>)
 80113ec:	681b      	ldr	r3, [r3, #0]
 80113ee:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 80113f0:	687b      	ldr	r3, [r7, #4]
 80113f2:	2b00      	cmp	r3, #0
 80113f4:	d010      	beq.n	8011418 <xTaskResumeAll+0xec>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 80113f6:	f000 f847 	bl	8011488 <xTaskIncrementTick>
 80113fa:	4603      	mov	r3, r0
 80113fc:	2b00      	cmp	r3, #0
 80113fe:	d002      	beq.n	8011406 <xTaskResumeAll+0xda>
                            {
                                xYieldPending = pdTRUE;
 8011400:	4b16      	ldr	r3, [pc, #88]	@ (801145c <xTaskResumeAll+0x130>)
 8011402:	2201      	movs	r2, #1
 8011404:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8011406:	687b      	ldr	r3, [r7, #4]
 8011408:	3b01      	subs	r3, #1
 801140a:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 801140c:	687b      	ldr	r3, [r7, #4]
 801140e:	2b00      	cmp	r3, #0
 8011410:	d1f1      	bne.n	80113f6 <xTaskResumeAll+0xca>

                        xPendedTicks = 0;
 8011412:	4b13      	ldr	r3, [pc, #76]	@ (8011460 <xTaskResumeAll+0x134>)
 8011414:	2200      	movs	r2, #0
 8011416:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8011418:	4b10      	ldr	r3, [pc, #64]	@ (801145c <xTaskResumeAll+0x130>)
 801141a:	681b      	ldr	r3, [r3, #0]
 801141c:	2b00      	cmp	r3, #0
 801141e:	d009      	beq.n	8011434 <xTaskResumeAll+0x108>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8011420:	2301      	movs	r3, #1
 8011422:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8011424:	4b0f      	ldr	r3, [pc, #60]	@ (8011464 <xTaskResumeAll+0x138>)
 8011426:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801142a:	601a      	str	r2, [r3, #0]
 801142c:	f3bf 8f4f 	dsb	sy
 8011430:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8011434:	f001 f8b4 	bl	80125a0 <vPortExitCritical>

    return xAlreadyYielded;
 8011438:	68bb      	ldr	r3, [r7, #8]
}
 801143a:	4618      	mov	r0, r3
 801143c:	3710      	adds	r7, #16
 801143e:	46bd      	mov	sp, r7
 8011440:	bd80      	pop	{r7, pc}
 8011442:	bf00      	nop
 8011444:	200006b8 	.word	0x200006b8
 8011448:	20000690 	.word	0x20000690
 801144c:	20000650 	.word	0x20000650
 8011450:	20000698 	.word	0x20000698
 8011454:	200005bc 	.word	0x200005bc
 8011458:	200005b8 	.word	0x200005b8
 801145c:	200006a4 	.word	0x200006a4
 8011460:	200006a0 	.word	0x200006a0
 8011464:	e000ed04 	.word	0xe000ed04

08011468 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8011468:	b480      	push	{r7}
 801146a:	b083      	sub	sp, #12
 801146c:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 801146e:	4b05      	ldr	r3, [pc, #20]	@ (8011484 <xTaskGetTickCount+0x1c>)
 8011470:	681b      	ldr	r3, [r3, #0]
 8011472:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8011474:	687b      	ldr	r3, [r7, #4]
}
 8011476:	4618      	mov	r0, r3
 8011478:	370c      	adds	r7, #12
 801147a:	46bd      	mov	sp, r7
 801147c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011480:	4770      	bx	lr
 8011482:	bf00      	nop
 8011484:	20000694 	.word	0x20000694

08011488 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8011488:	b580      	push	{r7, lr}
 801148a:	b086      	sub	sp, #24
 801148c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 801148e:	2300      	movs	r3, #0
 8011490:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011492:	4b4f      	ldr	r3, [pc, #316]	@ (80115d0 <xTaskIncrementTick+0x148>)
 8011494:	681b      	ldr	r3, [r3, #0]
 8011496:	2b00      	cmp	r3, #0
 8011498:	f040 808f 	bne.w	80115ba <xTaskIncrementTick+0x132>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 801149c:	4b4d      	ldr	r3, [pc, #308]	@ (80115d4 <xTaskIncrementTick+0x14c>)
 801149e:	681b      	ldr	r3, [r3, #0]
 80114a0:	3301      	adds	r3, #1
 80114a2:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80114a4:	4a4b      	ldr	r2, [pc, #300]	@ (80115d4 <xTaskIncrementTick+0x14c>)
 80114a6:	693b      	ldr	r3, [r7, #16]
 80114a8:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80114aa:	693b      	ldr	r3, [r7, #16]
 80114ac:	2b00      	cmp	r3, #0
 80114ae:	d121      	bne.n	80114f4 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 80114b0:	4b49      	ldr	r3, [pc, #292]	@ (80115d8 <xTaskIncrementTick+0x150>)
 80114b2:	681b      	ldr	r3, [r3, #0]
 80114b4:	681b      	ldr	r3, [r3, #0]
 80114b6:	2b00      	cmp	r3, #0
 80114b8:	d00b      	beq.n	80114d2 <xTaskIncrementTick+0x4a>
        __asm volatile
 80114ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80114be:	f383 8811 	msr	BASEPRI, r3
 80114c2:	f3bf 8f6f 	isb	sy
 80114c6:	f3bf 8f4f 	dsb	sy
 80114ca:	603b      	str	r3, [r7, #0]
    }
 80114cc:	bf00      	nop
 80114ce:	bf00      	nop
 80114d0:	e7fd      	b.n	80114ce <xTaskIncrementTick+0x46>
 80114d2:	4b41      	ldr	r3, [pc, #260]	@ (80115d8 <xTaskIncrementTick+0x150>)
 80114d4:	681b      	ldr	r3, [r3, #0]
 80114d6:	60fb      	str	r3, [r7, #12]
 80114d8:	4b40      	ldr	r3, [pc, #256]	@ (80115dc <xTaskIncrementTick+0x154>)
 80114da:	681b      	ldr	r3, [r3, #0]
 80114dc:	4a3e      	ldr	r2, [pc, #248]	@ (80115d8 <xTaskIncrementTick+0x150>)
 80114de:	6013      	str	r3, [r2, #0]
 80114e0:	4a3e      	ldr	r2, [pc, #248]	@ (80115dc <xTaskIncrementTick+0x154>)
 80114e2:	68fb      	ldr	r3, [r7, #12]
 80114e4:	6013      	str	r3, [r2, #0]
 80114e6:	4b3e      	ldr	r3, [pc, #248]	@ (80115e0 <xTaskIncrementTick+0x158>)
 80114e8:	681b      	ldr	r3, [r3, #0]
 80114ea:	3301      	adds	r3, #1
 80114ec:	4a3c      	ldr	r2, [pc, #240]	@ (80115e0 <xTaskIncrementTick+0x158>)
 80114ee:	6013      	str	r3, [r2, #0]
 80114f0:	f000 fab6 	bl	8011a60 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80114f4:	4b3b      	ldr	r3, [pc, #236]	@ (80115e4 <xTaskIncrementTick+0x15c>)
 80114f6:	681b      	ldr	r3, [r3, #0]
 80114f8:	693a      	ldr	r2, [r7, #16]
 80114fa:	429a      	cmp	r2, r3
 80114fc:	d348      	bcc.n	8011590 <xTaskIncrementTick+0x108>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80114fe:	4b36      	ldr	r3, [pc, #216]	@ (80115d8 <xTaskIncrementTick+0x150>)
 8011500:	681b      	ldr	r3, [r3, #0]
 8011502:	681b      	ldr	r3, [r3, #0]
 8011504:	2b00      	cmp	r3, #0
 8011506:	d104      	bne.n	8011512 <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011508:	4b36      	ldr	r3, [pc, #216]	@ (80115e4 <xTaskIncrementTick+0x15c>)
 801150a:	f04f 32ff 	mov.w	r2, #4294967295
 801150e:	601a      	str	r2, [r3, #0]
                    break;
 8011510:	e03e      	b.n	8011590 <xTaskIncrementTick+0x108>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011512:	4b31      	ldr	r3, [pc, #196]	@ (80115d8 <xTaskIncrementTick+0x150>)
 8011514:	681b      	ldr	r3, [r3, #0]
 8011516:	68db      	ldr	r3, [r3, #12]
 8011518:	68db      	ldr	r3, [r3, #12]
 801151a:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 801151c:	68bb      	ldr	r3, [r7, #8]
 801151e:	685b      	ldr	r3, [r3, #4]
 8011520:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 8011522:	693a      	ldr	r2, [r7, #16]
 8011524:	687b      	ldr	r3, [r7, #4]
 8011526:	429a      	cmp	r2, r3
 8011528:	d203      	bcs.n	8011532 <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 801152a:	4a2e      	ldr	r2, [pc, #184]	@ (80115e4 <xTaskIncrementTick+0x15c>)
 801152c:	687b      	ldr	r3, [r7, #4]
 801152e:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8011530:	e02e      	b.n	8011590 <xTaskIncrementTick+0x108>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011532:	68bb      	ldr	r3, [r7, #8]
 8011534:	3304      	adds	r3, #4
 8011536:	4618      	mov	r0, r3
 8011538:	f7ff f802 	bl	8010540 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 801153c:	68bb      	ldr	r3, [r7, #8]
 801153e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011540:	2b00      	cmp	r3, #0
 8011542:	d004      	beq.n	801154e <xTaskIncrementTick+0xc6>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011544:	68bb      	ldr	r3, [r7, #8]
 8011546:	3318      	adds	r3, #24
 8011548:	4618      	mov	r0, r3
 801154a:	f7fe fff9 	bl	8010540 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 801154e:	68bb      	ldr	r3, [r7, #8]
 8011550:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011552:	2201      	movs	r2, #1
 8011554:	409a      	lsls	r2, r3
 8011556:	4b24      	ldr	r3, [pc, #144]	@ (80115e8 <xTaskIncrementTick+0x160>)
 8011558:	681b      	ldr	r3, [r3, #0]
 801155a:	4313      	orrs	r3, r2
 801155c:	4a22      	ldr	r2, [pc, #136]	@ (80115e8 <xTaskIncrementTick+0x160>)
 801155e:	6013      	str	r3, [r2, #0]
 8011560:	68bb      	ldr	r3, [r7, #8]
 8011562:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011564:	4613      	mov	r3, r2
 8011566:	009b      	lsls	r3, r3, #2
 8011568:	4413      	add	r3, r2
 801156a:	009b      	lsls	r3, r3, #2
 801156c:	4a1f      	ldr	r2, [pc, #124]	@ (80115ec <xTaskIncrementTick+0x164>)
 801156e:	441a      	add	r2, r3
 8011570:	68bb      	ldr	r3, [r7, #8]
 8011572:	3304      	adds	r3, #4
 8011574:	4619      	mov	r1, r3
 8011576:	4610      	mov	r0, r2
 8011578:	f7fe ff85 	bl	8010486 <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801157c:	68bb      	ldr	r3, [r7, #8]
 801157e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011580:	4b1b      	ldr	r3, [pc, #108]	@ (80115f0 <xTaskIncrementTick+0x168>)
 8011582:	681b      	ldr	r3, [r3, #0]
 8011584:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011586:	429a      	cmp	r2, r3
 8011588:	d3b9      	bcc.n	80114fe <xTaskIncrementTick+0x76>
                            {
                                xSwitchRequired = pdTRUE;
 801158a:	2301      	movs	r3, #1
 801158c:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801158e:	e7b6      	b.n	80114fe <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8011590:	4b17      	ldr	r3, [pc, #92]	@ (80115f0 <xTaskIncrementTick+0x168>)
 8011592:	681b      	ldr	r3, [r3, #0]
 8011594:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011596:	4915      	ldr	r1, [pc, #84]	@ (80115ec <xTaskIncrementTick+0x164>)
 8011598:	4613      	mov	r3, r2
 801159a:	009b      	lsls	r3, r3, #2
 801159c:	4413      	add	r3, r2
 801159e:	009b      	lsls	r3, r3, #2
 80115a0:	440b      	add	r3, r1
 80115a2:	681b      	ldr	r3, [r3, #0]
 80115a4:	2b01      	cmp	r3, #1
 80115a6:	d901      	bls.n	80115ac <xTaskIncrementTick+0x124>
                {
                    xSwitchRequired = pdTRUE;
 80115a8:	2301      	movs	r3, #1
 80115aa:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 80115ac:	4b11      	ldr	r3, [pc, #68]	@ (80115f4 <xTaskIncrementTick+0x16c>)
 80115ae:	681b      	ldr	r3, [r3, #0]
 80115b0:	2b00      	cmp	r3, #0
 80115b2:	d007      	beq.n	80115c4 <xTaskIncrementTick+0x13c>
                {
                    xSwitchRequired = pdTRUE;
 80115b4:	2301      	movs	r3, #1
 80115b6:	617b      	str	r3, [r7, #20]
 80115b8:	e004      	b.n	80115c4 <xTaskIncrementTick+0x13c>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 80115ba:	4b0f      	ldr	r3, [pc, #60]	@ (80115f8 <xTaskIncrementTick+0x170>)
 80115bc:	681b      	ldr	r3, [r3, #0]
 80115be:	3301      	adds	r3, #1
 80115c0:	4a0d      	ldr	r2, [pc, #52]	@ (80115f8 <xTaskIncrementTick+0x170>)
 80115c2:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 80115c4:	697b      	ldr	r3, [r7, #20]
}
 80115c6:	4618      	mov	r0, r3
 80115c8:	3718      	adds	r7, #24
 80115ca:	46bd      	mov	sp, r7
 80115cc:	bd80      	pop	{r7, pc}
 80115ce:	bf00      	nop
 80115d0:	200006b8 	.word	0x200006b8
 80115d4:	20000694 	.word	0x20000694
 80115d8:	20000648 	.word	0x20000648
 80115dc:	2000064c 	.word	0x2000064c
 80115e0:	200006a8 	.word	0x200006a8
 80115e4:	200006b0 	.word	0x200006b0
 80115e8:	20000698 	.word	0x20000698
 80115ec:	200005bc 	.word	0x200005bc
 80115f0:	200005b8 	.word	0x200005b8
 80115f4:	200006a4 	.word	0x200006a4
 80115f8:	200006a0 	.word	0x200006a0

080115fc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80115fc:	b480      	push	{r7}
 80115fe:	b087      	sub	sp, #28
 8011600:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8011602:	4b27      	ldr	r3, [pc, #156]	@ (80116a0 <vTaskSwitchContext+0xa4>)
 8011604:	681b      	ldr	r3, [r3, #0]
 8011606:	2b00      	cmp	r3, #0
 8011608:	d003      	beq.n	8011612 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 801160a:	4b26      	ldr	r3, [pc, #152]	@ (80116a4 <vTaskSwitchContext+0xa8>)
 801160c:	2201      	movs	r2, #1
 801160e:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8011610:	e040      	b.n	8011694 <vTaskSwitchContext+0x98>
        xYieldPending = pdFALSE;
 8011612:	4b24      	ldr	r3, [pc, #144]	@ (80116a4 <vTaskSwitchContext+0xa8>)
 8011614:	2200      	movs	r2, #0
 8011616:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011618:	4b23      	ldr	r3, [pc, #140]	@ (80116a8 <vTaskSwitchContext+0xac>)
 801161a:	681b      	ldr	r3, [r3, #0]
 801161c:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 801161e:	68fb      	ldr	r3, [r7, #12]
 8011620:	fab3 f383 	clz	r3, r3
 8011624:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8011626:	7afb      	ldrb	r3, [r7, #11]
 8011628:	f1c3 031f 	rsb	r3, r3, #31
 801162c:	617b      	str	r3, [r7, #20]
 801162e:	491f      	ldr	r1, [pc, #124]	@ (80116ac <vTaskSwitchContext+0xb0>)
 8011630:	697a      	ldr	r2, [r7, #20]
 8011632:	4613      	mov	r3, r2
 8011634:	009b      	lsls	r3, r3, #2
 8011636:	4413      	add	r3, r2
 8011638:	009b      	lsls	r3, r3, #2
 801163a:	440b      	add	r3, r1
 801163c:	681b      	ldr	r3, [r3, #0]
 801163e:	2b00      	cmp	r3, #0
 8011640:	d10b      	bne.n	801165a <vTaskSwitchContext+0x5e>
        __asm volatile
 8011642:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011646:	f383 8811 	msr	BASEPRI, r3
 801164a:	f3bf 8f6f 	isb	sy
 801164e:	f3bf 8f4f 	dsb	sy
 8011652:	607b      	str	r3, [r7, #4]
    }
 8011654:	bf00      	nop
 8011656:	bf00      	nop
 8011658:	e7fd      	b.n	8011656 <vTaskSwitchContext+0x5a>
 801165a:	697a      	ldr	r2, [r7, #20]
 801165c:	4613      	mov	r3, r2
 801165e:	009b      	lsls	r3, r3, #2
 8011660:	4413      	add	r3, r2
 8011662:	009b      	lsls	r3, r3, #2
 8011664:	4a11      	ldr	r2, [pc, #68]	@ (80116ac <vTaskSwitchContext+0xb0>)
 8011666:	4413      	add	r3, r2
 8011668:	613b      	str	r3, [r7, #16]
 801166a:	693b      	ldr	r3, [r7, #16]
 801166c:	685b      	ldr	r3, [r3, #4]
 801166e:	685a      	ldr	r2, [r3, #4]
 8011670:	693b      	ldr	r3, [r7, #16]
 8011672:	605a      	str	r2, [r3, #4]
 8011674:	693b      	ldr	r3, [r7, #16]
 8011676:	685a      	ldr	r2, [r3, #4]
 8011678:	693b      	ldr	r3, [r7, #16]
 801167a:	3308      	adds	r3, #8
 801167c:	429a      	cmp	r2, r3
 801167e:	d104      	bne.n	801168a <vTaskSwitchContext+0x8e>
 8011680:	693b      	ldr	r3, [r7, #16]
 8011682:	685b      	ldr	r3, [r3, #4]
 8011684:	685a      	ldr	r2, [r3, #4]
 8011686:	693b      	ldr	r3, [r7, #16]
 8011688:	605a      	str	r2, [r3, #4]
 801168a:	693b      	ldr	r3, [r7, #16]
 801168c:	685b      	ldr	r3, [r3, #4]
 801168e:	68db      	ldr	r3, [r3, #12]
 8011690:	4a07      	ldr	r2, [pc, #28]	@ (80116b0 <vTaskSwitchContext+0xb4>)
 8011692:	6013      	str	r3, [r2, #0]
}
 8011694:	bf00      	nop
 8011696:	371c      	adds	r7, #28
 8011698:	46bd      	mov	sp, r7
 801169a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801169e:	4770      	bx	lr
 80116a0:	200006b8 	.word	0x200006b8
 80116a4:	200006a4 	.word	0x200006a4
 80116a8:	20000698 	.word	0x20000698
 80116ac:	200005bc 	.word	0x200005bc
 80116b0:	200005b8 	.word	0x200005b8

080116b4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 80116b4:	b580      	push	{r7, lr}
 80116b6:	b084      	sub	sp, #16
 80116b8:	af00      	add	r7, sp, #0
 80116ba:	6078      	str	r0, [r7, #4]
 80116bc:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 80116be:	687b      	ldr	r3, [r7, #4]
 80116c0:	2b00      	cmp	r3, #0
 80116c2:	d10b      	bne.n	80116dc <vTaskPlaceOnEventList+0x28>
        __asm volatile
 80116c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80116c8:	f383 8811 	msr	BASEPRI, r3
 80116cc:	f3bf 8f6f 	isb	sy
 80116d0:	f3bf 8f4f 	dsb	sy
 80116d4:	60fb      	str	r3, [r7, #12]
    }
 80116d6:	bf00      	nop
 80116d8:	bf00      	nop
 80116da:	e7fd      	b.n	80116d8 <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80116dc:	4b07      	ldr	r3, [pc, #28]	@ (80116fc <vTaskPlaceOnEventList+0x48>)
 80116de:	681b      	ldr	r3, [r3, #0]
 80116e0:	3318      	adds	r3, #24
 80116e2:	4619      	mov	r1, r3
 80116e4:	6878      	ldr	r0, [r7, #4]
 80116e6:	f7fe fef2 	bl	80104ce <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80116ea:	2101      	movs	r1, #1
 80116ec:	6838      	ldr	r0, [r7, #0]
 80116ee:	f000 fa6d 	bl	8011bcc <prvAddCurrentTaskToDelayedList>
}
 80116f2:	bf00      	nop
 80116f4:	3710      	adds	r7, #16
 80116f6:	46bd      	mov	sp, r7
 80116f8:	bd80      	pop	{r7, pc}
 80116fa:	bf00      	nop
 80116fc:	200005b8 	.word	0x200005b8

08011700 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8011700:	b580      	push	{r7, lr}
 8011702:	b086      	sub	sp, #24
 8011704:	af00      	add	r7, sp, #0
 8011706:	60f8      	str	r0, [r7, #12]
 8011708:	60b9      	str	r1, [r7, #8]
 801170a:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 801170c:	68fb      	ldr	r3, [r7, #12]
 801170e:	2b00      	cmp	r3, #0
 8011710:	d10b      	bne.n	801172a <vTaskPlaceOnEventListRestricted+0x2a>
        __asm volatile
 8011712:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011716:	f383 8811 	msr	BASEPRI, r3
 801171a:	f3bf 8f6f 	isb	sy
 801171e:	f3bf 8f4f 	dsb	sy
 8011722:	617b      	str	r3, [r7, #20]
    }
 8011724:	bf00      	nop
 8011726:	bf00      	nop
 8011728:	e7fd      	b.n	8011726 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801172a:	4b0a      	ldr	r3, [pc, #40]	@ (8011754 <vTaskPlaceOnEventListRestricted+0x54>)
 801172c:	681b      	ldr	r3, [r3, #0]
 801172e:	3318      	adds	r3, #24
 8011730:	4619      	mov	r1, r3
 8011732:	68f8      	ldr	r0, [r7, #12]
 8011734:	f7fe fea7 	bl	8010486 <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8011738:	687b      	ldr	r3, [r7, #4]
 801173a:	2b00      	cmp	r3, #0
 801173c:	d002      	beq.n	8011744 <vTaskPlaceOnEventListRestricted+0x44>
        {
            xTicksToWait = portMAX_DELAY;
 801173e:	f04f 33ff 	mov.w	r3, #4294967295
 8011742:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8011744:	6879      	ldr	r1, [r7, #4]
 8011746:	68b8      	ldr	r0, [r7, #8]
 8011748:	f000 fa40 	bl	8011bcc <prvAddCurrentTaskToDelayedList>
    }
 801174c:	bf00      	nop
 801174e:	3718      	adds	r7, #24
 8011750:	46bd      	mov	sp, r7
 8011752:	bd80      	pop	{r7, pc}
 8011754:	200005b8 	.word	0x200005b8

08011758 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8011758:	b580      	push	{r7, lr}
 801175a:	b086      	sub	sp, #24
 801175c:	af00      	add	r7, sp, #0
 801175e:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011760:	687b      	ldr	r3, [r7, #4]
 8011762:	68db      	ldr	r3, [r3, #12]
 8011764:	68db      	ldr	r3, [r3, #12]
 8011766:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 8011768:	693b      	ldr	r3, [r7, #16]
 801176a:	2b00      	cmp	r3, #0
 801176c:	d10b      	bne.n	8011786 <xTaskRemoveFromEventList+0x2e>
        __asm volatile
 801176e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011772:	f383 8811 	msr	BASEPRI, r3
 8011776:	f3bf 8f6f 	isb	sy
 801177a:	f3bf 8f4f 	dsb	sy
 801177e:	60fb      	str	r3, [r7, #12]
    }
 8011780:	bf00      	nop
 8011782:	bf00      	nop
 8011784:	e7fd      	b.n	8011782 <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8011786:	693b      	ldr	r3, [r7, #16]
 8011788:	3318      	adds	r3, #24
 801178a:	4618      	mov	r0, r3
 801178c:	f7fe fed8 	bl	8010540 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011790:	4b1d      	ldr	r3, [pc, #116]	@ (8011808 <xTaskRemoveFromEventList+0xb0>)
 8011792:	681b      	ldr	r3, [r3, #0]
 8011794:	2b00      	cmp	r3, #0
 8011796:	d11c      	bne.n	80117d2 <xTaskRemoveFromEventList+0x7a>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8011798:	693b      	ldr	r3, [r7, #16]
 801179a:	3304      	adds	r3, #4
 801179c:	4618      	mov	r0, r3
 801179e:	f7fe fecf 	bl	8010540 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 80117a2:	693b      	ldr	r3, [r7, #16]
 80117a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80117a6:	2201      	movs	r2, #1
 80117a8:	409a      	lsls	r2, r3
 80117aa:	4b18      	ldr	r3, [pc, #96]	@ (801180c <xTaskRemoveFromEventList+0xb4>)
 80117ac:	681b      	ldr	r3, [r3, #0]
 80117ae:	4313      	orrs	r3, r2
 80117b0:	4a16      	ldr	r2, [pc, #88]	@ (801180c <xTaskRemoveFromEventList+0xb4>)
 80117b2:	6013      	str	r3, [r2, #0]
 80117b4:	693b      	ldr	r3, [r7, #16]
 80117b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80117b8:	4613      	mov	r3, r2
 80117ba:	009b      	lsls	r3, r3, #2
 80117bc:	4413      	add	r3, r2
 80117be:	009b      	lsls	r3, r3, #2
 80117c0:	4a13      	ldr	r2, [pc, #76]	@ (8011810 <xTaskRemoveFromEventList+0xb8>)
 80117c2:	441a      	add	r2, r3
 80117c4:	693b      	ldr	r3, [r7, #16]
 80117c6:	3304      	adds	r3, #4
 80117c8:	4619      	mov	r1, r3
 80117ca:	4610      	mov	r0, r2
 80117cc:	f7fe fe5b 	bl	8010486 <vListInsertEnd>
 80117d0:	e005      	b.n	80117de <xTaskRemoveFromEventList+0x86>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80117d2:	693b      	ldr	r3, [r7, #16]
 80117d4:	3318      	adds	r3, #24
 80117d6:	4619      	mov	r1, r3
 80117d8:	480e      	ldr	r0, [pc, #56]	@ (8011814 <xTaskRemoveFromEventList+0xbc>)
 80117da:	f7fe fe54 	bl	8010486 <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80117de:	693b      	ldr	r3, [r7, #16]
 80117e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80117e2:	4b0d      	ldr	r3, [pc, #52]	@ (8011818 <xTaskRemoveFromEventList+0xc0>)
 80117e4:	681b      	ldr	r3, [r3, #0]
 80117e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80117e8:	429a      	cmp	r2, r3
 80117ea:	d905      	bls.n	80117f8 <xTaskRemoveFromEventList+0xa0>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 80117ec:	2301      	movs	r3, #1
 80117ee:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 80117f0:	4b0a      	ldr	r3, [pc, #40]	@ (801181c <xTaskRemoveFromEventList+0xc4>)
 80117f2:	2201      	movs	r2, #1
 80117f4:	601a      	str	r2, [r3, #0]
 80117f6:	e001      	b.n	80117fc <xTaskRemoveFromEventList+0xa4>
    }
    else
    {
        xReturn = pdFALSE;
 80117f8:	2300      	movs	r3, #0
 80117fa:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 80117fc:	697b      	ldr	r3, [r7, #20]
}
 80117fe:	4618      	mov	r0, r3
 8011800:	3718      	adds	r7, #24
 8011802:	46bd      	mov	sp, r7
 8011804:	bd80      	pop	{r7, pc}
 8011806:	bf00      	nop
 8011808:	200006b8 	.word	0x200006b8
 801180c:	20000698 	.word	0x20000698
 8011810:	200005bc 	.word	0x200005bc
 8011814:	20000650 	.word	0x20000650
 8011818:	200005b8 	.word	0x200005b8
 801181c:	200006a4 	.word	0x200006a4

08011820 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8011820:	b480      	push	{r7}
 8011822:	b083      	sub	sp, #12
 8011824:	af00      	add	r7, sp, #0
 8011826:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8011828:	4b06      	ldr	r3, [pc, #24]	@ (8011844 <vTaskInternalSetTimeOutState+0x24>)
 801182a:	681a      	ldr	r2, [r3, #0]
 801182c:	687b      	ldr	r3, [r7, #4]
 801182e:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8011830:	4b05      	ldr	r3, [pc, #20]	@ (8011848 <vTaskInternalSetTimeOutState+0x28>)
 8011832:	681a      	ldr	r2, [r3, #0]
 8011834:	687b      	ldr	r3, [r7, #4]
 8011836:	605a      	str	r2, [r3, #4]
}
 8011838:	bf00      	nop
 801183a:	370c      	adds	r7, #12
 801183c:	46bd      	mov	sp, r7
 801183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011842:	4770      	bx	lr
 8011844:	200006a8 	.word	0x200006a8
 8011848:	20000694 	.word	0x20000694

0801184c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 801184c:	b580      	push	{r7, lr}
 801184e:	b088      	sub	sp, #32
 8011850:	af00      	add	r7, sp, #0
 8011852:	6078      	str	r0, [r7, #4]
 8011854:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8011856:	687b      	ldr	r3, [r7, #4]
 8011858:	2b00      	cmp	r3, #0
 801185a:	d10b      	bne.n	8011874 <xTaskCheckForTimeOut+0x28>
        __asm volatile
 801185c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011860:	f383 8811 	msr	BASEPRI, r3
 8011864:	f3bf 8f6f 	isb	sy
 8011868:	f3bf 8f4f 	dsb	sy
 801186c:	613b      	str	r3, [r7, #16]
    }
 801186e:	bf00      	nop
 8011870:	bf00      	nop
 8011872:	e7fd      	b.n	8011870 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8011874:	683b      	ldr	r3, [r7, #0]
 8011876:	2b00      	cmp	r3, #0
 8011878:	d10b      	bne.n	8011892 <xTaskCheckForTimeOut+0x46>
        __asm volatile
 801187a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801187e:	f383 8811 	msr	BASEPRI, r3
 8011882:	f3bf 8f6f 	isb	sy
 8011886:	f3bf 8f4f 	dsb	sy
 801188a:	60fb      	str	r3, [r7, #12]
    }
 801188c:	bf00      	nop
 801188e:	bf00      	nop
 8011890:	e7fd      	b.n	801188e <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 8011892:	f000 fe53 	bl	801253c <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8011896:	4b1f      	ldr	r3, [pc, #124]	@ (8011914 <xTaskCheckForTimeOut+0xc8>)
 8011898:	681b      	ldr	r3, [r3, #0]
 801189a:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 801189c:	687b      	ldr	r3, [r7, #4]
 801189e:	685b      	ldr	r3, [r3, #4]
 80118a0:	69ba      	ldr	r2, [r7, #24]
 80118a2:	1ad3      	subs	r3, r2, r3
 80118a4:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80118a6:	683b      	ldr	r3, [r7, #0]
 80118a8:	681b      	ldr	r3, [r3, #0]
 80118aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80118ae:	d102      	bne.n	80118b6 <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 80118b0:	2300      	movs	r3, #0
 80118b2:	61fb      	str	r3, [r7, #28]
 80118b4:	e026      	b.n	8011904 <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80118b6:	687b      	ldr	r3, [r7, #4]
 80118b8:	681a      	ldr	r2, [r3, #0]
 80118ba:	4b17      	ldr	r3, [pc, #92]	@ (8011918 <xTaskCheckForTimeOut+0xcc>)
 80118bc:	681b      	ldr	r3, [r3, #0]
 80118be:	429a      	cmp	r2, r3
 80118c0:	d00a      	beq.n	80118d8 <xTaskCheckForTimeOut+0x8c>
 80118c2:	687b      	ldr	r3, [r7, #4]
 80118c4:	685b      	ldr	r3, [r3, #4]
 80118c6:	69ba      	ldr	r2, [r7, #24]
 80118c8:	429a      	cmp	r2, r3
 80118ca:	d305      	bcc.n	80118d8 <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 80118cc:	2301      	movs	r3, #1
 80118ce:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 80118d0:	683b      	ldr	r3, [r7, #0]
 80118d2:	2200      	movs	r2, #0
 80118d4:	601a      	str	r2, [r3, #0]
 80118d6:	e015      	b.n	8011904 <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80118d8:	683b      	ldr	r3, [r7, #0]
 80118da:	681b      	ldr	r3, [r3, #0]
 80118dc:	697a      	ldr	r2, [r7, #20]
 80118de:	429a      	cmp	r2, r3
 80118e0:	d20b      	bcs.n	80118fa <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 80118e2:	683b      	ldr	r3, [r7, #0]
 80118e4:	681a      	ldr	r2, [r3, #0]
 80118e6:	697b      	ldr	r3, [r7, #20]
 80118e8:	1ad2      	subs	r2, r2, r3
 80118ea:	683b      	ldr	r3, [r7, #0]
 80118ec:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 80118ee:	6878      	ldr	r0, [r7, #4]
 80118f0:	f7ff ff96 	bl	8011820 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 80118f4:	2300      	movs	r3, #0
 80118f6:	61fb      	str	r3, [r7, #28]
 80118f8:	e004      	b.n	8011904 <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 80118fa:	683b      	ldr	r3, [r7, #0]
 80118fc:	2200      	movs	r2, #0
 80118fe:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8011900:	2301      	movs	r3, #1
 8011902:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8011904:	f000 fe4c 	bl	80125a0 <vPortExitCritical>

    return xReturn;
 8011908:	69fb      	ldr	r3, [r7, #28]
}
 801190a:	4618      	mov	r0, r3
 801190c:	3720      	adds	r7, #32
 801190e:	46bd      	mov	sp, r7
 8011910:	bd80      	pop	{r7, pc}
 8011912:	bf00      	nop
 8011914:	20000694 	.word	0x20000694
 8011918:	200006a8 	.word	0x200006a8

0801191c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 801191c:	b480      	push	{r7}
 801191e:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8011920:	4b03      	ldr	r3, [pc, #12]	@ (8011930 <vTaskMissedYield+0x14>)
 8011922:	2201      	movs	r2, #1
 8011924:	601a      	str	r2, [r3, #0]
}
 8011926:	bf00      	nop
 8011928:	46bd      	mov	sp, r7
 801192a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801192e:	4770      	bx	lr
 8011930:	200006a4 	.word	0x200006a4

08011934 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8011934:	b580      	push	{r7, lr}
 8011936:	b082      	sub	sp, #8
 8011938:	af00      	add	r7, sp, #0
 801193a:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 801193c:	f000 f852 	bl	80119e4 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8011940:	4b06      	ldr	r3, [pc, #24]	@ (801195c <prvIdleTask+0x28>)
 8011942:	681b      	ldr	r3, [r3, #0]
 8011944:	2b01      	cmp	r3, #1
 8011946:	d9f9      	bls.n	801193c <prvIdleTask+0x8>
                {
                    taskYIELD();
 8011948:	4b05      	ldr	r3, [pc, #20]	@ (8011960 <prvIdleTask+0x2c>)
 801194a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801194e:	601a      	str	r2, [r3, #0]
 8011950:	f3bf 8f4f 	dsb	sy
 8011954:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8011958:	e7f0      	b.n	801193c <prvIdleTask+0x8>
 801195a:	bf00      	nop
 801195c:	200005bc 	.word	0x200005bc
 8011960:	e000ed04 	.word	0xe000ed04

08011964 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8011964:	b580      	push	{r7, lr}
 8011966:	b082      	sub	sp, #8
 8011968:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801196a:	2300      	movs	r3, #0
 801196c:	607b      	str	r3, [r7, #4]
 801196e:	e00c      	b.n	801198a <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8011970:	687a      	ldr	r2, [r7, #4]
 8011972:	4613      	mov	r3, r2
 8011974:	009b      	lsls	r3, r3, #2
 8011976:	4413      	add	r3, r2
 8011978:	009b      	lsls	r3, r3, #2
 801197a:	4a12      	ldr	r2, [pc, #72]	@ (80119c4 <prvInitialiseTaskLists+0x60>)
 801197c:	4413      	add	r3, r2
 801197e:	4618      	mov	r0, r3
 8011980:	f7fe fd54 	bl	801042c <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011984:	687b      	ldr	r3, [r7, #4]
 8011986:	3301      	adds	r3, #1
 8011988:	607b      	str	r3, [r7, #4]
 801198a:	687b      	ldr	r3, [r7, #4]
 801198c:	2b04      	cmp	r3, #4
 801198e:	d9ef      	bls.n	8011970 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8011990:	480d      	ldr	r0, [pc, #52]	@ (80119c8 <prvInitialiseTaskLists+0x64>)
 8011992:	f7fe fd4b 	bl	801042c <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8011996:	480d      	ldr	r0, [pc, #52]	@ (80119cc <prvInitialiseTaskLists+0x68>)
 8011998:	f7fe fd48 	bl	801042c <vListInitialise>
    vListInitialise( &xPendingReadyList );
 801199c:	480c      	ldr	r0, [pc, #48]	@ (80119d0 <prvInitialiseTaskLists+0x6c>)
 801199e:	f7fe fd45 	bl	801042c <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 80119a2:	480c      	ldr	r0, [pc, #48]	@ (80119d4 <prvInitialiseTaskLists+0x70>)
 80119a4:	f7fe fd42 	bl	801042c <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 80119a8:	480b      	ldr	r0, [pc, #44]	@ (80119d8 <prvInitialiseTaskLists+0x74>)
 80119aa:	f7fe fd3f 	bl	801042c <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80119ae:	4b0b      	ldr	r3, [pc, #44]	@ (80119dc <prvInitialiseTaskLists+0x78>)
 80119b0:	4a05      	ldr	r2, [pc, #20]	@ (80119c8 <prvInitialiseTaskLists+0x64>)
 80119b2:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80119b4:	4b0a      	ldr	r3, [pc, #40]	@ (80119e0 <prvInitialiseTaskLists+0x7c>)
 80119b6:	4a05      	ldr	r2, [pc, #20]	@ (80119cc <prvInitialiseTaskLists+0x68>)
 80119b8:	601a      	str	r2, [r3, #0]
}
 80119ba:	bf00      	nop
 80119bc:	3708      	adds	r7, #8
 80119be:	46bd      	mov	sp, r7
 80119c0:	bd80      	pop	{r7, pc}
 80119c2:	bf00      	nop
 80119c4:	200005bc 	.word	0x200005bc
 80119c8:	20000620 	.word	0x20000620
 80119cc:	20000634 	.word	0x20000634
 80119d0:	20000650 	.word	0x20000650
 80119d4:	20000664 	.word	0x20000664
 80119d8:	2000067c 	.word	0x2000067c
 80119dc:	20000648 	.word	0x20000648
 80119e0:	2000064c 	.word	0x2000064c

080119e4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80119e4:	b580      	push	{r7, lr}
 80119e6:	b082      	sub	sp, #8
 80119e8:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80119ea:	e019      	b.n	8011a20 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 80119ec:	f000 fda6 	bl	801253c <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80119f0:	4b10      	ldr	r3, [pc, #64]	@ (8011a34 <prvCheckTasksWaitingTermination+0x50>)
 80119f2:	68db      	ldr	r3, [r3, #12]
 80119f4:	68db      	ldr	r3, [r3, #12]
 80119f6:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80119f8:	687b      	ldr	r3, [r7, #4]
 80119fa:	3304      	adds	r3, #4
 80119fc:	4618      	mov	r0, r3
 80119fe:	f7fe fd9f 	bl	8010540 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8011a02:	4b0d      	ldr	r3, [pc, #52]	@ (8011a38 <prvCheckTasksWaitingTermination+0x54>)
 8011a04:	681b      	ldr	r3, [r3, #0]
 8011a06:	3b01      	subs	r3, #1
 8011a08:	4a0b      	ldr	r2, [pc, #44]	@ (8011a38 <prvCheckTasksWaitingTermination+0x54>)
 8011a0a:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8011a0c:	4b0b      	ldr	r3, [pc, #44]	@ (8011a3c <prvCheckTasksWaitingTermination+0x58>)
 8011a0e:	681b      	ldr	r3, [r3, #0]
 8011a10:	3b01      	subs	r3, #1
 8011a12:	4a0a      	ldr	r2, [pc, #40]	@ (8011a3c <prvCheckTasksWaitingTermination+0x58>)
 8011a14:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8011a16:	f000 fdc3 	bl	80125a0 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8011a1a:	6878      	ldr	r0, [r7, #4]
 8011a1c:	f000 f810 	bl	8011a40 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8011a20:	4b06      	ldr	r3, [pc, #24]	@ (8011a3c <prvCheckTasksWaitingTermination+0x58>)
 8011a22:	681b      	ldr	r3, [r3, #0]
 8011a24:	2b00      	cmp	r3, #0
 8011a26:	d1e1      	bne.n	80119ec <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8011a28:	bf00      	nop
 8011a2a:	bf00      	nop
 8011a2c:	3708      	adds	r7, #8
 8011a2e:	46bd      	mov	sp, r7
 8011a30:	bd80      	pop	{r7, pc}
 8011a32:	bf00      	nop
 8011a34:	20000664 	.word	0x20000664
 8011a38:	20000690 	.word	0x20000690
 8011a3c:	20000678 	.word	0x20000678

08011a40 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8011a40:	b580      	push	{r7, lr}
 8011a42:	b082      	sub	sp, #8
 8011a44:	af00      	add	r7, sp, #0
 8011a46:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8011a48:	687b      	ldr	r3, [r7, #4]
 8011a4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011a4c:	4618      	mov	r0, r3
 8011a4e:	f000 ff81 	bl	8012954 <vPortFree>
                vPortFree( pxTCB );
 8011a52:	6878      	ldr	r0, [r7, #4]
 8011a54:	f000 ff7e 	bl	8012954 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8011a58:	bf00      	nop
 8011a5a:	3708      	adds	r7, #8
 8011a5c:	46bd      	mov	sp, r7
 8011a5e:	bd80      	pop	{r7, pc}

08011a60 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8011a60:	b480      	push	{r7}
 8011a62:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011a64:	4b0a      	ldr	r3, [pc, #40]	@ (8011a90 <prvResetNextTaskUnblockTime+0x30>)
 8011a66:	681b      	ldr	r3, [r3, #0]
 8011a68:	681b      	ldr	r3, [r3, #0]
 8011a6a:	2b00      	cmp	r3, #0
 8011a6c:	d104      	bne.n	8011a78 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8011a6e:	4b09      	ldr	r3, [pc, #36]	@ (8011a94 <prvResetNextTaskUnblockTime+0x34>)
 8011a70:	f04f 32ff 	mov.w	r2, #4294967295
 8011a74:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8011a76:	e005      	b.n	8011a84 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8011a78:	4b05      	ldr	r3, [pc, #20]	@ (8011a90 <prvResetNextTaskUnblockTime+0x30>)
 8011a7a:	681b      	ldr	r3, [r3, #0]
 8011a7c:	68db      	ldr	r3, [r3, #12]
 8011a7e:	681b      	ldr	r3, [r3, #0]
 8011a80:	4a04      	ldr	r2, [pc, #16]	@ (8011a94 <prvResetNextTaskUnblockTime+0x34>)
 8011a82:	6013      	str	r3, [r2, #0]
}
 8011a84:	bf00      	nop
 8011a86:	46bd      	mov	sp, r7
 8011a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a8c:	4770      	bx	lr
 8011a8e:	bf00      	nop
 8011a90:	20000648 	.word	0x20000648
 8011a94:	200006b0 	.word	0x200006b0

08011a98 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8011a98:	b480      	push	{r7}
 8011a9a:	b083      	sub	sp, #12
 8011a9c:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8011a9e:	4b0b      	ldr	r3, [pc, #44]	@ (8011acc <xTaskGetSchedulerState+0x34>)
 8011aa0:	681b      	ldr	r3, [r3, #0]
 8011aa2:	2b00      	cmp	r3, #0
 8011aa4:	d102      	bne.n	8011aac <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8011aa6:	2301      	movs	r3, #1
 8011aa8:	607b      	str	r3, [r7, #4]
 8011aaa:	e008      	b.n	8011abe <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011aac:	4b08      	ldr	r3, [pc, #32]	@ (8011ad0 <xTaskGetSchedulerState+0x38>)
 8011aae:	681b      	ldr	r3, [r3, #0]
 8011ab0:	2b00      	cmp	r3, #0
 8011ab2:	d102      	bne.n	8011aba <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8011ab4:	2302      	movs	r3, #2
 8011ab6:	607b      	str	r3, [r7, #4]
 8011ab8:	e001      	b.n	8011abe <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8011aba:	2300      	movs	r3, #0
 8011abc:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8011abe:	687b      	ldr	r3, [r7, #4]
    }
 8011ac0:	4618      	mov	r0, r3
 8011ac2:	370c      	adds	r7, #12
 8011ac4:	46bd      	mov	sp, r7
 8011ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011aca:	4770      	bx	lr
 8011acc:	2000069c 	.word	0x2000069c
 8011ad0:	200006b8 	.word	0x200006b8

08011ad4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8011ad4:	b580      	push	{r7, lr}
 8011ad6:	b086      	sub	sp, #24
 8011ad8:	af00      	add	r7, sp, #0
 8011ada:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8011adc:	687b      	ldr	r3, [r7, #4]
 8011ade:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8011ae0:	2300      	movs	r3, #0
 8011ae2:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8011ae4:	687b      	ldr	r3, [r7, #4]
 8011ae6:	2b00      	cmp	r3, #0
 8011ae8:	d065      	beq.n	8011bb6 <xTaskPriorityDisinherit+0xe2>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8011aea:	4b35      	ldr	r3, [pc, #212]	@ (8011bc0 <xTaskPriorityDisinherit+0xec>)
 8011aec:	681b      	ldr	r3, [r3, #0]
 8011aee:	693a      	ldr	r2, [r7, #16]
 8011af0:	429a      	cmp	r2, r3
 8011af2:	d00b      	beq.n	8011b0c <xTaskPriorityDisinherit+0x38>
        __asm volatile
 8011af4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011af8:	f383 8811 	msr	BASEPRI, r3
 8011afc:	f3bf 8f6f 	isb	sy
 8011b00:	f3bf 8f4f 	dsb	sy
 8011b04:	60fb      	str	r3, [r7, #12]
    }
 8011b06:	bf00      	nop
 8011b08:	bf00      	nop
 8011b0a:	e7fd      	b.n	8011b08 <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 8011b0c:	693b      	ldr	r3, [r7, #16]
 8011b0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011b10:	2b00      	cmp	r3, #0
 8011b12:	d10b      	bne.n	8011b2c <xTaskPriorityDisinherit+0x58>
        __asm volatile
 8011b14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b18:	f383 8811 	msr	BASEPRI, r3
 8011b1c:	f3bf 8f6f 	isb	sy
 8011b20:	f3bf 8f4f 	dsb	sy
 8011b24:	60bb      	str	r3, [r7, #8]
    }
 8011b26:	bf00      	nop
 8011b28:	bf00      	nop
 8011b2a:	e7fd      	b.n	8011b28 <xTaskPriorityDisinherit+0x54>
            ( pxTCB->uxMutexesHeld )--;
 8011b2c:	693b      	ldr	r3, [r7, #16]
 8011b2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011b30:	1e5a      	subs	r2, r3, #1
 8011b32:	693b      	ldr	r3, [r7, #16]
 8011b34:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8011b36:	693b      	ldr	r3, [r7, #16]
 8011b38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011b3a:	693b      	ldr	r3, [r7, #16]
 8011b3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011b3e:	429a      	cmp	r2, r3
 8011b40:	d039      	beq.n	8011bb6 <xTaskPriorityDisinherit+0xe2>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8011b42:	693b      	ldr	r3, [r7, #16]
 8011b44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011b46:	2b00      	cmp	r3, #0
 8011b48:	d135      	bne.n	8011bb6 <xTaskPriorityDisinherit+0xe2>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011b4a:	693b      	ldr	r3, [r7, #16]
 8011b4c:	3304      	adds	r3, #4
 8011b4e:	4618      	mov	r0, r3
 8011b50:	f7fe fcf6 	bl	8010540 <uxListRemove>
 8011b54:	4603      	mov	r3, r0
 8011b56:	2b00      	cmp	r3, #0
 8011b58:	d10a      	bne.n	8011b70 <xTaskPriorityDisinherit+0x9c>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8011b5a:	693b      	ldr	r3, [r7, #16]
 8011b5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011b5e:	2201      	movs	r2, #1
 8011b60:	fa02 f303 	lsl.w	r3, r2, r3
 8011b64:	43da      	mvns	r2, r3
 8011b66:	4b17      	ldr	r3, [pc, #92]	@ (8011bc4 <xTaskPriorityDisinherit+0xf0>)
 8011b68:	681b      	ldr	r3, [r3, #0]
 8011b6a:	4013      	ands	r3, r2
 8011b6c:	4a15      	ldr	r2, [pc, #84]	@ (8011bc4 <xTaskPriorityDisinherit+0xf0>)
 8011b6e:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8011b70:	693b      	ldr	r3, [r7, #16]
 8011b72:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8011b74:	693b      	ldr	r3, [r7, #16]
 8011b76:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011b78:	693b      	ldr	r3, [r7, #16]
 8011b7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011b7c:	f1c3 0205 	rsb	r2, r3, #5
 8011b80:	693b      	ldr	r3, [r7, #16]
 8011b82:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 8011b84:	693b      	ldr	r3, [r7, #16]
 8011b86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011b88:	2201      	movs	r2, #1
 8011b8a:	409a      	lsls	r2, r3
 8011b8c:	4b0d      	ldr	r3, [pc, #52]	@ (8011bc4 <xTaskPriorityDisinherit+0xf0>)
 8011b8e:	681b      	ldr	r3, [r3, #0]
 8011b90:	4313      	orrs	r3, r2
 8011b92:	4a0c      	ldr	r2, [pc, #48]	@ (8011bc4 <xTaskPriorityDisinherit+0xf0>)
 8011b94:	6013      	str	r3, [r2, #0]
 8011b96:	693b      	ldr	r3, [r7, #16]
 8011b98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011b9a:	4613      	mov	r3, r2
 8011b9c:	009b      	lsls	r3, r3, #2
 8011b9e:	4413      	add	r3, r2
 8011ba0:	009b      	lsls	r3, r3, #2
 8011ba2:	4a09      	ldr	r2, [pc, #36]	@ (8011bc8 <xTaskPriorityDisinherit+0xf4>)
 8011ba4:	441a      	add	r2, r3
 8011ba6:	693b      	ldr	r3, [r7, #16]
 8011ba8:	3304      	adds	r3, #4
 8011baa:	4619      	mov	r1, r3
 8011bac:	4610      	mov	r0, r2
 8011bae:	f7fe fc6a 	bl	8010486 <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8011bb2:	2301      	movs	r3, #1
 8011bb4:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8011bb6:	697b      	ldr	r3, [r7, #20]
    }
 8011bb8:	4618      	mov	r0, r3
 8011bba:	3718      	adds	r7, #24
 8011bbc:	46bd      	mov	sp, r7
 8011bbe:	bd80      	pop	{r7, pc}
 8011bc0:	200005b8 	.word	0x200005b8
 8011bc4:	20000698 	.word	0x20000698
 8011bc8:	200005bc 	.word	0x200005bc

08011bcc <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8011bcc:	b580      	push	{r7, lr}
 8011bce:	b084      	sub	sp, #16
 8011bd0:	af00      	add	r7, sp, #0
 8011bd2:	6078      	str	r0, [r7, #4]
 8011bd4:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8011bd6:	4b29      	ldr	r3, [pc, #164]	@ (8011c7c <prvAddCurrentTaskToDelayedList+0xb0>)
 8011bd8:	681b      	ldr	r3, [r3, #0]
 8011bda:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011bdc:	4b28      	ldr	r3, [pc, #160]	@ (8011c80 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011bde:	681b      	ldr	r3, [r3, #0]
 8011be0:	3304      	adds	r3, #4
 8011be2:	4618      	mov	r0, r3
 8011be4:	f7fe fcac 	bl	8010540 <uxListRemove>
 8011be8:	4603      	mov	r3, r0
 8011bea:	2b00      	cmp	r3, #0
 8011bec:	d10b      	bne.n	8011c06 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8011bee:	4b24      	ldr	r3, [pc, #144]	@ (8011c80 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011bf0:	681b      	ldr	r3, [r3, #0]
 8011bf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011bf4:	2201      	movs	r2, #1
 8011bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8011bfa:	43da      	mvns	r2, r3
 8011bfc:	4b21      	ldr	r3, [pc, #132]	@ (8011c84 <prvAddCurrentTaskToDelayedList+0xb8>)
 8011bfe:	681b      	ldr	r3, [r3, #0]
 8011c00:	4013      	ands	r3, r2
 8011c02:	4a20      	ldr	r2, [pc, #128]	@ (8011c84 <prvAddCurrentTaskToDelayedList+0xb8>)
 8011c04:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8011c06:	687b      	ldr	r3, [r7, #4]
 8011c08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011c0c:	d10a      	bne.n	8011c24 <prvAddCurrentTaskToDelayedList+0x58>
 8011c0e:	683b      	ldr	r3, [r7, #0]
 8011c10:	2b00      	cmp	r3, #0
 8011c12:	d007      	beq.n	8011c24 <prvAddCurrentTaskToDelayedList+0x58>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011c14:	4b1a      	ldr	r3, [pc, #104]	@ (8011c80 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011c16:	681b      	ldr	r3, [r3, #0]
 8011c18:	3304      	adds	r3, #4
 8011c1a:	4619      	mov	r1, r3
 8011c1c:	481a      	ldr	r0, [pc, #104]	@ (8011c88 <prvAddCurrentTaskToDelayedList+0xbc>)
 8011c1e:	f7fe fc32 	bl	8010486 <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 8011c22:	e026      	b.n	8011c72 <prvAddCurrentTaskToDelayedList+0xa6>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8011c24:	68fa      	ldr	r2, [r7, #12]
 8011c26:	687b      	ldr	r3, [r7, #4]
 8011c28:	4413      	add	r3, r2
 8011c2a:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8011c2c:	4b14      	ldr	r3, [pc, #80]	@ (8011c80 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011c2e:	681b      	ldr	r3, [r3, #0]
 8011c30:	68ba      	ldr	r2, [r7, #8]
 8011c32:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8011c34:	68ba      	ldr	r2, [r7, #8]
 8011c36:	68fb      	ldr	r3, [r7, #12]
 8011c38:	429a      	cmp	r2, r3
 8011c3a:	d209      	bcs.n	8011c50 <prvAddCurrentTaskToDelayedList+0x84>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011c3c:	4b13      	ldr	r3, [pc, #76]	@ (8011c8c <prvAddCurrentTaskToDelayedList+0xc0>)
 8011c3e:	681a      	ldr	r2, [r3, #0]
 8011c40:	4b0f      	ldr	r3, [pc, #60]	@ (8011c80 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011c42:	681b      	ldr	r3, [r3, #0]
 8011c44:	3304      	adds	r3, #4
 8011c46:	4619      	mov	r1, r3
 8011c48:	4610      	mov	r0, r2
 8011c4a:	f7fe fc40 	bl	80104ce <vListInsert>
}
 8011c4e:	e010      	b.n	8011c72 <prvAddCurrentTaskToDelayedList+0xa6>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011c50:	4b0f      	ldr	r3, [pc, #60]	@ (8011c90 <prvAddCurrentTaskToDelayedList+0xc4>)
 8011c52:	681a      	ldr	r2, [r3, #0]
 8011c54:	4b0a      	ldr	r3, [pc, #40]	@ (8011c80 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011c56:	681b      	ldr	r3, [r3, #0]
 8011c58:	3304      	adds	r3, #4
 8011c5a:	4619      	mov	r1, r3
 8011c5c:	4610      	mov	r0, r2
 8011c5e:	f7fe fc36 	bl	80104ce <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8011c62:	4b0c      	ldr	r3, [pc, #48]	@ (8011c94 <prvAddCurrentTaskToDelayedList+0xc8>)
 8011c64:	681b      	ldr	r3, [r3, #0]
 8011c66:	68ba      	ldr	r2, [r7, #8]
 8011c68:	429a      	cmp	r2, r3
 8011c6a:	d202      	bcs.n	8011c72 <prvAddCurrentTaskToDelayedList+0xa6>
                        xNextTaskUnblockTime = xTimeToWake;
 8011c6c:	4a09      	ldr	r2, [pc, #36]	@ (8011c94 <prvAddCurrentTaskToDelayedList+0xc8>)
 8011c6e:	68bb      	ldr	r3, [r7, #8]
 8011c70:	6013      	str	r3, [r2, #0]
}
 8011c72:	bf00      	nop
 8011c74:	3710      	adds	r7, #16
 8011c76:	46bd      	mov	sp, r7
 8011c78:	bd80      	pop	{r7, pc}
 8011c7a:	bf00      	nop
 8011c7c:	20000694 	.word	0x20000694
 8011c80:	200005b8 	.word	0x200005b8
 8011c84:	20000698 	.word	0x20000698
 8011c88:	2000067c 	.word	0x2000067c
 8011c8c:	2000064c 	.word	0x2000064c
 8011c90:	20000648 	.word	0x20000648
 8011c94:	200006b0 	.word	0x200006b0

08011c98 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8011c98:	b580      	push	{r7, lr}
 8011c9a:	b084      	sub	sp, #16
 8011c9c:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8011c9e:	2300      	movs	r3, #0
 8011ca0:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8011ca2:	f000 fae1 	bl	8012268 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8011ca6:	4b12      	ldr	r3, [pc, #72]	@ (8011cf0 <xTimerCreateTimerTask+0x58>)
 8011ca8:	681b      	ldr	r3, [r3, #0]
 8011caa:	2b00      	cmp	r3, #0
 8011cac:	d00b      	beq.n	8011cc6 <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 8011cae:	4b11      	ldr	r3, [pc, #68]	@ (8011cf4 <xTimerCreateTimerTask+0x5c>)
 8011cb0:	9301      	str	r3, [sp, #4]
 8011cb2:	2302      	movs	r3, #2
 8011cb4:	9300      	str	r3, [sp, #0]
 8011cb6:	2300      	movs	r3, #0
 8011cb8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8011cbc:	490e      	ldr	r1, [pc, #56]	@ (8011cf8 <xTimerCreateTimerTask+0x60>)
 8011cbe:	480f      	ldr	r0, [pc, #60]	@ (8011cfc <xTimerCreateTimerTask+0x64>)
 8011cc0:	f7ff f958 	bl	8010f74 <xTaskCreate>
 8011cc4:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8011cc6:	687b      	ldr	r3, [r7, #4]
 8011cc8:	2b00      	cmp	r3, #0
 8011cca:	d10b      	bne.n	8011ce4 <xTimerCreateTimerTask+0x4c>
        __asm volatile
 8011ccc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011cd0:	f383 8811 	msr	BASEPRI, r3
 8011cd4:	f3bf 8f6f 	isb	sy
 8011cd8:	f3bf 8f4f 	dsb	sy
 8011cdc:	603b      	str	r3, [r7, #0]
    }
 8011cde:	bf00      	nop
 8011ce0:	bf00      	nop
 8011ce2:	e7fd      	b.n	8011ce0 <xTimerCreateTimerTask+0x48>
        return xReturn;
 8011ce4:	687b      	ldr	r3, [r7, #4]
    }
 8011ce6:	4618      	mov	r0, r3
 8011ce8:	3708      	adds	r7, #8
 8011cea:	46bd      	mov	sp, r7
 8011cec:	bd80      	pop	{r7, pc}
 8011cee:	bf00      	nop
 8011cf0:	200006ec 	.word	0x200006ec
 8011cf4:	200006f0 	.word	0x200006f0
 8011cf8:	08016844 	.word	0x08016844
 8011cfc:	08011e39 	.word	0x08011e39

08011d00 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 8011d00:	b580      	push	{r7, lr}
 8011d02:	b08a      	sub	sp, #40	@ 0x28
 8011d04:	af00      	add	r7, sp, #0
 8011d06:	60f8      	str	r0, [r7, #12]
 8011d08:	60b9      	str	r1, [r7, #8]
 8011d0a:	607a      	str	r2, [r7, #4]
 8011d0c:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 8011d0e:	2300      	movs	r3, #0
 8011d10:	627b      	str	r3, [r7, #36]	@ 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 8011d12:	68fb      	ldr	r3, [r7, #12]
 8011d14:	2b00      	cmp	r3, #0
 8011d16:	d10b      	bne.n	8011d30 <xTimerGenericCommand+0x30>
        __asm volatile
 8011d18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d1c:	f383 8811 	msr	BASEPRI, r3
 8011d20:	f3bf 8f6f 	isb	sy
 8011d24:	f3bf 8f4f 	dsb	sy
 8011d28:	623b      	str	r3, [r7, #32]
    }
 8011d2a:	bf00      	nop
 8011d2c:	bf00      	nop
 8011d2e:	e7fd      	b.n	8011d2c <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 8011d30:	4b19      	ldr	r3, [pc, #100]	@ (8011d98 <xTimerGenericCommand+0x98>)
 8011d32:	681b      	ldr	r3, [r3, #0]
 8011d34:	2b00      	cmp	r3, #0
 8011d36:	d02a      	beq.n	8011d8e <xTimerGenericCommand+0x8e>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 8011d38:	68bb      	ldr	r3, [r7, #8]
 8011d3a:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8011d3c:	687b      	ldr	r3, [r7, #4]
 8011d3e:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 8011d40:	68fb      	ldr	r3, [r7, #12]
 8011d42:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8011d44:	68bb      	ldr	r3, [r7, #8]
 8011d46:	2b05      	cmp	r3, #5
 8011d48:	dc18      	bgt.n	8011d7c <xTimerGenericCommand+0x7c>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8011d4a:	f7ff fea5 	bl	8011a98 <xTaskGetSchedulerState>
 8011d4e:	4603      	mov	r3, r0
 8011d50:	2b02      	cmp	r3, #2
 8011d52:	d109      	bne.n	8011d68 <xTimerGenericCommand+0x68>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8011d54:	4b10      	ldr	r3, [pc, #64]	@ (8011d98 <xTimerGenericCommand+0x98>)
 8011d56:	6818      	ldr	r0, [r3, #0]
 8011d58:	f107 0114 	add.w	r1, r7, #20
 8011d5c:	2300      	movs	r3, #0
 8011d5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011d60:	f7fe fd08 	bl	8010774 <xQueueGenericSend>
 8011d64:	6278      	str	r0, [r7, #36]	@ 0x24
 8011d66:	e012      	b.n	8011d8e <xTimerGenericCommand+0x8e>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8011d68:	4b0b      	ldr	r3, [pc, #44]	@ (8011d98 <xTimerGenericCommand+0x98>)
 8011d6a:	6818      	ldr	r0, [r3, #0]
 8011d6c:	f107 0114 	add.w	r1, r7, #20
 8011d70:	2300      	movs	r3, #0
 8011d72:	2200      	movs	r2, #0
 8011d74:	f7fe fcfe 	bl	8010774 <xQueueGenericSend>
 8011d78:	6278      	str	r0, [r7, #36]	@ 0x24
 8011d7a:	e008      	b.n	8011d8e <xTimerGenericCommand+0x8e>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8011d7c:	4b06      	ldr	r3, [pc, #24]	@ (8011d98 <xTimerGenericCommand+0x98>)
 8011d7e:	6818      	ldr	r0, [r3, #0]
 8011d80:	f107 0114 	add.w	r1, r7, #20
 8011d84:	2300      	movs	r3, #0
 8011d86:	683a      	ldr	r2, [r7, #0]
 8011d88:	f7fe fdf6 	bl	8010978 <xQueueGenericSendFromISR>
 8011d8c:	6278      	str	r0, [r7, #36]	@ 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8011d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 8011d90:	4618      	mov	r0, r3
 8011d92:	3728      	adds	r7, #40	@ 0x28
 8011d94:	46bd      	mov	sp, r7
 8011d96:	bd80      	pop	{r7, pc}
 8011d98:	200006ec 	.word	0x200006ec

08011d9c <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8011d9c:	b580      	push	{r7, lr}
 8011d9e:	b088      	sub	sp, #32
 8011da0:	af02      	add	r7, sp, #8
 8011da2:	6078      	str	r0, [r7, #4]
 8011da4:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011da6:	4b23      	ldr	r3, [pc, #140]	@ (8011e34 <prvProcessExpiredTimer+0x98>)
 8011da8:	681b      	ldr	r3, [r3, #0]
 8011daa:	68db      	ldr	r3, [r3, #12]
 8011dac:	68db      	ldr	r3, [r3, #12]
 8011dae:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011db0:	697b      	ldr	r3, [r7, #20]
 8011db2:	3304      	adds	r3, #4
 8011db4:	4618      	mov	r0, r3
 8011db6:	f7fe fbc3 	bl	8010540 <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8011dba:	697b      	ldr	r3, [r7, #20]
 8011dbc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011dc0:	f003 0304 	and.w	r3, r3, #4
 8011dc4:	2b00      	cmp	r3, #0
 8011dc6:	d023      	beq.n	8011e10 <prvProcessExpiredTimer+0x74>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8011dc8:	697b      	ldr	r3, [r7, #20]
 8011dca:	699a      	ldr	r2, [r3, #24]
 8011dcc:	687b      	ldr	r3, [r7, #4]
 8011dce:	18d1      	adds	r1, r2, r3
 8011dd0:	687b      	ldr	r3, [r7, #4]
 8011dd2:	683a      	ldr	r2, [r7, #0]
 8011dd4:	6978      	ldr	r0, [r7, #20]
 8011dd6:	f000 f8d5 	bl	8011f84 <prvInsertTimerInActiveList>
 8011dda:	4603      	mov	r3, r0
 8011ddc:	2b00      	cmp	r3, #0
 8011dde:	d020      	beq.n	8011e22 <prvProcessExpiredTimer+0x86>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8011de0:	2300      	movs	r3, #0
 8011de2:	9300      	str	r3, [sp, #0]
 8011de4:	2300      	movs	r3, #0
 8011de6:	687a      	ldr	r2, [r7, #4]
 8011de8:	2100      	movs	r1, #0
 8011dea:	6978      	ldr	r0, [r7, #20]
 8011dec:	f7ff ff88 	bl	8011d00 <xTimerGenericCommand>
 8011df0:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 8011df2:	693b      	ldr	r3, [r7, #16]
 8011df4:	2b00      	cmp	r3, #0
 8011df6:	d114      	bne.n	8011e22 <prvProcessExpiredTimer+0x86>
        __asm volatile
 8011df8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011dfc:	f383 8811 	msr	BASEPRI, r3
 8011e00:	f3bf 8f6f 	isb	sy
 8011e04:	f3bf 8f4f 	dsb	sy
 8011e08:	60fb      	str	r3, [r7, #12]
    }
 8011e0a:	bf00      	nop
 8011e0c:	bf00      	nop
 8011e0e:	e7fd      	b.n	8011e0c <prvProcessExpiredTimer+0x70>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8011e10:	697b      	ldr	r3, [r7, #20]
 8011e12:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011e16:	f023 0301 	bic.w	r3, r3, #1
 8011e1a:	b2da      	uxtb	r2, r3
 8011e1c:	697b      	ldr	r3, [r7, #20]
 8011e1e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011e22:	697b      	ldr	r3, [r7, #20]
 8011e24:	6a1b      	ldr	r3, [r3, #32]
 8011e26:	6978      	ldr	r0, [r7, #20]
 8011e28:	4798      	blx	r3
    }
 8011e2a:	bf00      	nop
 8011e2c:	3718      	adds	r7, #24
 8011e2e:	46bd      	mov	sp, r7
 8011e30:	bd80      	pop	{r7, pc}
 8011e32:	bf00      	nop
 8011e34:	200006e4 	.word	0x200006e4

08011e38 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8011e38:	b580      	push	{r7, lr}
 8011e3a:	b084      	sub	sp, #16
 8011e3c:	af00      	add	r7, sp, #0
 8011e3e:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8011e40:	f107 0308 	add.w	r3, r7, #8
 8011e44:	4618      	mov	r0, r3
 8011e46:	f000 f859 	bl	8011efc <prvGetNextExpireTime>
 8011e4a:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8011e4c:	68bb      	ldr	r3, [r7, #8]
 8011e4e:	4619      	mov	r1, r3
 8011e50:	68f8      	ldr	r0, [r7, #12]
 8011e52:	f000 f805 	bl	8011e60 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8011e56:	f000 f8d7 	bl	8012008 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8011e5a:	bf00      	nop
 8011e5c:	e7f0      	b.n	8011e40 <prvTimerTask+0x8>
	...

08011e60 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8011e60:	b580      	push	{r7, lr}
 8011e62:	b084      	sub	sp, #16
 8011e64:	af00      	add	r7, sp, #0
 8011e66:	6078      	str	r0, [r7, #4]
 8011e68:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8011e6a:	f7ff fa51 	bl	8011310 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8011e6e:	f107 0308 	add.w	r3, r7, #8
 8011e72:	4618      	mov	r0, r3
 8011e74:	f000 f866 	bl	8011f44 <prvSampleTimeNow>
 8011e78:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8011e7a:	68bb      	ldr	r3, [r7, #8]
 8011e7c:	2b00      	cmp	r3, #0
 8011e7e:	d130      	bne.n	8011ee2 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8011e80:	683b      	ldr	r3, [r7, #0]
 8011e82:	2b00      	cmp	r3, #0
 8011e84:	d10a      	bne.n	8011e9c <prvProcessTimerOrBlockTask+0x3c>
 8011e86:	687a      	ldr	r2, [r7, #4]
 8011e88:	68fb      	ldr	r3, [r7, #12]
 8011e8a:	429a      	cmp	r2, r3
 8011e8c:	d806      	bhi.n	8011e9c <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8011e8e:	f7ff fa4d 	bl	801132c <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8011e92:	68f9      	ldr	r1, [r7, #12]
 8011e94:	6878      	ldr	r0, [r7, #4]
 8011e96:	f7ff ff81 	bl	8011d9c <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8011e9a:	e024      	b.n	8011ee6 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8011e9c:	683b      	ldr	r3, [r7, #0]
 8011e9e:	2b00      	cmp	r3, #0
 8011ea0:	d008      	beq.n	8011eb4 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8011ea2:	4b13      	ldr	r3, [pc, #76]	@ (8011ef0 <prvProcessTimerOrBlockTask+0x90>)
 8011ea4:	681b      	ldr	r3, [r3, #0]
 8011ea6:	681b      	ldr	r3, [r3, #0]
 8011ea8:	2b00      	cmp	r3, #0
 8011eaa:	d101      	bne.n	8011eb0 <prvProcessTimerOrBlockTask+0x50>
 8011eac:	2301      	movs	r3, #1
 8011eae:	e000      	b.n	8011eb2 <prvProcessTimerOrBlockTask+0x52>
 8011eb0:	2300      	movs	r3, #0
 8011eb2:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8011eb4:	4b0f      	ldr	r3, [pc, #60]	@ (8011ef4 <prvProcessTimerOrBlockTask+0x94>)
 8011eb6:	6818      	ldr	r0, [r3, #0]
 8011eb8:	687a      	ldr	r2, [r7, #4]
 8011eba:	68fb      	ldr	r3, [r7, #12]
 8011ebc:	1ad3      	subs	r3, r2, r3
 8011ebe:	683a      	ldr	r2, [r7, #0]
 8011ec0:	4619      	mov	r1, r3
 8011ec2:	f7ff f823 	bl	8010f0c <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8011ec6:	f7ff fa31 	bl	801132c <xTaskResumeAll>
 8011eca:	4603      	mov	r3, r0
 8011ecc:	2b00      	cmp	r3, #0
 8011ece:	d10a      	bne.n	8011ee6 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8011ed0:	4b09      	ldr	r3, [pc, #36]	@ (8011ef8 <prvProcessTimerOrBlockTask+0x98>)
 8011ed2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011ed6:	601a      	str	r2, [r3, #0]
 8011ed8:	f3bf 8f4f 	dsb	sy
 8011edc:	f3bf 8f6f 	isb	sy
    }
 8011ee0:	e001      	b.n	8011ee6 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8011ee2:	f7ff fa23 	bl	801132c <xTaskResumeAll>
    }
 8011ee6:	bf00      	nop
 8011ee8:	3710      	adds	r7, #16
 8011eea:	46bd      	mov	sp, r7
 8011eec:	bd80      	pop	{r7, pc}
 8011eee:	bf00      	nop
 8011ef0:	200006e8 	.word	0x200006e8
 8011ef4:	200006ec 	.word	0x200006ec
 8011ef8:	e000ed04 	.word	0xe000ed04

08011efc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8011efc:	b480      	push	{r7}
 8011efe:	b085      	sub	sp, #20
 8011f00:	af00      	add	r7, sp, #0
 8011f02:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8011f04:	4b0e      	ldr	r3, [pc, #56]	@ (8011f40 <prvGetNextExpireTime+0x44>)
 8011f06:	681b      	ldr	r3, [r3, #0]
 8011f08:	681b      	ldr	r3, [r3, #0]
 8011f0a:	2b00      	cmp	r3, #0
 8011f0c:	d101      	bne.n	8011f12 <prvGetNextExpireTime+0x16>
 8011f0e:	2201      	movs	r2, #1
 8011f10:	e000      	b.n	8011f14 <prvGetNextExpireTime+0x18>
 8011f12:	2200      	movs	r2, #0
 8011f14:	687b      	ldr	r3, [r7, #4]
 8011f16:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8011f18:	687b      	ldr	r3, [r7, #4]
 8011f1a:	681b      	ldr	r3, [r3, #0]
 8011f1c:	2b00      	cmp	r3, #0
 8011f1e:	d105      	bne.n	8011f2c <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8011f20:	4b07      	ldr	r3, [pc, #28]	@ (8011f40 <prvGetNextExpireTime+0x44>)
 8011f22:	681b      	ldr	r3, [r3, #0]
 8011f24:	68db      	ldr	r3, [r3, #12]
 8011f26:	681b      	ldr	r3, [r3, #0]
 8011f28:	60fb      	str	r3, [r7, #12]
 8011f2a:	e001      	b.n	8011f30 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8011f2c:	2300      	movs	r3, #0
 8011f2e:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8011f30:	68fb      	ldr	r3, [r7, #12]
    }
 8011f32:	4618      	mov	r0, r3
 8011f34:	3714      	adds	r7, #20
 8011f36:	46bd      	mov	sp, r7
 8011f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f3c:	4770      	bx	lr
 8011f3e:	bf00      	nop
 8011f40:	200006e4 	.word	0x200006e4

08011f44 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8011f44:	b580      	push	{r7, lr}
 8011f46:	b084      	sub	sp, #16
 8011f48:	af00      	add	r7, sp, #0
 8011f4a:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8011f4c:	f7ff fa8c 	bl	8011468 <xTaskGetTickCount>
 8011f50:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8011f52:	4b0b      	ldr	r3, [pc, #44]	@ (8011f80 <prvSampleTimeNow+0x3c>)
 8011f54:	681b      	ldr	r3, [r3, #0]
 8011f56:	68fa      	ldr	r2, [r7, #12]
 8011f58:	429a      	cmp	r2, r3
 8011f5a:	d205      	bcs.n	8011f68 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8011f5c:	f000 f91e 	bl	801219c <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8011f60:	687b      	ldr	r3, [r7, #4]
 8011f62:	2201      	movs	r2, #1
 8011f64:	601a      	str	r2, [r3, #0]
 8011f66:	e002      	b.n	8011f6e <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8011f68:	687b      	ldr	r3, [r7, #4]
 8011f6a:	2200      	movs	r2, #0
 8011f6c:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8011f6e:	4a04      	ldr	r2, [pc, #16]	@ (8011f80 <prvSampleTimeNow+0x3c>)
 8011f70:	68fb      	ldr	r3, [r7, #12]
 8011f72:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8011f74:	68fb      	ldr	r3, [r7, #12]
    }
 8011f76:	4618      	mov	r0, r3
 8011f78:	3710      	adds	r7, #16
 8011f7a:	46bd      	mov	sp, r7
 8011f7c:	bd80      	pop	{r7, pc}
 8011f7e:	bf00      	nop
 8011f80:	200006f4 	.word	0x200006f4

08011f84 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8011f84:	b580      	push	{r7, lr}
 8011f86:	b086      	sub	sp, #24
 8011f88:	af00      	add	r7, sp, #0
 8011f8a:	60f8      	str	r0, [r7, #12]
 8011f8c:	60b9      	str	r1, [r7, #8]
 8011f8e:	607a      	str	r2, [r7, #4]
 8011f90:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8011f92:	2300      	movs	r3, #0
 8011f94:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8011f96:	68fb      	ldr	r3, [r7, #12]
 8011f98:	68ba      	ldr	r2, [r7, #8]
 8011f9a:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8011f9c:	68fb      	ldr	r3, [r7, #12]
 8011f9e:	68fa      	ldr	r2, [r7, #12]
 8011fa0:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8011fa2:	68ba      	ldr	r2, [r7, #8]
 8011fa4:	687b      	ldr	r3, [r7, #4]
 8011fa6:	429a      	cmp	r2, r3
 8011fa8:	d812      	bhi.n	8011fd0 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011faa:	687a      	ldr	r2, [r7, #4]
 8011fac:	683b      	ldr	r3, [r7, #0]
 8011fae:	1ad2      	subs	r2, r2, r3
 8011fb0:	68fb      	ldr	r3, [r7, #12]
 8011fb2:	699b      	ldr	r3, [r3, #24]
 8011fb4:	429a      	cmp	r2, r3
 8011fb6:	d302      	bcc.n	8011fbe <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8011fb8:	2301      	movs	r3, #1
 8011fba:	617b      	str	r3, [r7, #20]
 8011fbc:	e01b      	b.n	8011ff6 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8011fbe:	4b10      	ldr	r3, [pc, #64]	@ (8012000 <prvInsertTimerInActiveList+0x7c>)
 8011fc0:	681a      	ldr	r2, [r3, #0]
 8011fc2:	68fb      	ldr	r3, [r7, #12]
 8011fc4:	3304      	adds	r3, #4
 8011fc6:	4619      	mov	r1, r3
 8011fc8:	4610      	mov	r0, r2
 8011fca:	f7fe fa80 	bl	80104ce <vListInsert>
 8011fce:	e012      	b.n	8011ff6 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8011fd0:	687a      	ldr	r2, [r7, #4]
 8011fd2:	683b      	ldr	r3, [r7, #0]
 8011fd4:	429a      	cmp	r2, r3
 8011fd6:	d206      	bcs.n	8011fe6 <prvInsertTimerInActiveList+0x62>
 8011fd8:	68ba      	ldr	r2, [r7, #8]
 8011fda:	683b      	ldr	r3, [r7, #0]
 8011fdc:	429a      	cmp	r2, r3
 8011fde:	d302      	bcc.n	8011fe6 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8011fe0:	2301      	movs	r3, #1
 8011fe2:	617b      	str	r3, [r7, #20]
 8011fe4:	e007      	b.n	8011ff6 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8011fe6:	4b07      	ldr	r3, [pc, #28]	@ (8012004 <prvInsertTimerInActiveList+0x80>)
 8011fe8:	681a      	ldr	r2, [r3, #0]
 8011fea:	68fb      	ldr	r3, [r7, #12]
 8011fec:	3304      	adds	r3, #4
 8011fee:	4619      	mov	r1, r3
 8011ff0:	4610      	mov	r0, r2
 8011ff2:	f7fe fa6c 	bl	80104ce <vListInsert>
            }
        }

        return xProcessTimerNow;
 8011ff6:	697b      	ldr	r3, [r7, #20]
    }
 8011ff8:	4618      	mov	r0, r3
 8011ffa:	3718      	adds	r7, #24
 8011ffc:	46bd      	mov	sp, r7
 8011ffe:	bd80      	pop	{r7, pc}
 8012000:	200006e8 	.word	0x200006e8
 8012004:	200006e4 	.word	0x200006e4

08012008 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8012008:	b580      	push	{r7, lr}
 801200a:	b08c      	sub	sp, #48	@ 0x30
 801200c:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801200e:	e0b2      	b.n	8012176 <prvProcessReceivedCommands+0x16e>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8012010:	68bb      	ldr	r3, [r7, #8]
 8012012:	2b00      	cmp	r3, #0
 8012014:	f2c0 80af 	blt.w	8012176 <prvProcessReceivedCommands+0x16e>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8012018:	693b      	ldr	r3, [r7, #16]
 801201a:	627b      	str	r3, [r7, #36]	@ 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 801201c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801201e:	695b      	ldr	r3, [r3, #20]
 8012020:	2b00      	cmp	r3, #0
 8012022:	d004      	beq.n	801202e <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012026:	3304      	adds	r3, #4
 8012028:	4618      	mov	r0, r3
 801202a:	f7fe fa89 	bl	8010540 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801202e:	1d3b      	adds	r3, r7, #4
 8012030:	4618      	mov	r0, r3
 8012032:	f7ff ff87 	bl	8011f44 <prvSampleTimeNow>
 8012036:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 8012038:	68bb      	ldr	r3, [r7, #8]
 801203a:	2b09      	cmp	r3, #9
 801203c:	f200 8098 	bhi.w	8012170 <prvProcessReceivedCommands+0x168>
 8012040:	a201      	add	r2, pc, #4	@ (adr r2, 8012048 <prvProcessReceivedCommands+0x40>)
 8012042:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012046:	bf00      	nop
 8012048:	08012071 	.word	0x08012071
 801204c:	08012071 	.word	0x08012071
 8012050:	08012071 	.word	0x08012071
 8012054:	080120e7 	.word	0x080120e7
 8012058:	080120fb 	.word	0x080120fb
 801205c:	08012147 	.word	0x08012147
 8012060:	08012071 	.word	0x08012071
 8012064:	08012071 	.word	0x08012071
 8012068:	080120e7 	.word	0x080120e7
 801206c:	080120fb 	.word	0x080120fb
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012070:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012072:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012076:	f043 0301 	orr.w	r3, r3, #1
 801207a:	b2da      	uxtb	r2, r3
 801207c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801207e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8012082:	68fa      	ldr	r2, [r7, #12]
 8012084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012086:	699b      	ldr	r3, [r3, #24]
 8012088:	18d1      	adds	r1, r2, r3
 801208a:	68fb      	ldr	r3, [r7, #12]
 801208c:	6a3a      	ldr	r2, [r7, #32]
 801208e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012090:	f7ff ff78 	bl	8011f84 <prvInsertTimerInActiveList>
 8012094:	4603      	mov	r3, r0
 8012096:	2b00      	cmp	r3, #0
 8012098:	d06c      	beq.n	8012174 <prvProcessReceivedCommands+0x16c>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801209a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801209c:	6a1b      	ldr	r3, [r3, #32]
 801209e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80120a0:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80120a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80120a4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80120a8:	f003 0304 	and.w	r3, r3, #4
 80120ac:	2b00      	cmp	r3, #0
 80120ae:	d061      	beq.n	8012174 <prvProcessReceivedCommands+0x16c>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80120b0:	68fa      	ldr	r2, [r7, #12]
 80120b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80120b4:	699b      	ldr	r3, [r3, #24]
 80120b6:	441a      	add	r2, r3
 80120b8:	2300      	movs	r3, #0
 80120ba:	9300      	str	r3, [sp, #0]
 80120bc:	2300      	movs	r3, #0
 80120be:	2100      	movs	r1, #0
 80120c0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80120c2:	f7ff fe1d 	bl	8011d00 <xTimerGenericCommand>
 80120c6:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 80120c8:	69fb      	ldr	r3, [r7, #28]
 80120ca:	2b00      	cmp	r3, #0
 80120cc:	d152      	bne.n	8012174 <prvProcessReceivedCommands+0x16c>
        __asm volatile
 80120ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80120d2:	f383 8811 	msr	BASEPRI, r3
 80120d6:	f3bf 8f6f 	isb	sy
 80120da:	f3bf 8f4f 	dsb	sy
 80120de:	61bb      	str	r3, [r7, #24]
    }
 80120e0:	bf00      	nop
 80120e2:	bf00      	nop
 80120e4:	e7fd      	b.n	80120e2 <prvProcessReceivedCommands+0xda>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80120e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80120e8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80120ec:	f023 0301 	bic.w	r3, r3, #1
 80120f0:	b2da      	uxtb	r2, r3
 80120f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80120f4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 80120f8:	e03d      	b.n	8012176 <prvProcessReceivedCommands+0x16e>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80120fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80120fc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012100:	f043 0301 	orr.w	r3, r3, #1
 8012104:	b2da      	uxtb	r2, r3
 8012106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012108:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 801210c:	68fa      	ldr	r2, [r7, #12]
 801210e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012110:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8012112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012114:	699b      	ldr	r3, [r3, #24]
 8012116:	2b00      	cmp	r3, #0
 8012118:	d10b      	bne.n	8012132 <prvProcessReceivedCommands+0x12a>
        __asm volatile
 801211a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801211e:	f383 8811 	msr	BASEPRI, r3
 8012122:	f3bf 8f6f 	isb	sy
 8012126:	f3bf 8f4f 	dsb	sy
 801212a:	617b      	str	r3, [r7, #20]
    }
 801212c:	bf00      	nop
 801212e:	bf00      	nop
 8012130:	e7fd      	b.n	801212e <prvProcessReceivedCommands+0x126>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8012132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012134:	699a      	ldr	r2, [r3, #24]
 8012136:	6a3b      	ldr	r3, [r7, #32]
 8012138:	18d1      	adds	r1, r2, r3
 801213a:	6a3b      	ldr	r3, [r7, #32]
 801213c:	6a3a      	ldr	r2, [r7, #32]
 801213e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012140:	f7ff ff20 	bl	8011f84 <prvInsertTimerInActiveList>
                        break;
 8012144:	e017      	b.n	8012176 <prvProcessReceivedCommands+0x16e>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8012146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012148:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801214c:	f003 0302 	and.w	r3, r3, #2
 8012150:	2b00      	cmp	r3, #0
 8012152:	d103      	bne.n	801215c <prvProcessReceivedCommands+0x154>
                                {
                                    vPortFree( pxTimer );
 8012154:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012156:	f000 fbfd 	bl	8012954 <vPortFree>
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 801215a:	e00c      	b.n	8012176 <prvProcessReceivedCommands+0x16e>
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801215c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801215e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012162:	f023 0301 	bic.w	r3, r3, #1
 8012166:	b2da      	uxtb	r2, r3
 8012168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801216a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 801216e:	e002      	b.n	8012176 <prvProcessReceivedCommands+0x16e>

                    default:
                        /* Don't expect to get here. */
                        break;
 8012170:	bf00      	nop
 8012172:	e000      	b.n	8012176 <prvProcessReceivedCommands+0x16e>
                        break;
 8012174:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8012176:	4b08      	ldr	r3, [pc, #32]	@ (8012198 <prvProcessReceivedCommands+0x190>)
 8012178:	681b      	ldr	r3, [r3, #0]
 801217a:	f107 0108 	add.w	r1, r7, #8
 801217e:	2200      	movs	r2, #0
 8012180:	4618      	mov	r0, r3
 8012182:	f7fe fca7 	bl	8010ad4 <xQueueReceive>
 8012186:	4603      	mov	r3, r0
 8012188:	2b00      	cmp	r3, #0
 801218a:	f47f af41 	bne.w	8012010 <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 801218e:	bf00      	nop
 8012190:	bf00      	nop
 8012192:	3728      	adds	r7, #40	@ 0x28
 8012194:	46bd      	mov	sp, r7
 8012196:	bd80      	pop	{r7, pc}
 8012198:	200006ec 	.word	0x200006ec

0801219c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 801219c:	b580      	push	{r7, lr}
 801219e:	b088      	sub	sp, #32
 80121a0:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80121a2:	e049      	b.n	8012238 <prvSwitchTimerLists+0x9c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80121a4:	4b2e      	ldr	r3, [pc, #184]	@ (8012260 <prvSwitchTimerLists+0xc4>)
 80121a6:	681b      	ldr	r3, [r3, #0]
 80121a8:	68db      	ldr	r3, [r3, #12]
 80121aa:	681b      	ldr	r3, [r3, #0]
 80121ac:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80121ae:	4b2c      	ldr	r3, [pc, #176]	@ (8012260 <prvSwitchTimerLists+0xc4>)
 80121b0:	681b      	ldr	r3, [r3, #0]
 80121b2:	68db      	ldr	r3, [r3, #12]
 80121b4:	68db      	ldr	r3, [r3, #12]
 80121b6:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80121b8:	68fb      	ldr	r3, [r7, #12]
 80121ba:	3304      	adds	r3, #4
 80121bc:	4618      	mov	r0, r3
 80121be:	f7fe f9bf 	bl	8010540 <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80121c2:	68fb      	ldr	r3, [r7, #12]
 80121c4:	6a1b      	ldr	r3, [r3, #32]
 80121c6:	68f8      	ldr	r0, [r7, #12]
 80121c8:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80121ca:	68fb      	ldr	r3, [r7, #12]
 80121cc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80121d0:	f003 0304 	and.w	r3, r3, #4
 80121d4:	2b00      	cmp	r3, #0
 80121d6:	d02f      	beq.n	8012238 <prvSwitchTimerLists+0x9c>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80121d8:	68fb      	ldr	r3, [r7, #12]
 80121da:	699b      	ldr	r3, [r3, #24]
 80121dc:	693a      	ldr	r2, [r7, #16]
 80121de:	4413      	add	r3, r2
 80121e0:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 80121e2:	68ba      	ldr	r2, [r7, #8]
 80121e4:	693b      	ldr	r3, [r7, #16]
 80121e6:	429a      	cmp	r2, r3
 80121e8:	d90e      	bls.n	8012208 <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80121ea:	68fb      	ldr	r3, [r7, #12]
 80121ec:	68ba      	ldr	r2, [r7, #8]
 80121ee:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80121f0:	68fb      	ldr	r3, [r7, #12]
 80121f2:	68fa      	ldr	r2, [r7, #12]
 80121f4:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80121f6:	4b1a      	ldr	r3, [pc, #104]	@ (8012260 <prvSwitchTimerLists+0xc4>)
 80121f8:	681a      	ldr	r2, [r3, #0]
 80121fa:	68fb      	ldr	r3, [r7, #12]
 80121fc:	3304      	adds	r3, #4
 80121fe:	4619      	mov	r1, r3
 8012200:	4610      	mov	r0, r2
 8012202:	f7fe f964 	bl	80104ce <vListInsert>
 8012206:	e017      	b.n	8012238 <prvSwitchTimerLists+0x9c>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012208:	2300      	movs	r3, #0
 801220a:	9300      	str	r3, [sp, #0]
 801220c:	2300      	movs	r3, #0
 801220e:	693a      	ldr	r2, [r7, #16]
 8012210:	2100      	movs	r1, #0
 8012212:	68f8      	ldr	r0, [r7, #12]
 8012214:	f7ff fd74 	bl	8011d00 <xTimerGenericCommand>
 8012218:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 801221a:	687b      	ldr	r3, [r7, #4]
 801221c:	2b00      	cmp	r3, #0
 801221e:	d10b      	bne.n	8012238 <prvSwitchTimerLists+0x9c>
        __asm volatile
 8012220:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012224:	f383 8811 	msr	BASEPRI, r3
 8012228:	f3bf 8f6f 	isb	sy
 801222c:	f3bf 8f4f 	dsb	sy
 8012230:	603b      	str	r3, [r7, #0]
    }
 8012232:	bf00      	nop
 8012234:	bf00      	nop
 8012236:	e7fd      	b.n	8012234 <prvSwitchTimerLists+0x98>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8012238:	4b09      	ldr	r3, [pc, #36]	@ (8012260 <prvSwitchTimerLists+0xc4>)
 801223a:	681b      	ldr	r3, [r3, #0]
 801223c:	681b      	ldr	r3, [r3, #0]
 801223e:	2b00      	cmp	r3, #0
 8012240:	d1b0      	bne.n	80121a4 <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 8012242:	4b07      	ldr	r3, [pc, #28]	@ (8012260 <prvSwitchTimerLists+0xc4>)
 8012244:	681b      	ldr	r3, [r3, #0]
 8012246:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 8012248:	4b06      	ldr	r3, [pc, #24]	@ (8012264 <prvSwitchTimerLists+0xc8>)
 801224a:	681b      	ldr	r3, [r3, #0]
 801224c:	4a04      	ldr	r2, [pc, #16]	@ (8012260 <prvSwitchTimerLists+0xc4>)
 801224e:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8012250:	4a04      	ldr	r2, [pc, #16]	@ (8012264 <prvSwitchTimerLists+0xc8>)
 8012252:	697b      	ldr	r3, [r7, #20]
 8012254:	6013      	str	r3, [r2, #0]
    }
 8012256:	bf00      	nop
 8012258:	3718      	adds	r7, #24
 801225a:	46bd      	mov	sp, r7
 801225c:	bd80      	pop	{r7, pc}
 801225e:	bf00      	nop
 8012260:	200006e4 	.word	0x200006e4
 8012264:	200006e8 	.word	0x200006e8

08012268 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8012268:	b580      	push	{r7, lr}
 801226a:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 801226c:	f000 f966 	bl	801253c <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8012270:	4b12      	ldr	r3, [pc, #72]	@ (80122bc <prvCheckForValidListAndQueue+0x54>)
 8012272:	681b      	ldr	r3, [r3, #0]
 8012274:	2b00      	cmp	r3, #0
 8012276:	d11d      	bne.n	80122b4 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8012278:	4811      	ldr	r0, [pc, #68]	@ (80122c0 <prvCheckForValidListAndQueue+0x58>)
 801227a:	f7fe f8d7 	bl	801042c <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 801227e:	4811      	ldr	r0, [pc, #68]	@ (80122c4 <prvCheckForValidListAndQueue+0x5c>)
 8012280:	f7fe f8d4 	bl	801042c <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8012284:	4b10      	ldr	r3, [pc, #64]	@ (80122c8 <prvCheckForValidListAndQueue+0x60>)
 8012286:	4a0e      	ldr	r2, [pc, #56]	@ (80122c0 <prvCheckForValidListAndQueue+0x58>)
 8012288:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 801228a:	4b10      	ldr	r3, [pc, #64]	@ (80122cc <prvCheckForValidListAndQueue+0x64>)
 801228c:	4a0d      	ldr	r2, [pc, #52]	@ (80122c4 <prvCheckForValidListAndQueue+0x5c>)
 801228e:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8012290:	2200      	movs	r2, #0
 8012292:	210c      	movs	r1, #12
 8012294:	200a      	movs	r0, #10
 8012296:	f7fe f9e7 	bl	8010668 <xQueueGenericCreate>
 801229a:	4603      	mov	r3, r0
 801229c:	4a07      	ldr	r2, [pc, #28]	@ (80122bc <prvCheckForValidListAndQueue+0x54>)
 801229e:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 80122a0:	4b06      	ldr	r3, [pc, #24]	@ (80122bc <prvCheckForValidListAndQueue+0x54>)
 80122a2:	681b      	ldr	r3, [r3, #0]
 80122a4:	2b00      	cmp	r3, #0
 80122a6:	d005      	beq.n	80122b4 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80122a8:	4b04      	ldr	r3, [pc, #16]	@ (80122bc <prvCheckForValidListAndQueue+0x54>)
 80122aa:	681b      	ldr	r3, [r3, #0]
 80122ac:	4908      	ldr	r1, [pc, #32]	@ (80122d0 <prvCheckForValidListAndQueue+0x68>)
 80122ae:	4618      	mov	r0, r3
 80122b0:	f7fe fe02 	bl	8010eb8 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80122b4:	f000 f974 	bl	80125a0 <vPortExitCritical>
    }
 80122b8:	bf00      	nop
 80122ba:	bd80      	pop	{r7, pc}
 80122bc:	200006ec 	.word	0x200006ec
 80122c0:	200006bc 	.word	0x200006bc
 80122c4:	200006d0 	.word	0x200006d0
 80122c8:	200006e4 	.word	0x200006e4
 80122cc:	200006e8 	.word	0x200006e8
 80122d0:	0801684c 	.word	0x0801684c

080122d4 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 80122d4:	b480      	push	{r7}
 80122d6:	b085      	sub	sp, #20
 80122d8:	af00      	add	r7, sp, #0
 80122da:	60f8      	str	r0, [r7, #12]
 80122dc:	60b9      	str	r1, [r7, #8]
 80122de:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 80122e0:	68fb      	ldr	r3, [r7, #12]
 80122e2:	3b04      	subs	r3, #4
 80122e4:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 80122e6:	68fb      	ldr	r3, [r7, #12]
 80122e8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80122ec:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80122ee:	68fb      	ldr	r3, [r7, #12]
 80122f0:	3b04      	subs	r3, #4
 80122f2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 80122f4:	68bb      	ldr	r3, [r7, #8]
 80122f6:	f023 0201 	bic.w	r2, r3, #1
 80122fa:	68fb      	ldr	r3, [r7, #12]
 80122fc:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80122fe:	68fb      	ldr	r3, [r7, #12]
 8012300:	3b04      	subs	r3, #4
 8012302:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8012304:	4a0c      	ldr	r2, [pc, #48]	@ (8012338 <pxPortInitialiseStack+0x64>)
 8012306:	68fb      	ldr	r3, [r7, #12]
 8012308:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 801230a:	68fb      	ldr	r3, [r7, #12]
 801230c:	3b14      	subs	r3, #20
 801230e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8012310:	687a      	ldr	r2, [r7, #4]
 8012312:	68fb      	ldr	r3, [r7, #12]
 8012314:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8012316:	68fb      	ldr	r3, [r7, #12]
 8012318:	3b04      	subs	r3, #4
 801231a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 801231c:	68fb      	ldr	r3, [r7, #12]
 801231e:	f06f 0202 	mvn.w	r2, #2
 8012322:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8012324:	68fb      	ldr	r3, [r7, #12]
 8012326:	3b20      	subs	r3, #32
 8012328:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 801232a:	68fb      	ldr	r3, [r7, #12]
}
 801232c:	4618      	mov	r0, r3
 801232e:	3714      	adds	r7, #20
 8012330:	46bd      	mov	sp, r7
 8012332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012336:	4770      	bx	lr
 8012338:	0801233d 	.word	0x0801233d

0801233c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 801233c:	b480      	push	{r7}
 801233e:	b085      	sub	sp, #20
 8012340:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8012342:	2300      	movs	r3, #0
 8012344:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8012346:	4b13      	ldr	r3, [pc, #76]	@ (8012394 <prvTaskExitError+0x58>)
 8012348:	681b      	ldr	r3, [r3, #0]
 801234a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801234e:	d00b      	beq.n	8012368 <prvTaskExitError+0x2c>
        __asm volatile
 8012350:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012354:	f383 8811 	msr	BASEPRI, r3
 8012358:	f3bf 8f6f 	isb	sy
 801235c:	f3bf 8f4f 	dsb	sy
 8012360:	60fb      	str	r3, [r7, #12]
    }
 8012362:	bf00      	nop
 8012364:	bf00      	nop
 8012366:	e7fd      	b.n	8012364 <prvTaskExitError+0x28>
        __asm volatile
 8012368:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801236c:	f383 8811 	msr	BASEPRI, r3
 8012370:	f3bf 8f6f 	isb	sy
 8012374:	f3bf 8f4f 	dsb	sy
 8012378:	60bb      	str	r3, [r7, #8]
    }
 801237a:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 801237c:	bf00      	nop
 801237e:	687b      	ldr	r3, [r7, #4]
 8012380:	2b00      	cmp	r3, #0
 8012382:	d0fc      	beq.n	801237e <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8012384:	bf00      	nop
 8012386:	bf00      	nop
 8012388:	3714      	adds	r7, #20
 801238a:	46bd      	mov	sp, r7
 801238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012390:	4770      	bx	lr
 8012392:	bf00      	nop
 8012394:	20000020 	.word	0x20000020
	...

080123a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 80123a0:	4b07      	ldr	r3, [pc, #28]	@ (80123c0 <pxCurrentTCBConst2>)
 80123a2:	6819      	ldr	r1, [r3, #0]
 80123a4:	6808      	ldr	r0, [r1, #0]
 80123a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80123aa:	f380 8809 	msr	PSP, r0
 80123ae:	f3bf 8f6f 	isb	sy
 80123b2:	f04f 0000 	mov.w	r0, #0
 80123b6:	f380 8811 	msr	BASEPRI, r0
 80123ba:	4770      	bx	lr
 80123bc:	f3af 8000 	nop.w

080123c0 <pxCurrentTCBConst2>:
 80123c0:	200005b8 	.word	0x200005b8
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 80123c4:	bf00      	nop
 80123c6:	bf00      	nop

080123c8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 80123c8:	4808      	ldr	r0, [pc, #32]	@ (80123ec <prvPortStartFirstTask+0x24>)
 80123ca:	6800      	ldr	r0, [r0, #0]
 80123cc:	6800      	ldr	r0, [r0, #0]
 80123ce:	f380 8808 	msr	MSP, r0
 80123d2:	f04f 0000 	mov.w	r0, #0
 80123d6:	f380 8814 	msr	CONTROL, r0
 80123da:	b662      	cpsie	i
 80123dc:	b661      	cpsie	f
 80123de:	f3bf 8f4f 	dsb	sy
 80123e2:	f3bf 8f6f 	isb	sy
 80123e6:	df00      	svc	0
 80123e8:	bf00      	nop
 80123ea:	0000      	.short	0x0000
 80123ec:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 80123f0:	bf00      	nop
 80123f2:	bf00      	nop

080123f4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80123f4:	b580      	push	{r7, lr}
 80123f6:	b086      	sub	sp, #24
 80123f8:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80123fa:	4b47      	ldr	r3, [pc, #284]	@ (8012518 <xPortStartScheduler+0x124>)
 80123fc:	681b      	ldr	r3, [r3, #0]
 80123fe:	4a47      	ldr	r2, [pc, #284]	@ (801251c <xPortStartScheduler+0x128>)
 8012400:	4293      	cmp	r3, r2
 8012402:	d10b      	bne.n	801241c <xPortStartScheduler+0x28>
        __asm volatile
 8012404:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012408:	f383 8811 	msr	BASEPRI, r3
 801240c:	f3bf 8f6f 	isb	sy
 8012410:	f3bf 8f4f 	dsb	sy
 8012414:	60fb      	str	r3, [r7, #12]
    }
 8012416:	bf00      	nop
 8012418:	bf00      	nop
 801241a:	e7fd      	b.n	8012418 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 801241c:	4b3e      	ldr	r3, [pc, #248]	@ (8012518 <xPortStartScheduler+0x124>)
 801241e:	681b      	ldr	r3, [r3, #0]
 8012420:	4a3f      	ldr	r2, [pc, #252]	@ (8012520 <xPortStartScheduler+0x12c>)
 8012422:	4293      	cmp	r3, r2
 8012424:	d10b      	bne.n	801243e <xPortStartScheduler+0x4a>
        __asm volatile
 8012426:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801242a:	f383 8811 	msr	BASEPRI, r3
 801242e:	f3bf 8f6f 	isb	sy
 8012432:	f3bf 8f4f 	dsb	sy
 8012436:	613b      	str	r3, [r7, #16]
    }
 8012438:	bf00      	nop
 801243a:	bf00      	nop
 801243c:	e7fd      	b.n	801243a <xPortStartScheduler+0x46>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 801243e:	4b39      	ldr	r3, [pc, #228]	@ (8012524 <xPortStartScheduler+0x130>)
 8012440:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8012442:	697b      	ldr	r3, [r7, #20]
 8012444:	781b      	ldrb	r3, [r3, #0]
 8012446:	b2db      	uxtb	r3, r3
 8012448:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 801244a:	697b      	ldr	r3, [r7, #20]
 801244c:	22ff      	movs	r2, #255	@ 0xff
 801244e:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8012450:	697b      	ldr	r3, [r7, #20]
 8012452:	781b      	ldrb	r3, [r3, #0]
 8012454:	b2db      	uxtb	r3, r3
 8012456:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8012458:	78fb      	ldrb	r3, [r7, #3]
 801245a:	b2db      	uxtb	r3, r3
 801245c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8012460:	b2da      	uxtb	r2, r3
 8012462:	4b31      	ldr	r3, [pc, #196]	@ (8012528 <xPortStartScheduler+0x134>)
 8012464:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8012466:	4b31      	ldr	r3, [pc, #196]	@ (801252c <xPortStartScheduler+0x138>)
 8012468:	2207      	movs	r2, #7
 801246a:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801246c:	e009      	b.n	8012482 <xPortStartScheduler+0x8e>
            {
                ulMaxPRIGROUPValue--;
 801246e:	4b2f      	ldr	r3, [pc, #188]	@ (801252c <xPortStartScheduler+0x138>)
 8012470:	681b      	ldr	r3, [r3, #0]
 8012472:	3b01      	subs	r3, #1
 8012474:	4a2d      	ldr	r2, [pc, #180]	@ (801252c <xPortStartScheduler+0x138>)
 8012476:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8012478:	78fb      	ldrb	r3, [r7, #3]
 801247a:	b2db      	uxtb	r3, r3
 801247c:	005b      	lsls	r3, r3, #1
 801247e:	b2db      	uxtb	r3, r3
 8012480:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8012482:	78fb      	ldrb	r3, [r7, #3]
 8012484:	b2db      	uxtb	r3, r3
 8012486:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801248a:	2b80      	cmp	r3, #128	@ 0x80
 801248c:	d0ef      	beq.n	801246e <xPortStartScheduler+0x7a>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801248e:	4b27      	ldr	r3, [pc, #156]	@ (801252c <xPortStartScheduler+0x138>)
 8012490:	681b      	ldr	r3, [r3, #0]
 8012492:	f1c3 0307 	rsb	r3, r3, #7
 8012496:	2b04      	cmp	r3, #4
 8012498:	d00b      	beq.n	80124b2 <xPortStartScheduler+0xbe>
        __asm volatile
 801249a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801249e:	f383 8811 	msr	BASEPRI, r3
 80124a2:	f3bf 8f6f 	isb	sy
 80124a6:	f3bf 8f4f 	dsb	sy
 80124aa:	60bb      	str	r3, [r7, #8]
    }
 80124ac:	bf00      	nop
 80124ae:	bf00      	nop
 80124b0:	e7fd      	b.n	80124ae <xPortStartScheduler+0xba>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80124b2:	4b1e      	ldr	r3, [pc, #120]	@ (801252c <xPortStartScheduler+0x138>)
 80124b4:	681b      	ldr	r3, [r3, #0]
 80124b6:	021b      	lsls	r3, r3, #8
 80124b8:	4a1c      	ldr	r2, [pc, #112]	@ (801252c <xPortStartScheduler+0x138>)
 80124ba:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80124bc:	4b1b      	ldr	r3, [pc, #108]	@ (801252c <xPortStartScheduler+0x138>)
 80124be:	681b      	ldr	r3, [r3, #0]
 80124c0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80124c4:	4a19      	ldr	r2, [pc, #100]	@ (801252c <xPortStartScheduler+0x138>)
 80124c6:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 80124c8:	687b      	ldr	r3, [r7, #4]
 80124ca:	b2da      	uxtb	r2, r3
 80124cc:	697b      	ldr	r3, [r7, #20]
 80124ce:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 80124d0:	4b17      	ldr	r3, [pc, #92]	@ (8012530 <xPortStartScheduler+0x13c>)
 80124d2:	681b      	ldr	r3, [r3, #0]
 80124d4:	4a16      	ldr	r2, [pc, #88]	@ (8012530 <xPortStartScheduler+0x13c>)
 80124d6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80124da:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 80124dc:	4b14      	ldr	r3, [pc, #80]	@ (8012530 <xPortStartScheduler+0x13c>)
 80124de:	681b      	ldr	r3, [r3, #0]
 80124e0:	4a13      	ldr	r2, [pc, #76]	@ (8012530 <xPortStartScheduler+0x13c>)
 80124e2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80124e6:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 80124e8:	f000 f8e0 	bl	80126ac <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 80124ec:	4b11      	ldr	r3, [pc, #68]	@ (8012534 <xPortStartScheduler+0x140>)
 80124ee:	2200      	movs	r2, #0
 80124f0:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 80124f2:	f000 f8ff 	bl	80126f4 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80124f6:	4b10      	ldr	r3, [pc, #64]	@ (8012538 <xPortStartScheduler+0x144>)
 80124f8:	681b      	ldr	r3, [r3, #0]
 80124fa:	4a0f      	ldr	r2, [pc, #60]	@ (8012538 <xPortStartScheduler+0x144>)
 80124fc:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8012500:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8012502:	f7ff ff61 	bl	80123c8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8012506:	f7ff f879 	bl	80115fc <vTaskSwitchContext>
    prvTaskExitError();
 801250a:	f7ff ff17 	bl	801233c <prvTaskExitError>

    /* Should not get here! */
    return 0;
 801250e:	2300      	movs	r3, #0
}
 8012510:	4618      	mov	r0, r3
 8012512:	3718      	adds	r7, #24
 8012514:	46bd      	mov	sp, r7
 8012516:	bd80      	pop	{r7, pc}
 8012518:	e000ed00 	.word	0xe000ed00
 801251c:	410fc271 	.word	0x410fc271
 8012520:	410fc270 	.word	0x410fc270
 8012524:	e000e400 	.word	0xe000e400
 8012528:	200006f8 	.word	0x200006f8
 801252c:	200006fc 	.word	0x200006fc
 8012530:	e000ed20 	.word	0xe000ed20
 8012534:	20000020 	.word	0x20000020
 8012538:	e000ef34 	.word	0xe000ef34

0801253c <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 801253c:	b480      	push	{r7}
 801253e:	b083      	sub	sp, #12
 8012540:	af00      	add	r7, sp, #0
        __asm volatile
 8012542:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012546:	f383 8811 	msr	BASEPRI, r3
 801254a:	f3bf 8f6f 	isb	sy
 801254e:	f3bf 8f4f 	dsb	sy
 8012552:	607b      	str	r3, [r7, #4]
    }
 8012554:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8012556:	4b10      	ldr	r3, [pc, #64]	@ (8012598 <vPortEnterCritical+0x5c>)
 8012558:	681b      	ldr	r3, [r3, #0]
 801255a:	3301      	adds	r3, #1
 801255c:	4a0e      	ldr	r2, [pc, #56]	@ (8012598 <vPortEnterCritical+0x5c>)
 801255e:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8012560:	4b0d      	ldr	r3, [pc, #52]	@ (8012598 <vPortEnterCritical+0x5c>)
 8012562:	681b      	ldr	r3, [r3, #0]
 8012564:	2b01      	cmp	r3, #1
 8012566:	d110      	bne.n	801258a <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8012568:	4b0c      	ldr	r3, [pc, #48]	@ (801259c <vPortEnterCritical+0x60>)
 801256a:	681b      	ldr	r3, [r3, #0]
 801256c:	b2db      	uxtb	r3, r3
 801256e:	2b00      	cmp	r3, #0
 8012570:	d00b      	beq.n	801258a <vPortEnterCritical+0x4e>
        __asm volatile
 8012572:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012576:	f383 8811 	msr	BASEPRI, r3
 801257a:	f3bf 8f6f 	isb	sy
 801257e:	f3bf 8f4f 	dsb	sy
 8012582:	603b      	str	r3, [r7, #0]
    }
 8012584:	bf00      	nop
 8012586:	bf00      	nop
 8012588:	e7fd      	b.n	8012586 <vPortEnterCritical+0x4a>
    }
}
 801258a:	bf00      	nop
 801258c:	370c      	adds	r7, #12
 801258e:	46bd      	mov	sp, r7
 8012590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012594:	4770      	bx	lr
 8012596:	bf00      	nop
 8012598:	20000020 	.word	0x20000020
 801259c:	e000ed04 	.word	0xe000ed04

080125a0 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80125a0:	b480      	push	{r7}
 80125a2:	b083      	sub	sp, #12
 80125a4:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80125a6:	4b12      	ldr	r3, [pc, #72]	@ (80125f0 <vPortExitCritical+0x50>)
 80125a8:	681b      	ldr	r3, [r3, #0]
 80125aa:	2b00      	cmp	r3, #0
 80125ac:	d10b      	bne.n	80125c6 <vPortExitCritical+0x26>
        __asm volatile
 80125ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80125b2:	f383 8811 	msr	BASEPRI, r3
 80125b6:	f3bf 8f6f 	isb	sy
 80125ba:	f3bf 8f4f 	dsb	sy
 80125be:	607b      	str	r3, [r7, #4]
    }
 80125c0:	bf00      	nop
 80125c2:	bf00      	nop
 80125c4:	e7fd      	b.n	80125c2 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 80125c6:	4b0a      	ldr	r3, [pc, #40]	@ (80125f0 <vPortExitCritical+0x50>)
 80125c8:	681b      	ldr	r3, [r3, #0]
 80125ca:	3b01      	subs	r3, #1
 80125cc:	4a08      	ldr	r2, [pc, #32]	@ (80125f0 <vPortExitCritical+0x50>)
 80125ce:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 80125d0:	4b07      	ldr	r3, [pc, #28]	@ (80125f0 <vPortExitCritical+0x50>)
 80125d2:	681b      	ldr	r3, [r3, #0]
 80125d4:	2b00      	cmp	r3, #0
 80125d6:	d105      	bne.n	80125e4 <vPortExitCritical+0x44>
 80125d8:	2300      	movs	r3, #0
 80125da:	603b      	str	r3, [r7, #0]
        __asm volatile
 80125dc:	683b      	ldr	r3, [r7, #0]
 80125de:	f383 8811 	msr	BASEPRI, r3
    }
 80125e2:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 80125e4:	bf00      	nop
 80125e6:	370c      	adds	r7, #12
 80125e8:	46bd      	mov	sp, r7
 80125ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125ee:	4770      	bx	lr
 80125f0:	20000020 	.word	0x20000020
	...

08012600 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8012600:	f3ef 8009 	mrs	r0, PSP
 8012604:	f3bf 8f6f 	isb	sy
 8012608:	4b15      	ldr	r3, [pc, #84]	@ (8012660 <pxCurrentTCBConst>)
 801260a:	681a      	ldr	r2, [r3, #0]
 801260c:	f01e 0f10 	tst.w	lr, #16
 8012610:	bf08      	it	eq
 8012612:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8012616:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801261a:	6010      	str	r0, [r2, #0]
 801261c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8012620:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8012624:	f380 8811 	msr	BASEPRI, r0
 8012628:	f3bf 8f4f 	dsb	sy
 801262c:	f3bf 8f6f 	isb	sy
 8012630:	f7fe ffe4 	bl	80115fc <vTaskSwitchContext>
 8012634:	f04f 0000 	mov.w	r0, #0
 8012638:	f380 8811 	msr	BASEPRI, r0
 801263c:	bc09      	pop	{r0, r3}
 801263e:	6819      	ldr	r1, [r3, #0]
 8012640:	6808      	ldr	r0, [r1, #0]
 8012642:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012646:	f01e 0f10 	tst.w	lr, #16
 801264a:	bf08      	it	eq
 801264c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8012650:	f380 8809 	msr	PSP, r0
 8012654:	f3bf 8f6f 	isb	sy
 8012658:	4770      	bx	lr
 801265a:	bf00      	nop
 801265c:	f3af 8000 	nop.w

08012660 <pxCurrentTCBConst>:
 8012660:	200005b8 	.word	0x200005b8
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8012664:	bf00      	nop
 8012666:	bf00      	nop

08012668 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8012668:	b580      	push	{r7, lr}
 801266a:	b082      	sub	sp, #8
 801266c:	af00      	add	r7, sp, #0
        __asm volatile
 801266e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012672:	f383 8811 	msr	BASEPRI, r3
 8012676:	f3bf 8f6f 	isb	sy
 801267a:	f3bf 8f4f 	dsb	sy
 801267e:	607b      	str	r3, [r7, #4]
    }
 8012680:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8012682:	f7fe ff01 	bl	8011488 <xTaskIncrementTick>
 8012686:	4603      	mov	r3, r0
 8012688:	2b00      	cmp	r3, #0
 801268a:	d003      	beq.n	8012694 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801268c:	4b06      	ldr	r3, [pc, #24]	@ (80126a8 <SysTick_Handler+0x40>)
 801268e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012692:	601a      	str	r2, [r3, #0]
 8012694:	2300      	movs	r3, #0
 8012696:	603b      	str	r3, [r7, #0]
        __asm volatile
 8012698:	683b      	ldr	r3, [r7, #0]
 801269a:	f383 8811 	msr	BASEPRI, r3
    }
 801269e:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 80126a0:	bf00      	nop
 80126a2:	3708      	adds	r7, #8
 80126a4:	46bd      	mov	sp, r7
 80126a6:	bd80      	pop	{r7, pc}
 80126a8:	e000ed04 	.word	0xe000ed04

080126ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80126ac:	b480      	push	{r7}
 80126ae:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80126b0:	4b0b      	ldr	r3, [pc, #44]	@ (80126e0 <vPortSetupTimerInterrupt+0x34>)
 80126b2:	2200      	movs	r2, #0
 80126b4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80126b6:	4b0b      	ldr	r3, [pc, #44]	@ (80126e4 <vPortSetupTimerInterrupt+0x38>)
 80126b8:	2200      	movs	r2, #0
 80126ba:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80126bc:	4b0a      	ldr	r3, [pc, #40]	@ (80126e8 <vPortSetupTimerInterrupt+0x3c>)
 80126be:	681b      	ldr	r3, [r3, #0]
 80126c0:	4a0a      	ldr	r2, [pc, #40]	@ (80126ec <vPortSetupTimerInterrupt+0x40>)
 80126c2:	fba2 2303 	umull	r2, r3, r2, r3
 80126c6:	099b      	lsrs	r3, r3, #6
 80126c8:	4a09      	ldr	r2, [pc, #36]	@ (80126f0 <vPortSetupTimerInterrupt+0x44>)
 80126ca:	3b01      	subs	r3, #1
 80126cc:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80126ce:	4b04      	ldr	r3, [pc, #16]	@ (80126e0 <vPortSetupTimerInterrupt+0x34>)
 80126d0:	2207      	movs	r2, #7
 80126d2:	601a      	str	r2, [r3, #0]
}
 80126d4:	bf00      	nop
 80126d6:	46bd      	mov	sp, r7
 80126d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126dc:	4770      	bx	lr
 80126de:	bf00      	nop
 80126e0:	e000e010 	.word	0xe000e010
 80126e4:	e000e018 	.word	0xe000e018
 80126e8:	20000014 	.word	0x20000014
 80126ec:	10624dd3 	.word	0x10624dd3
 80126f0:	e000e014 	.word	0xe000e014

080126f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 80126f4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8012704 <vPortEnableVFP+0x10>
 80126f8:	6801      	ldr	r1, [r0, #0]
 80126fa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80126fe:	6001      	str	r1, [r0, #0]
 8012700:	4770      	bx	lr
 8012702:	0000      	.short	0x0000
 8012704:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8012708:	bf00      	nop
 801270a:	bf00      	nop

0801270c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 801270c:	b480      	push	{r7}
 801270e:	b085      	sub	sp, #20
 8012710:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8012712:	f3ef 8305 	mrs	r3, IPSR
 8012716:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8012718:	68fb      	ldr	r3, [r7, #12]
 801271a:	2b0f      	cmp	r3, #15
 801271c:	d915      	bls.n	801274a <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801271e:	4a18      	ldr	r2, [pc, #96]	@ (8012780 <vPortValidateInterruptPriority+0x74>)
 8012720:	68fb      	ldr	r3, [r7, #12]
 8012722:	4413      	add	r3, r2
 8012724:	781b      	ldrb	r3, [r3, #0]
 8012726:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8012728:	4b16      	ldr	r3, [pc, #88]	@ (8012784 <vPortValidateInterruptPriority+0x78>)
 801272a:	781b      	ldrb	r3, [r3, #0]
 801272c:	7afa      	ldrb	r2, [r7, #11]
 801272e:	429a      	cmp	r2, r3
 8012730:	d20b      	bcs.n	801274a <vPortValidateInterruptPriority+0x3e>
        __asm volatile
 8012732:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012736:	f383 8811 	msr	BASEPRI, r3
 801273a:	f3bf 8f6f 	isb	sy
 801273e:	f3bf 8f4f 	dsb	sy
 8012742:	607b      	str	r3, [r7, #4]
    }
 8012744:	bf00      	nop
 8012746:	bf00      	nop
 8012748:	e7fd      	b.n	8012746 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 801274a:	4b0f      	ldr	r3, [pc, #60]	@ (8012788 <vPortValidateInterruptPriority+0x7c>)
 801274c:	681b      	ldr	r3, [r3, #0]
 801274e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8012752:	4b0e      	ldr	r3, [pc, #56]	@ (801278c <vPortValidateInterruptPriority+0x80>)
 8012754:	681b      	ldr	r3, [r3, #0]
 8012756:	429a      	cmp	r2, r3
 8012758:	d90b      	bls.n	8012772 <vPortValidateInterruptPriority+0x66>
        __asm volatile
 801275a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801275e:	f383 8811 	msr	BASEPRI, r3
 8012762:	f3bf 8f6f 	isb	sy
 8012766:	f3bf 8f4f 	dsb	sy
 801276a:	603b      	str	r3, [r7, #0]
    }
 801276c:	bf00      	nop
 801276e:	bf00      	nop
 8012770:	e7fd      	b.n	801276e <vPortValidateInterruptPriority+0x62>
    }
 8012772:	bf00      	nop
 8012774:	3714      	adds	r7, #20
 8012776:	46bd      	mov	sp, r7
 8012778:	f85d 7b04 	ldr.w	r7, [sp], #4
 801277c:	4770      	bx	lr
 801277e:	bf00      	nop
 8012780:	e000e3f0 	.word	0xe000e3f0
 8012784:	200006f8 	.word	0x200006f8
 8012788:	e000ed0c 	.word	0xe000ed0c
 801278c:	200006fc 	.word	0x200006fc

08012790 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8012790:	b580      	push	{r7, lr}
 8012792:	b08a      	sub	sp, #40	@ 0x28
 8012794:	af00      	add	r7, sp, #0
 8012796:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8012798:	2300      	movs	r3, #0
 801279a:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 801279c:	f7fe fdb8 	bl	8011310 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80127a0:	4b66      	ldr	r3, [pc, #408]	@ (801293c <pvPortMalloc+0x1ac>)
 80127a2:	681b      	ldr	r3, [r3, #0]
 80127a4:	2b00      	cmp	r3, #0
 80127a6:	d101      	bne.n	80127ac <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 80127a8:	f000 f938 	bl	8012a1c <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80127ac:	4b64      	ldr	r3, [pc, #400]	@ (8012940 <pvPortMalloc+0x1b0>)
 80127ae:	681a      	ldr	r2, [r3, #0]
 80127b0:	687b      	ldr	r3, [r7, #4]
 80127b2:	4013      	ands	r3, r2
 80127b4:	2b00      	cmp	r3, #0
 80127b6:	f040 80a9 	bne.w	801290c <pvPortMalloc+0x17c>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 80127ba:	687b      	ldr	r3, [r7, #4]
 80127bc:	2b00      	cmp	r3, #0
 80127be:	d02e      	beq.n	801281e <pvPortMalloc+0x8e>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 80127c0:	2208      	movs	r2, #8
 80127c2:	687b      	ldr	r3, [r7, #4]
 80127c4:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 80127c6:	687a      	ldr	r2, [r7, #4]
 80127c8:	429a      	cmp	r2, r3
 80127ca:	d228      	bcs.n	801281e <pvPortMalloc+0x8e>
            {
                xWantedSize += xHeapStructSize;
 80127cc:	2208      	movs	r2, #8
 80127ce:	687b      	ldr	r3, [r7, #4]
 80127d0:	4413      	add	r3, r2
 80127d2:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80127d4:	687b      	ldr	r3, [r7, #4]
 80127d6:	f003 0307 	and.w	r3, r3, #7
 80127da:	2b00      	cmp	r3, #0
 80127dc:	d022      	beq.n	8012824 <pvPortMalloc+0x94>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 80127de:	687b      	ldr	r3, [r7, #4]
 80127e0:	f023 0307 	bic.w	r3, r3, #7
 80127e4:	3308      	adds	r3, #8
 80127e6:	687a      	ldr	r2, [r7, #4]
 80127e8:	429a      	cmp	r2, r3
 80127ea:	d215      	bcs.n	8012818 <pvPortMalloc+0x88>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80127ec:	687b      	ldr	r3, [r7, #4]
 80127ee:	f023 0307 	bic.w	r3, r3, #7
 80127f2:	3308      	adds	r3, #8
 80127f4:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80127f6:	687b      	ldr	r3, [r7, #4]
 80127f8:	f003 0307 	and.w	r3, r3, #7
 80127fc:	2b00      	cmp	r3, #0
 80127fe:	d011      	beq.n	8012824 <pvPortMalloc+0x94>
        __asm volatile
 8012800:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012804:	f383 8811 	msr	BASEPRI, r3
 8012808:	f3bf 8f6f 	isb	sy
 801280c:	f3bf 8f4f 	dsb	sy
 8012810:	617b      	str	r3, [r7, #20]
    }
 8012812:	bf00      	nop
 8012814:	bf00      	nop
 8012816:	e7fd      	b.n	8012814 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8012818:	2300      	movs	r3, #0
 801281a:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 801281c:	e002      	b.n	8012824 <pvPortMalloc+0x94>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 801281e:	2300      	movs	r3, #0
 8012820:	607b      	str	r3, [r7, #4]
 8012822:	e000      	b.n	8012826 <pvPortMalloc+0x96>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8012824:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8012826:	687b      	ldr	r3, [r7, #4]
 8012828:	2b00      	cmp	r3, #0
 801282a:	d06f      	beq.n	801290c <pvPortMalloc+0x17c>
 801282c:	4b45      	ldr	r3, [pc, #276]	@ (8012944 <pvPortMalloc+0x1b4>)
 801282e:	681b      	ldr	r3, [r3, #0]
 8012830:	687a      	ldr	r2, [r7, #4]
 8012832:	429a      	cmp	r2, r3
 8012834:	d86a      	bhi.n	801290c <pvPortMalloc+0x17c>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8012836:	4b44      	ldr	r3, [pc, #272]	@ (8012948 <pvPortMalloc+0x1b8>)
 8012838:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 801283a:	4b43      	ldr	r3, [pc, #268]	@ (8012948 <pvPortMalloc+0x1b8>)
 801283c:	681b      	ldr	r3, [r3, #0]
 801283e:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8012840:	e004      	b.n	801284c <pvPortMalloc+0xbc>
                {
                    pxPreviousBlock = pxBlock;
 8012842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012844:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8012846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012848:	681b      	ldr	r3, [r3, #0]
 801284a:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801284c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801284e:	685b      	ldr	r3, [r3, #4]
 8012850:	687a      	ldr	r2, [r7, #4]
 8012852:	429a      	cmp	r2, r3
 8012854:	d903      	bls.n	801285e <pvPortMalloc+0xce>
 8012856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012858:	681b      	ldr	r3, [r3, #0]
 801285a:	2b00      	cmp	r3, #0
 801285c:	d1f1      	bne.n	8012842 <pvPortMalloc+0xb2>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 801285e:	4b37      	ldr	r3, [pc, #220]	@ (801293c <pvPortMalloc+0x1ac>)
 8012860:	681b      	ldr	r3, [r3, #0]
 8012862:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012864:	429a      	cmp	r2, r3
 8012866:	d051      	beq.n	801290c <pvPortMalloc+0x17c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8012868:	6a3b      	ldr	r3, [r7, #32]
 801286a:	681b      	ldr	r3, [r3, #0]
 801286c:	2208      	movs	r2, #8
 801286e:	4413      	add	r3, r2
 8012870:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8012872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012874:	681a      	ldr	r2, [r3, #0]
 8012876:	6a3b      	ldr	r3, [r7, #32]
 8012878:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801287a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801287c:	685a      	ldr	r2, [r3, #4]
 801287e:	687b      	ldr	r3, [r7, #4]
 8012880:	1ad2      	subs	r2, r2, r3
 8012882:	2308      	movs	r3, #8
 8012884:	005b      	lsls	r3, r3, #1
 8012886:	429a      	cmp	r2, r3
 8012888:	d920      	bls.n	80128cc <pvPortMalloc+0x13c>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801288a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801288c:	687b      	ldr	r3, [r7, #4]
 801288e:	4413      	add	r3, r2
 8012890:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8012892:	69bb      	ldr	r3, [r7, #24]
 8012894:	f003 0307 	and.w	r3, r3, #7
 8012898:	2b00      	cmp	r3, #0
 801289a:	d00b      	beq.n	80128b4 <pvPortMalloc+0x124>
        __asm volatile
 801289c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80128a0:	f383 8811 	msr	BASEPRI, r3
 80128a4:	f3bf 8f6f 	isb	sy
 80128a8:	f3bf 8f4f 	dsb	sy
 80128ac:	613b      	str	r3, [r7, #16]
    }
 80128ae:	bf00      	nop
 80128b0:	bf00      	nop
 80128b2:	e7fd      	b.n	80128b0 <pvPortMalloc+0x120>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80128b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80128b6:	685a      	ldr	r2, [r3, #4]
 80128b8:	687b      	ldr	r3, [r7, #4]
 80128ba:	1ad2      	subs	r2, r2, r3
 80128bc:	69bb      	ldr	r3, [r7, #24]
 80128be:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80128c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80128c2:	687a      	ldr	r2, [r7, #4]
 80128c4:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 80128c6:	69b8      	ldr	r0, [r7, #24]
 80128c8:	f000 f90a 	bl	8012ae0 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80128cc:	4b1d      	ldr	r3, [pc, #116]	@ (8012944 <pvPortMalloc+0x1b4>)
 80128ce:	681a      	ldr	r2, [r3, #0]
 80128d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80128d2:	685b      	ldr	r3, [r3, #4]
 80128d4:	1ad3      	subs	r3, r2, r3
 80128d6:	4a1b      	ldr	r2, [pc, #108]	@ (8012944 <pvPortMalloc+0x1b4>)
 80128d8:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80128da:	4b1a      	ldr	r3, [pc, #104]	@ (8012944 <pvPortMalloc+0x1b4>)
 80128dc:	681a      	ldr	r2, [r3, #0]
 80128de:	4b1b      	ldr	r3, [pc, #108]	@ (801294c <pvPortMalloc+0x1bc>)
 80128e0:	681b      	ldr	r3, [r3, #0]
 80128e2:	429a      	cmp	r2, r3
 80128e4:	d203      	bcs.n	80128ee <pvPortMalloc+0x15e>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80128e6:	4b17      	ldr	r3, [pc, #92]	@ (8012944 <pvPortMalloc+0x1b4>)
 80128e8:	681b      	ldr	r3, [r3, #0]
 80128ea:	4a18      	ldr	r2, [pc, #96]	@ (801294c <pvPortMalloc+0x1bc>)
 80128ec:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 80128ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80128f0:	685a      	ldr	r2, [r3, #4]
 80128f2:	4b13      	ldr	r3, [pc, #76]	@ (8012940 <pvPortMalloc+0x1b0>)
 80128f4:	681b      	ldr	r3, [r3, #0]
 80128f6:	431a      	orrs	r2, r3
 80128f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80128fa:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 80128fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80128fe:	2200      	movs	r2, #0
 8012900:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8012902:	4b13      	ldr	r3, [pc, #76]	@ (8012950 <pvPortMalloc+0x1c0>)
 8012904:	681b      	ldr	r3, [r3, #0]
 8012906:	3301      	adds	r3, #1
 8012908:	4a11      	ldr	r2, [pc, #68]	@ (8012950 <pvPortMalloc+0x1c0>)
 801290a:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 801290c:	f7fe fd0e 	bl	801132c <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8012910:	69fb      	ldr	r3, [r7, #28]
 8012912:	f003 0307 	and.w	r3, r3, #7
 8012916:	2b00      	cmp	r3, #0
 8012918:	d00b      	beq.n	8012932 <pvPortMalloc+0x1a2>
        __asm volatile
 801291a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801291e:	f383 8811 	msr	BASEPRI, r3
 8012922:	f3bf 8f6f 	isb	sy
 8012926:	f3bf 8f4f 	dsb	sy
 801292a:	60fb      	str	r3, [r7, #12]
    }
 801292c:	bf00      	nop
 801292e:	bf00      	nop
 8012930:	e7fd      	b.n	801292e <pvPortMalloc+0x19e>
    return pvReturn;
 8012932:	69fb      	ldr	r3, [r7, #28]
}
 8012934:	4618      	mov	r0, r3
 8012936:	3728      	adds	r7, #40	@ 0x28
 8012938:	46bd      	mov	sp, r7
 801293a:	bd80      	pop	{r7, pc}
 801293c:	20013308 	.word	0x20013308
 8012940:	2001331c 	.word	0x2001331c
 8012944:	2001330c 	.word	0x2001330c
 8012948:	20013300 	.word	0x20013300
 801294c:	20013310 	.word	0x20013310
 8012950:	20013314 	.word	0x20013314

08012954 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8012954:	b580      	push	{r7, lr}
 8012956:	b086      	sub	sp, #24
 8012958:	af00      	add	r7, sp, #0
 801295a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 801295c:	687b      	ldr	r3, [r7, #4]
 801295e:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8012960:	687b      	ldr	r3, [r7, #4]
 8012962:	2b00      	cmp	r3, #0
 8012964:	d04f      	beq.n	8012a06 <vPortFree+0xb2>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8012966:	2308      	movs	r3, #8
 8012968:	425b      	negs	r3, r3
 801296a:	697a      	ldr	r2, [r7, #20]
 801296c:	4413      	add	r3, r2
 801296e:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8012970:	697b      	ldr	r3, [r7, #20]
 8012972:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8012974:	693b      	ldr	r3, [r7, #16]
 8012976:	685a      	ldr	r2, [r3, #4]
 8012978:	4b25      	ldr	r3, [pc, #148]	@ (8012a10 <vPortFree+0xbc>)
 801297a:	681b      	ldr	r3, [r3, #0]
 801297c:	4013      	ands	r3, r2
 801297e:	2b00      	cmp	r3, #0
 8012980:	d10b      	bne.n	801299a <vPortFree+0x46>
        __asm volatile
 8012982:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012986:	f383 8811 	msr	BASEPRI, r3
 801298a:	f3bf 8f6f 	isb	sy
 801298e:	f3bf 8f4f 	dsb	sy
 8012992:	60fb      	str	r3, [r7, #12]
    }
 8012994:	bf00      	nop
 8012996:	bf00      	nop
 8012998:	e7fd      	b.n	8012996 <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 801299a:	693b      	ldr	r3, [r7, #16]
 801299c:	681b      	ldr	r3, [r3, #0]
 801299e:	2b00      	cmp	r3, #0
 80129a0:	d00b      	beq.n	80129ba <vPortFree+0x66>
        __asm volatile
 80129a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80129a6:	f383 8811 	msr	BASEPRI, r3
 80129aa:	f3bf 8f6f 	isb	sy
 80129ae:	f3bf 8f4f 	dsb	sy
 80129b2:	60bb      	str	r3, [r7, #8]
    }
 80129b4:	bf00      	nop
 80129b6:	bf00      	nop
 80129b8:	e7fd      	b.n	80129b6 <vPortFree+0x62>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80129ba:	693b      	ldr	r3, [r7, #16]
 80129bc:	685a      	ldr	r2, [r3, #4]
 80129be:	4b14      	ldr	r3, [pc, #80]	@ (8012a10 <vPortFree+0xbc>)
 80129c0:	681b      	ldr	r3, [r3, #0]
 80129c2:	4013      	ands	r3, r2
 80129c4:	2b00      	cmp	r3, #0
 80129c6:	d01e      	beq.n	8012a06 <vPortFree+0xb2>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 80129c8:	693b      	ldr	r3, [r7, #16]
 80129ca:	681b      	ldr	r3, [r3, #0]
 80129cc:	2b00      	cmp	r3, #0
 80129ce:	d11a      	bne.n	8012a06 <vPortFree+0xb2>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80129d0:	693b      	ldr	r3, [r7, #16]
 80129d2:	685a      	ldr	r2, [r3, #4]
 80129d4:	4b0e      	ldr	r3, [pc, #56]	@ (8012a10 <vPortFree+0xbc>)
 80129d6:	681b      	ldr	r3, [r3, #0]
 80129d8:	43db      	mvns	r3, r3
 80129da:	401a      	ands	r2, r3
 80129dc:	693b      	ldr	r3, [r7, #16]
 80129de:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 80129e0:	f7fe fc96 	bl	8011310 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 80129e4:	693b      	ldr	r3, [r7, #16]
 80129e6:	685a      	ldr	r2, [r3, #4]
 80129e8:	4b0a      	ldr	r3, [pc, #40]	@ (8012a14 <vPortFree+0xc0>)
 80129ea:	681b      	ldr	r3, [r3, #0]
 80129ec:	4413      	add	r3, r2
 80129ee:	4a09      	ldr	r2, [pc, #36]	@ (8012a14 <vPortFree+0xc0>)
 80129f0:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80129f2:	6938      	ldr	r0, [r7, #16]
 80129f4:	f000 f874 	bl	8012ae0 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 80129f8:	4b07      	ldr	r3, [pc, #28]	@ (8012a18 <vPortFree+0xc4>)
 80129fa:	681b      	ldr	r3, [r3, #0]
 80129fc:	3301      	adds	r3, #1
 80129fe:	4a06      	ldr	r2, [pc, #24]	@ (8012a18 <vPortFree+0xc4>)
 8012a00:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8012a02:	f7fe fc93 	bl	801132c <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8012a06:	bf00      	nop
 8012a08:	3718      	adds	r7, #24
 8012a0a:	46bd      	mov	sp, r7
 8012a0c:	bd80      	pop	{r7, pc}
 8012a0e:	bf00      	nop
 8012a10:	2001331c 	.word	0x2001331c
 8012a14:	2001330c 	.word	0x2001330c
 8012a18:	20013318 	.word	0x20013318

08012a1c <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8012a1c:	b480      	push	{r7}
 8012a1e:	b085      	sub	sp, #20
 8012a20:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8012a22:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 8012a26:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8012a28:	4b27      	ldr	r3, [pc, #156]	@ (8012ac8 <prvHeapInit+0xac>)
 8012a2a:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8012a2c:	68fb      	ldr	r3, [r7, #12]
 8012a2e:	f003 0307 	and.w	r3, r3, #7
 8012a32:	2b00      	cmp	r3, #0
 8012a34:	d00c      	beq.n	8012a50 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8012a36:	68fb      	ldr	r3, [r7, #12]
 8012a38:	3307      	adds	r3, #7
 8012a3a:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8012a3c:	68fb      	ldr	r3, [r7, #12]
 8012a3e:	f023 0307 	bic.w	r3, r3, #7
 8012a42:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8012a44:	68ba      	ldr	r2, [r7, #8]
 8012a46:	68fb      	ldr	r3, [r7, #12]
 8012a48:	1ad3      	subs	r3, r2, r3
 8012a4a:	4a1f      	ldr	r2, [pc, #124]	@ (8012ac8 <prvHeapInit+0xac>)
 8012a4c:	4413      	add	r3, r2
 8012a4e:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8012a50:	68fb      	ldr	r3, [r7, #12]
 8012a52:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8012a54:	4a1d      	ldr	r2, [pc, #116]	@ (8012acc <prvHeapInit+0xb0>)
 8012a56:	687b      	ldr	r3, [r7, #4]
 8012a58:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8012a5a:	4b1c      	ldr	r3, [pc, #112]	@ (8012acc <prvHeapInit+0xb0>)
 8012a5c:	2200      	movs	r2, #0
 8012a5e:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8012a60:	687b      	ldr	r3, [r7, #4]
 8012a62:	68ba      	ldr	r2, [r7, #8]
 8012a64:	4413      	add	r3, r2
 8012a66:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8012a68:	2208      	movs	r2, #8
 8012a6a:	68fb      	ldr	r3, [r7, #12]
 8012a6c:	1a9b      	subs	r3, r3, r2
 8012a6e:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8012a70:	68fb      	ldr	r3, [r7, #12]
 8012a72:	f023 0307 	bic.w	r3, r3, #7
 8012a76:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 8012a78:	68fb      	ldr	r3, [r7, #12]
 8012a7a:	4a15      	ldr	r2, [pc, #84]	@ (8012ad0 <prvHeapInit+0xb4>)
 8012a7c:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8012a7e:	4b14      	ldr	r3, [pc, #80]	@ (8012ad0 <prvHeapInit+0xb4>)
 8012a80:	681b      	ldr	r3, [r3, #0]
 8012a82:	2200      	movs	r2, #0
 8012a84:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8012a86:	4b12      	ldr	r3, [pc, #72]	@ (8012ad0 <prvHeapInit+0xb4>)
 8012a88:	681b      	ldr	r3, [r3, #0]
 8012a8a:	2200      	movs	r2, #0
 8012a8c:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8012a8e:	687b      	ldr	r3, [r7, #4]
 8012a90:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8012a92:	683b      	ldr	r3, [r7, #0]
 8012a94:	68fa      	ldr	r2, [r7, #12]
 8012a96:	1ad2      	subs	r2, r2, r3
 8012a98:	683b      	ldr	r3, [r7, #0]
 8012a9a:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8012a9c:	4b0c      	ldr	r3, [pc, #48]	@ (8012ad0 <prvHeapInit+0xb4>)
 8012a9e:	681a      	ldr	r2, [r3, #0]
 8012aa0:	683b      	ldr	r3, [r7, #0]
 8012aa2:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012aa4:	683b      	ldr	r3, [r7, #0]
 8012aa6:	685b      	ldr	r3, [r3, #4]
 8012aa8:	4a0a      	ldr	r2, [pc, #40]	@ (8012ad4 <prvHeapInit+0xb8>)
 8012aaa:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012aac:	683b      	ldr	r3, [r7, #0]
 8012aae:	685b      	ldr	r3, [r3, #4]
 8012ab0:	4a09      	ldr	r2, [pc, #36]	@ (8012ad8 <prvHeapInit+0xbc>)
 8012ab2:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8012ab4:	4b09      	ldr	r3, [pc, #36]	@ (8012adc <prvHeapInit+0xc0>)
 8012ab6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8012aba:	601a      	str	r2, [r3, #0]
}
 8012abc:	bf00      	nop
 8012abe:	3714      	adds	r7, #20
 8012ac0:	46bd      	mov	sp, r7
 8012ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ac6:	4770      	bx	lr
 8012ac8:	20000700 	.word	0x20000700
 8012acc:	20013300 	.word	0x20013300
 8012ad0:	20013308 	.word	0x20013308
 8012ad4:	20013310 	.word	0x20013310
 8012ad8:	2001330c 	.word	0x2001330c
 8012adc:	2001331c 	.word	0x2001331c

08012ae0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8012ae0:	b480      	push	{r7}
 8012ae2:	b085      	sub	sp, #20
 8012ae4:	af00      	add	r7, sp, #0
 8012ae6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8012ae8:	4b28      	ldr	r3, [pc, #160]	@ (8012b8c <prvInsertBlockIntoFreeList+0xac>)
 8012aea:	60fb      	str	r3, [r7, #12]
 8012aec:	e002      	b.n	8012af4 <prvInsertBlockIntoFreeList+0x14>
 8012aee:	68fb      	ldr	r3, [r7, #12]
 8012af0:	681b      	ldr	r3, [r3, #0]
 8012af2:	60fb      	str	r3, [r7, #12]
 8012af4:	68fb      	ldr	r3, [r7, #12]
 8012af6:	681b      	ldr	r3, [r3, #0]
 8012af8:	687a      	ldr	r2, [r7, #4]
 8012afa:	429a      	cmp	r2, r3
 8012afc:	d8f7      	bhi.n	8012aee <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8012afe:	68fb      	ldr	r3, [r7, #12]
 8012b00:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8012b02:	68fb      	ldr	r3, [r7, #12]
 8012b04:	685b      	ldr	r3, [r3, #4]
 8012b06:	68ba      	ldr	r2, [r7, #8]
 8012b08:	4413      	add	r3, r2
 8012b0a:	687a      	ldr	r2, [r7, #4]
 8012b0c:	429a      	cmp	r2, r3
 8012b0e:	d108      	bne.n	8012b22 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8012b10:	68fb      	ldr	r3, [r7, #12]
 8012b12:	685a      	ldr	r2, [r3, #4]
 8012b14:	687b      	ldr	r3, [r7, #4]
 8012b16:	685b      	ldr	r3, [r3, #4]
 8012b18:	441a      	add	r2, r3
 8012b1a:	68fb      	ldr	r3, [r7, #12]
 8012b1c:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8012b1e:	68fb      	ldr	r3, [r7, #12]
 8012b20:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8012b22:	687b      	ldr	r3, [r7, #4]
 8012b24:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8012b26:	687b      	ldr	r3, [r7, #4]
 8012b28:	685b      	ldr	r3, [r3, #4]
 8012b2a:	68ba      	ldr	r2, [r7, #8]
 8012b2c:	441a      	add	r2, r3
 8012b2e:	68fb      	ldr	r3, [r7, #12]
 8012b30:	681b      	ldr	r3, [r3, #0]
 8012b32:	429a      	cmp	r2, r3
 8012b34:	d118      	bne.n	8012b68 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8012b36:	68fb      	ldr	r3, [r7, #12]
 8012b38:	681a      	ldr	r2, [r3, #0]
 8012b3a:	4b15      	ldr	r3, [pc, #84]	@ (8012b90 <prvInsertBlockIntoFreeList+0xb0>)
 8012b3c:	681b      	ldr	r3, [r3, #0]
 8012b3e:	429a      	cmp	r2, r3
 8012b40:	d00d      	beq.n	8012b5e <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8012b42:	687b      	ldr	r3, [r7, #4]
 8012b44:	685a      	ldr	r2, [r3, #4]
 8012b46:	68fb      	ldr	r3, [r7, #12]
 8012b48:	681b      	ldr	r3, [r3, #0]
 8012b4a:	685b      	ldr	r3, [r3, #4]
 8012b4c:	441a      	add	r2, r3
 8012b4e:	687b      	ldr	r3, [r7, #4]
 8012b50:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8012b52:	68fb      	ldr	r3, [r7, #12]
 8012b54:	681b      	ldr	r3, [r3, #0]
 8012b56:	681a      	ldr	r2, [r3, #0]
 8012b58:	687b      	ldr	r3, [r7, #4]
 8012b5a:	601a      	str	r2, [r3, #0]
 8012b5c:	e008      	b.n	8012b70 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8012b5e:	4b0c      	ldr	r3, [pc, #48]	@ (8012b90 <prvInsertBlockIntoFreeList+0xb0>)
 8012b60:	681a      	ldr	r2, [r3, #0]
 8012b62:	687b      	ldr	r3, [r7, #4]
 8012b64:	601a      	str	r2, [r3, #0]
 8012b66:	e003      	b.n	8012b70 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8012b68:	68fb      	ldr	r3, [r7, #12]
 8012b6a:	681a      	ldr	r2, [r3, #0]
 8012b6c:	687b      	ldr	r3, [r7, #4]
 8012b6e:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8012b70:	68fa      	ldr	r2, [r7, #12]
 8012b72:	687b      	ldr	r3, [r7, #4]
 8012b74:	429a      	cmp	r2, r3
 8012b76:	d002      	beq.n	8012b7e <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8012b78:	68fb      	ldr	r3, [r7, #12]
 8012b7a:	687a      	ldr	r2, [r7, #4]
 8012b7c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8012b7e:	bf00      	nop
 8012b80:	3714      	adds	r7, #20
 8012b82:	46bd      	mov	sp, r7
 8012b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b88:	4770      	bx	lr
 8012b8a:	bf00      	nop
 8012b8c:	20013300 	.word	0x20013300
 8012b90:	20013308 	.word	0x20013308

08012b94 <malloc>:
 8012b94:	4b02      	ldr	r3, [pc, #8]	@ (8012ba0 <malloc+0xc>)
 8012b96:	4601      	mov	r1, r0
 8012b98:	6818      	ldr	r0, [r3, #0]
 8012b9a:	f000 b82d 	b.w	8012bf8 <_malloc_r>
 8012b9e:	bf00      	nop
 8012ba0:	2000019c 	.word	0x2000019c

08012ba4 <free>:
 8012ba4:	4b02      	ldr	r3, [pc, #8]	@ (8012bb0 <free+0xc>)
 8012ba6:	4601      	mov	r1, r0
 8012ba8:	6818      	ldr	r0, [r3, #0]
 8012baa:	f001 ba6d 	b.w	8014088 <_free_r>
 8012bae:	bf00      	nop
 8012bb0:	2000019c 	.word	0x2000019c

08012bb4 <sbrk_aligned>:
 8012bb4:	b570      	push	{r4, r5, r6, lr}
 8012bb6:	4e0f      	ldr	r6, [pc, #60]	@ (8012bf4 <sbrk_aligned+0x40>)
 8012bb8:	460c      	mov	r4, r1
 8012bba:	6831      	ldr	r1, [r6, #0]
 8012bbc:	4605      	mov	r5, r0
 8012bbe:	b911      	cbnz	r1, 8012bc6 <sbrk_aligned+0x12>
 8012bc0:	f001 f9fc 	bl	8013fbc <_sbrk_r>
 8012bc4:	6030      	str	r0, [r6, #0]
 8012bc6:	4621      	mov	r1, r4
 8012bc8:	4628      	mov	r0, r5
 8012bca:	f001 f9f7 	bl	8013fbc <_sbrk_r>
 8012bce:	1c43      	adds	r3, r0, #1
 8012bd0:	d103      	bne.n	8012bda <sbrk_aligned+0x26>
 8012bd2:	f04f 34ff 	mov.w	r4, #4294967295
 8012bd6:	4620      	mov	r0, r4
 8012bd8:	bd70      	pop	{r4, r5, r6, pc}
 8012bda:	1cc4      	adds	r4, r0, #3
 8012bdc:	f024 0403 	bic.w	r4, r4, #3
 8012be0:	42a0      	cmp	r0, r4
 8012be2:	d0f8      	beq.n	8012bd6 <sbrk_aligned+0x22>
 8012be4:	1a21      	subs	r1, r4, r0
 8012be6:	4628      	mov	r0, r5
 8012be8:	f001 f9e8 	bl	8013fbc <_sbrk_r>
 8012bec:	3001      	adds	r0, #1
 8012bee:	d1f2      	bne.n	8012bd6 <sbrk_aligned+0x22>
 8012bf0:	e7ef      	b.n	8012bd2 <sbrk_aligned+0x1e>
 8012bf2:	bf00      	nop
 8012bf4:	20013320 	.word	0x20013320

08012bf8 <_malloc_r>:
 8012bf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012bfc:	1ccd      	adds	r5, r1, #3
 8012bfe:	f025 0503 	bic.w	r5, r5, #3
 8012c02:	3508      	adds	r5, #8
 8012c04:	2d0c      	cmp	r5, #12
 8012c06:	bf38      	it	cc
 8012c08:	250c      	movcc	r5, #12
 8012c0a:	2d00      	cmp	r5, #0
 8012c0c:	4606      	mov	r6, r0
 8012c0e:	db01      	blt.n	8012c14 <_malloc_r+0x1c>
 8012c10:	42a9      	cmp	r1, r5
 8012c12:	d904      	bls.n	8012c1e <_malloc_r+0x26>
 8012c14:	230c      	movs	r3, #12
 8012c16:	6033      	str	r3, [r6, #0]
 8012c18:	2000      	movs	r0, #0
 8012c1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012c1e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8012cf4 <_malloc_r+0xfc>
 8012c22:	f000 f869 	bl	8012cf8 <__malloc_lock>
 8012c26:	f8d8 3000 	ldr.w	r3, [r8]
 8012c2a:	461c      	mov	r4, r3
 8012c2c:	bb44      	cbnz	r4, 8012c80 <_malloc_r+0x88>
 8012c2e:	4629      	mov	r1, r5
 8012c30:	4630      	mov	r0, r6
 8012c32:	f7ff ffbf 	bl	8012bb4 <sbrk_aligned>
 8012c36:	1c43      	adds	r3, r0, #1
 8012c38:	4604      	mov	r4, r0
 8012c3a:	d158      	bne.n	8012cee <_malloc_r+0xf6>
 8012c3c:	f8d8 4000 	ldr.w	r4, [r8]
 8012c40:	4627      	mov	r7, r4
 8012c42:	2f00      	cmp	r7, #0
 8012c44:	d143      	bne.n	8012cce <_malloc_r+0xd6>
 8012c46:	2c00      	cmp	r4, #0
 8012c48:	d04b      	beq.n	8012ce2 <_malloc_r+0xea>
 8012c4a:	6823      	ldr	r3, [r4, #0]
 8012c4c:	4639      	mov	r1, r7
 8012c4e:	4630      	mov	r0, r6
 8012c50:	eb04 0903 	add.w	r9, r4, r3
 8012c54:	f001 f9b2 	bl	8013fbc <_sbrk_r>
 8012c58:	4581      	cmp	r9, r0
 8012c5a:	d142      	bne.n	8012ce2 <_malloc_r+0xea>
 8012c5c:	6821      	ldr	r1, [r4, #0]
 8012c5e:	1a6d      	subs	r5, r5, r1
 8012c60:	4629      	mov	r1, r5
 8012c62:	4630      	mov	r0, r6
 8012c64:	f7ff ffa6 	bl	8012bb4 <sbrk_aligned>
 8012c68:	3001      	adds	r0, #1
 8012c6a:	d03a      	beq.n	8012ce2 <_malloc_r+0xea>
 8012c6c:	6823      	ldr	r3, [r4, #0]
 8012c6e:	442b      	add	r3, r5
 8012c70:	6023      	str	r3, [r4, #0]
 8012c72:	f8d8 3000 	ldr.w	r3, [r8]
 8012c76:	685a      	ldr	r2, [r3, #4]
 8012c78:	bb62      	cbnz	r2, 8012cd4 <_malloc_r+0xdc>
 8012c7a:	f8c8 7000 	str.w	r7, [r8]
 8012c7e:	e00f      	b.n	8012ca0 <_malloc_r+0xa8>
 8012c80:	6822      	ldr	r2, [r4, #0]
 8012c82:	1b52      	subs	r2, r2, r5
 8012c84:	d420      	bmi.n	8012cc8 <_malloc_r+0xd0>
 8012c86:	2a0b      	cmp	r2, #11
 8012c88:	d917      	bls.n	8012cba <_malloc_r+0xc2>
 8012c8a:	1961      	adds	r1, r4, r5
 8012c8c:	42a3      	cmp	r3, r4
 8012c8e:	6025      	str	r5, [r4, #0]
 8012c90:	bf18      	it	ne
 8012c92:	6059      	strne	r1, [r3, #4]
 8012c94:	6863      	ldr	r3, [r4, #4]
 8012c96:	bf08      	it	eq
 8012c98:	f8c8 1000 	streq.w	r1, [r8]
 8012c9c:	5162      	str	r2, [r4, r5]
 8012c9e:	604b      	str	r3, [r1, #4]
 8012ca0:	4630      	mov	r0, r6
 8012ca2:	f000 f82f 	bl	8012d04 <__malloc_unlock>
 8012ca6:	f104 000b 	add.w	r0, r4, #11
 8012caa:	1d23      	adds	r3, r4, #4
 8012cac:	f020 0007 	bic.w	r0, r0, #7
 8012cb0:	1ac2      	subs	r2, r0, r3
 8012cb2:	bf1c      	itt	ne
 8012cb4:	1a1b      	subne	r3, r3, r0
 8012cb6:	50a3      	strne	r3, [r4, r2]
 8012cb8:	e7af      	b.n	8012c1a <_malloc_r+0x22>
 8012cba:	6862      	ldr	r2, [r4, #4]
 8012cbc:	42a3      	cmp	r3, r4
 8012cbe:	bf0c      	ite	eq
 8012cc0:	f8c8 2000 	streq.w	r2, [r8]
 8012cc4:	605a      	strne	r2, [r3, #4]
 8012cc6:	e7eb      	b.n	8012ca0 <_malloc_r+0xa8>
 8012cc8:	4623      	mov	r3, r4
 8012cca:	6864      	ldr	r4, [r4, #4]
 8012ccc:	e7ae      	b.n	8012c2c <_malloc_r+0x34>
 8012cce:	463c      	mov	r4, r7
 8012cd0:	687f      	ldr	r7, [r7, #4]
 8012cd2:	e7b6      	b.n	8012c42 <_malloc_r+0x4a>
 8012cd4:	461a      	mov	r2, r3
 8012cd6:	685b      	ldr	r3, [r3, #4]
 8012cd8:	42a3      	cmp	r3, r4
 8012cda:	d1fb      	bne.n	8012cd4 <_malloc_r+0xdc>
 8012cdc:	2300      	movs	r3, #0
 8012cde:	6053      	str	r3, [r2, #4]
 8012ce0:	e7de      	b.n	8012ca0 <_malloc_r+0xa8>
 8012ce2:	230c      	movs	r3, #12
 8012ce4:	6033      	str	r3, [r6, #0]
 8012ce6:	4630      	mov	r0, r6
 8012ce8:	f000 f80c 	bl	8012d04 <__malloc_unlock>
 8012cec:	e794      	b.n	8012c18 <_malloc_r+0x20>
 8012cee:	6005      	str	r5, [r0, #0]
 8012cf0:	e7d6      	b.n	8012ca0 <_malloc_r+0xa8>
 8012cf2:	bf00      	nop
 8012cf4:	20013324 	.word	0x20013324

08012cf8 <__malloc_lock>:
 8012cf8:	4801      	ldr	r0, [pc, #4]	@ (8012d00 <__malloc_lock+0x8>)
 8012cfa:	f001 b9ac 	b.w	8014056 <__retarget_lock_acquire_recursive>
 8012cfe:	bf00      	nop
 8012d00:	20013468 	.word	0x20013468

08012d04 <__malloc_unlock>:
 8012d04:	4801      	ldr	r0, [pc, #4]	@ (8012d0c <__malloc_unlock+0x8>)
 8012d06:	f001 b9a7 	b.w	8014058 <__retarget_lock_release_recursive>
 8012d0a:	bf00      	nop
 8012d0c:	20013468 	.word	0x20013468

08012d10 <realloc>:
 8012d10:	4b02      	ldr	r3, [pc, #8]	@ (8012d1c <realloc+0xc>)
 8012d12:	460a      	mov	r2, r1
 8012d14:	4601      	mov	r1, r0
 8012d16:	6818      	ldr	r0, [r3, #0]
 8012d18:	f000 b802 	b.w	8012d20 <_realloc_r>
 8012d1c:	2000019c 	.word	0x2000019c

08012d20 <_realloc_r>:
 8012d20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012d24:	4607      	mov	r7, r0
 8012d26:	4614      	mov	r4, r2
 8012d28:	460d      	mov	r5, r1
 8012d2a:	b921      	cbnz	r1, 8012d36 <_realloc_r+0x16>
 8012d2c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012d30:	4611      	mov	r1, r2
 8012d32:	f7ff bf61 	b.w	8012bf8 <_malloc_r>
 8012d36:	b92a      	cbnz	r2, 8012d44 <_realloc_r+0x24>
 8012d38:	f001 f9a6 	bl	8014088 <_free_r>
 8012d3c:	4625      	mov	r5, r4
 8012d3e:	4628      	mov	r0, r5
 8012d40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012d44:	f002 f9e0 	bl	8015108 <_malloc_usable_size_r>
 8012d48:	4284      	cmp	r4, r0
 8012d4a:	4606      	mov	r6, r0
 8012d4c:	d802      	bhi.n	8012d54 <_realloc_r+0x34>
 8012d4e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8012d52:	d8f4      	bhi.n	8012d3e <_realloc_r+0x1e>
 8012d54:	4621      	mov	r1, r4
 8012d56:	4638      	mov	r0, r7
 8012d58:	f7ff ff4e 	bl	8012bf8 <_malloc_r>
 8012d5c:	4680      	mov	r8, r0
 8012d5e:	b908      	cbnz	r0, 8012d64 <_realloc_r+0x44>
 8012d60:	4645      	mov	r5, r8
 8012d62:	e7ec      	b.n	8012d3e <_realloc_r+0x1e>
 8012d64:	42b4      	cmp	r4, r6
 8012d66:	4622      	mov	r2, r4
 8012d68:	4629      	mov	r1, r5
 8012d6a:	bf28      	it	cs
 8012d6c:	4632      	movcs	r2, r6
 8012d6e:	f001 f974 	bl	801405a <memcpy>
 8012d72:	4629      	mov	r1, r5
 8012d74:	4638      	mov	r0, r7
 8012d76:	f001 f987 	bl	8014088 <_free_r>
 8012d7a:	e7f1      	b.n	8012d60 <_realloc_r+0x40>

08012d7c <sulp>:
 8012d7c:	b570      	push	{r4, r5, r6, lr}
 8012d7e:	4604      	mov	r4, r0
 8012d80:	460d      	mov	r5, r1
 8012d82:	ec45 4b10 	vmov	d0, r4, r5
 8012d86:	4616      	mov	r6, r2
 8012d88:	f002 f880 	bl	8014e8c <__ulp>
 8012d8c:	ec51 0b10 	vmov	r0, r1, d0
 8012d90:	b17e      	cbz	r6, 8012db2 <sulp+0x36>
 8012d92:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8012d96:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8012d9a:	2b00      	cmp	r3, #0
 8012d9c:	dd09      	ble.n	8012db2 <sulp+0x36>
 8012d9e:	051b      	lsls	r3, r3, #20
 8012da0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8012da4:	2400      	movs	r4, #0
 8012da6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8012daa:	4622      	mov	r2, r4
 8012dac:	462b      	mov	r3, r5
 8012dae:	f7f5 fc53 	bl	8008658 <__aeabi_dmul>
 8012db2:	ec41 0b10 	vmov	d0, r0, r1
 8012db6:	bd70      	pop	{r4, r5, r6, pc}

08012db8 <_strtod_l>:
 8012db8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012dbc:	b09f      	sub	sp, #124	@ 0x7c
 8012dbe:	460c      	mov	r4, r1
 8012dc0:	9217      	str	r2, [sp, #92]	@ 0x5c
 8012dc2:	2200      	movs	r2, #0
 8012dc4:	921a      	str	r2, [sp, #104]	@ 0x68
 8012dc6:	9005      	str	r0, [sp, #20]
 8012dc8:	f04f 0a00 	mov.w	sl, #0
 8012dcc:	f04f 0b00 	mov.w	fp, #0
 8012dd0:	460a      	mov	r2, r1
 8012dd2:	9219      	str	r2, [sp, #100]	@ 0x64
 8012dd4:	7811      	ldrb	r1, [r2, #0]
 8012dd6:	292b      	cmp	r1, #43	@ 0x2b
 8012dd8:	d04a      	beq.n	8012e70 <_strtod_l+0xb8>
 8012dda:	d838      	bhi.n	8012e4e <_strtod_l+0x96>
 8012ddc:	290d      	cmp	r1, #13
 8012dde:	d832      	bhi.n	8012e46 <_strtod_l+0x8e>
 8012de0:	2908      	cmp	r1, #8
 8012de2:	d832      	bhi.n	8012e4a <_strtod_l+0x92>
 8012de4:	2900      	cmp	r1, #0
 8012de6:	d03b      	beq.n	8012e60 <_strtod_l+0xa8>
 8012de8:	2200      	movs	r2, #0
 8012dea:	920e      	str	r2, [sp, #56]	@ 0x38
 8012dec:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8012dee:	782a      	ldrb	r2, [r5, #0]
 8012df0:	2a30      	cmp	r2, #48	@ 0x30
 8012df2:	f040 80b2 	bne.w	8012f5a <_strtod_l+0x1a2>
 8012df6:	786a      	ldrb	r2, [r5, #1]
 8012df8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8012dfc:	2a58      	cmp	r2, #88	@ 0x58
 8012dfe:	d16e      	bne.n	8012ede <_strtod_l+0x126>
 8012e00:	9302      	str	r3, [sp, #8]
 8012e02:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012e04:	9301      	str	r3, [sp, #4]
 8012e06:	ab1a      	add	r3, sp, #104	@ 0x68
 8012e08:	9300      	str	r3, [sp, #0]
 8012e0a:	4a8f      	ldr	r2, [pc, #572]	@ (8013048 <_strtod_l+0x290>)
 8012e0c:	9805      	ldr	r0, [sp, #20]
 8012e0e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8012e10:	a919      	add	r1, sp, #100	@ 0x64
 8012e12:	f001 f9eb 	bl	80141ec <__gethex>
 8012e16:	f010 060f 	ands.w	r6, r0, #15
 8012e1a:	4604      	mov	r4, r0
 8012e1c:	d005      	beq.n	8012e2a <_strtod_l+0x72>
 8012e1e:	2e06      	cmp	r6, #6
 8012e20:	d128      	bne.n	8012e74 <_strtod_l+0xbc>
 8012e22:	3501      	adds	r5, #1
 8012e24:	2300      	movs	r3, #0
 8012e26:	9519      	str	r5, [sp, #100]	@ 0x64
 8012e28:	930e      	str	r3, [sp, #56]	@ 0x38
 8012e2a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8012e2c:	2b00      	cmp	r3, #0
 8012e2e:	f040 858e 	bne.w	801394e <_strtod_l+0xb96>
 8012e32:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012e34:	b1cb      	cbz	r3, 8012e6a <_strtod_l+0xb2>
 8012e36:	4652      	mov	r2, sl
 8012e38:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8012e3c:	ec43 2b10 	vmov	d0, r2, r3
 8012e40:	b01f      	add	sp, #124	@ 0x7c
 8012e42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012e46:	2920      	cmp	r1, #32
 8012e48:	d1ce      	bne.n	8012de8 <_strtod_l+0x30>
 8012e4a:	3201      	adds	r2, #1
 8012e4c:	e7c1      	b.n	8012dd2 <_strtod_l+0x1a>
 8012e4e:	292d      	cmp	r1, #45	@ 0x2d
 8012e50:	d1ca      	bne.n	8012de8 <_strtod_l+0x30>
 8012e52:	2101      	movs	r1, #1
 8012e54:	910e      	str	r1, [sp, #56]	@ 0x38
 8012e56:	1c51      	adds	r1, r2, #1
 8012e58:	9119      	str	r1, [sp, #100]	@ 0x64
 8012e5a:	7852      	ldrb	r2, [r2, #1]
 8012e5c:	2a00      	cmp	r2, #0
 8012e5e:	d1c5      	bne.n	8012dec <_strtod_l+0x34>
 8012e60:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8012e62:	9419      	str	r4, [sp, #100]	@ 0x64
 8012e64:	2b00      	cmp	r3, #0
 8012e66:	f040 8570 	bne.w	801394a <_strtod_l+0xb92>
 8012e6a:	4652      	mov	r2, sl
 8012e6c:	465b      	mov	r3, fp
 8012e6e:	e7e5      	b.n	8012e3c <_strtod_l+0x84>
 8012e70:	2100      	movs	r1, #0
 8012e72:	e7ef      	b.n	8012e54 <_strtod_l+0x9c>
 8012e74:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8012e76:	b13a      	cbz	r2, 8012e88 <_strtod_l+0xd0>
 8012e78:	2135      	movs	r1, #53	@ 0x35
 8012e7a:	a81c      	add	r0, sp, #112	@ 0x70
 8012e7c:	f002 f900 	bl	8015080 <__copybits>
 8012e80:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8012e82:	9805      	ldr	r0, [sp, #20]
 8012e84:	f001 fcd6 	bl	8014834 <_Bfree>
 8012e88:	3e01      	subs	r6, #1
 8012e8a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8012e8c:	2e04      	cmp	r6, #4
 8012e8e:	d806      	bhi.n	8012e9e <_strtod_l+0xe6>
 8012e90:	e8df f006 	tbb	[pc, r6]
 8012e94:	201d0314 	.word	0x201d0314
 8012e98:	14          	.byte	0x14
 8012e99:	00          	.byte	0x00
 8012e9a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8012e9e:	05e1      	lsls	r1, r4, #23
 8012ea0:	bf48      	it	mi
 8012ea2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8012ea6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8012eaa:	0d1b      	lsrs	r3, r3, #20
 8012eac:	051b      	lsls	r3, r3, #20
 8012eae:	2b00      	cmp	r3, #0
 8012eb0:	d1bb      	bne.n	8012e2a <_strtod_l+0x72>
 8012eb2:	f001 f8a5 	bl	8014000 <__errno>
 8012eb6:	2322      	movs	r3, #34	@ 0x22
 8012eb8:	6003      	str	r3, [r0, #0]
 8012eba:	e7b6      	b.n	8012e2a <_strtod_l+0x72>
 8012ebc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8012ec0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8012ec4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8012ec8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8012ecc:	e7e7      	b.n	8012e9e <_strtod_l+0xe6>
 8012ece:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8013050 <_strtod_l+0x298>
 8012ed2:	e7e4      	b.n	8012e9e <_strtod_l+0xe6>
 8012ed4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8012ed8:	f04f 3aff 	mov.w	sl, #4294967295
 8012edc:	e7df      	b.n	8012e9e <_strtod_l+0xe6>
 8012ede:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8012ee0:	1c5a      	adds	r2, r3, #1
 8012ee2:	9219      	str	r2, [sp, #100]	@ 0x64
 8012ee4:	785b      	ldrb	r3, [r3, #1]
 8012ee6:	2b30      	cmp	r3, #48	@ 0x30
 8012ee8:	d0f9      	beq.n	8012ede <_strtod_l+0x126>
 8012eea:	2b00      	cmp	r3, #0
 8012eec:	d09d      	beq.n	8012e2a <_strtod_l+0x72>
 8012eee:	2301      	movs	r3, #1
 8012ef0:	2700      	movs	r7, #0
 8012ef2:	9308      	str	r3, [sp, #32]
 8012ef4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8012ef6:	930c      	str	r3, [sp, #48]	@ 0x30
 8012ef8:	970b      	str	r7, [sp, #44]	@ 0x2c
 8012efa:	46b9      	mov	r9, r7
 8012efc:	220a      	movs	r2, #10
 8012efe:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8012f00:	7805      	ldrb	r5, [r0, #0]
 8012f02:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8012f06:	b2d9      	uxtb	r1, r3
 8012f08:	2909      	cmp	r1, #9
 8012f0a:	d928      	bls.n	8012f5e <_strtod_l+0x1a6>
 8012f0c:	494f      	ldr	r1, [pc, #316]	@ (801304c <_strtod_l+0x294>)
 8012f0e:	2201      	movs	r2, #1
 8012f10:	f000 fffa 	bl	8013f08 <strncmp>
 8012f14:	2800      	cmp	r0, #0
 8012f16:	d032      	beq.n	8012f7e <_strtod_l+0x1c6>
 8012f18:	2000      	movs	r0, #0
 8012f1a:	462a      	mov	r2, r5
 8012f1c:	900a      	str	r0, [sp, #40]	@ 0x28
 8012f1e:	464d      	mov	r5, r9
 8012f20:	4603      	mov	r3, r0
 8012f22:	2a65      	cmp	r2, #101	@ 0x65
 8012f24:	d001      	beq.n	8012f2a <_strtod_l+0x172>
 8012f26:	2a45      	cmp	r2, #69	@ 0x45
 8012f28:	d114      	bne.n	8012f54 <_strtod_l+0x19c>
 8012f2a:	b91d      	cbnz	r5, 8012f34 <_strtod_l+0x17c>
 8012f2c:	9a08      	ldr	r2, [sp, #32]
 8012f2e:	4302      	orrs	r2, r0
 8012f30:	d096      	beq.n	8012e60 <_strtod_l+0xa8>
 8012f32:	2500      	movs	r5, #0
 8012f34:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8012f36:	1c62      	adds	r2, r4, #1
 8012f38:	9219      	str	r2, [sp, #100]	@ 0x64
 8012f3a:	7862      	ldrb	r2, [r4, #1]
 8012f3c:	2a2b      	cmp	r2, #43	@ 0x2b
 8012f3e:	d07a      	beq.n	8013036 <_strtod_l+0x27e>
 8012f40:	2a2d      	cmp	r2, #45	@ 0x2d
 8012f42:	d07e      	beq.n	8013042 <_strtod_l+0x28a>
 8012f44:	f04f 0c00 	mov.w	ip, #0
 8012f48:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8012f4c:	2909      	cmp	r1, #9
 8012f4e:	f240 8085 	bls.w	801305c <_strtod_l+0x2a4>
 8012f52:	9419      	str	r4, [sp, #100]	@ 0x64
 8012f54:	f04f 0800 	mov.w	r8, #0
 8012f58:	e0a5      	b.n	80130a6 <_strtod_l+0x2ee>
 8012f5a:	2300      	movs	r3, #0
 8012f5c:	e7c8      	b.n	8012ef0 <_strtod_l+0x138>
 8012f5e:	f1b9 0f08 	cmp.w	r9, #8
 8012f62:	bfd8      	it	le
 8012f64:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8012f66:	f100 0001 	add.w	r0, r0, #1
 8012f6a:	bfda      	itte	le
 8012f6c:	fb02 3301 	mlale	r3, r2, r1, r3
 8012f70:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8012f72:	fb02 3707 	mlagt	r7, r2, r7, r3
 8012f76:	f109 0901 	add.w	r9, r9, #1
 8012f7a:	9019      	str	r0, [sp, #100]	@ 0x64
 8012f7c:	e7bf      	b.n	8012efe <_strtod_l+0x146>
 8012f7e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8012f80:	1c5a      	adds	r2, r3, #1
 8012f82:	9219      	str	r2, [sp, #100]	@ 0x64
 8012f84:	785a      	ldrb	r2, [r3, #1]
 8012f86:	f1b9 0f00 	cmp.w	r9, #0
 8012f8a:	d03b      	beq.n	8013004 <_strtod_l+0x24c>
 8012f8c:	900a      	str	r0, [sp, #40]	@ 0x28
 8012f8e:	464d      	mov	r5, r9
 8012f90:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8012f94:	2b09      	cmp	r3, #9
 8012f96:	d912      	bls.n	8012fbe <_strtod_l+0x206>
 8012f98:	2301      	movs	r3, #1
 8012f9a:	e7c2      	b.n	8012f22 <_strtod_l+0x16a>
 8012f9c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8012f9e:	1c5a      	adds	r2, r3, #1
 8012fa0:	9219      	str	r2, [sp, #100]	@ 0x64
 8012fa2:	785a      	ldrb	r2, [r3, #1]
 8012fa4:	3001      	adds	r0, #1
 8012fa6:	2a30      	cmp	r2, #48	@ 0x30
 8012fa8:	d0f8      	beq.n	8012f9c <_strtod_l+0x1e4>
 8012faa:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8012fae:	2b08      	cmp	r3, #8
 8012fb0:	f200 84d2 	bhi.w	8013958 <_strtod_l+0xba0>
 8012fb4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8012fb6:	900a      	str	r0, [sp, #40]	@ 0x28
 8012fb8:	2000      	movs	r0, #0
 8012fba:	930c      	str	r3, [sp, #48]	@ 0x30
 8012fbc:	4605      	mov	r5, r0
 8012fbe:	3a30      	subs	r2, #48	@ 0x30
 8012fc0:	f100 0301 	add.w	r3, r0, #1
 8012fc4:	d018      	beq.n	8012ff8 <_strtod_l+0x240>
 8012fc6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8012fc8:	4419      	add	r1, r3
 8012fca:	910a      	str	r1, [sp, #40]	@ 0x28
 8012fcc:	462e      	mov	r6, r5
 8012fce:	f04f 0e0a 	mov.w	lr, #10
 8012fd2:	1c71      	adds	r1, r6, #1
 8012fd4:	eba1 0c05 	sub.w	ip, r1, r5
 8012fd8:	4563      	cmp	r3, ip
 8012fda:	dc15      	bgt.n	8013008 <_strtod_l+0x250>
 8012fdc:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8012fe0:	182b      	adds	r3, r5, r0
 8012fe2:	2b08      	cmp	r3, #8
 8012fe4:	f105 0501 	add.w	r5, r5, #1
 8012fe8:	4405      	add	r5, r0
 8012fea:	dc1a      	bgt.n	8013022 <_strtod_l+0x26a>
 8012fec:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8012fee:	230a      	movs	r3, #10
 8012ff0:	fb03 2301 	mla	r3, r3, r1, r2
 8012ff4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012ff6:	2300      	movs	r3, #0
 8012ff8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8012ffa:	1c51      	adds	r1, r2, #1
 8012ffc:	9119      	str	r1, [sp, #100]	@ 0x64
 8012ffe:	7852      	ldrb	r2, [r2, #1]
 8013000:	4618      	mov	r0, r3
 8013002:	e7c5      	b.n	8012f90 <_strtod_l+0x1d8>
 8013004:	4648      	mov	r0, r9
 8013006:	e7ce      	b.n	8012fa6 <_strtod_l+0x1ee>
 8013008:	2e08      	cmp	r6, #8
 801300a:	dc05      	bgt.n	8013018 <_strtod_l+0x260>
 801300c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 801300e:	fb0e f606 	mul.w	r6, lr, r6
 8013012:	960b      	str	r6, [sp, #44]	@ 0x2c
 8013014:	460e      	mov	r6, r1
 8013016:	e7dc      	b.n	8012fd2 <_strtod_l+0x21a>
 8013018:	2910      	cmp	r1, #16
 801301a:	bfd8      	it	le
 801301c:	fb0e f707 	mulle.w	r7, lr, r7
 8013020:	e7f8      	b.n	8013014 <_strtod_l+0x25c>
 8013022:	2b0f      	cmp	r3, #15
 8013024:	bfdc      	itt	le
 8013026:	230a      	movle	r3, #10
 8013028:	fb03 2707 	mlale	r7, r3, r7, r2
 801302c:	e7e3      	b.n	8012ff6 <_strtod_l+0x23e>
 801302e:	2300      	movs	r3, #0
 8013030:	930a      	str	r3, [sp, #40]	@ 0x28
 8013032:	2301      	movs	r3, #1
 8013034:	e77a      	b.n	8012f2c <_strtod_l+0x174>
 8013036:	f04f 0c00 	mov.w	ip, #0
 801303a:	1ca2      	adds	r2, r4, #2
 801303c:	9219      	str	r2, [sp, #100]	@ 0x64
 801303e:	78a2      	ldrb	r2, [r4, #2]
 8013040:	e782      	b.n	8012f48 <_strtod_l+0x190>
 8013042:	f04f 0c01 	mov.w	ip, #1
 8013046:	e7f8      	b.n	801303a <_strtod_l+0x282>
 8013048:	080171f8 	.word	0x080171f8
 801304c:	08017060 	.word	0x08017060
 8013050:	7ff00000 	.word	0x7ff00000
 8013054:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8013056:	1c51      	adds	r1, r2, #1
 8013058:	9119      	str	r1, [sp, #100]	@ 0x64
 801305a:	7852      	ldrb	r2, [r2, #1]
 801305c:	2a30      	cmp	r2, #48	@ 0x30
 801305e:	d0f9      	beq.n	8013054 <_strtod_l+0x29c>
 8013060:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8013064:	2908      	cmp	r1, #8
 8013066:	f63f af75 	bhi.w	8012f54 <_strtod_l+0x19c>
 801306a:	3a30      	subs	r2, #48	@ 0x30
 801306c:	9209      	str	r2, [sp, #36]	@ 0x24
 801306e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8013070:	920f      	str	r2, [sp, #60]	@ 0x3c
 8013072:	f04f 080a 	mov.w	r8, #10
 8013076:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8013078:	1c56      	adds	r6, r2, #1
 801307a:	9619      	str	r6, [sp, #100]	@ 0x64
 801307c:	7852      	ldrb	r2, [r2, #1]
 801307e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8013082:	f1be 0f09 	cmp.w	lr, #9
 8013086:	d939      	bls.n	80130fc <_strtod_l+0x344>
 8013088:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 801308a:	1a76      	subs	r6, r6, r1
 801308c:	2e08      	cmp	r6, #8
 801308e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8013092:	dc03      	bgt.n	801309c <_strtod_l+0x2e4>
 8013094:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8013096:	4588      	cmp	r8, r1
 8013098:	bfa8      	it	ge
 801309a:	4688      	movge	r8, r1
 801309c:	f1bc 0f00 	cmp.w	ip, #0
 80130a0:	d001      	beq.n	80130a6 <_strtod_l+0x2ee>
 80130a2:	f1c8 0800 	rsb	r8, r8, #0
 80130a6:	2d00      	cmp	r5, #0
 80130a8:	d14e      	bne.n	8013148 <_strtod_l+0x390>
 80130aa:	9908      	ldr	r1, [sp, #32]
 80130ac:	4308      	orrs	r0, r1
 80130ae:	f47f aebc 	bne.w	8012e2a <_strtod_l+0x72>
 80130b2:	2b00      	cmp	r3, #0
 80130b4:	f47f aed4 	bne.w	8012e60 <_strtod_l+0xa8>
 80130b8:	2a69      	cmp	r2, #105	@ 0x69
 80130ba:	d028      	beq.n	801310e <_strtod_l+0x356>
 80130bc:	dc25      	bgt.n	801310a <_strtod_l+0x352>
 80130be:	2a49      	cmp	r2, #73	@ 0x49
 80130c0:	d025      	beq.n	801310e <_strtod_l+0x356>
 80130c2:	2a4e      	cmp	r2, #78	@ 0x4e
 80130c4:	f47f aecc 	bne.w	8012e60 <_strtod_l+0xa8>
 80130c8:	499a      	ldr	r1, [pc, #616]	@ (8013334 <_strtod_l+0x57c>)
 80130ca:	a819      	add	r0, sp, #100	@ 0x64
 80130cc:	f001 fab0 	bl	8014630 <__match>
 80130d0:	2800      	cmp	r0, #0
 80130d2:	f43f aec5 	beq.w	8012e60 <_strtod_l+0xa8>
 80130d6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80130d8:	781b      	ldrb	r3, [r3, #0]
 80130da:	2b28      	cmp	r3, #40	@ 0x28
 80130dc:	d12e      	bne.n	801313c <_strtod_l+0x384>
 80130de:	4996      	ldr	r1, [pc, #600]	@ (8013338 <_strtod_l+0x580>)
 80130e0:	aa1c      	add	r2, sp, #112	@ 0x70
 80130e2:	a819      	add	r0, sp, #100	@ 0x64
 80130e4:	f001 fab8 	bl	8014658 <__hexnan>
 80130e8:	2805      	cmp	r0, #5
 80130ea:	d127      	bne.n	801313c <_strtod_l+0x384>
 80130ec:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80130ee:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80130f2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80130f6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80130fa:	e696      	b.n	8012e2a <_strtod_l+0x72>
 80130fc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80130fe:	fb08 2101 	mla	r1, r8, r1, r2
 8013102:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8013106:	9209      	str	r2, [sp, #36]	@ 0x24
 8013108:	e7b5      	b.n	8013076 <_strtod_l+0x2be>
 801310a:	2a6e      	cmp	r2, #110	@ 0x6e
 801310c:	e7da      	b.n	80130c4 <_strtod_l+0x30c>
 801310e:	498b      	ldr	r1, [pc, #556]	@ (801333c <_strtod_l+0x584>)
 8013110:	a819      	add	r0, sp, #100	@ 0x64
 8013112:	f001 fa8d 	bl	8014630 <__match>
 8013116:	2800      	cmp	r0, #0
 8013118:	f43f aea2 	beq.w	8012e60 <_strtod_l+0xa8>
 801311c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801311e:	4988      	ldr	r1, [pc, #544]	@ (8013340 <_strtod_l+0x588>)
 8013120:	3b01      	subs	r3, #1
 8013122:	a819      	add	r0, sp, #100	@ 0x64
 8013124:	9319      	str	r3, [sp, #100]	@ 0x64
 8013126:	f001 fa83 	bl	8014630 <__match>
 801312a:	b910      	cbnz	r0, 8013132 <_strtod_l+0x37a>
 801312c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801312e:	3301      	adds	r3, #1
 8013130:	9319      	str	r3, [sp, #100]	@ 0x64
 8013132:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8013350 <_strtod_l+0x598>
 8013136:	f04f 0a00 	mov.w	sl, #0
 801313a:	e676      	b.n	8012e2a <_strtod_l+0x72>
 801313c:	4881      	ldr	r0, [pc, #516]	@ (8013344 <_strtod_l+0x58c>)
 801313e:	f000 ff9b 	bl	8014078 <nan>
 8013142:	ec5b ab10 	vmov	sl, fp, d0
 8013146:	e670      	b.n	8012e2a <_strtod_l+0x72>
 8013148:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801314a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 801314c:	eba8 0303 	sub.w	r3, r8, r3
 8013150:	f1b9 0f00 	cmp.w	r9, #0
 8013154:	bf08      	it	eq
 8013156:	46a9      	moveq	r9, r5
 8013158:	2d10      	cmp	r5, #16
 801315a:	9309      	str	r3, [sp, #36]	@ 0x24
 801315c:	462c      	mov	r4, r5
 801315e:	bfa8      	it	ge
 8013160:	2410      	movge	r4, #16
 8013162:	f7f5 f9ff 	bl	8008564 <__aeabi_ui2d>
 8013166:	2d09      	cmp	r5, #9
 8013168:	4682      	mov	sl, r0
 801316a:	468b      	mov	fp, r1
 801316c:	dc13      	bgt.n	8013196 <_strtod_l+0x3de>
 801316e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013170:	2b00      	cmp	r3, #0
 8013172:	f43f ae5a 	beq.w	8012e2a <_strtod_l+0x72>
 8013176:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013178:	dd78      	ble.n	801326c <_strtod_l+0x4b4>
 801317a:	2b16      	cmp	r3, #22
 801317c:	dc5f      	bgt.n	801323e <_strtod_l+0x486>
 801317e:	4972      	ldr	r1, [pc, #456]	@ (8013348 <_strtod_l+0x590>)
 8013180:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8013184:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013188:	4652      	mov	r2, sl
 801318a:	465b      	mov	r3, fp
 801318c:	f7f5 fa64 	bl	8008658 <__aeabi_dmul>
 8013190:	4682      	mov	sl, r0
 8013192:	468b      	mov	fp, r1
 8013194:	e649      	b.n	8012e2a <_strtod_l+0x72>
 8013196:	4b6c      	ldr	r3, [pc, #432]	@ (8013348 <_strtod_l+0x590>)
 8013198:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801319c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80131a0:	f7f5 fa5a 	bl	8008658 <__aeabi_dmul>
 80131a4:	4682      	mov	sl, r0
 80131a6:	4638      	mov	r0, r7
 80131a8:	468b      	mov	fp, r1
 80131aa:	f7f5 f9db 	bl	8008564 <__aeabi_ui2d>
 80131ae:	4602      	mov	r2, r0
 80131b0:	460b      	mov	r3, r1
 80131b2:	4650      	mov	r0, sl
 80131b4:	4659      	mov	r1, fp
 80131b6:	f7f5 f899 	bl	80082ec <__adddf3>
 80131ba:	2d0f      	cmp	r5, #15
 80131bc:	4682      	mov	sl, r0
 80131be:	468b      	mov	fp, r1
 80131c0:	ddd5      	ble.n	801316e <_strtod_l+0x3b6>
 80131c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80131c4:	1b2c      	subs	r4, r5, r4
 80131c6:	441c      	add	r4, r3
 80131c8:	2c00      	cmp	r4, #0
 80131ca:	f340 8093 	ble.w	80132f4 <_strtod_l+0x53c>
 80131ce:	f014 030f 	ands.w	r3, r4, #15
 80131d2:	d00a      	beq.n	80131ea <_strtod_l+0x432>
 80131d4:	495c      	ldr	r1, [pc, #368]	@ (8013348 <_strtod_l+0x590>)
 80131d6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80131da:	4652      	mov	r2, sl
 80131dc:	465b      	mov	r3, fp
 80131de:	e9d1 0100 	ldrd	r0, r1, [r1]
 80131e2:	f7f5 fa39 	bl	8008658 <__aeabi_dmul>
 80131e6:	4682      	mov	sl, r0
 80131e8:	468b      	mov	fp, r1
 80131ea:	f034 040f 	bics.w	r4, r4, #15
 80131ee:	d073      	beq.n	80132d8 <_strtod_l+0x520>
 80131f0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80131f4:	dd49      	ble.n	801328a <_strtod_l+0x4d2>
 80131f6:	2400      	movs	r4, #0
 80131f8:	46a0      	mov	r8, r4
 80131fa:	940b      	str	r4, [sp, #44]	@ 0x2c
 80131fc:	46a1      	mov	r9, r4
 80131fe:	9a05      	ldr	r2, [sp, #20]
 8013200:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8013350 <_strtod_l+0x598>
 8013204:	2322      	movs	r3, #34	@ 0x22
 8013206:	6013      	str	r3, [r2, #0]
 8013208:	f04f 0a00 	mov.w	sl, #0
 801320c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801320e:	2b00      	cmp	r3, #0
 8013210:	f43f ae0b 	beq.w	8012e2a <_strtod_l+0x72>
 8013214:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8013216:	9805      	ldr	r0, [sp, #20]
 8013218:	f001 fb0c 	bl	8014834 <_Bfree>
 801321c:	9805      	ldr	r0, [sp, #20]
 801321e:	4649      	mov	r1, r9
 8013220:	f001 fb08 	bl	8014834 <_Bfree>
 8013224:	9805      	ldr	r0, [sp, #20]
 8013226:	4641      	mov	r1, r8
 8013228:	f001 fb04 	bl	8014834 <_Bfree>
 801322c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801322e:	9805      	ldr	r0, [sp, #20]
 8013230:	f001 fb00 	bl	8014834 <_Bfree>
 8013234:	9805      	ldr	r0, [sp, #20]
 8013236:	4621      	mov	r1, r4
 8013238:	f001 fafc 	bl	8014834 <_Bfree>
 801323c:	e5f5      	b.n	8012e2a <_strtod_l+0x72>
 801323e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013240:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8013244:	4293      	cmp	r3, r2
 8013246:	dbbc      	blt.n	80131c2 <_strtod_l+0x40a>
 8013248:	4c3f      	ldr	r4, [pc, #252]	@ (8013348 <_strtod_l+0x590>)
 801324a:	f1c5 050f 	rsb	r5, r5, #15
 801324e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8013252:	4652      	mov	r2, sl
 8013254:	465b      	mov	r3, fp
 8013256:	e9d1 0100 	ldrd	r0, r1, [r1]
 801325a:	f7f5 f9fd 	bl	8008658 <__aeabi_dmul>
 801325e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013260:	1b5d      	subs	r5, r3, r5
 8013262:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8013266:	e9d4 2300 	ldrd	r2, r3, [r4]
 801326a:	e78f      	b.n	801318c <_strtod_l+0x3d4>
 801326c:	3316      	adds	r3, #22
 801326e:	dba8      	blt.n	80131c2 <_strtod_l+0x40a>
 8013270:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013272:	eba3 0808 	sub.w	r8, r3, r8
 8013276:	4b34      	ldr	r3, [pc, #208]	@ (8013348 <_strtod_l+0x590>)
 8013278:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 801327c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8013280:	4650      	mov	r0, sl
 8013282:	4659      	mov	r1, fp
 8013284:	f7f5 fb12 	bl	80088ac <__aeabi_ddiv>
 8013288:	e782      	b.n	8013190 <_strtod_l+0x3d8>
 801328a:	2300      	movs	r3, #0
 801328c:	4f2f      	ldr	r7, [pc, #188]	@ (801334c <_strtod_l+0x594>)
 801328e:	1124      	asrs	r4, r4, #4
 8013290:	4650      	mov	r0, sl
 8013292:	4659      	mov	r1, fp
 8013294:	461e      	mov	r6, r3
 8013296:	2c01      	cmp	r4, #1
 8013298:	dc21      	bgt.n	80132de <_strtod_l+0x526>
 801329a:	b10b      	cbz	r3, 80132a0 <_strtod_l+0x4e8>
 801329c:	4682      	mov	sl, r0
 801329e:	468b      	mov	fp, r1
 80132a0:	492a      	ldr	r1, [pc, #168]	@ (801334c <_strtod_l+0x594>)
 80132a2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80132a6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80132aa:	4652      	mov	r2, sl
 80132ac:	465b      	mov	r3, fp
 80132ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 80132b2:	f7f5 f9d1 	bl	8008658 <__aeabi_dmul>
 80132b6:	4b26      	ldr	r3, [pc, #152]	@ (8013350 <_strtod_l+0x598>)
 80132b8:	460a      	mov	r2, r1
 80132ba:	400b      	ands	r3, r1
 80132bc:	4925      	ldr	r1, [pc, #148]	@ (8013354 <_strtod_l+0x59c>)
 80132be:	428b      	cmp	r3, r1
 80132c0:	4682      	mov	sl, r0
 80132c2:	d898      	bhi.n	80131f6 <_strtod_l+0x43e>
 80132c4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80132c8:	428b      	cmp	r3, r1
 80132ca:	bf86      	itte	hi
 80132cc:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8013358 <_strtod_l+0x5a0>
 80132d0:	f04f 3aff 	movhi.w	sl, #4294967295
 80132d4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80132d8:	2300      	movs	r3, #0
 80132da:	9308      	str	r3, [sp, #32]
 80132dc:	e076      	b.n	80133cc <_strtod_l+0x614>
 80132de:	07e2      	lsls	r2, r4, #31
 80132e0:	d504      	bpl.n	80132ec <_strtod_l+0x534>
 80132e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80132e6:	f7f5 f9b7 	bl	8008658 <__aeabi_dmul>
 80132ea:	2301      	movs	r3, #1
 80132ec:	3601      	adds	r6, #1
 80132ee:	1064      	asrs	r4, r4, #1
 80132f0:	3708      	adds	r7, #8
 80132f2:	e7d0      	b.n	8013296 <_strtod_l+0x4de>
 80132f4:	d0f0      	beq.n	80132d8 <_strtod_l+0x520>
 80132f6:	4264      	negs	r4, r4
 80132f8:	f014 020f 	ands.w	r2, r4, #15
 80132fc:	d00a      	beq.n	8013314 <_strtod_l+0x55c>
 80132fe:	4b12      	ldr	r3, [pc, #72]	@ (8013348 <_strtod_l+0x590>)
 8013300:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013304:	4650      	mov	r0, sl
 8013306:	4659      	mov	r1, fp
 8013308:	e9d3 2300 	ldrd	r2, r3, [r3]
 801330c:	f7f5 face 	bl	80088ac <__aeabi_ddiv>
 8013310:	4682      	mov	sl, r0
 8013312:	468b      	mov	fp, r1
 8013314:	1124      	asrs	r4, r4, #4
 8013316:	d0df      	beq.n	80132d8 <_strtod_l+0x520>
 8013318:	2c1f      	cmp	r4, #31
 801331a:	dd1f      	ble.n	801335c <_strtod_l+0x5a4>
 801331c:	2400      	movs	r4, #0
 801331e:	46a0      	mov	r8, r4
 8013320:	940b      	str	r4, [sp, #44]	@ 0x2c
 8013322:	46a1      	mov	r9, r4
 8013324:	9a05      	ldr	r2, [sp, #20]
 8013326:	2322      	movs	r3, #34	@ 0x22
 8013328:	f04f 0a00 	mov.w	sl, #0
 801332c:	f04f 0b00 	mov.w	fp, #0
 8013330:	6013      	str	r3, [r2, #0]
 8013332:	e76b      	b.n	801320c <_strtod_l+0x454>
 8013334:	0801706b 	.word	0x0801706b
 8013338:	080171e4 	.word	0x080171e4
 801333c:	08017062 	.word	0x08017062
 8013340:	08017065 	.word	0x08017065
 8013344:	080171e0 	.word	0x080171e0
 8013348:	08017370 	.word	0x08017370
 801334c:	08017348 	.word	0x08017348
 8013350:	7ff00000 	.word	0x7ff00000
 8013354:	7ca00000 	.word	0x7ca00000
 8013358:	7fefffff 	.word	0x7fefffff
 801335c:	f014 0310 	ands.w	r3, r4, #16
 8013360:	bf18      	it	ne
 8013362:	236a      	movne	r3, #106	@ 0x6a
 8013364:	4ea9      	ldr	r6, [pc, #676]	@ (801360c <_strtod_l+0x854>)
 8013366:	9308      	str	r3, [sp, #32]
 8013368:	4650      	mov	r0, sl
 801336a:	4659      	mov	r1, fp
 801336c:	2300      	movs	r3, #0
 801336e:	07e7      	lsls	r7, r4, #31
 8013370:	d504      	bpl.n	801337c <_strtod_l+0x5c4>
 8013372:	e9d6 2300 	ldrd	r2, r3, [r6]
 8013376:	f7f5 f96f 	bl	8008658 <__aeabi_dmul>
 801337a:	2301      	movs	r3, #1
 801337c:	1064      	asrs	r4, r4, #1
 801337e:	f106 0608 	add.w	r6, r6, #8
 8013382:	d1f4      	bne.n	801336e <_strtod_l+0x5b6>
 8013384:	b10b      	cbz	r3, 801338a <_strtod_l+0x5d2>
 8013386:	4682      	mov	sl, r0
 8013388:	468b      	mov	fp, r1
 801338a:	9b08      	ldr	r3, [sp, #32]
 801338c:	b1b3      	cbz	r3, 80133bc <_strtod_l+0x604>
 801338e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8013392:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8013396:	2b00      	cmp	r3, #0
 8013398:	4659      	mov	r1, fp
 801339a:	dd0f      	ble.n	80133bc <_strtod_l+0x604>
 801339c:	2b1f      	cmp	r3, #31
 801339e:	dd56      	ble.n	801344e <_strtod_l+0x696>
 80133a0:	2b34      	cmp	r3, #52	@ 0x34
 80133a2:	bfde      	ittt	le
 80133a4:	f04f 33ff 	movle.w	r3, #4294967295
 80133a8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80133ac:	4093      	lslle	r3, r2
 80133ae:	f04f 0a00 	mov.w	sl, #0
 80133b2:	bfcc      	ite	gt
 80133b4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80133b8:	ea03 0b01 	andle.w	fp, r3, r1
 80133bc:	2200      	movs	r2, #0
 80133be:	2300      	movs	r3, #0
 80133c0:	4650      	mov	r0, sl
 80133c2:	4659      	mov	r1, fp
 80133c4:	f7f5 fbb0 	bl	8008b28 <__aeabi_dcmpeq>
 80133c8:	2800      	cmp	r0, #0
 80133ca:	d1a7      	bne.n	801331c <_strtod_l+0x564>
 80133cc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80133ce:	9300      	str	r3, [sp, #0]
 80133d0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80133d2:	9805      	ldr	r0, [sp, #20]
 80133d4:	462b      	mov	r3, r5
 80133d6:	464a      	mov	r2, r9
 80133d8:	f001 fa94 	bl	8014904 <__s2b>
 80133dc:	900b      	str	r0, [sp, #44]	@ 0x2c
 80133de:	2800      	cmp	r0, #0
 80133e0:	f43f af09 	beq.w	80131f6 <_strtod_l+0x43e>
 80133e4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80133e6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80133e8:	2a00      	cmp	r2, #0
 80133ea:	eba3 0308 	sub.w	r3, r3, r8
 80133ee:	bfa8      	it	ge
 80133f0:	2300      	movge	r3, #0
 80133f2:	9312      	str	r3, [sp, #72]	@ 0x48
 80133f4:	2400      	movs	r4, #0
 80133f6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80133fa:	9316      	str	r3, [sp, #88]	@ 0x58
 80133fc:	46a0      	mov	r8, r4
 80133fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013400:	9805      	ldr	r0, [sp, #20]
 8013402:	6859      	ldr	r1, [r3, #4]
 8013404:	f001 f9d6 	bl	80147b4 <_Balloc>
 8013408:	4681      	mov	r9, r0
 801340a:	2800      	cmp	r0, #0
 801340c:	f43f aef7 	beq.w	80131fe <_strtod_l+0x446>
 8013410:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013412:	691a      	ldr	r2, [r3, #16]
 8013414:	3202      	adds	r2, #2
 8013416:	f103 010c 	add.w	r1, r3, #12
 801341a:	0092      	lsls	r2, r2, #2
 801341c:	300c      	adds	r0, #12
 801341e:	f000 fe1c 	bl	801405a <memcpy>
 8013422:	ec4b ab10 	vmov	d0, sl, fp
 8013426:	9805      	ldr	r0, [sp, #20]
 8013428:	aa1c      	add	r2, sp, #112	@ 0x70
 801342a:	a91b      	add	r1, sp, #108	@ 0x6c
 801342c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8013430:	f001 fd9c 	bl	8014f6c <__d2b>
 8013434:	901a      	str	r0, [sp, #104]	@ 0x68
 8013436:	2800      	cmp	r0, #0
 8013438:	f43f aee1 	beq.w	80131fe <_strtod_l+0x446>
 801343c:	9805      	ldr	r0, [sp, #20]
 801343e:	2101      	movs	r1, #1
 8013440:	f001 faf6 	bl	8014a30 <__i2b>
 8013444:	4680      	mov	r8, r0
 8013446:	b948      	cbnz	r0, 801345c <_strtod_l+0x6a4>
 8013448:	f04f 0800 	mov.w	r8, #0
 801344c:	e6d7      	b.n	80131fe <_strtod_l+0x446>
 801344e:	f04f 32ff 	mov.w	r2, #4294967295
 8013452:	fa02 f303 	lsl.w	r3, r2, r3
 8013456:	ea03 0a0a 	and.w	sl, r3, sl
 801345a:	e7af      	b.n	80133bc <_strtod_l+0x604>
 801345c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 801345e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8013460:	2d00      	cmp	r5, #0
 8013462:	bfab      	itete	ge
 8013464:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8013466:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8013468:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 801346a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 801346c:	bfac      	ite	ge
 801346e:	18ef      	addge	r7, r5, r3
 8013470:	1b5e      	sublt	r6, r3, r5
 8013472:	9b08      	ldr	r3, [sp, #32]
 8013474:	1aed      	subs	r5, r5, r3
 8013476:	4415      	add	r5, r2
 8013478:	4b65      	ldr	r3, [pc, #404]	@ (8013610 <_strtod_l+0x858>)
 801347a:	3d01      	subs	r5, #1
 801347c:	429d      	cmp	r5, r3
 801347e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8013482:	da50      	bge.n	8013526 <_strtod_l+0x76e>
 8013484:	1b5b      	subs	r3, r3, r5
 8013486:	2b1f      	cmp	r3, #31
 8013488:	eba2 0203 	sub.w	r2, r2, r3
 801348c:	f04f 0101 	mov.w	r1, #1
 8013490:	dc3d      	bgt.n	801350e <_strtod_l+0x756>
 8013492:	fa01 f303 	lsl.w	r3, r1, r3
 8013496:	9313      	str	r3, [sp, #76]	@ 0x4c
 8013498:	2300      	movs	r3, #0
 801349a:	9310      	str	r3, [sp, #64]	@ 0x40
 801349c:	18bd      	adds	r5, r7, r2
 801349e:	9b08      	ldr	r3, [sp, #32]
 80134a0:	42af      	cmp	r7, r5
 80134a2:	4416      	add	r6, r2
 80134a4:	441e      	add	r6, r3
 80134a6:	463b      	mov	r3, r7
 80134a8:	bfa8      	it	ge
 80134aa:	462b      	movge	r3, r5
 80134ac:	42b3      	cmp	r3, r6
 80134ae:	bfa8      	it	ge
 80134b0:	4633      	movge	r3, r6
 80134b2:	2b00      	cmp	r3, #0
 80134b4:	bfc2      	ittt	gt
 80134b6:	1aed      	subgt	r5, r5, r3
 80134b8:	1af6      	subgt	r6, r6, r3
 80134ba:	1aff      	subgt	r7, r7, r3
 80134bc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80134be:	2b00      	cmp	r3, #0
 80134c0:	dd16      	ble.n	80134f0 <_strtod_l+0x738>
 80134c2:	4641      	mov	r1, r8
 80134c4:	9805      	ldr	r0, [sp, #20]
 80134c6:	461a      	mov	r2, r3
 80134c8:	f001 fb6a 	bl	8014ba0 <__pow5mult>
 80134cc:	4680      	mov	r8, r0
 80134ce:	2800      	cmp	r0, #0
 80134d0:	d0ba      	beq.n	8013448 <_strtod_l+0x690>
 80134d2:	4601      	mov	r1, r0
 80134d4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80134d6:	9805      	ldr	r0, [sp, #20]
 80134d8:	f001 fac0 	bl	8014a5c <__multiply>
 80134dc:	900a      	str	r0, [sp, #40]	@ 0x28
 80134de:	2800      	cmp	r0, #0
 80134e0:	f43f ae8d 	beq.w	80131fe <_strtod_l+0x446>
 80134e4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80134e6:	9805      	ldr	r0, [sp, #20]
 80134e8:	f001 f9a4 	bl	8014834 <_Bfree>
 80134ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80134ee:	931a      	str	r3, [sp, #104]	@ 0x68
 80134f0:	2d00      	cmp	r5, #0
 80134f2:	dc1d      	bgt.n	8013530 <_strtod_l+0x778>
 80134f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80134f6:	2b00      	cmp	r3, #0
 80134f8:	dd23      	ble.n	8013542 <_strtod_l+0x78a>
 80134fa:	4649      	mov	r1, r9
 80134fc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80134fe:	9805      	ldr	r0, [sp, #20]
 8013500:	f001 fb4e 	bl	8014ba0 <__pow5mult>
 8013504:	4681      	mov	r9, r0
 8013506:	b9e0      	cbnz	r0, 8013542 <_strtod_l+0x78a>
 8013508:	f04f 0900 	mov.w	r9, #0
 801350c:	e677      	b.n	80131fe <_strtod_l+0x446>
 801350e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8013512:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8013516:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 801351a:	35e2      	adds	r5, #226	@ 0xe2
 801351c:	fa01 f305 	lsl.w	r3, r1, r5
 8013520:	9310      	str	r3, [sp, #64]	@ 0x40
 8013522:	9113      	str	r1, [sp, #76]	@ 0x4c
 8013524:	e7ba      	b.n	801349c <_strtod_l+0x6e4>
 8013526:	2300      	movs	r3, #0
 8013528:	9310      	str	r3, [sp, #64]	@ 0x40
 801352a:	2301      	movs	r3, #1
 801352c:	9313      	str	r3, [sp, #76]	@ 0x4c
 801352e:	e7b5      	b.n	801349c <_strtod_l+0x6e4>
 8013530:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8013532:	9805      	ldr	r0, [sp, #20]
 8013534:	462a      	mov	r2, r5
 8013536:	f001 fb8d 	bl	8014c54 <__lshift>
 801353a:	901a      	str	r0, [sp, #104]	@ 0x68
 801353c:	2800      	cmp	r0, #0
 801353e:	d1d9      	bne.n	80134f4 <_strtod_l+0x73c>
 8013540:	e65d      	b.n	80131fe <_strtod_l+0x446>
 8013542:	2e00      	cmp	r6, #0
 8013544:	dd07      	ble.n	8013556 <_strtod_l+0x79e>
 8013546:	4649      	mov	r1, r9
 8013548:	9805      	ldr	r0, [sp, #20]
 801354a:	4632      	mov	r2, r6
 801354c:	f001 fb82 	bl	8014c54 <__lshift>
 8013550:	4681      	mov	r9, r0
 8013552:	2800      	cmp	r0, #0
 8013554:	d0d8      	beq.n	8013508 <_strtod_l+0x750>
 8013556:	2f00      	cmp	r7, #0
 8013558:	dd08      	ble.n	801356c <_strtod_l+0x7b4>
 801355a:	4641      	mov	r1, r8
 801355c:	9805      	ldr	r0, [sp, #20]
 801355e:	463a      	mov	r2, r7
 8013560:	f001 fb78 	bl	8014c54 <__lshift>
 8013564:	4680      	mov	r8, r0
 8013566:	2800      	cmp	r0, #0
 8013568:	f43f ae49 	beq.w	80131fe <_strtod_l+0x446>
 801356c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801356e:	9805      	ldr	r0, [sp, #20]
 8013570:	464a      	mov	r2, r9
 8013572:	f001 fbf7 	bl	8014d64 <__mdiff>
 8013576:	4604      	mov	r4, r0
 8013578:	2800      	cmp	r0, #0
 801357a:	f43f ae40 	beq.w	80131fe <_strtod_l+0x446>
 801357e:	68c3      	ldr	r3, [r0, #12]
 8013580:	930f      	str	r3, [sp, #60]	@ 0x3c
 8013582:	2300      	movs	r3, #0
 8013584:	60c3      	str	r3, [r0, #12]
 8013586:	4641      	mov	r1, r8
 8013588:	f001 fbd0 	bl	8014d2c <__mcmp>
 801358c:	2800      	cmp	r0, #0
 801358e:	da45      	bge.n	801361c <_strtod_l+0x864>
 8013590:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013592:	ea53 030a 	orrs.w	r3, r3, sl
 8013596:	d16b      	bne.n	8013670 <_strtod_l+0x8b8>
 8013598:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801359c:	2b00      	cmp	r3, #0
 801359e:	d167      	bne.n	8013670 <_strtod_l+0x8b8>
 80135a0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80135a4:	0d1b      	lsrs	r3, r3, #20
 80135a6:	051b      	lsls	r3, r3, #20
 80135a8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80135ac:	d960      	bls.n	8013670 <_strtod_l+0x8b8>
 80135ae:	6963      	ldr	r3, [r4, #20]
 80135b0:	b913      	cbnz	r3, 80135b8 <_strtod_l+0x800>
 80135b2:	6923      	ldr	r3, [r4, #16]
 80135b4:	2b01      	cmp	r3, #1
 80135b6:	dd5b      	ble.n	8013670 <_strtod_l+0x8b8>
 80135b8:	4621      	mov	r1, r4
 80135ba:	2201      	movs	r2, #1
 80135bc:	9805      	ldr	r0, [sp, #20]
 80135be:	f001 fb49 	bl	8014c54 <__lshift>
 80135c2:	4641      	mov	r1, r8
 80135c4:	4604      	mov	r4, r0
 80135c6:	f001 fbb1 	bl	8014d2c <__mcmp>
 80135ca:	2800      	cmp	r0, #0
 80135cc:	dd50      	ble.n	8013670 <_strtod_l+0x8b8>
 80135ce:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80135d2:	9a08      	ldr	r2, [sp, #32]
 80135d4:	0d1b      	lsrs	r3, r3, #20
 80135d6:	051b      	lsls	r3, r3, #20
 80135d8:	2a00      	cmp	r2, #0
 80135da:	d06a      	beq.n	80136b2 <_strtod_l+0x8fa>
 80135dc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80135e0:	d867      	bhi.n	80136b2 <_strtod_l+0x8fa>
 80135e2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80135e6:	f67f ae9d 	bls.w	8013324 <_strtod_l+0x56c>
 80135ea:	4b0a      	ldr	r3, [pc, #40]	@ (8013614 <_strtod_l+0x85c>)
 80135ec:	4650      	mov	r0, sl
 80135ee:	4659      	mov	r1, fp
 80135f0:	2200      	movs	r2, #0
 80135f2:	f7f5 f831 	bl	8008658 <__aeabi_dmul>
 80135f6:	4b08      	ldr	r3, [pc, #32]	@ (8013618 <_strtod_l+0x860>)
 80135f8:	400b      	ands	r3, r1
 80135fa:	4682      	mov	sl, r0
 80135fc:	468b      	mov	fp, r1
 80135fe:	2b00      	cmp	r3, #0
 8013600:	f47f ae08 	bne.w	8013214 <_strtod_l+0x45c>
 8013604:	9a05      	ldr	r2, [sp, #20]
 8013606:	2322      	movs	r3, #34	@ 0x22
 8013608:	6013      	str	r3, [r2, #0]
 801360a:	e603      	b.n	8013214 <_strtod_l+0x45c>
 801360c:	08017210 	.word	0x08017210
 8013610:	fffffc02 	.word	0xfffffc02
 8013614:	39500000 	.word	0x39500000
 8013618:	7ff00000 	.word	0x7ff00000
 801361c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8013620:	d165      	bne.n	80136ee <_strtod_l+0x936>
 8013622:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8013624:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8013628:	b35a      	cbz	r2, 8013682 <_strtod_l+0x8ca>
 801362a:	4a9f      	ldr	r2, [pc, #636]	@ (80138a8 <_strtod_l+0xaf0>)
 801362c:	4293      	cmp	r3, r2
 801362e:	d12b      	bne.n	8013688 <_strtod_l+0x8d0>
 8013630:	9b08      	ldr	r3, [sp, #32]
 8013632:	4651      	mov	r1, sl
 8013634:	b303      	cbz	r3, 8013678 <_strtod_l+0x8c0>
 8013636:	4b9d      	ldr	r3, [pc, #628]	@ (80138ac <_strtod_l+0xaf4>)
 8013638:	465a      	mov	r2, fp
 801363a:	4013      	ands	r3, r2
 801363c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8013640:	f04f 32ff 	mov.w	r2, #4294967295
 8013644:	d81b      	bhi.n	801367e <_strtod_l+0x8c6>
 8013646:	0d1b      	lsrs	r3, r3, #20
 8013648:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801364c:	fa02 f303 	lsl.w	r3, r2, r3
 8013650:	4299      	cmp	r1, r3
 8013652:	d119      	bne.n	8013688 <_strtod_l+0x8d0>
 8013654:	4b96      	ldr	r3, [pc, #600]	@ (80138b0 <_strtod_l+0xaf8>)
 8013656:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8013658:	429a      	cmp	r2, r3
 801365a:	d102      	bne.n	8013662 <_strtod_l+0x8aa>
 801365c:	3101      	adds	r1, #1
 801365e:	f43f adce 	beq.w	80131fe <_strtod_l+0x446>
 8013662:	4b92      	ldr	r3, [pc, #584]	@ (80138ac <_strtod_l+0xaf4>)
 8013664:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8013666:	401a      	ands	r2, r3
 8013668:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 801366c:	f04f 0a00 	mov.w	sl, #0
 8013670:	9b08      	ldr	r3, [sp, #32]
 8013672:	2b00      	cmp	r3, #0
 8013674:	d1b9      	bne.n	80135ea <_strtod_l+0x832>
 8013676:	e5cd      	b.n	8013214 <_strtod_l+0x45c>
 8013678:	f04f 33ff 	mov.w	r3, #4294967295
 801367c:	e7e8      	b.n	8013650 <_strtod_l+0x898>
 801367e:	4613      	mov	r3, r2
 8013680:	e7e6      	b.n	8013650 <_strtod_l+0x898>
 8013682:	ea53 030a 	orrs.w	r3, r3, sl
 8013686:	d0a2      	beq.n	80135ce <_strtod_l+0x816>
 8013688:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801368a:	b1db      	cbz	r3, 80136c4 <_strtod_l+0x90c>
 801368c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801368e:	4213      	tst	r3, r2
 8013690:	d0ee      	beq.n	8013670 <_strtod_l+0x8b8>
 8013692:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013694:	9a08      	ldr	r2, [sp, #32]
 8013696:	4650      	mov	r0, sl
 8013698:	4659      	mov	r1, fp
 801369a:	b1bb      	cbz	r3, 80136cc <_strtod_l+0x914>
 801369c:	f7ff fb6e 	bl	8012d7c <sulp>
 80136a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80136a4:	ec53 2b10 	vmov	r2, r3, d0
 80136a8:	f7f4 fe20 	bl	80082ec <__adddf3>
 80136ac:	4682      	mov	sl, r0
 80136ae:	468b      	mov	fp, r1
 80136b0:	e7de      	b.n	8013670 <_strtod_l+0x8b8>
 80136b2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80136b6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80136ba:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80136be:	f04f 3aff 	mov.w	sl, #4294967295
 80136c2:	e7d5      	b.n	8013670 <_strtod_l+0x8b8>
 80136c4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80136c6:	ea13 0f0a 	tst.w	r3, sl
 80136ca:	e7e1      	b.n	8013690 <_strtod_l+0x8d8>
 80136cc:	f7ff fb56 	bl	8012d7c <sulp>
 80136d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80136d4:	ec53 2b10 	vmov	r2, r3, d0
 80136d8:	f7f4 fe06 	bl	80082e8 <__aeabi_dsub>
 80136dc:	2200      	movs	r2, #0
 80136de:	2300      	movs	r3, #0
 80136e0:	4682      	mov	sl, r0
 80136e2:	468b      	mov	fp, r1
 80136e4:	f7f5 fa20 	bl	8008b28 <__aeabi_dcmpeq>
 80136e8:	2800      	cmp	r0, #0
 80136ea:	d0c1      	beq.n	8013670 <_strtod_l+0x8b8>
 80136ec:	e61a      	b.n	8013324 <_strtod_l+0x56c>
 80136ee:	4641      	mov	r1, r8
 80136f0:	4620      	mov	r0, r4
 80136f2:	f001 fc93 	bl	801501c <__ratio>
 80136f6:	ec57 6b10 	vmov	r6, r7, d0
 80136fa:	2200      	movs	r2, #0
 80136fc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8013700:	4630      	mov	r0, r6
 8013702:	4639      	mov	r1, r7
 8013704:	f7f5 fa24 	bl	8008b50 <__aeabi_dcmple>
 8013708:	2800      	cmp	r0, #0
 801370a:	d06f      	beq.n	80137ec <_strtod_l+0xa34>
 801370c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801370e:	2b00      	cmp	r3, #0
 8013710:	d17a      	bne.n	8013808 <_strtod_l+0xa50>
 8013712:	f1ba 0f00 	cmp.w	sl, #0
 8013716:	d158      	bne.n	80137ca <_strtod_l+0xa12>
 8013718:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801371a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801371e:	2b00      	cmp	r3, #0
 8013720:	d15a      	bne.n	80137d8 <_strtod_l+0xa20>
 8013722:	4b64      	ldr	r3, [pc, #400]	@ (80138b4 <_strtod_l+0xafc>)
 8013724:	2200      	movs	r2, #0
 8013726:	4630      	mov	r0, r6
 8013728:	4639      	mov	r1, r7
 801372a:	f7f5 fa07 	bl	8008b3c <__aeabi_dcmplt>
 801372e:	2800      	cmp	r0, #0
 8013730:	d159      	bne.n	80137e6 <_strtod_l+0xa2e>
 8013732:	4630      	mov	r0, r6
 8013734:	4639      	mov	r1, r7
 8013736:	4b60      	ldr	r3, [pc, #384]	@ (80138b8 <_strtod_l+0xb00>)
 8013738:	2200      	movs	r2, #0
 801373a:	f7f4 ff8d 	bl	8008658 <__aeabi_dmul>
 801373e:	4606      	mov	r6, r0
 8013740:	460f      	mov	r7, r1
 8013742:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8013746:	9606      	str	r6, [sp, #24]
 8013748:	9307      	str	r3, [sp, #28]
 801374a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801374e:	4d57      	ldr	r5, [pc, #348]	@ (80138ac <_strtod_l+0xaf4>)
 8013750:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8013754:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013756:	401d      	ands	r5, r3
 8013758:	4b58      	ldr	r3, [pc, #352]	@ (80138bc <_strtod_l+0xb04>)
 801375a:	429d      	cmp	r5, r3
 801375c:	f040 80b2 	bne.w	80138c4 <_strtod_l+0xb0c>
 8013760:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013762:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8013766:	ec4b ab10 	vmov	d0, sl, fp
 801376a:	f001 fb8f 	bl	8014e8c <__ulp>
 801376e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8013772:	ec51 0b10 	vmov	r0, r1, d0
 8013776:	f7f4 ff6f 	bl	8008658 <__aeabi_dmul>
 801377a:	4652      	mov	r2, sl
 801377c:	465b      	mov	r3, fp
 801377e:	f7f4 fdb5 	bl	80082ec <__adddf3>
 8013782:	460b      	mov	r3, r1
 8013784:	4949      	ldr	r1, [pc, #292]	@ (80138ac <_strtod_l+0xaf4>)
 8013786:	4a4e      	ldr	r2, [pc, #312]	@ (80138c0 <_strtod_l+0xb08>)
 8013788:	4019      	ands	r1, r3
 801378a:	4291      	cmp	r1, r2
 801378c:	4682      	mov	sl, r0
 801378e:	d942      	bls.n	8013816 <_strtod_l+0xa5e>
 8013790:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013792:	4b47      	ldr	r3, [pc, #284]	@ (80138b0 <_strtod_l+0xaf8>)
 8013794:	429a      	cmp	r2, r3
 8013796:	d103      	bne.n	80137a0 <_strtod_l+0x9e8>
 8013798:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801379a:	3301      	adds	r3, #1
 801379c:	f43f ad2f 	beq.w	80131fe <_strtod_l+0x446>
 80137a0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80138b0 <_strtod_l+0xaf8>
 80137a4:	f04f 3aff 	mov.w	sl, #4294967295
 80137a8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80137aa:	9805      	ldr	r0, [sp, #20]
 80137ac:	f001 f842 	bl	8014834 <_Bfree>
 80137b0:	9805      	ldr	r0, [sp, #20]
 80137b2:	4649      	mov	r1, r9
 80137b4:	f001 f83e 	bl	8014834 <_Bfree>
 80137b8:	9805      	ldr	r0, [sp, #20]
 80137ba:	4641      	mov	r1, r8
 80137bc:	f001 f83a 	bl	8014834 <_Bfree>
 80137c0:	9805      	ldr	r0, [sp, #20]
 80137c2:	4621      	mov	r1, r4
 80137c4:	f001 f836 	bl	8014834 <_Bfree>
 80137c8:	e619      	b.n	80133fe <_strtod_l+0x646>
 80137ca:	f1ba 0f01 	cmp.w	sl, #1
 80137ce:	d103      	bne.n	80137d8 <_strtod_l+0xa20>
 80137d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80137d2:	2b00      	cmp	r3, #0
 80137d4:	f43f ada6 	beq.w	8013324 <_strtod_l+0x56c>
 80137d8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8013888 <_strtod_l+0xad0>
 80137dc:	4f35      	ldr	r7, [pc, #212]	@ (80138b4 <_strtod_l+0xafc>)
 80137de:	ed8d 7b06 	vstr	d7, [sp, #24]
 80137e2:	2600      	movs	r6, #0
 80137e4:	e7b1      	b.n	801374a <_strtod_l+0x992>
 80137e6:	4f34      	ldr	r7, [pc, #208]	@ (80138b8 <_strtod_l+0xb00>)
 80137e8:	2600      	movs	r6, #0
 80137ea:	e7aa      	b.n	8013742 <_strtod_l+0x98a>
 80137ec:	4b32      	ldr	r3, [pc, #200]	@ (80138b8 <_strtod_l+0xb00>)
 80137ee:	4630      	mov	r0, r6
 80137f0:	4639      	mov	r1, r7
 80137f2:	2200      	movs	r2, #0
 80137f4:	f7f4 ff30 	bl	8008658 <__aeabi_dmul>
 80137f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80137fa:	4606      	mov	r6, r0
 80137fc:	460f      	mov	r7, r1
 80137fe:	2b00      	cmp	r3, #0
 8013800:	d09f      	beq.n	8013742 <_strtod_l+0x98a>
 8013802:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8013806:	e7a0      	b.n	801374a <_strtod_l+0x992>
 8013808:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8013890 <_strtod_l+0xad8>
 801380c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8013810:	ec57 6b17 	vmov	r6, r7, d7
 8013814:	e799      	b.n	801374a <_strtod_l+0x992>
 8013816:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 801381a:	9b08      	ldr	r3, [sp, #32]
 801381c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8013820:	2b00      	cmp	r3, #0
 8013822:	d1c1      	bne.n	80137a8 <_strtod_l+0x9f0>
 8013824:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8013828:	0d1b      	lsrs	r3, r3, #20
 801382a:	051b      	lsls	r3, r3, #20
 801382c:	429d      	cmp	r5, r3
 801382e:	d1bb      	bne.n	80137a8 <_strtod_l+0x9f0>
 8013830:	4630      	mov	r0, r6
 8013832:	4639      	mov	r1, r7
 8013834:	f7f5 fa20 	bl	8008c78 <__aeabi_d2lz>
 8013838:	f7f4 fee0 	bl	80085fc <__aeabi_l2d>
 801383c:	4602      	mov	r2, r0
 801383e:	460b      	mov	r3, r1
 8013840:	4630      	mov	r0, r6
 8013842:	4639      	mov	r1, r7
 8013844:	f7f4 fd50 	bl	80082e8 <__aeabi_dsub>
 8013848:	460b      	mov	r3, r1
 801384a:	4602      	mov	r2, r0
 801384c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8013850:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8013854:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013856:	ea46 060a 	orr.w	r6, r6, sl
 801385a:	431e      	orrs	r6, r3
 801385c:	d06f      	beq.n	801393e <_strtod_l+0xb86>
 801385e:	a30e      	add	r3, pc, #56	@ (adr r3, 8013898 <_strtod_l+0xae0>)
 8013860:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013864:	f7f5 f96a 	bl	8008b3c <__aeabi_dcmplt>
 8013868:	2800      	cmp	r0, #0
 801386a:	f47f acd3 	bne.w	8013214 <_strtod_l+0x45c>
 801386e:	a30c      	add	r3, pc, #48	@ (adr r3, 80138a0 <_strtod_l+0xae8>)
 8013870:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013874:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8013878:	f7f5 f97e 	bl	8008b78 <__aeabi_dcmpgt>
 801387c:	2800      	cmp	r0, #0
 801387e:	d093      	beq.n	80137a8 <_strtod_l+0x9f0>
 8013880:	e4c8      	b.n	8013214 <_strtod_l+0x45c>
 8013882:	bf00      	nop
 8013884:	f3af 8000 	nop.w
 8013888:	00000000 	.word	0x00000000
 801388c:	bff00000 	.word	0xbff00000
 8013890:	00000000 	.word	0x00000000
 8013894:	3ff00000 	.word	0x3ff00000
 8013898:	94a03595 	.word	0x94a03595
 801389c:	3fdfffff 	.word	0x3fdfffff
 80138a0:	35afe535 	.word	0x35afe535
 80138a4:	3fe00000 	.word	0x3fe00000
 80138a8:	000fffff 	.word	0x000fffff
 80138ac:	7ff00000 	.word	0x7ff00000
 80138b0:	7fefffff 	.word	0x7fefffff
 80138b4:	3ff00000 	.word	0x3ff00000
 80138b8:	3fe00000 	.word	0x3fe00000
 80138bc:	7fe00000 	.word	0x7fe00000
 80138c0:	7c9fffff 	.word	0x7c9fffff
 80138c4:	9b08      	ldr	r3, [sp, #32]
 80138c6:	b323      	cbz	r3, 8013912 <_strtod_l+0xb5a>
 80138c8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80138cc:	d821      	bhi.n	8013912 <_strtod_l+0xb5a>
 80138ce:	a328      	add	r3, pc, #160	@ (adr r3, 8013970 <_strtod_l+0xbb8>)
 80138d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80138d4:	4630      	mov	r0, r6
 80138d6:	4639      	mov	r1, r7
 80138d8:	f7f5 f93a 	bl	8008b50 <__aeabi_dcmple>
 80138dc:	b1a0      	cbz	r0, 8013908 <_strtod_l+0xb50>
 80138de:	4639      	mov	r1, r7
 80138e0:	4630      	mov	r0, r6
 80138e2:	f7f5 f991 	bl	8008c08 <__aeabi_d2uiz>
 80138e6:	2801      	cmp	r0, #1
 80138e8:	bf38      	it	cc
 80138ea:	2001      	movcc	r0, #1
 80138ec:	f7f4 fe3a 	bl	8008564 <__aeabi_ui2d>
 80138f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80138f2:	4606      	mov	r6, r0
 80138f4:	460f      	mov	r7, r1
 80138f6:	b9fb      	cbnz	r3, 8013938 <_strtod_l+0xb80>
 80138f8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80138fc:	9014      	str	r0, [sp, #80]	@ 0x50
 80138fe:	9315      	str	r3, [sp, #84]	@ 0x54
 8013900:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8013904:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8013908:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801390a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 801390e:	1b5b      	subs	r3, r3, r5
 8013910:	9311      	str	r3, [sp, #68]	@ 0x44
 8013912:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8013916:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 801391a:	f001 fab7 	bl	8014e8c <__ulp>
 801391e:	4650      	mov	r0, sl
 8013920:	ec53 2b10 	vmov	r2, r3, d0
 8013924:	4659      	mov	r1, fp
 8013926:	f7f4 fe97 	bl	8008658 <__aeabi_dmul>
 801392a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 801392e:	f7f4 fcdd 	bl	80082ec <__adddf3>
 8013932:	4682      	mov	sl, r0
 8013934:	468b      	mov	fp, r1
 8013936:	e770      	b.n	801381a <_strtod_l+0xa62>
 8013938:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 801393c:	e7e0      	b.n	8013900 <_strtod_l+0xb48>
 801393e:	a30e      	add	r3, pc, #56	@ (adr r3, 8013978 <_strtod_l+0xbc0>)
 8013940:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013944:	f7f5 f8fa 	bl	8008b3c <__aeabi_dcmplt>
 8013948:	e798      	b.n	801387c <_strtod_l+0xac4>
 801394a:	2300      	movs	r3, #0
 801394c:	930e      	str	r3, [sp, #56]	@ 0x38
 801394e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8013950:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013952:	6013      	str	r3, [r2, #0]
 8013954:	f7ff ba6d 	b.w	8012e32 <_strtod_l+0x7a>
 8013958:	2a65      	cmp	r2, #101	@ 0x65
 801395a:	f43f ab68 	beq.w	801302e <_strtod_l+0x276>
 801395e:	2a45      	cmp	r2, #69	@ 0x45
 8013960:	f43f ab65 	beq.w	801302e <_strtod_l+0x276>
 8013964:	2301      	movs	r3, #1
 8013966:	f7ff bba0 	b.w	80130aa <_strtod_l+0x2f2>
 801396a:	bf00      	nop
 801396c:	f3af 8000 	nop.w
 8013970:	ffc00000 	.word	0xffc00000
 8013974:	41dfffff 	.word	0x41dfffff
 8013978:	94a03595 	.word	0x94a03595
 801397c:	3fcfffff 	.word	0x3fcfffff

08013980 <strtod>:
 8013980:	460a      	mov	r2, r1
 8013982:	4601      	mov	r1, r0
 8013984:	4802      	ldr	r0, [pc, #8]	@ (8013990 <strtod+0x10>)
 8013986:	4b03      	ldr	r3, [pc, #12]	@ (8013994 <strtod+0x14>)
 8013988:	6800      	ldr	r0, [r0, #0]
 801398a:	f7ff ba15 	b.w	8012db8 <_strtod_l>
 801398e:	bf00      	nop
 8013990:	2000019c 	.word	0x2000019c
 8013994:	20000030 	.word	0x20000030

08013998 <std>:
 8013998:	2300      	movs	r3, #0
 801399a:	b510      	push	{r4, lr}
 801399c:	4604      	mov	r4, r0
 801399e:	e9c0 3300 	strd	r3, r3, [r0]
 80139a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80139a6:	6083      	str	r3, [r0, #8]
 80139a8:	8181      	strh	r1, [r0, #12]
 80139aa:	6643      	str	r3, [r0, #100]	@ 0x64
 80139ac:	81c2      	strh	r2, [r0, #14]
 80139ae:	6183      	str	r3, [r0, #24]
 80139b0:	4619      	mov	r1, r3
 80139b2:	2208      	movs	r2, #8
 80139b4:	305c      	adds	r0, #92	@ 0x5c
 80139b6:	f000 fa9f 	bl	8013ef8 <memset>
 80139ba:	4b0d      	ldr	r3, [pc, #52]	@ (80139f0 <std+0x58>)
 80139bc:	6263      	str	r3, [r4, #36]	@ 0x24
 80139be:	4b0d      	ldr	r3, [pc, #52]	@ (80139f4 <std+0x5c>)
 80139c0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80139c2:	4b0d      	ldr	r3, [pc, #52]	@ (80139f8 <std+0x60>)
 80139c4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80139c6:	4b0d      	ldr	r3, [pc, #52]	@ (80139fc <std+0x64>)
 80139c8:	6323      	str	r3, [r4, #48]	@ 0x30
 80139ca:	4b0d      	ldr	r3, [pc, #52]	@ (8013a00 <std+0x68>)
 80139cc:	6224      	str	r4, [r4, #32]
 80139ce:	429c      	cmp	r4, r3
 80139d0:	d006      	beq.n	80139e0 <std+0x48>
 80139d2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80139d6:	4294      	cmp	r4, r2
 80139d8:	d002      	beq.n	80139e0 <std+0x48>
 80139da:	33d0      	adds	r3, #208	@ 0xd0
 80139dc:	429c      	cmp	r4, r3
 80139de:	d105      	bne.n	80139ec <std+0x54>
 80139e0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80139e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80139e8:	f000 bb34 	b.w	8014054 <__retarget_lock_init_recursive>
 80139ec:	bd10      	pop	{r4, pc}
 80139ee:	bf00      	nop
 80139f0:	08013d05 	.word	0x08013d05
 80139f4:	08013d2b 	.word	0x08013d2b
 80139f8:	08013d63 	.word	0x08013d63
 80139fc:	08013d87 	.word	0x08013d87
 8013a00:	20013328 	.word	0x20013328

08013a04 <stdio_exit_handler>:
 8013a04:	4a02      	ldr	r2, [pc, #8]	@ (8013a10 <stdio_exit_handler+0xc>)
 8013a06:	4903      	ldr	r1, [pc, #12]	@ (8013a14 <stdio_exit_handler+0x10>)
 8013a08:	4803      	ldr	r0, [pc, #12]	@ (8013a18 <stdio_exit_handler+0x14>)
 8013a0a:	f000 b869 	b.w	8013ae0 <_fwalk_sglue>
 8013a0e:	bf00      	nop
 8013a10:	20000024 	.word	0x20000024
 8013a14:	080160c1 	.word	0x080160c1
 8013a18:	200001a0 	.word	0x200001a0

08013a1c <cleanup_stdio>:
 8013a1c:	6841      	ldr	r1, [r0, #4]
 8013a1e:	4b0c      	ldr	r3, [pc, #48]	@ (8013a50 <cleanup_stdio+0x34>)
 8013a20:	4299      	cmp	r1, r3
 8013a22:	b510      	push	{r4, lr}
 8013a24:	4604      	mov	r4, r0
 8013a26:	d001      	beq.n	8013a2c <cleanup_stdio+0x10>
 8013a28:	f002 fb4a 	bl	80160c0 <_fflush_r>
 8013a2c:	68a1      	ldr	r1, [r4, #8]
 8013a2e:	4b09      	ldr	r3, [pc, #36]	@ (8013a54 <cleanup_stdio+0x38>)
 8013a30:	4299      	cmp	r1, r3
 8013a32:	d002      	beq.n	8013a3a <cleanup_stdio+0x1e>
 8013a34:	4620      	mov	r0, r4
 8013a36:	f002 fb43 	bl	80160c0 <_fflush_r>
 8013a3a:	68e1      	ldr	r1, [r4, #12]
 8013a3c:	4b06      	ldr	r3, [pc, #24]	@ (8013a58 <cleanup_stdio+0x3c>)
 8013a3e:	4299      	cmp	r1, r3
 8013a40:	d004      	beq.n	8013a4c <cleanup_stdio+0x30>
 8013a42:	4620      	mov	r0, r4
 8013a44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013a48:	f002 bb3a 	b.w	80160c0 <_fflush_r>
 8013a4c:	bd10      	pop	{r4, pc}
 8013a4e:	bf00      	nop
 8013a50:	20013328 	.word	0x20013328
 8013a54:	20013390 	.word	0x20013390
 8013a58:	200133f8 	.word	0x200133f8

08013a5c <global_stdio_init.part.0>:
 8013a5c:	b510      	push	{r4, lr}
 8013a5e:	4b0b      	ldr	r3, [pc, #44]	@ (8013a8c <global_stdio_init.part.0+0x30>)
 8013a60:	4c0b      	ldr	r4, [pc, #44]	@ (8013a90 <global_stdio_init.part.0+0x34>)
 8013a62:	4a0c      	ldr	r2, [pc, #48]	@ (8013a94 <global_stdio_init.part.0+0x38>)
 8013a64:	601a      	str	r2, [r3, #0]
 8013a66:	4620      	mov	r0, r4
 8013a68:	2200      	movs	r2, #0
 8013a6a:	2104      	movs	r1, #4
 8013a6c:	f7ff ff94 	bl	8013998 <std>
 8013a70:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8013a74:	2201      	movs	r2, #1
 8013a76:	2109      	movs	r1, #9
 8013a78:	f7ff ff8e 	bl	8013998 <std>
 8013a7c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8013a80:	2202      	movs	r2, #2
 8013a82:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013a86:	2112      	movs	r1, #18
 8013a88:	f7ff bf86 	b.w	8013998 <std>
 8013a8c:	20013460 	.word	0x20013460
 8013a90:	20013328 	.word	0x20013328
 8013a94:	08013a05 	.word	0x08013a05

08013a98 <__sfp_lock_acquire>:
 8013a98:	4801      	ldr	r0, [pc, #4]	@ (8013aa0 <__sfp_lock_acquire+0x8>)
 8013a9a:	f000 badc 	b.w	8014056 <__retarget_lock_acquire_recursive>
 8013a9e:	bf00      	nop
 8013aa0:	20013469 	.word	0x20013469

08013aa4 <__sfp_lock_release>:
 8013aa4:	4801      	ldr	r0, [pc, #4]	@ (8013aac <__sfp_lock_release+0x8>)
 8013aa6:	f000 bad7 	b.w	8014058 <__retarget_lock_release_recursive>
 8013aaa:	bf00      	nop
 8013aac:	20013469 	.word	0x20013469

08013ab0 <__sinit>:
 8013ab0:	b510      	push	{r4, lr}
 8013ab2:	4604      	mov	r4, r0
 8013ab4:	f7ff fff0 	bl	8013a98 <__sfp_lock_acquire>
 8013ab8:	6a23      	ldr	r3, [r4, #32]
 8013aba:	b11b      	cbz	r3, 8013ac4 <__sinit+0x14>
 8013abc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013ac0:	f7ff bff0 	b.w	8013aa4 <__sfp_lock_release>
 8013ac4:	4b04      	ldr	r3, [pc, #16]	@ (8013ad8 <__sinit+0x28>)
 8013ac6:	6223      	str	r3, [r4, #32]
 8013ac8:	4b04      	ldr	r3, [pc, #16]	@ (8013adc <__sinit+0x2c>)
 8013aca:	681b      	ldr	r3, [r3, #0]
 8013acc:	2b00      	cmp	r3, #0
 8013ace:	d1f5      	bne.n	8013abc <__sinit+0xc>
 8013ad0:	f7ff ffc4 	bl	8013a5c <global_stdio_init.part.0>
 8013ad4:	e7f2      	b.n	8013abc <__sinit+0xc>
 8013ad6:	bf00      	nop
 8013ad8:	08013a1d 	.word	0x08013a1d
 8013adc:	20013460 	.word	0x20013460

08013ae0 <_fwalk_sglue>:
 8013ae0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013ae4:	4607      	mov	r7, r0
 8013ae6:	4688      	mov	r8, r1
 8013ae8:	4614      	mov	r4, r2
 8013aea:	2600      	movs	r6, #0
 8013aec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8013af0:	f1b9 0901 	subs.w	r9, r9, #1
 8013af4:	d505      	bpl.n	8013b02 <_fwalk_sglue+0x22>
 8013af6:	6824      	ldr	r4, [r4, #0]
 8013af8:	2c00      	cmp	r4, #0
 8013afa:	d1f7      	bne.n	8013aec <_fwalk_sglue+0xc>
 8013afc:	4630      	mov	r0, r6
 8013afe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013b02:	89ab      	ldrh	r3, [r5, #12]
 8013b04:	2b01      	cmp	r3, #1
 8013b06:	d907      	bls.n	8013b18 <_fwalk_sglue+0x38>
 8013b08:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8013b0c:	3301      	adds	r3, #1
 8013b0e:	d003      	beq.n	8013b18 <_fwalk_sglue+0x38>
 8013b10:	4629      	mov	r1, r5
 8013b12:	4638      	mov	r0, r7
 8013b14:	47c0      	blx	r8
 8013b16:	4306      	orrs	r6, r0
 8013b18:	3568      	adds	r5, #104	@ 0x68
 8013b1a:	e7e9      	b.n	8013af0 <_fwalk_sglue+0x10>

08013b1c <iprintf>:
 8013b1c:	b40f      	push	{r0, r1, r2, r3}
 8013b1e:	b507      	push	{r0, r1, r2, lr}
 8013b20:	4906      	ldr	r1, [pc, #24]	@ (8013b3c <iprintf+0x20>)
 8013b22:	ab04      	add	r3, sp, #16
 8013b24:	6808      	ldr	r0, [r1, #0]
 8013b26:	f853 2b04 	ldr.w	r2, [r3], #4
 8013b2a:	6881      	ldr	r1, [r0, #8]
 8013b2c:	9301      	str	r3, [sp, #4]
 8013b2e:	f001 fe51 	bl	80157d4 <_vfiprintf_r>
 8013b32:	b003      	add	sp, #12
 8013b34:	f85d eb04 	ldr.w	lr, [sp], #4
 8013b38:	b004      	add	sp, #16
 8013b3a:	4770      	bx	lr
 8013b3c:	2000019c 	.word	0x2000019c

08013b40 <_puts_r>:
 8013b40:	6a03      	ldr	r3, [r0, #32]
 8013b42:	b570      	push	{r4, r5, r6, lr}
 8013b44:	6884      	ldr	r4, [r0, #8]
 8013b46:	4605      	mov	r5, r0
 8013b48:	460e      	mov	r6, r1
 8013b4a:	b90b      	cbnz	r3, 8013b50 <_puts_r+0x10>
 8013b4c:	f7ff ffb0 	bl	8013ab0 <__sinit>
 8013b50:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013b52:	07db      	lsls	r3, r3, #31
 8013b54:	d405      	bmi.n	8013b62 <_puts_r+0x22>
 8013b56:	89a3      	ldrh	r3, [r4, #12]
 8013b58:	0598      	lsls	r0, r3, #22
 8013b5a:	d402      	bmi.n	8013b62 <_puts_r+0x22>
 8013b5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013b5e:	f000 fa7a 	bl	8014056 <__retarget_lock_acquire_recursive>
 8013b62:	89a3      	ldrh	r3, [r4, #12]
 8013b64:	0719      	lsls	r1, r3, #28
 8013b66:	d502      	bpl.n	8013b6e <_puts_r+0x2e>
 8013b68:	6923      	ldr	r3, [r4, #16]
 8013b6a:	2b00      	cmp	r3, #0
 8013b6c:	d135      	bne.n	8013bda <_puts_r+0x9a>
 8013b6e:	4621      	mov	r1, r4
 8013b70:	4628      	mov	r0, r5
 8013b72:	f000 f96b 	bl	8013e4c <__swsetup_r>
 8013b76:	b380      	cbz	r0, 8013bda <_puts_r+0x9a>
 8013b78:	f04f 35ff 	mov.w	r5, #4294967295
 8013b7c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013b7e:	07da      	lsls	r2, r3, #31
 8013b80:	d405      	bmi.n	8013b8e <_puts_r+0x4e>
 8013b82:	89a3      	ldrh	r3, [r4, #12]
 8013b84:	059b      	lsls	r3, r3, #22
 8013b86:	d402      	bmi.n	8013b8e <_puts_r+0x4e>
 8013b88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013b8a:	f000 fa65 	bl	8014058 <__retarget_lock_release_recursive>
 8013b8e:	4628      	mov	r0, r5
 8013b90:	bd70      	pop	{r4, r5, r6, pc}
 8013b92:	2b00      	cmp	r3, #0
 8013b94:	da04      	bge.n	8013ba0 <_puts_r+0x60>
 8013b96:	69a2      	ldr	r2, [r4, #24]
 8013b98:	429a      	cmp	r2, r3
 8013b9a:	dc17      	bgt.n	8013bcc <_puts_r+0x8c>
 8013b9c:	290a      	cmp	r1, #10
 8013b9e:	d015      	beq.n	8013bcc <_puts_r+0x8c>
 8013ba0:	6823      	ldr	r3, [r4, #0]
 8013ba2:	1c5a      	adds	r2, r3, #1
 8013ba4:	6022      	str	r2, [r4, #0]
 8013ba6:	7019      	strb	r1, [r3, #0]
 8013ba8:	68a3      	ldr	r3, [r4, #8]
 8013baa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8013bae:	3b01      	subs	r3, #1
 8013bb0:	60a3      	str	r3, [r4, #8]
 8013bb2:	2900      	cmp	r1, #0
 8013bb4:	d1ed      	bne.n	8013b92 <_puts_r+0x52>
 8013bb6:	2b00      	cmp	r3, #0
 8013bb8:	da11      	bge.n	8013bde <_puts_r+0x9e>
 8013bba:	4622      	mov	r2, r4
 8013bbc:	210a      	movs	r1, #10
 8013bbe:	4628      	mov	r0, r5
 8013bc0:	f000 f906 	bl	8013dd0 <__swbuf_r>
 8013bc4:	3001      	adds	r0, #1
 8013bc6:	d0d7      	beq.n	8013b78 <_puts_r+0x38>
 8013bc8:	250a      	movs	r5, #10
 8013bca:	e7d7      	b.n	8013b7c <_puts_r+0x3c>
 8013bcc:	4622      	mov	r2, r4
 8013bce:	4628      	mov	r0, r5
 8013bd0:	f000 f8fe 	bl	8013dd0 <__swbuf_r>
 8013bd4:	3001      	adds	r0, #1
 8013bd6:	d1e7      	bne.n	8013ba8 <_puts_r+0x68>
 8013bd8:	e7ce      	b.n	8013b78 <_puts_r+0x38>
 8013bda:	3e01      	subs	r6, #1
 8013bdc:	e7e4      	b.n	8013ba8 <_puts_r+0x68>
 8013bde:	6823      	ldr	r3, [r4, #0]
 8013be0:	1c5a      	adds	r2, r3, #1
 8013be2:	6022      	str	r2, [r4, #0]
 8013be4:	220a      	movs	r2, #10
 8013be6:	701a      	strb	r2, [r3, #0]
 8013be8:	e7ee      	b.n	8013bc8 <_puts_r+0x88>
	...

08013bec <puts>:
 8013bec:	4b02      	ldr	r3, [pc, #8]	@ (8013bf8 <puts+0xc>)
 8013bee:	4601      	mov	r1, r0
 8013bf0:	6818      	ldr	r0, [r3, #0]
 8013bf2:	f7ff bfa5 	b.w	8013b40 <_puts_r>
 8013bf6:	bf00      	nop
 8013bf8:	2000019c 	.word	0x2000019c

08013bfc <sniprintf>:
 8013bfc:	b40c      	push	{r2, r3}
 8013bfe:	b530      	push	{r4, r5, lr}
 8013c00:	4b18      	ldr	r3, [pc, #96]	@ (8013c64 <sniprintf+0x68>)
 8013c02:	1e0c      	subs	r4, r1, #0
 8013c04:	681d      	ldr	r5, [r3, #0]
 8013c06:	b09d      	sub	sp, #116	@ 0x74
 8013c08:	da08      	bge.n	8013c1c <sniprintf+0x20>
 8013c0a:	238b      	movs	r3, #139	@ 0x8b
 8013c0c:	602b      	str	r3, [r5, #0]
 8013c0e:	f04f 30ff 	mov.w	r0, #4294967295
 8013c12:	b01d      	add	sp, #116	@ 0x74
 8013c14:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013c18:	b002      	add	sp, #8
 8013c1a:	4770      	bx	lr
 8013c1c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8013c20:	f8ad 3014 	strh.w	r3, [sp, #20]
 8013c24:	f04f 0300 	mov.w	r3, #0
 8013c28:	931b      	str	r3, [sp, #108]	@ 0x6c
 8013c2a:	bf14      	ite	ne
 8013c2c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8013c30:	4623      	moveq	r3, r4
 8013c32:	9304      	str	r3, [sp, #16]
 8013c34:	9307      	str	r3, [sp, #28]
 8013c36:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8013c3a:	9002      	str	r0, [sp, #8]
 8013c3c:	9006      	str	r0, [sp, #24]
 8013c3e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8013c42:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8013c44:	ab21      	add	r3, sp, #132	@ 0x84
 8013c46:	a902      	add	r1, sp, #8
 8013c48:	4628      	mov	r0, r5
 8013c4a:	9301      	str	r3, [sp, #4]
 8013c4c:	f001 facc 	bl	80151e8 <_svfiprintf_r>
 8013c50:	1c43      	adds	r3, r0, #1
 8013c52:	bfbc      	itt	lt
 8013c54:	238b      	movlt	r3, #139	@ 0x8b
 8013c56:	602b      	strlt	r3, [r5, #0]
 8013c58:	2c00      	cmp	r4, #0
 8013c5a:	d0da      	beq.n	8013c12 <sniprintf+0x16>
 8013c5c:	9b02      	ldr	r3, [sp, #8]
 8013c5e:	2200      	movs	r2, #0
 8013c60:	701a      	strb	r2, [r3, #0]
 8013c62:	e7d6      	b.n	8013c12 <sniprintf+0x16>
 8013c64:	2000019c 	.word	0x2000019c

08013c68 <siprintf>:
 8013c68:	b40e      	push	{r1, r2, r3}
 8013c6a:	b510      	push	{r4, lr}
 8013c6c:	b09d      	sub	sp, #116	@ 0x74
 8013c6e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8013c70:	9002      	str	r0, [sp, #8]
 8013c72:	9006      	str	r0, [sp, #24]
 8013c74:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8013c78:	480a      	ldr	r0, [pc, #40]	@ (8013ca4 <siprintf+0x3c>)
 8013c7a:	9107      	str	r1, [sp, #28]
 8013c7c:	9104      	str	r1, [sp, #16]
 8013c7e:	490a      	ldr	r1, [pc, #40]	@ (8013ca8 <siprintf+0x40>)
 8013c80:	f853 2b04 	ldr.w	r2, [r3], #4
 8013c84:	9105      	str	r1, [sp, #20]
 8013c86:	2400      	movs	r4, #0
 8013c88:	a902      	add	r1, sp, #8
 8013c8a:	6800      	ldr	r0, [r0, #0]
 8013c8c:	9301      	str	r3, [sp, #4]
 8013c8e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8013c90:	f001 faaa 	bl	80151e8 <_svfiprintf_r>
 8013c94:	9b02      	ldr	r3, [sp, #8]
 8013c96:	701c      	strb	r4, [r3, #0]
 8013c98:	b01d      	add	sp, #116	@ 0x74
 8013c9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013c9e:	b003      	add	sp, #12
 8013ca0:	4770      	bx	lr
 8013ca2:	bf00      	nop
 8013ca4:	2000019c 	.word	0x2000019c
 8013ca8:	ffff0208 	.word	0xffff0208

08013cac <siscanf>:
 8013cac:	b40e      	push	{r1, r2, r3}
 8013cae:	b570      	push	{r4, r5, r6, lr}
 8013cb0:	b09d      	sub	sp, #116	@ 0x74
 8013cb2:	ac21      	add	r4, sp, #132	@ 0x84
 8013cb4:	2500      	movs	r5, #0
 8013cb6:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8013cba:	f854 6b04 	ldr.w	r6, [r4], #4
 8013cbe:	f8ad 2014 	strh.w	r2, [sp, #20]
 8013cc2:	951b      	str	r5, [sp, #108]	@ 0x6c
 8013cc4:	9002      	str	r0, [sp, #8]
 8013cc6:	9006      	str	r0, [sp, #24]
 8013cc8:	f7f4 faac 	bl	8008224 <strlen>
 8013ccc:	4b0b      	ldr	r3, [pc, #44]	@ (8013cfc <siscanf+0x50>)
 8013cce:	9003      	str	r0, [sp, #12]
 8013cd0:	9007      	str	r0, [sp, #28]
 8013cd2:	480b      	ldr	r0, [pc, #44]	@ (8013d00 <siscanf+0x54>)
 8013cd4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013cd6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8013cda:	f8ad 3016 	strh.w	r3, [sp, #22]
 8013cde:	4632      	mov	r2, r6
 8013ce0:	4623      	mov	r3, r4
 8013ce2:	a902      	add	r1, sp, #8
 8013ce4:	6800      	ldr	r0, [r0, #0]
 8013ce6:	950f      	str	r5, [sp, #60]	@ 0x3c
 8013ce8:	9514      	str	r5, [sp, #80]	@ 0x50
 8013cea:	9401      	str	r4, [sp, #4]
 8013cec:	f001 fbd2 	bl	8015494 <__ssvfiscanf_r>
 8013cf0:	b01d      	add	sp, #116	@ 0x74
 8013cf2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013cf6:	b003      	add	sp, #12
 8013cf8:	4770      	bx	lr
 8013cfa:	bf00      	nop
 8013cfc:	08013d27 	.word	0x08013d27
 8013d00:	2000019c 	.word	0x2000019c

08013d04 <__sread>:
 8013d04:	b510      	push	{r4, lr}
 8013d06:	460c      	mov	r4, r1
 8013d08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013d0c:	f000 f944 	bl	8013f98 <_read_r>
 8013d10:	2800      	cmp	r0, #0
 8013d12:	bfab      	itete	ge
 8013d14:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8013d16:	89a3      	ldrhlt	r3, [r4, #12]
 8013d18:	181b      	addge	r3, r3, r0
 8013d1a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8013d1e:	bfac      	ite	ge
 8013d20:	6563      	strge	r3, [r4, #84]	@ 0x54
 8013d22:	81a3      	strhlt	r3, [r4, #12]
 8013d24:	bd10      	pop	{r4, pc}

08013d26 <__seofread>:
 8013d26:	2000      	movs	r0, #0
 8013d28:	4770      	bx	lr

08013d2a <__swrite>:
 8013d2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013d2e:	461f      	mov	r7, r3
 8013d30:	898b      	ldrh	r3, [r1, #12]
 8013d32:	05db      	lsls	r3, r3, #23
 8013d34:	4605      	mov	r5, r0
 8013d36:	460c      	mov	r4, r1
 8013d38:	4616      	mov	r6, r2
 8013d3a:	d505      	bpl.n	8013d48 <__swrite+0x1e>
 8013d3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013d40:	2302      	movs	r3, #2
 8013d42:	2200      	movs	r2, #0
 8013d44:	f000 f916 	bl	8013f74 <_lseek_r>
 8013d48:	89a3      	ldrh	r3, [r4, #12]
 8013d4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013d4e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8013d52:	81a3      	strh	r3, [r4, #12]
 8013d54:	4632      	mov	r2, r6
 8013d56:	463b      	mov	r3, r7
 8013d58:	4628      	mov	r0, r5
 8013d5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013d5e:	f000 b93d 	b.w	8013fdc <_write_r>

08013d62 <__sseek>:
 8013d62:	b510      	push	{r4, lr}
 8013d64:	460c      	mov	r4, r1
 8013d66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013d6a:	f000 f903 	bl	8013f74 <_lseek_r>
 8013d6e:	1c43      	adds	r3, r0, #1
 8013d70:	89a3      	ldrh	r3, [r4, #12]
 8013d72:	bf15      	itete	ne
 8013d74:	6560      	strne	r0, [r4, #84]	@ 0x54
 8013d76:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8013d7a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8013d7e:	81a3      	strheq	r3, [r4, #12]
 8013d80:	bf18      	it	ne
 8013d82:	81a3      	strhne	r3, [r4, #12]
 8013d84:	bd10      	pop	{r4, pc}

08013d86 <__sclose>:
 8013d86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013d8a:	f000 b8e3 	b.w	8013f54 <_close_r>
	...

08013d90 <_vsiprintf_r>:
 8013d90:	b510      	push	{r4, lr}
 8013d92:	b09a      	sub	sp, #104	@ 0x68
 8013d94:	2400      	movs	r4, #0
 8013d96:	9100      	str	r1, [sp, #0]
 8013d98:	9104      	str	r1, [sp, #16]
 8013d9a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8013d9e:	9105      	str	r1, [sp, #20]
 8013da0:	9102      	str	r1, [sp, #8]
 8013da2:	4905      	ldr	r1, [pc, #20]	@ (8013db8 <_vsiprintf_r+0x28>)
 8013da4:	9103      	str	r1, [sp, #12]
 8013da6:	4669      	mov	r1, sp
 8013da8:	9419      	str	r4, [sp, #100]	@ 0x64
 8013daa:	f001 fa1d 	bl	80151e8 <_svfiprintf_r>
 8013dae:	9b00      	ldr	r3, [sp, #0]
 8013db0:	701c      	strb	r4, [r3, #0]
 8013db2:	b01a      	add	sp, #104	@ 0x68
 8013db4:	bd10      	pop	{r4, pc}
 8013db6:	bf00      	nop
 8013db8:	ffff0208 	.word	0xffff0208

08013dbc <vsiprintf>:
 8013dbc:	4613      	mov	r3, r2
 8013dbe:	460a      	mov	r2, r1
 8013dc0:	4601      	mov	r1, r0
 8013dc2:	4802      	ldr	r0, [pc, #8]	@ (8013dcc <vsiprintf+0x10>)
 8013dc4:	6800      	ldr	r0, [r0, #0]
 8013dc6:	f7ff bfe3 	b.w	8013d90 <_vsiprintf_r>
 8013dca:	bf00      	nop
 8013dcc:	2000019c 	.word	0x2000019c

08013dd0 <__swbuf_r>:
 8013dd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013dd2:	460e      	mov	r6, r1
 8013dd4:	4614      	mov	r4, r2
 8013dd6:	4605      	mov	r5, r0
 8013dd8:	b118      	cbz	r0, 8013de2 <__swbuf_r+0x12>
 8013dda:	6a03      	ldr	r3, [r0, #32]
 8013ddc:	b90b      	cbnz	r3, 8013de2 <__swbuf_r+0x12>
 8013dde:	f7ff fe67 	bl	8013ab0 <__sinit>
 8013de2:	69a3      	ldr	r3, [r4, #24]
 8013de4:	60a3      	str	r3, [r4, #8]
 8013de6:	89a3      	ldrh	r3, [r4, #12]
 8013de8:	071a      	lsls	r2, r3, #28
 8013dea:	d501      	bpl.n	8013df0 <__swbuf_r+0x20>
 8013dec:	6923      	ldr	r3, [r4, #16]
 8013dee:	b943      	cbnz	r3, 8013e02 <__swbuf_r+0x32>
 8013df0:	4621      	mov	r1, r4
 8013df2:	4628      	mov	r0, r5
 8013df4:	f000 f82a 	bl	8013e4c <__swsetup_r>
 8013df8:	b118      	cbz	r0, 8013e02 <__swbuf_r+0x32>
 8013dfa:	f04f 37ff 	mov.w	r7, #4294967295
 8013dfe:	4638      	mov	r0, r7
 8013e00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013e02:	6823      	ldr	r3, [r4, #0]
 8013e04:	6922      	ldr	r2, [r4, #16]
 8013e06:	1a98      	subs	r0, r3, r2
 8013e08:	6963      	ldr	r3, [r4, #20]
 8013e0a:	b2f6      	uxtb	r6, r6
 8013e0c:	4283      	cmp	r3, r0
 8013e0e:	4637      	mov	r7, r6
 8013e10:	dc05      	bgt.n	8013e1e <__swbuf_r+0x4e>
 8013e12:	4621      	mov	r1, r4
 8013e14:	4628      	mov	r0, r5
 8013e16:	f002 f953 	bl	80160c0 <_fflush_r>
 8013e1a:	2800      	cmp	r0, #0
 8013e1c:	d1ed      	bne.n	8013dfa <__swbuf_r+0x2a>
 8013e1e:	68a3      	ldr	r3, [r4, #8]
 8013e20:	3b01      	subs	r3, #1
 8013e22:	60a3      	str	r3, [r4, #8]
 8013e24:	6823      	ldr	r3, [r4, #0]
 8013e26:	1c5a      	adds	r2, r3, #1
 8013e28:	6022      	str	r2, [r4, #0]
 8013e2a:	701e      	strb	r6, [r3, #0]
 8013e2c:	6962      	ldr	r2, [r4, #20]
 8013e2e:	1c43      	adds	r3, r0, #1
 8013e30:	429a      	cmp	r2, r3
 8013e32:	d004      	beq.n	8013e3e <__swbuf_r+0x6e>
 8013e34:	89a3      	ldrh	r3, [r4, #12]
 8013e36:	07db      	lsls	r3, r3, #31
 8013e38:	d5e1      	bpl.n	8013dfe <__swbuf_r+0x2e>
 8013e3a:	2e0a      	cmp	r6, #10
 8013e3c:	d1df      	bne.n	8013dfe <__swbuf_r+0x2e>
 8013e3e:	4621      	mov	r1, r4
 8013e40:	4628      	mov	r0, r5
 8013e42:	f002 f93d 	bl	80160c0 <_fflush_r>
 8013e46:	2800      	cmp	r0, #0
 8013e48:	d0d9      	beq.n	8013dfe <__swbuf_r+0x2e>
 8013e4a:	e7d6      	b.n	8013dfa <__swbuf_r+0x2a>

08013e4c <__swsetup_r>:
 8013e4c:	b538      	push	{r3, r4, r5, lr}
 8013e4e:	4b29      	ldr	r3, [pc, #164]	@ (8013ef4 <__swsetup_r+0xa8>)
 8013e50:	4605      	mov	r5, r0
 8013e52:	6818      	ldr	r0, [r3, #0]
 8013e54:	460c      	mov	r4, r1
 8013e56:	b118      	cbz	r0, 8013e60 <__swsetup_r+0x14>
 8013e58:	6a03      	ldr	r3, [r0, #32]
 8013e5a:	b90b      	cbnz	r3, 8013e60 <__swsetup_r+0x14>
 8013e5c:	f7ff fe28 	bl	8013ab0 <__sinit>
 8013e60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013e64:	0719      	lsls	r1, r3, #28
 8013e66:	d422      	bmi.n	8013eae <__swsetup_r+0x62>
 8013e68:	06da      	lsls	r2, r3, #27
 8013e6a:	d407      	bmi.n	8013e7c <__swsetup_r+0x30>
 8013e6c:	2209      	movs	r2, #9
 8013e6e:	602a      	str	r2, [r5, #0]
 8013e70:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013e74:	81a3      	strh	r3, [r4, #12]
 8013e76:	f04f 30ff 	mov.w	r0, #4294967295
 8013e7a:	e033      	b.n	8013ee4 <__swsetup_r+0x98>
 8013e7c:	0758      	lsls	r0, r3, #29
 8013e7e:	d512      	bpl.n	8013ea6 <__swsetup_r+0x5a>
 8013e80:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013e82:	b141      	cbz	r1, 8013e96 <__swsetup_r+0x4a>
 8013e84:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013e88:	4299      	cmp	r1, r3
 8013e8a:	d002      	beq.n	8013e92 <__swsetup_r+0x46>
 8013e8c:	4628      	mov	r0, r5
 8013e8e:	f000 f8fb 	bl	8014088 <_free_r>
 8013e92:	2300      	movs	r3, #0
 8013e94:	6363      	str	r3, [r4, #52]	@ 0x34
 8013e96:	89a3      	ldrh	r3, [r4, #12]
 8013e98:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8013e9c:	81a3      	strh	r3, [r4, #12]
 8013e9e:	2300      	movs	r3, #0
 8013ea0:	6063      	str	r3, [r4, #4]
 8013ea2:	6923      	ldr	r3, [r4, #16]
 8013ea4:	6023      	str	r3, [r4, #0]
 8013ea6:	89a3      	ldrh	r3, [r4, #12]
 8013ea8:	f043 0308 	orr.w	r3, r3, #8
 8013eac:	81a3      	strh	r3, [r4, #12]
 8013eae:	6923      	ldr	r3, [r4, #16]
 8013eb0:	b94b      	cbnz	r3, 8013ec6 <__swsetup_r+0x7a>
 8013eb2:	89a3      	ldrh	r3, [r4, #12]
 8013eb4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8013eb8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013ebc:	d003      	beq.n	8013ec6 <__swsetup_r+0x7a>
 8013ebe:	4621      	mov	r1, r4
 8013ec0:	4628      	mov	r0, r5
 8013ec2:	f002 f94b 	bl	801615c <__smakebuf_r>
 8013ec6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013eca:	f013 0201 	ands.w	r2, r3, #1
 8013ece:	d00a      	beq.n	8013ee6 <__swsetup_r+0x9a>
 8013ed0:	2200      	movs	r2, #0
 8013ed2:	60a2      	str	r2, [r4, #8]
 8013ed4:	6962      	ldr	r2, [r4, #20]
 8013ed6:	4252      	negs	r2, r2
 8013ed8:	61a2      	str	r2, [r4, #24]
 8013eda:	6922      	ldr	r2, [r4, #16]
 8013edc:	b942      	cbnz	r2, 8013ef0 <__swsetup_r+0xa4>
 8013ede:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8013ee2:	d1c5      	bne.n	8013e70 <__swsetup_r+0x24>
 8013ee4:	bd38      	pop	{r3, r4, r5, pc}
 8013ee6:	0799      	lsls	r1, r3, #30
 8013ee8:	bf58      	it	pl
 8013eea:	6962      	ldrpl	r2, [r4, #20]
 8013eec:	60a2      	str	r2, [r4, #8]
 8013eee:	e7f4      	b.n	8013eda <__swsetup_r+0x8e>
 8013ef0:	2000      	movs	r0, #0
 8013ef2:	e7f7      	b.n	8013ee4 <__swsetup_r+0x98>
 8013ef4:	2000019c 	.word	0x2000019c

08013ef8 <memset>:
 8013ef8:	4402      	add	r2, r0
 8013efa:	4603      	mov	r3, r0
 8013efc:	4293      	cmp	r3, r2
 8013efe:	d100      	bne.n	8013f02 <memset+0xa>
 8013f00:	4770      	bx	lr
 8013f02:	f803 1b01 	strb.w	r1, [r3], #1
 8013f06:	e7f9      	b.n	8013efc <memset+0x4>

08013f08 <strncmp>:
 8013f08:	b510      	push	{r4, lr}
 8013f0a:	b16a      	cbz	r2, 8013f28 <strncmp+0x20>
 8013f0c:	3901      	subs	r1, #1
 8013f0e:	1884      	adds	r4, r0, r2
 8013f10:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013f14:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8013f18:	429a      	cmp	r2, r3
 8013f1a:	d103      	bne.n	8013f24 <strncmp+0x1c>
 8013f1c:	42a0      	cmp	r0, r4
 8013f1e:	d001      	beq.n	8013f24 <strncmp+0x1c>
 8013f20:	2a00      	cmp	r2, #0
 8013f22:	d1f5      	bne.n	8013f10 <strncmp+0x8>
 8013f24:	1ad0      	subs	r0, r2, r3
 8013f26:	bd10      	pop	{r4, pc}
 8013f28:	4610      	mov	r0, r2
 8013f2a:	e7fc      	b.n	8013f26 <strncmp+0x1e>

08013f2c <strncpy>:
 8013f2c:	b510      	push	{r4, lr}
 8013f2e:	3901      	subs	r1, #1
 8013f30:	4603      	mov	r3, r0
 8013f32:	b132      	cbz	r2, 8013f42 <strncpy+0x16>
 8013f34:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8013f38:	f803 4b01 	strb.w	r4, [r3], #1
 8013f3c:	3a01      	subs	r2, #1
 8013f3e:	2c00      	cmp	r4, #0
 8013f40:	d1f7      	bne.n	8013f32 <strncpy+0x6>
 8013f42:	441a      	add	r2, r3
 8013f44:	2100      	movs	r1, #0
 8013f46:	4293      	cmp	r3, r2
 8013f48:	d100      	bne.n	8013f4c <strncpy+0x20>
 8013f4a:	bd10      	pop	{r4, pc}
 8013f4c:	f803 1b01 	strb.w	r1, [r3], #1
 8013f50:	e7f9      	b.n	8013f46 <strncpy+0x1a>
	...

08013f54 <_close_r>:
 8013f54:	b538      	push	{r3, r4, r5, lr}
 8013f56:	4d06      	ldr	r5, [pc, #24]	@ (8013f70 <_close_r+0x1c>)
 8013f58:	2300      	movs	r3, #0
 8013f5a:	4604      	mov	r4, r0
 8013f5c:	4608      	mov	r0, r1
 8013f5e:	602b      	str	r3, [r5, #0]
 8013f60:	f7f8 f958 	bl	800c214 <_close>
 8013f64:	1c43      	adds	r3, r0, #1
 8013f66:	d102      	bne.n	8013f6e <_close_r+0x1a>
 8013f68:	682b      	ldr	r3, [r5, #0]
 8013f6a:	b103      	cbz	r3, 8013f6e <_close_r+0x1a>
 8013f6c:	6023      	str	r3, [r4, #0]
 8013f6e:	bd38      	pop	{r3, r4, r5, pc}
 8013f70:	20013464 	.word	0x20013464

08013f74 <_lseek_r>:
 8013f74:	b538      	push	{r3, r4, r5, lr}
 8013f76:	4d07      	ldr	r5, [pc, #28]	@ (8013f94 <_lseek_r+0x20>)
 8013f78:	4604      	mov	r4, r0
 8013f7a:	4608      	mov	r0, r1
 8013f7c:	4611      	mov	r1, r2
 8013f7e:	2200      	movs	r2, #0
 8013f80:	602a      	str	r2, [r5, #0]
 8013f82:	461a      	mov	r2, r3
 8013f84:	f7f8 f96d 	bl	800c262 <_lseek>
 8013f88:	1c43      	adds	r3, r0, #1
 8013f8a:	d102      	bne.n	8013f92 <_lseek_r+0x1e>
 8013f8c:	682b      	ldr	r3, [r5, #0]
 8013f8e:	b103      	cbz	r3, 8013f92 <_lseek_r+0x1e>
 8013f90:	6023      	str	r3, [r4, #0]
 8013f92:	bd38      	pop	{r3, r4, r5, pc}
 8013f94:	20013464 	.word	0x20013464

08013f98 <_read_r>:
 8013f98:	b538      	push	{r3, r4, r5, lr}
 8013f9a:	4d07      	ldr	r5, [pc, #28]	@ (8013fb8 <_read_r+0x20>)
 8013f9c:	4604      	mov	r4, r0
 8013f9e:	4608      	mov	r0, r1
 8013fa0:	4611      	mov	r1, r2
 8013fa2:	2200      	movs	r2, #0
 8013fa4:	602a      	str	r2, [r5, #0]
 8013fa6:	461a      	mov	r2, r3
 8013fa8:	f7f8 f8fb 	bl	800c1a2 <_read>
 8013fac:	1c43      	adds	r3, r0, #1
 8013fae:	d102      	bne.n	8013fb6 <_read_r+0x1e>
 8013fb0:	682b      	ldr	r3, [r5, #0]
 8013fb2:	b103      	cbz	r3, 8013fb6 <_read_r+0x1e>
 8013fb4:	6023      	str	r3, [r4, #0]
 8013fb6:	bd38      	pop	{r3, r4, r5, pc}
 8013fb8:	20013464 	.word	0x20013464

08013fbc <_sbrk_r>:
 8013fbc:	b538      	push	{r3, r4, r5, lr}
 8013fbe:	4d06      	ldr	r5, [pc, #24]	@ (8013fd8 <_sbrk_r+0x1c>)
 8013fc0:	2300      	movs	r3, #0
 8013fc2:	4604      	mov	r4, r0
 8013fc4:	4608      	mov	r0, r1
 8013fc6:	602b      	str	r3, [r5, #0]
 8013fc8:	f002 fb30 	bl	801662c <_sbrk>
 8013fcc:	1c43      	adds	r3, r0, #1
 8013fce:	d102      	bne.n	8013fd6 <_sbrk_r+0x1a>
 8013fd0:	682b      	ldr	r3, [r5, #0]
 8013fd2:	b103      	cbz	r3, 8013fd6 <_sbrk_r+0x1a>
 8013fd4:	6023      	str	r3, [r4, #0]
 8013fd6:	bd38      	pop	{r3, r4, r5, pc}
 8013fd8:	20013464 	.word	0x20013464

08013fdc <_write_r>:
 8013fdc:	b538      	push	{r3, r4, r5, lr}
 8013fde:	4d07      	ldr	r5, [pc, #28]	@ (8013ffc <_write_r+0x20>)
 8013fe0:	4604      	mov	r4, r0
 8013fe2:	4608      	mov	r0, r1
 8013fe4:	4611      	mov	r1, r2
 8013fe6:	2200      	movs	r2, #0
 8013fe8:	602a      	str	r2, [r5, #0]
 8013fea:	461a      	mov	r2, r3
 8013fec:	f7f8 f8f6 	bl	800c1dc <_write>
 8013ff0:	1c43      	adds	r3, r0, #1
 8013ff2:	d102      	bne.n	8013ffa <_write_r+0x1e>
 8013ff4:	682b      	ldr	r3, [r5, #0]
 8013ff6:	b103      	cbz	r3, 8013ffa <_write_r+0x1e>
 8013ff8:	6023      	str	r3, [r4, #0]
 8013ffa:	bd38      	pop	{r3, r4, r5, pc}
 8013ffc:	20013464 	.word	0x20013464

08014000 <__errno>:
 8014000:	4b01      	ldr	r3, [pc, #4]	@ (8014008 <__errno+0x8>)
 8014002:	6818      	ldr	r0, [r3, #0]
 8014004:	4770      	bx	lr
 8014006:	bf00      	nop
 8014008:	2000019c 	.word	0x2000019c

0801400c <__libc_init_array>:
 801400c:	b570      	push	{r4, r5, r6, lr}
 801400e:	4d0d      	ldr	r5, [pc, #52]	@ (8014044 <__libc_init_array+0x38>)
 8014010:	4c0d      	ldr	r4, [pc, #52]	@ (8014048 <__libc_init_array+0x3c>)
 8014012:	1b64      	subs	r4, r4, r5
 8014014:	10a4      	asrs	r4, r4, #2
 8014016:	2600      	movs	r6, #0
 8014018:	42a6      	cmp	r6, r4
 801401a:	d109      	bne.n	8014030 <__libc_init_array+0x24>
 801401c:	4d0b      	ldr	r5, [pc, #44]	@ (801404c <__libc_init_array+0x40>)
 801401e:	4c0c      	ldr	r4, [pc, #48]	@ (8014050 <__libc_init_array+0x44>)
 8014020:	f002 fb12 	bl	8016648 <_init>
 8014024:	1b64      	subs	r4, r4, r5
 8014026:	10a4      	asrs	r4, r4, #2
 8014028:	2600      	movs	r6, #0
 801402a:	42a6      	cmp	r6, r4
 801402c:	d105      	bne.n	801403a <__libc_init_array+0x2e>
 801402e:	bd70      	pop	{r4, r5, r6, pc}
 8014030:	f855 3b04 	ldr.w	r3, [r5], #4
 8014034:	4798      	blx	r3
 8014036:	3601      	adds	r6, #1
 8014038:	e7ee      	b.n	8014018 <__libc_init_array+0xc>
 801403a:	f855 3b04 	ldr.w	r3, [r5], #4
 801403e:	4798      	blx	r3
 8014040:	3601      	adds	r6, #1
 8014042:	e7f2      	b.n	801402a <__libc_init_array+0x1e>
 8014044:	08017440 	.word	0x08017440
 8014048:	08017440 	.word	0x08017440
 801404c:	08017440 	.word	0x08017440
 8014050:	08017444 	.word	0x08017444

08014054 <__retarget_lock_init_recursive>:
 8014054:	4770      	bx	lr

08014056 <__retarget_lock_acquire_recursive>:
 8014056:	4770      	bx	lr

08014058 <__retarget_lock_release_recursive>:
 8014058:	4770      	bx	lr

0801405a <memcpy>:
 801405a:	440a      	add	r2, r1
 801405c:	4291      	cmp	r1, r2
 801405e:	f100 33ff 	add.w	r3, r0, #4294967295
 8014062:	d100      	bne.n	8014066 <memcpy+0xc>
 8014064:	4770      	bx	lr
 8014066:	b510      	push	{r4, lr}
 8014068:	f811 4b01 	ldrb.w	r4, [r1], #1
 801406c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8014070:	4291      	cmp	r1, r2
 8014072:	d1f9      	bne.n	8014068 <memcpy+0xe>
 8014074:	bd10      	pop	{r4, pc}
	...

08014078 <nan>:
 8014078:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8014080 <nan+0x8>
 801407c:	4770      	bx	lr
 801407e:	bf00      	nop
 8014080:	00000000 	.word	0x00000000
 8014084:	7ff80000 	.word	0x7ff80000

08014088 <_free_r>:
 8014088:	b538      	push	{r3, r4, r5, lr}
 801408a:	4605      	mov	r5, r0
 801408c:	2900      	cmp	r1, #0
 801408e:	d041      	beq.n	8014114 <_free_r+0x8c>
 8014090:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014094:	1f0c      	subs	r4, r1, #4
 8014096:	2b00      	cmp	r3, #0
 8014098:	bfb8      	it	lt
 801409a:	18e4      	addlt	r4, r4, r3
 801409c:	f7fe fe2c 	bl	8012cf8 <__malloc_lock>
 80140a0:	4a1d      	ldr	r2, [pc, #116]	@ (8014118 <_free_r+0x90>)
 80140a2:	6813      	ldr	r3, [r2, #0]
 80140a4:	b933      	cbnz	r3, 80140b4 <_free_r+0x2c>
 80140a6:	6063      	str	r3, [r4, #4]
 80140a8:	6014      	str	r4, [r2, #0]
 80140aa:	4628      	mov	r0, r5
 80140ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80140b0:	f7fe be28 	b.w	8012d04 <__malloc_unlock>
 80140b4:	42a3      	cmp	r3, r4
 80140b6:	d908      	bls.n	80140ca <_free_r+0x42>
 80140b8:	6820      	ldr	r0, [r4, #0]
 80140ba:	1821      	adds	r1, r4, r0
 80140bc:	428b      	cmp	r3, r1
 80140be:	bf01      	itttt	eq
 80140c0:	6819      	ldreq	r1, [r3, #0]
 80140c2:	685b      	ldreq	r3, [r3, #4]
 80140c4:	1809      	addeq	r1, r1, r0
 80140c6:	6021      	streq	r1, [r4, #0]
 80140c8:	e7ed      	b.n	80140a6 <_free_r+0x1e>
 80140ca:	461a      	mov	r2, r3
 80140cc:	685b      	ldr	r3, [r3, #4]
 80140ce:	b10b      	cbz	r3, 80140d4 <_free_r+0x4c>
 80140d0:	42a3      	cmp	r3, r4
 80140d2:	d9fa      	bls.n	80140ca <_free_r+0x42>
 80140d4:	6811      	ldr	r1, [r2, #0]
 80140d6:	1850      	adds	r0, r2, r1
 80140d8:	42a0      	cmp	r0, r4
 80140da:	d10b      	bne.n	80140f4 <_free_r+0x6c>
 80140dc:	6820      	ldr	r0, [r4, #0]
 80140de:	4401      	add	r1, r0
 80140e0:	1850      	adds	r0, r2, r1
 80140e2:	4283      	cmp	r3, r0
 80140e4:	6011      	str	r1, [r2, #0]
 80140e6:	d1e0      	bne.n	80140aa <_free_r+0x22>
 80140e8:	6818      	ldr	r0, [r3, #0]
 80140ea:	685b      	ldr	r3, [r3, #4]
 80140ec:	6053      	str	r3, [r2, #4]
 80140ee:	4408      	add	r0, r1
 80140f0:	6010      	str	r0, [r2, #0]
 80140f2:	e7da      	b.n	80140aa <_free_r+0x22>
 80140f4:	d902      	bls.n	80140fc <_free_r+0x74>
 80140f6:	230c      	movs	r3, #12
 80140f8:	602b      	str	r3, [r5, #0]
 80140fa:	e7d6      	b.n	80140aa <_free_r+0x22>
 80140fc:	6820      	ldr	r0, [r4, #0]
 80140fe:	1821      	adds	r1, r4, r0
 8014100:	428b      	cmp	r3, r1
 8014102:	bf04      	itt	eq
 8014104:	6819      	ldreq	r1, [r3, #0]
 8014106:	685b      	ldreq	r3, [r3, #4]
 8014108:	6063      	str	r3, [r4, #4]
 801410a:	bf04      	itt	eq
 801410c:	1809      	addeq	r1, r1, r0
 801410e:	6021      	streq	r1, [r4, #0]
 8014110:	6054      	str	r4, [r2, #4]
 8014112:	e7ca      	b.n	80140aa <_free_r+0x22>
 8014114:	bd38      	pop	{r3, r4, r5, pc}
 8014116:	bf00      	nop
 8014118:	20013324 	.word	0x20013324

0801411c <rshift>:
 801411c:	6903      	ldr	r3, [r0, #16]
 801411e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8014122:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014126:	ea4f 1261 	mov.w	r2, r1, asr #5
 801412a:	f100 0414 	add.w	r4, r0, #20
 801412e:	dd45      	ble.n	80141bc <rshift+0xa0>
 8014130:	f011 011f 	ands.w	r1, r1, #31
 8014134:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8014138:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801413c:	d10c      	bne.n	8014158 <rshift+0x3c>
 801413e:	f100 0710 	add.w	r7, r0, #16
 8014142:	4629      	mov	r1, r5
 8014144:	42b1      	cmp	r1, r6
 8014146:	d334      	bcc.n	80141b2 <rshift+0x96>
 8014148:	1a9b      	subs	r3, r3, r2
 801414a:	009b      	lsls	r3, r3, #2
 801414c:	1eea      	subs	r2, r5, #3
 801414e:	4296      	cmp	r6, r2
 8014150:	bf38      	it	cc
 8014152:	2300      	movcc	r3, #0
 8014154:	4423      	add	r3, r4
 8014156:	e015      	b.n	8014184 <rshift+0x68>
 8014158:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801415c:	f1c1 0820 	rsb	r8, r1, #32
 8014160:	40cf      	lsrs	r7, r1
 8014162:	f105 0e04 	add.w	lr, r5, #4
 8014166:	46a1      	mov	r9, r4
 8014168:	4576      	cmp	r6, lr
 801416a:	46f4      	mov	ip, lr
 801416c:	d815      	bhi.n	801419a <rshift+0x7e>
 801416e:	1a9a      	subs	r2, r3, r2
 8014170:	0092      	lsls	r2, r2, #2
 8014172:	3a04      	subs	r2, #4
 8014174:	3501      	adds	r5, #1
 8014176:	42ae      	cmp	r6, r5
 8014178:	bf38      	it	cc
 801417a:	2200      	movcc	r2, #0
 801417c:	18a3      	adds	r3, r4, r2
 801417e:	50a7      	str	r7, [r4, r2]
 8014180:	b107      	cbz	r7, 8014184 <rshift+0x68>
 8014182:	3304      	adds	r3, #4
 8014184:	1b1a      	subs	r2, r3, r4
 8014186:	42a3      	cmp	r3, r4
 8014188:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801418c:	bf08      	it	eq
 801418e:	2300      	moveq	r3, #0
 8014190:	6102      	str	r2, [r0, #16]
 8014192:	bf08      	it	eq
 8014194:	6143      	streq	r3, [r0, #20]
 8014196:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801419a:	f8dc c000 	ldr.w	ip, [ip]
 801419e:	fa0c fc08 	lsl.w	ip, ip, r8
 80141a2:	ea4c 0707 	orr.w	r7, ip, r7
 80141a6:	f849 7b04 	str.w	r7, [r9], #4
 80141aa:	f85e 7b04 	ldr.w	r7, [lr], #4
 80141ae:	40cf      	lsrs	r7, r1
 80141b0:	e7da      	b.n	8014168 <rshift+0x4c>
 80141b2:	f851 cb04 	ldr.w	ip, [r1], #4
 80141b6:	f847 cf04 	str.w	ip, [r7, #4]!
 80141ba:	e7c3      	b.n	8014144 <rshift+0x28>
 80141bc:	4623      	mov	r3, r4
 80141be:	e7e1      	b.n	8014184 <rshift+0x68>

080141c0 <__hexdig_fun>:
 80141c0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80141c4:	2b09      	cmp	r3, #9
 80141c6:	d802      	bhi.n	80141ce <__hexdig_fun+0xe>
 80141c8:	3820      	subs	r0, #32
 80141ca:	b2c0      	uxtb	r0, r0
 80141cc:	4770      	bx	lr
 80141ce:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80141d2:	2b05      	cmp	r3, #5
 80141d4:	d801      	bhi.n	80141da <__hexdig_fun+0x1a>
 80141d6:	3847      	subs	r0, #71	@ 0x47
 80141d8:	e7f7      	b.n	80141ca <__hexdig_fun+0xa>
 80141da:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80141de:	2b05      	cmp	r3, #5
 80141e0:	d801      	bhi.n	80141e6 <__hexdig_fun+0x26>
 80141e2:	3827      	subs	r0, #39	@ 0x27
 80141e4:	e7f1      	b.n	80141ca <__hexdig_fun+0xa>
 80141e6:	2000      	movs	r0, #0
 80141e8:	4770      	bx	lr
	...

080141ec <__gethex>:
 80141ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80141f0:	b085      	sub	sp, #20
 80141f2:	468a      	mov	sl, r1
 80141f4:	9302      	str	r3, [sp, #8]
 80141f6:	680b      	ldr	r3, [r1, #0]
 80141f8:	9001      	str	r0, [sp, #4]
 80141fa:	4690      	mov	r8, r2
 80141fc:	1c9c      	adds	r4, r3, #2
 80141fe:	46a1      	mov	r9, r4
 8014200:	f814 0b01 	ldrb.w	r0, [r4], #1
 8014204:	2830      	cmp	r0, #48	@ 0x30
 8014206:	d0fa      	beq.n	80141fe <__gethex+0x12>
 8014208:	eba9 0303 	sub.w	r3, r9, r3
 801420c:	f1a3 0b02 	sub.w	fp, r3, #2
 8014210:	f7ff ffd6 	bl	80141c0 <__hexdig_fun>
 8014214:	4605      	mov	r5, r0
 8014216:	2800      	cmp	r0, #0
 8014218:	d168      	bne.n	80142ec <__gethex+0x100>
 801421a:	49a0      	ldr	r1, [pc, #640]	@ (801449c <__gethex+0x2b0>)
 801421c:	2201      	movs	r2, #1
 801421e:	4648      	mov	r0, r9
 8014220:	f7ff fe72 	bl	8013f08 <strncmp>
 8014224:	4607      	mov	r7, r0
 8014226:	2800      	cmp	r0, #0
 8014228:	d167      	bne.n	80142fa <__gethex+0x10e>
 801422a:	f899 0001 	ldrb.w	r0, [r9, #1]
 801422e:	4626      	mov	r6, r4
 8014230:	f7ff ffc6 	bl	80141c0 <__hexdig_fun>
 8014234:	2800      	cmp	r0, #0
 8014236:	d062      	beq.n	80142fe <__gethex+0x112>
 8014238:	4623      	mov	r3, r4
 801423a:	7818      	ldrb	r0, [r3, #0]
 801423c:	2830      	cmp	r0, #48	@ 0x30
 801423e:	4699      	mov	r9, r3
 8014240:	f103 0301 	add.w	r3, r3, #1
 8014244:	d0f9      	beq.n	801423a <__gethex+0x4e>
 8014246:	f7ff ffbb 	bl	80141c0 <__hexdig_fun>
 801424a:	fab0 f580 	clz	r5, r0
 801424e:	096d      	lsrs	r5, r5, #5
 8014250:	f04f 0b01 	mov.w	fp, #1
 8014254:	464a      	mov	r2, r9
 8014256:	4616      	mov	r6, r2
 8014258:	3201      	adds	r2, #1
 801425a:	7830      	ldrb	r0, [r6, #0]
 801425c:	f7ff ffb0 	bl	80141c0 <__hexdig_fun>
 8014260:	2800      	cmp	r0, #0
 8014262:	d1f8      	bne.n	8014256 <__gethex+0x6a>
 8014264:	498d      	ldr	r1, [pc, #564]	@ (801449c <__gethex+0x2b0>)
 8014266:	2201      	movs	r2, #1
 8014268:	4630      	mov	r0, r6
 801426a:	f7ff fe4d 	bl	8013f08 <strncmp>
 801426e:	2800      	cmp	r0, #0
 8014270:	d13f      	bne.n	80142f2 <__gethex+0x106>
 8014272:	b944      	cbnz	r4, 8014286 <__gethex+0x9a>
 8014274:	1c74      	adds	r4, r6, #1
 8014276:	4622      	mov	r2, r4
 8014278:	4616      	mov	r6, r2
 801427a:	3201      	adds	r2, #1
 801427c:	7830      	ldrb	r0, [r6, #0]
 801427e:	f7ff ff9f 	bl	80141c0 <__hexdig_fun>
 8014282:	2800      	cmp	r0, #0
 8014284:	d1f8      	bne.n	8014278 <__gethex+0x8c>
 8014286:	1ba4      	subs	r4, r4, r6
 8014288:	00a7      	lsls	r7, r4, #2
 801428a:	7833      	ldrb	r3, [r6, #0]
 801428c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8014290:	2b50      	cmp	r3, #80	@ 0x50
 8014292:	d13e      	bne.n	8014312 <__gethex+0x126>
 8014294:	7873      	ldrb	r3, [r6, #1]
 8014296:	2b2b      	cmp	r3, #43	@ 0x2b
 8014298:	d033      	beq.n	8014302 <__gethex+0x116>
 801429a:	2b2d      	cmp	r3, #45	@ 0x2d
 801429c:	d034      	beq.n	8014308 <__gethex+0x11c>
 801429e:	1c71      	adds	r1, r6, #1
 80142a0:	2400      	movs	r4, #0
 80142a2:	7808      	ldrb	r0, [r1, #0]
 80142a4:	f7ff ff8c 	bl	80141c0 <__hexdig_fun>
 80142a8:	1e43      	subs	r3, r0, #1
 80142aa:	b2db      	uxtb	r3, r3
 80142ac:	2b18      	cmp	r3, #24
 80142ae:	d830      	bhi.n	8014312 <__gethex+0x126>
 80142b0:	f1a0 0210 	sub.w	r2, r0, #16
 80142b4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80142b8:	f7ff ff82 	bl	80141c0 <__hexdig_fun>
 80142bc:	f100 3cff 	add.w	ip, r0, #4294967295
 80142c0:	fa5f fc8c 	uxtb.w	ip, ip
 80142c4:	f1bc 0f18 	cmp.w	ip, #24
 80142c8:	f04f 030a 	mov.w	r3, #10
 80142cc:	d91e      	bls.n	801430c <__gethex+0x120>
 80142ce:	b104      	cbz	r4, 80142d2 <__gethex+0xe6>
 80142d0:	4252      	negs	r2, r2
 80142d2:	4417      	add	r7, r2
 80142d4:	f8ca 1000 	str.w	r1, [sl]
 80142d8:	b1ed      	cbz	r5, 8014316 <__gethex+0x12a>
 80142da:	f1bb 0f00 	cmp.w	fp, #0
 80142de:	bf0c      	ite	eq
 80142e0:	2506      	moveq	r5, #6
 80142e2:	2500      	movne	r5, #0
 80142e4:	4628      	mov	r0, r5
 80142e6:	b005      	add	sp, #20
 80142e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80142ec:	2500      	movs	r5, #0
 80142ee:	462c      	mov	r4, r5
 80142f0:	e7b0      	b.n	8014254 <__gethex+0x68>
 80142f2:	2c00      	cmp	r4, #0
 80142f4:	d1c7      	bne.n	8014286 <__gethex+0x9a>
 80142f6:	4627      	mov	r7, r4
 80142f8:	e7c7      	b.n	801428a <__gethex+0x9e>
 80142fa:	464e      	mov	r6, r9
 80142fc:	462f      	mov	r7, r5
 80142fe:	2501      	movs	r5, #1
 8014300:	e7c3      	b.n	801428a <__gethex+0x9e>
 8014302:	2400      	movs	r4, #0
 8014304:	1cb1      	adds	r1, r6, #2
 8014306:	e7cc      	b.n	80142a2 <__gethex+0xb6>
 8014308:	2401      	movs	r4, #1
 801430a:	e7fb      	b.n	8014304 <__gethex+0x118>
 801430c:	fb03 0002 	mla	r0, r3, r2, r0
 8014310:	e7ce      	b.n	80142b0 <__gethex+0xc4>
 8014312:	4631      	mov	r1, r6
 8014314:	e7de      	b.n	80142d4 <__gethex+0xe8>
 8014316:	eba6 0309 	sub.w	r3, r6, r9
 801431a:	3b01      	subs	r3, #1
 801431c:	4629      	mov	r1, r5
 801431e:	2b07      	cmp	r3, #7
 8014320:	dc0a      	bgt.n	8014338 <__gethex+0x14c>
 8014322:	9801      	ldr	r0, [sp, #4]
 8014324:	f000 fa46 	bl	80147b4 <_Balloc>
 8014328:	4604      	mov	r4, r0
 801432a:	b940      	cbnz	r0, 801433e <__gethex+0x152>
 801432c:	4b5c      	ldr	r3, [pc, #368]	@ (80144a0 <__gethex+0x2b4>)
 801432e:	4602      	mov	r2, r0
 8014330:	21e4      	movs	r1, #228	@ 0xe4
 8014332:	485c      	ldr	r0, [pc, #368]	@ (80144a4 <__gethex+0x2b8>)
 8014334:	f001 fffe 	bl	8016334 <__assert_func>
 8014338:	3101      	adds	r1, #1
 801433a:	105b      	asrs	r3, r3, #1
 801433c:	e7ef      	b.n	801431e <__gethex+0x132>
 801433e:	f100 0a14 	add.w	sl, r0, #20
 8014342:	2300      	movs	r3, #0
 8014344:	4655      	mov	r5, sl
 8014346:	469b      	mov	fp, r3
 8014348:	45b1      	cmp	r9, r6
 801434a:	d337      	bcc.n	80143bc <__gethex+0x1d0>
 801434c:	f845 bb04 	str.w	fp, [r5], #4
 8014350:	eba5 050a 	sub.w	r5, r5, sl
 8014354:	10ad      	asrs	r5, r5, #2
 8014356:	6125      	str	r5, [r4, #16]
 8014358:	4658      	mov	r0, fp
 801435a:	f000 fb1d 	bl	8014998 <__hi0bits>
 801435e:	016d      	lsls	r5, r5, #5
 8014360:	f8d8 6000 	ldr.w	r6, [r8]
 8014364:	1a2d      	subs	r5, r5, r0
 8014366:	42b5      	cmp	r5, r6
 8014368:	dd54      	ble.n	8014414 <__gethex+0x228>
 801436a:	1bad      	subs	r5, r5, r6
 801436c:	4629      	mov	r1, r5
 801436e:	4620      	mov	r0, r4
 8014370:	f000 fea9 	bl	80150c6 <__any_on>
 8014374:	4681      	mov	r9, r0
 8014376:	b178      	cbz	r0, 8014398 <__gethex+0x1ac>
 8014378:	1e6b      	subs	r3, r5, #1
 801437a:	1159      	asrs	r1, r3, #5
 801437c:	f003 021f 	and.w	r2, r3, #31
 8014380:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8014384:	f04f 0901 	mov.w	r9, #1
 8014388:	fa09 f202 	lsl.w	r2, r9, r2
 801438c:	420a      	tst	r2, r1
 801438e:	d003      	beq.n	8014398 <__gethex+0x1ac>
 8014390:	454b      	cmp	r3, r9
 8014392:	dc36      	bgt.n	8014402 <__gethex+0x216>
 8014394:	f04f 0902 	mov.w	r9, #2
 8014398:	4629      	mov	r1, r5
 801439a:	4620      	mov	r0, r4
 801439c:	f7ff febe 	bl	801411c <rshift>
 80143a0:	442f      	add	r7, r5
 80143a2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80143a6:	42bb      	cmp	r3, r7
 80143a8:	da42      	bge.n	8014430 <__gethex+0x244>
 80143aa:	9801      	ldr	r0, [sp, #4]
 80143ac:	4621      	mov	r1, r4
 80143ae:	f000 fa41 	bl	8014834 <_Bfree>
 80143b2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80143b4:	2300      	movs	r3, #0
 80143b6:	6013      	str	r3, [r2, #0]
 80143b8:	25a3      	movs	r5, #163	@ 0xa3
 80143ba:	e793      	b.n	80142e4 <__gethex+0xf8>
 80143bc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80143c0:	2a2e      	cmp	r2, #46	@ 0x2e
 80143c2:	d012      	beq.n	80143ea <__gethex+0x1fe>
 80143c4:	2b20      	cmp	r3, #32
 80143c6:	d104      	bne.n	80143d2 <__gethex+0x1e6>
 80143c8:	f845 bb04 	str.w	fp, [r5], #4
 80143cc:	f04f 0b00 	mov.w	fp, #0
 80143d0:	465b      	mov	r3, fp
 80143d2:	7830      	ldrb	r0, [r6, #0]
 80143d4:	9303      	str	r3, [sp, #12]
 80143d6:	f7ff fef3 	bl	80141c0 <__hexdig_fun>
 80143da:	9b03      	ldr	r3, [sp, #12]
 80143dc:	f000 000f 	and.w	r0, r0, #15
 80143e0:	4098      	lsls	r0, r3
 80143e2:	ea4b 0b00 	orr.w	fp, fp, r0
 80143e6:	3304      	adds	r3, #4
 80143e8:	e7ae      	b.n	8014348 <__gethex+0x15c>
 80143ea:	45b1      	cmp	r9, r6
 80143ec:	d8ea      	bhi.n	80143c4 <__gethex+0x1d8>
 80143ee:	492b      	ldr	r1, [pc, #172]	@ (801449c <__gethex+0x2b0>)
 80143f0:	9303      	str	r3, [sp, #12]
 80143f2:	2201      	movs	r2, #1
 80143f4:	4630      	mov	r0, r6
 80143f6:	f7ff fd87 	bl	8013f08 <strncmp>
 80143fa:	9b03      	ldr	r3, [sp, #12]
 80143fc:	2800      	cmp	r0, #0
 80143fe:	d1e1      	bne.n	80143c4 <__gethex+0x1d8>
 8014400:	e7a2      	b.n	8014348 <__gethex+0x15c>
 8014402:	1ea9      	subs	r1, r5, #2
 8014404:	4620      	mov	r0, r4
 8014406:	f000 fe5e 	bl	80150c6 <__any_on>
 801440a:	2800      	cmp	r0, #0
 801440c:	d0c2      	beq.n	8014394 <__gethex+0x1a8>
 801440e:	f04f 0903 	mov.w	r9, #3
 8014412:	e7c1      	b.n	8014398 <__gethex+0x1ac>
 8014414:	da09      	bge.n	801442a <__gethex+0x23e>
 8014416:	1b75      	subs	r5, r6, r5
 8014418:	4621      	mov	r1, r4
 801441a:	9801      	ldr	r0, [sp, #4]
 801441c:	462a      	mov	r2, r5
 801441e:	f000 fc19 	bl	8014c54 <__lshift>
 8014422:	1b7f      	subs	r7, r7, r5
 8014424:	4604      	mov	r4, r0
 8014426:	f100 0a14 	add.w	sl, r0, #20
 801442a:	f04f 0900 	mov.w	r9, #0
 801442e:	e7b8      	b.n	80143a2 <__gethex+0x1b6>
 8014430:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8014434:	42bd      	cmp	r5, r7
 8014436:	dd6f      	ble.n	8014518 <__gethex+0x32c>
 8014438:	1bed      	subs	r5, r5, r7
 801443a:	42ae      	cmp	r6, r5
 801443c:	dc34      	bgt.n	80144a8 <__gethex+0x2bc>
 801443e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8014442:	2b02      	cmp	r3, #2
 8014444:	d022      	beq.n	801448c <__gethex+0x2a0>
 8014446:	2b03      	cmp	r3, #3
 8014448:	d024      	beq.n	8014494 <__gethex+0x2a8>
 801444a:	2b01      	cmp	r3, #1
 801444c:	d115      	bne.n	801447a <__gethex+0x28e>
 801444e:	42ae      	cmp	r6, r5
 8014450:	d113      	bne.n	801447a <__gethex+0x28e>
 8014452:	2e01      	cmp	r6, #1
 8014454:	d10b      	bne.n	801446e <__gethex+0x282>
 8014456:	9a02      	ldr	r2, [sp, #8]
 8014458:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801445c:	6013      	str	r3, [r2, #0]
 801445e:	2301      	movs	r3, #1
 8014460:	6123      	str	r3, [r4, #16]
 8014462:	f8ca 3000 	str.w	r3, [sl]
 8014466:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014468:	2562      	movs	r5, #98	@ 0x62
 801446a:	601c      	str	r4, [r3, #0]
 801446c:	e73a      	b.n	80142e4 <__gethex+0xf8>
 801446e:	1e71      	subs	r1, r6, #1
 8014470:	4620      	mov	r0, r4
 8014472:	f000 fe28 	bl	80150c6 <__any_on>
 8014476:	2800      	cmp	r0, #0
 8014478:	d1ed      	bne.n	8014456 <__gethex+0x26a>
 801447a:	9801      	ldr	r0, [sp, #4]
 801447c:	4621      	mov	r1, r4
 801447e:	f000 f9d9 	bl	8014834 <_Bfree>
 8014482:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014484:	2300      	movs	r3, #0
 8014486:	6013      	str	r3, [r2, #0]
 8014488:	2550      	movs	r5, #80	@ 0x50
 801448a:	e72b      	b.n	80142e4 <__gethex+0xf8>
 801448c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801448e:	2b00      	cmp	r3, #0
 8014490:	d1f3      	bne.n	801447a <__gethex+0x28e>
 8014492:	e7e0      	b.n	8014456 <__gethex+0x26a>
 8014494:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014496:	2b00      	cmp	r3, #0
 8014498:	d1dd      	bne.n	8014456 <__gethex+0x26a>
 801449a:	e7ee      	b.n	801447a <__gethex+0x28e>
 801449c:	08017060 	.word	0x08017060
 80144a0:	08017076 	.word	0x08017076
 80144a4:	08017087 	.word	0x08017087
 80144a8:	1e6f      	subs	r7, r5, #1
 80144aa:	f1b9 0f00 	cmp.w	r9, #0
 80144ae:	d130      	bne.n	8014512 <__gethex+0x326>
 80144b0:	b127      	cbz	r7, 80144bc <__gethex+0x2d0>
 80144b2:	4639      	mov	r1, r7
 80144b4:	4620      	mov	r0, r4
 80144b6:	f000 fe06 	bl	80150c6 <__any_on>
 80144ba:	4681      	mov	r9, r0
 80144bc:	117a      	asrs	r2, r7, #5
 80144be:	2301      	movs	r3, #1
 80144c0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80144c4:	f007 071f 	and.w	r7, r7, #31
 80144c8:	40bb      	lsls	r3, r7
 80144ca:	4213      	tst	r3, r2
 80144cc:	4629      	mov	r1, r5
 80144ce:	4620      	mov	r0, r4
 80144d0:	bf18      	it	ne
 80144d2:	f049 0902 	orrne.w	r9, r9, #2
 80144d6:	f7ff fe21 	bl	801411c <rshift>
 80144da:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80144de:	1b76      	subs	r6, r6, r5
 80144e0:	2502      	movs	r5, #2
 80144e2:	f1b9 0f00 	cmp.w	r9, #0
 80144e6:	d047      	beq.n	8014578 <__gethex+0x38c>
 80144e8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80144ec:	2b02      	cmp	r3, #2
 80144ee:	d015      	beq.n	801451c <__gethex+0x330>
 80144f0:	2b03      	cmp	r3, #3
 80144f2:	d017      	beq.n	8014524 <__gethex+0x338>
 80144f4:	2b01      	cmp	r3, #1
 80144f6:	d109      	bne.n	801450c <__gethex+0x320>
 80144f8:	f019 0f02 	tst.w	r9, #2
 80144fc:	d006      	beq.n	801450c <__gethex+0x320>
 80144fe:	f8da 3000 	ldr.w	r3, [sl]
 8014502:	ea49 0903 	orr.w	r9, r9, r3
 8014506:	f019 0f01 	tst.w	r9, #1
 801450a:	d10e      	bne.n	801452a <__gethex+0x33e>
 801450c:	f045 0510 	orr.w	r5, r5, #16
 8014510:	e032      	b.n	8014578 <__gethex+0x38c>
 8014512:	f04f 0901 	mov.w	r9, #1
 8014516:	e7d1      	b.n	80144bc <__gethex+0x2d0>
 8014518:	2501      	movs	r5, #1
 801451a:	e7e2      	b.n	80144e2 <__gethex+0x2f6>
 801451c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801451e:	f1c3 0301 	rsb	r3, r3, #1
 8014522:	930f      	str	r3, [sp, #60]	@ 0x3c
 8014524:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014526:	2b00      	cmp	r3, #0
 8014528:	d0f0      	beq.n	801450c <__gethex+0x320>
 801452a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801452e:	f104 0314 	add.w	r3, r4, #20
 8014532:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8014536:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801453a:	f04f 0c00 	mov.w	ip, #0
 801453e:	4618      	mov	r0, r3
 8014540:	f853 2b04 	ldr.w	r2, [r3], #4
 8014544:	f1b2 3fff 	cmp.w	r2, #4294967295
 8014548:	d01b      	beq.n	8014582 <__gethex+0x396>
 801454a:	3201      	adds	r2, #1
 801454c:	6002      	str	r2, [r0, #0]
 801454e:	2d02      	cmp	r5, #2
 8014550:	f104 0314 	add.w	r3, r4, #20
 8014554:	d13c      	bne.n	80145d0 <__gethex+0x3e4>
 8014556:	f8d8 2000 	ldr.w	r2, [r8]
 801455a:	3a01      	subs	r2, #1
 801455c:	42b2      	cmp	r2, r6
 801455e:	d109      	bne.n	8014574 <__gethex+0x388>
 8014560:	1171      	asrs	r1, r6, #5
 8014562:	2201      	movs	r2, #1
 8014564:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8014568:	f006 061f 	and.w	r6, r6, #31
 801456c:	fa02 f606 	lsl.w	r6, r2, r6
 8014570:	421e      	tst	r6, r3
 8014572:	d13a      	bne.n	80145ea <__gethex+0x3fe>
 8014574:	f045 0520 	orr.w	r5, r5, #32
 8014578:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801457a:	601c      	str	r4, [r3, #0]
 801457c:	9b02      	ldr	r3, [sp, #8]
 801457e:	601f      	str	r7, [r3, #0]
 8014580:	e6b0      	b.n	80142e4 <__gethex+0xf8>
 8014582:	4299      	cmp	r1, r3
 8014584:	f843 cc04 	str.w	ip, [r3, #-4]
 8014588:	d8d9      	bhi.n	801453e <__gethex+0x352>
 801458a:	68a3      	ldr	r3, [r4, #8]
 801458c:	459b      	cmp	fp, r3
 801458e:	db17      	blt.n	80145c0 <__gethex+0x3d4>
 8014590:	6861      	ldr	r1, [r4, #4]
 8014592:	9801      	ldr	r0, [sp, #4]
 8014594:	3101      	adds	r1, #1
 8014596:	f000 f90d 	bl	80147b4 <_Balloc>
 801459a:	4681      	mov	r9, r0
 801459c:	b918      	cbnz	r0, 80145a6 <__gethex+0x3ba>
 801459e:	4b1a      	ldr	r3, [pc, #104]	@ (8014608 <__gethex+0x41c>)
 80145a0:	4602      	mov	r2, r0
 80145a2:	2184      	movs	r1, #132	@ 0x84
 80145a4:	e6c5      	b.n	8014332 <__gethex+0x146>
 80145a6:	6922      	ldr	r2, [r4, #16]
 80145a8:	3202      	adds	r2, #2
 80145aa:	f104 010c 	add.w	r1, r4, #12
 80145ae:	0092      	lsls	r2, r2, #2
 80145b0:	300c      	adds	r0, #12
 80145b2:	f7ff fd52 	bl	801405a <memcpy>
 80145b6:	4621      	mov	r1, r4
 80145b8:	9801      	ldr	r0, [sp, #4]
 80145ba:	f000 f93b 	bl	8014834 <_Bfree>
 80145be:	464c      	mov	r4, r9
 80145c0:	6923      	ldr	r3, [r4, #16]
 80145c2:	1c5a      	adds	r2, r3, #1
 80145c4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80145c8:	6122      	str	r2, [r4, #16]
 80145ca:	2201      	movs	r2, #1
 80145cc:	615a      	str	r2, [r3, #20]
 80145ce:	e7be      	b.n	801454e <__gethex+0x362>
 80145d0:	6922      	ldr	r2, [r4, #16]
 80145d2:	455a      	cmp	r2, fp
 80145d4:	dd0b      	ble.n	80145ee <__gethex+0x402>
 80145d6:	2101      	movs	r1, #1
 80145d8:	4620      	mov	r0, r4
 80145da:	f7ff fd9f 	bl	801411c <rshift>
 80145de:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80145e2:	3701      	adds	r7, #1
 80145e4:	42bb      	cmp	r3, r7
 80145e6:	f6ff aee0 	blt.w	80143aa <__gethex+0x1be>
 80145ea:	2501      	movs	r5, #1
 80145ec:	e7c2      	b.n	8014574 <__gethex+0x388>
 80145ee:	f016 061f 	ands.w	r6, r6, #31
 80145f2:	d0fa      	beq.n	80145ea <__gethex+0x3fe>
 80145f4:	4453      	add	r3, sl
 80145f6:	f1c6 0620 	rsb	r6, r6, #32
 80145fa:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80145fe:	f000 f9cb 	bl	8014998 <__hi0bits>
 8014602:	42b0      	cmp	r0, r6
 8014604:	dbe7      	blt.n	80145d6 <__gethex+0x3ea>
 8014606:	e7f0      	b.n	80145ea <__gethex+0x3fe>
 8014608:	08017076 	.word	0x08017076

0801460c <L_shift>:
 801460c:	f1c2 0208 	rsb	r2, r2, #8
 8014610:	0092      	lsls	r2, r2, #2
 8014612:	b570      	push	{r4, r5, r6, lr}
 8014614:	f1c2 0620 	rsb	r6, r2, #32
 8014618:	6843      	ldr	r3, [r0, #4]
 801461a:	6804      	ldr	r4, [r0, #0]
 801461c:	fa03 f506 	lsl.w	r5, r3, r6
 8014620:	432c      	orrs	r4, r5
 8014622:	40d3      	lsrs	r3, r2
 8014624:	6004      	str	r4, [r0, #0]
 8014626:	f840 3f04 	str.w	r3, [r0, #4]!
 801462a:	4288      	cmp	r0, r1
 801462c:	d3f4      	bcc.n	8014618 <L_shift+0xc>
 801462e:	bd70      	pop	{r4, r5, r6, pc}

08014630 <__match>:
 8014630:	b530      	push	{r4, r5, lr}
 8014632:	6803      	ldr	r3, [r0, #0]
 8014634:	3301      	adds	r3, #1
 8014636:	f811 4b01 	ldrb.w	r4, [r1], #1
 801463a:	b914      	cbnz	r4, 8014642 <__match+0x12>
 801463c:	6003      	str	r3, [r0, #0]
 801463e:	2001      	movs	r0, #1
 8014640:	bd30      	pop	{r4, r5, pc}
 8014642:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014646:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801464a:	2d19      	cmp	r5, #25
 801464c:	bf98      	it	ls
 801464e:	3220      	addls	r2, #32
 8014650:	42a2      	cmp	r2, r4
 8014652:	d0f0      	beq.n	8014636 <__match+0x6>
 8014654:	2000      	movs	r0, #0
 8014656:	e7f3      	b.n	8014640 <__match+0x10>

08014658 <__hexnan>:
 8014658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801465c:	680b      	ldr	r3, [r1, #0]
 801465e:	6801      	ldr	r1, [r0, #0]
 8014660:	115e      	asrs	r6, r3, #5
 8014662:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8014666:	f013 031f 	ands.w	r3, r3, #31
 801466a:	b087      	sub	sp, #28
 801466c:	bf18      	it	ne
 801466e:	3604      	addne	r6, #4
 8014670:	2500      	movs	r5, #0
 8014672:	1f37      	subs	r7, r6, #4
 8014674:	4682      	mov	sl, r0
 8014676:	4690      	mov	r8, r2
 8014678:	9301      	str	r3, [sp, #4]
 801467a:	f846 5c04 	str.w	r5, [r6, #-4]
 801467e:	46b9      	mov	r9, r7
 8014680:	463c      	mov	r4, r7
 8014682:	9502      	str	r5, [sp, #8]
 8014684:	46ab      	mov	fp, r5
 8014686:	784a      	ldrb	r2, [r1, #1]
 8014688:	1c4b      	adds	r3, r1, #1
 801468a:	9303      	str	r3, [sp, #12]
 801468c:	b342      	cbz	r2, 80146e0 <__hexnan+0x88>
 801468e:	4610      	mov	r0, r2
 8014690:	9105      	str	r1, [sp, #20]
 8014692:	9204      	str	r2, [sp, #16]
 8014694:	f7ff fd94 	bl	80141c0 <__hexdig_fun>
 8014698:	2800      	cmp	r0, #0
 801469a:	d151      	bne.n	8014740 <__hexnan+0xe8>
 801469c:	9a04      	ldr	r2, [sp, #16]
 801469e:	9905      	ldr	r1, [sp, #20]
 80146a0:	2a20      	cmp	r2, #32
 80146a2:	d818      	bhi.n	80146d6 <__hexnan+0x7e>
 80146a4:	9b02      	ldr	r3, [sp, #8]
 80146a6:	459b      	cmp	fp, r3
 80146a8:	dd13      	ble.n	80146d2 <__hexnan+0x7a>
 80146aa:	454c      	cmp	r4, r9
 80146ac:	d206      	bcs.n	80146bc <__hexnan+0x64>
 80146ae:	2d07      	cmp	r5, #7
 80146b0:	dc04      	bgt.n	80146bc <__hexnan+0x64>
 80146b2:	462a      	mov	r2, r5
 80146b4:	4649      	mov	r1, r9
 80146b6:	4620      	mov	r0, r4
 80146b8:	f7ff ffa8 	bl	801460c <L_shift>
 80146bc:	4544      	cmp	r4, r8
 80146be:	d952      	bls.n	8014766 <__hexnan+0x10e>
 80146c0:	2300      	movs	r3, #0
 80146c2:	f1a4 0904 	sub.w	r9, r4, #4
 80146c6:	f844 3c04 	str.w	r3, [r4, #-4]
 80146ca:	f8cd b008 	str.w	fp, [sp, #8]
 80146ce:	464c      	mov	r4, r9
 80146d0:	461d      	mov	r5, r3
 80146d2:	9903      	ldr	r1, [sp, #12]
 80146d4:	e7d7      	b.n	8014686 <__hexnan+0x2e>
 80146d6:	2a29      	cmp	r2, #41	@ 0x29
 80146d8:	d157      	bne.n	801478a <__hexnan+0x132>
 80146da:	3102      	adds	r1, #2
 80146dc:	f8ca 1000 	str.w	r1, [sl]
 80146e0:	f1bb 0f00 	cmp.w	fp, #0
 80146e4:	d051      	beq.n	801478a <__hexnan+0x132>
 80146e6:	454c      	cmp	r4, r9
 80146e8:	d206      	bcs.n	80146f8 <__hexnan+0xa0>
 80146ea:	2d07      	cmp	r5, #7
 80146ec:	dc04      	bgt.n	80146f8 <__hexnan+0xa0>
 80146ee:	462a      	mov	r2, r5
 80146f0:	4649      	mov	r1, r9
 80146f2:	4620      	mov	r0, r4
 80146f4:	f7ff ff8a 	bl	801460c <L_shift>
 80146f8:	4544      	cmp	r4, r8
 80146fa:	d936      	bls.n	801476a <__hexnan+0x112>
 80146fc:	f1a8 0204 	sub.w	r2, r8, #4
 8014700:	4623      	mov	r3, r4
 8014702:	f853 1b04 	ldr.w	r1, [r3], #4
 8014706:	f842 1f04 	str.w	r1, [r2, #4]!
 801470a:	429f      	cmp	r7, r3
 801470c:	d2f9      	bcs.n	8014702 <__hexnan+0xaa>
 801470e:	1b3b      	subs	r3, r7, r4
 8014710:	f023 0303 	bic.w	r3, r3, #3
 8014714:	3304      	adds	r3, #4
 8014716:	3401      	adds	r4, #1
 8014718:	3e03      	subs	r6, #3
 801471a:	42b4      	cmp	r4, r6
 801471c:	bf88      	it	hi
 801471e:	2304      	movhi	r3, #4
 8014720:	4443      	add	r3, r8
 8014722:	2200      	movs	r2, #0
 8014724:	f843 2b04 	str.w	r2, [r3], #4
 8014728:	429f      	cmp	r7, r3
 801472a:	d2fb      	bcs.n	8014724 <__hexnan+0xcc>
 801472c:	683b      	ldr	r3, [r7, #0]
 801472e:	b91b      	cbnz	r3, 8014738 <__hexnan+0xe0>
 8014730:	4547      	cmp	r7, r8
 8014732:	d128      	bne.n	8014786 <__hexnan+0x12e>
 8014734:	2301      	movs	r3, #1
 8014736:	603b      	str	r3, [r7, #0]
 8014738:	2005      	movs	r0, #5
 801473a:	b007      	add	sp, #28
 801473c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014740:	3501      	adds	r5, #1
 8014742:	2d08      	cmp	r5, #8
 8014744:	f10b 0b01 	add.w	fp, fp, #1
 8014748:	dd06      	ble.n	8014758 <__hexnan+0x100>
 801474a:	4544      	cmp	r4, r8
 801474c:	d9c1      	bls.n	80146d2 <__hexnan+0x7a>
 801474e:	2300      	movs	r3, #0
 8014750:	f844 3c04 	str.w	r3, [r4, #-4]
 8014754:	2501      	movs	r5, #1
 8014756:	3c04      	subs	r4, #4
 8014758:	6822      	ldr	r2, [r4, #0]
 801475a:	f000 000f 	and.w	r0, r0, #15
 801475e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8014762:	6020      	str	r0, [r4, #0]
 8014764:	e7b5      	b.n	80146d2 <__hexnan+0x7a>
 8014766:	2508      	movs	r5, #8
 8014768:	e7b3      	b.n	80146d2 <__hexnan+0x7a>
 801476a:	9b01      	ldr	r3, [sp, #4]
 801476c:	2b00      	cmp	r3, #0
 801476e:	d0dd      	beq.n	801472c <__hexnan+0xd4>
 8014770:	f1c3 0320 	rsb	r3, r3, #32
 8014774:	f04f 32ff 	mov.w	r2, #4294967295
 8014778:	40da      	lsrs	r2, r3
 801477a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801477e:	4013      	ands	r3, r2
 8014780:	f846 3c04 	str.w	r3, [r6, #-4]
 8014784:	e7d2      	b.n	801472c <__hexnan+0xd4>
 8014786:	3f04      	subs	r7, #4
 8014788:	e7d0      	b.n	801472c <__hexnan+0xd4>
 801478a:	2004      	movs	r0, #4
 801478c:	e7d5      	b.n	801473a <__hexnan+0xe2>

0801478e <__ascii_mbtowc>:
 801478e:	b082      	sub	sp, #8
 8014790:	b901      	cbnz	r1, 8014794 <__ascii_mbtowc+0x6>
 8014792:	a901      	add	r1, sp, #4
 8014794:	b142      	cbz	r2, 80147a8 <__ascii_mbtowc+0x1a>
 8014796:	b14b      	cbz	r3, 80147ac <__ascii_mbtowc+0x1e>
 8014798:	7813      	ldrb	r3, [r2, #0]
 801479a:	600b      	str	r3, [r1, #0]
 801479c:	7812      	ldrb	r2, [r2, #0]
 801479e:	1e10      	subs	r0, r2, #0
 80147a0:	bf18      	it	ne
 80147a2:	2001      	movne	r0, #1
 80147a4:	b002      	add	sp, #8
 80147a6:	4770      	bx	lr
 80147a8:	4610      	mov	r0, r2
 80147aa:	e7fb      	b.n	80147a4 <__ascii_mbtowc+0x16>
 80147ac:	f06f 0001 	mvn.w	r0, #1
 80147b0:	e7f8      	b.n	80147a4 <__ascii_mbtowc+0x16>
	...

080147b4 <_Balloc>:
 80147b4:	b570      	push	{r4, r5, r6, lr}
 80147b6:	69c6      	ldr	r6, [r0, #28]
 80147b8:	4604      	mov	r4, r0
 80147ba:	460d      	mov	r5, r1
 80147bc:	b976      	cbnz	r6, 80147dc <_Balloc+0x28>
 80147be:	2010      	movs	r0, #16
 80147c0:	f7fe f9e8 	bl	8012b94 <malloc>
 80147c4:	4602      	mov	r2, r0
 80147c6:	61e0      	str	r0, [r4, #28]
 80147c8:	b920      	cbnz	r0, 80147d4 <_Balloc+0x20>
 80147ca:	4b18      	ldr	r3, [pc, #96]	@ (801482c <_Balloc+0x78>)
 80147cc:	4818      	ldr	r0, [pc, #96]	@ (8014830 <_Balloc+0x7c>)
 80147ce:	216b      	movs	r1, #107	@ 0x6b
 80147d0:	f001 fdb0 	bl	8016334 <__assert_func>
 80147d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80147d8:	6006      	str	r6, [r0, #0]
 80147da:	60c6      	str	r6, [r0, #12]
 80147dc:	69e6      	ldr	r6, [r4, #28]
 80147de:	68f3      	ldr	r3, [r6, #12]
 80147e0:	b183      	cbz	r3, 8014804 <_Balloc+0x50>
 80147e2:	69e3      	ldr	r3, [r4, #28]
 80147e4:	68db      	ldr	r3, [r3, #12]
 80147e6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80147ea:	b9b8      	cbnz	r0, 801481c <_Balloc+0x68>
 80147ec:	2101      	movs	r1, #1
 80147ee:	fa01 f605 	lsl.w	r6, r1, r5
 80147f2:	1d72      	adds	r2, r6, #5
 80147f4:	0092      	lsls	r2, r2, #2
 80147f6:	4620      	mov	r0, r4
 80147f8:	f001 fdba 	bl	8016370 <_calloc_r>
 80147fc:	b160      	cbz	r0, 8014818 <_Balloc+0x64>
 80147fe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8014802:	e00e      	b.n	8014822 <_Balloc+0x6e>
 8014804:	2221      	movs	r2, #33	@ 0x21
 8014806:	2104      	movs	r1, #4
 8014808:	4620      	mov	r0, r4
 801480a:	f001 fdb1 	bl	8016370 <_calloc_r>
 801480e:	69e3      	ldr	r3, [r4, #28]
 8014810:	60f0      	str	r0, [r6, #12]
 8014812:	68db      	ldr	r3, [r3, #12]
 8014814:	2b00      	cmp	r3, #0
 8014816:	d1e4      	bne.n	80147e2 <_Balloc+0x2e>
 8014818:	2000      	movs	r0, #0
 801481a:	bd70      	pop	{r4, r5, r6, pc}
 801481c:	6802      	ldr	r2, [r0, #0]
 801481e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8014822:	2300      	movs	r3, #0
 8014824:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8014828:	e7f7      	b.n	801481a <_Balloc+0x66>
 801482a:	bf00      	nop
 801482c:	080170e7 	.word	0x080170e7
 8014830:	080170fe 	.word	0x080170fe

08014834 <_Bfree>:
 8014834:	b570      	push	{r4, r5, r6, lr}
 8014836:	69c6      	ldr	r6, [r0, #28]
 8014838:	4605      	mov	r5, r0
 801483a:	460c      	mov	r4, r1
 801483c:	b976      	cbnz	r6, 801485c <_Bfree+0x28>
 801483e:	2010      	movs	r0, #16
 8014840:	f7fe f9a8 	bl	8012b94 <malloc>
 8014844:	4602      	mov	r2, r0
 8014846:	61e8      	str	r0, [r5, #28]
 8014848:	b920      	cbnz	r0, 8014854 <_Bfree+0x20>
 801484a:	4b09      	ldr	r3, [pc, #36]	@ (8014870 <_Bfree+0x3c>)
 801484c:	4809      	ldr	r0, [pc, #36]	@ (8014874 <_Bfree+0x40>)
 801484e:	218f      	movs	r1, #143	@ 0x8f
 8014850:	f001 fd70 	bl	8016334 <__assert_func>
 8014854:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8014858:	6006      	str	r6, [r0, #0]
 801485a:	60c6      	str	r6, [r0, #12]
 801485c:	b13c      	cbz	r4, 801486e <_Bfree+0x3a>
 801485e:	69eb      	ldr	r3, [r5, #28]
 8014860:	6862      	ldr	r2, [r4, #4]
 8014862:	68db      	ldr	r3, [r3, #12]
 8014864:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8014868:	6021      	str	r1, [r4, #0]
 801486a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801486e:	bd70      	pop	{r4, r5, r6, pc}
 8014870:	080170e7 	.word	0x080170e7
 8014874:	080170fe 	.word	0x080170fe

08014878 <__multadd>:
 8014878:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801487c:	690d      	ldr	r5, [r1, #16]
 801487e:	4607      	mov	r7, r0
 8014880:	460c      	mov	r4, r1
 8014882:	461e      	mov	r6, r3
 8014884:	f101 0c14 	add.w	ip, r1, #20
 8014888:	2000      	movs	r0, #0
 801488a:	f8dc 3000 	ldr.w	r3, [ip]
 801488e:	b299      	uxth	r1, r3
 8014890:	fb02 6101 	mla	r1, r2, r1, r6
 8014894:	0c1e      	lsrs	r6, r3, #16
 8014896:	0c0b      	lsrs	r3, r1, #16
 8014898:	fb02 3306 	mla	r3, r2, r6, r3
 801489c:	b289      	uxth	r1, r1
 801489e:	3001      	adds	r0, #1
 80148a0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80148a4:	4285      	cmp	r5, r0
 80148a6:	f84c 1b04 	str.w	r1, [ip], #4
 80148aa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80148ae:	dcec      	bgt.n	801488a <__multadd+0x12>
 80148b0:	b30e      	cbz	r6, 80148f6 <__multadd+0x7e>
 80148b2:	68a3      	ldr	r3, [r4, #8]
 80148b4:	42ab      	cmp	r3, r5
 80148b6:	dc19      	bgt.n	80148ec <__multadd+0x74>
 80148b8:	6861      	ldr	r1, [r4, #4]
 80148ba:	4638      	mov	r0, r7
 80148bc:	3101      	adds	r1, #1
 80148be:	f7ff ff79 	bl	80147b4 <_Balloc>
 80148c2:	4680      	mov	r8, r0
 80148c4:	b928      	cbnz	r0, 80148d2 <__multadd+0x5a>
 80148c6:	4602      	mov	r2, r0
 80148c8:	4b0c      	ldr	r3, [pc, #48]	@ (80148fc <__multadd+0x84>)
 80148ca:	480d      	ldr	r0, [pc, #52]	@ (8014900 <__multadd+0x88>)
 80148cc:	21ba      	movs	r1, #186	@ 0xba
 80148ce:	f001 fd31 	bl	8016334 <__assert_func>
 80148d2:	6922      	ldr	r2, [r4, #16]
 80148d4:	3202      	adds	r2, #2
 80148d6:	f104 010c 	add.w	r1, r4, #12
 80148da:	0092      	lsls	r2, r2, #2
 80148dc:	300c      	adds	r0, #12
 80148de:	f7ff fbbc 	bl	801405a <memcpy>
 80148e2:	4621      	mov	r1, r4
 80148e4:	4638      	mov	r0, r7
 80148e6:	f7ff ffa5 	bl	8014834 <_Bfree>
 80148ea:	4644      	mov	r4, r8
 80148ec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80148f0:	3501      	adds	r5, #1
 80148f2:	615e      	str	r6, [r3, #20]
 80148f4:	6125      	str	r5, [r4, #16]
 80148f6:	4620      	mov	r0, r4
 80148f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80148fc:	08017076 	.word	0x08017076
 8014900:	080170fe 	.word	0x080170fe

08014904 <__s2b>:
 8014904:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014908:	460c      	mov	r4, r1
 801490a:	4615      	mov	r5, r2
 801490c:	461f      	mov	r7, r3
 801490e:	2209      	movs	r2, #9
 8014910:	3308      	adds	r3, #8
 8014912:	4606      	mov	r6, r0
 8014914:	fb93 f3f2 	sdiv	r3, r3, r2
 8014918:	2100      	movs	r1, #0
 801491a:	2201      	movs	r2, #1
 801491c:	429a      	cmp	r2, r3
 801491e:	db09      	blt.n	8014934 <__s2b+0x30>
 8014920:	4630      	mov	r0, r6
 8014922:	f7ff ff47 	bl	80147b4 <_Balloc>
 8014926:	b940      	cbnz	r0, 801493a <__s2b+0x36>
 8014928:	4602      	mov	r2, r0
 801492a:	4b19      	ldr	r3, [pc, #100]	@ (8014990 <__s2b+0x8c>)
 801492c:	4819      	ldr	r0, [pc, #100]	@ (8014994 <__s2b+0x90>)
 801492e:	21d3      	movs	r1, #211	@ 0xd3
 8014930:	f001 fd00 	bl	8016334 <__assert_func>
 8014934:	0052      	lsls	r2, r2, #1
 8014936:	3101      	adds	r1, #1
 8014938:	e7f0      	b.n	801491c <__s2b+0x18>
 801493a:	9b08      	ldr	r3, [sp, #32]
 801493c:	6143      	str	r3, [r0, #20]
 801493e:	2d09      	cmp	r5, #9
 8014940:	f04f 0301 	mov.w	r3, #1
 8014944:	6103      	str	r3, [r0, #16]
 8014946:	dd16      	ble.n	8014976 <__s2b+0x72>
 8014948:	f104 0909 	add.w	r9, r4, #9
 801494c:	46c8      	mov	r8, r9
 801494e:	442c      	add	r4, r5
 8014950:	f818 3b01 	ldrb.w	r3, [r8], #1
 8014954:	4601      	mov	r1, r0
 8014956:	3b30      	subs	r3, #48	@ 0x30
 8014958:	220a      	movs	r2, #10
 801495a:	4630      	mov	r0, r6
 801495c:	f7ff ff8c 	bl	8014878 <__multadd>
 8014960:	45a0      	cmp	r8, r4
 8014962:	d1f5      	bne.n	8014950 <__s2b+0x4c>
 8014964:	f1a5 0408 	sub.w	r4, r5, #8
 8014968:	444c      	add	r4, r9
 801496a:	1b2d      	subs	r5, r5, r4
 801496c:	1963      	adds	r3, r4, r5
 801496e:	42bb      	cmp	r3, r7
 8014970:	db04      	blt.n	801497c <__s2b+0x78>
 8014972:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014976:	340a      	adds	r4, #10
 8014978:	2509      	movs	r5, #9
 801497a:	e7f6      	b.n	801496a <__s2b+0x66>
 801497c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8014980:	4601      	mov	r1, r0
 8014982:	3b30      	subs	r3, #48	@ 0x30
 8014984:	220a      	movs	r2, #10
 8014986:	4630      	mov	r0, r6
 8014988:	f7ff ff76 	bl	8014878 <__multadd>
 801498c:	e7ee      	b.n	801496c <__s2b+0x68>
 801498e:	bf00      	nop
 8014990:	08017076 	.word	0x08017076
 8014994:	080170fe 	.word	0x080170fe

08014998 <__hi0bits>:
 8014998:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801499c:	4603      	mov	r3, r0
 801499e:	bf36      	itet	cc
 80149a0:	0403      	lslcc	r3, r0, #16
 80149a2:	2000      	movcs	r0, #0
 80149a4:	2010      	movcc	r0, #16
 80149a6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80149aa:	bf3c      	itt	cc
 80149ac:	021b      	lslcc	r3, r3, #8
 80149ae:	3008      	addcc	r0, #8
 80149b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80149b4:	bf3c      	itt	cc
 80149b6:	011b      	lslcc	r3, r3, #4
 80149b8:	3004      	addcc	r0, #4
 80149ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80149be:	bf3c      	itt	cc
 80149c0:	009b      	lslcc	r3, r3, #2
 80149c2:	3002      	addcc	r0, #2
 80149c4:	2b00      	cmp	r3, #0
 80149c6:	db05      	blt.n	80149d4 <__hi0bits+0x3c>
 80149c8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80149cc:	f100 0001 	add.w	r0, r0, #1
 80149d0:	bf08      	it	eq
 80149d2:	2020      	moveq	r0, #32
 80149d4:	4770      	bx	lr

080149d6 <__lo0bits>:
 80149d6:	6803      	ldr	r3, [r0, #0]
 80149d8:	4602      	mov	r2, r0
 80149da:	f013 0007 	ands.w	r0, r3, #7
 80149de:	d00b      	beq.n	80149f8 <__lo0bits+0x22>
 80149e0:	07d9      	lsls	r1, r3, #31
 80149e2:	d421      	bmi.n	8014a28 <__lo0bits+0x52>
 80149e4:	0798      	lsls	r0, r3, #30
 80149e6:	bf49      	itett	mi
 80149e8:	085b      	lsrmi	r3, r3, #1
 80149ea:	089b      	lsrpl	r3, r3, #2
 80149ec:	2001      	movmi	r0, #1
 80149ee:	6013      	strmi	r3, [r2, #0]
 80149f0:	bf5c      	itt	pl
 80149f2:	6013      	strpl	r3, [r2, #0]
 80149f4:	2002      	movpl	r0, #2
 80149f6:	4770      	bx	lr
 80149f8:	b299      	uxth	r1, r3
 80149fa:	b909      	cbnz	r1, 8014a00 <__lo0bits+0x2a>
 80149fc:	0c1b      	lsrs	r3, r3, #16
 80149fe:	2010      	movs	r0, #16
 8014a00:	b2d9      	uxtb	r1, r3
 8014a02:	b909      	cbnz	r1, 8014a08 <__lo0bits+0x32>
 8014a04:	3008      	adds	r0, #8
 8014a06:	0a1b      	lsrs	r3, r3, #8
 8014a08:	0719      	lsls	r1, r3, #28
 8014a0a:	bf04      	itt	eq
 8014a0c:	091b      	lsreq	r3, r3, #4
 8014a0e:	3004      	addeq	r0, #4
 8014a10:	0799      	lsls	r1, r3, #30
 8014a12:	bf04      	itt	eq
 8014a14:	089b      	lsreq	r3, r3, #2
 8014a16:	3002      	addeq	r0, #2
 8014a18:	07d9      	lsls	r1, r3, #31
 8014a1a:	d403      	bmi.n	8014a24 <__lo0bits+0x4e>
 8014a1c:	085b      	lsrs	r3, r3, #1
 8014a1e:	f100 0001 	add.w	r0, r0, #1
 8014a22:	d003      	beq.n	8014a2c <__lo0bits+0x56>
 8014a24:	6013      	str	r3, [r2, #0]
 8014a26:	4770      	bx	lr
 8014a28:	2000      	movs	r0, #0
 8014a2a:	4770      	bx	lr
 8014a2c:	2020      	movs	r0, #32
 8014a2e:	4770      	bx	lr

08014a30 <__i2b>:
 8014a30:	b510      	push	{r4, lr}
 8014a32:	460c      	mov	r4, r1
 8014a34:	2101      	movs	r1, #1
 8014a36:	f7ff febd 	bl	80147b4 <_Balloc>
 8014a3a:	4602      	mov	r2, r0
 8014a3c:	b928      	cbnz	r0, 8014a4a <__i2b+0x1a>
 8014a3e:	4b05      	ldr	r3, [pc, #20]	@ (8014a54 <__i2b+0x24>)
 8014a40:	4805      	ldr	r0, [pc, #20]	@ (8014a58 <__i2b+0x28>)
 8014a42:	f240 1145 	movw	r1, #325	@ 0x145
 8014a46:	f001 fc75 	bl	8016334 <__assert_func>
 8014a4a:	2301      	movs	r3, #1
 8014a4c:	6144      	str	r4, [r0, #20]
 8014a4e:	6103      	str	r3, [r0, #16]
 8014a50:	bd10      	pop	{r4, pc}
 8014a52:	bf00      	nop
 8014a54:	08017076 	.word	0x08017076
 8014a58:	080170fe 	.word	0x080170fe

08014a5c <__multiply>:
 8014a5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014a60:	4617      	mov	r7, r2
 8014a62:	690a      	ldr	r2, [r1, #16]
 8014a64:	693b      	ldr	r3, [r7, #16]
 8014a66:	429a      	cmp	r2, r3
 8014a68:	bfa8      	it	ge
 8014a6a:	463b      	movge	r3, r7
 8014a6c:	4689      	mov	r9, r1
 8014a6e:	bfa4      	itt	ge
 8014a70:	460f      	movge	r7, r1
 8014a72:	4699      	movge	r9, r3
 8014a74:	693d      	ldr	r5, [r7, #16]
 8014a76:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8014a7a:	68bb      	ldr	r3, [r7, #8]
 8014a7c:	6879      	ldr	r1, [r7, #4]
 8014a7e:	eb05 060a 	add.w	r6, r5, sl
 8014a82:	42b3      	cmp	r3, r6
 8014a84:	b085      	sub	sp, #20
 8014a86:	bfb8      	it	lt
 8014a88:	3101      	addlt	r1, #1
 8014a8a:	f7ff fe93 	bl	80147b4 <_Balloc>
 8014a8e:	b930      	cbnz	r0, 8014a9e <__multiply+0x42>
 8014a90:	4602      	mov	r2, r0
 8014a92:	4b41      	ldr	r3, [pc, #260]	@ (8014b98 <__multiply+0x13c>)
 8014a94:	4841      	ldr	r0, [pc, #260]	@ (8014b9c <__multiply+0x140>)
 8014a96:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8014a9a:	f001 fc4b 	bl	8016334 <__assert_func>
 8014a9e:	f100 0414 	add.w	r4, r0, #20
 8014aa2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8014aa6:	4623      	mov	r3, r4
 8014aa8:	2200      	movs	r2, #0
 8014aaa:	4573      	cmp	r3, lr
 8014aac:	d320      	bcc.n	8014af0 <__multiply+0x94>
 8014aae:	f107 0814 	add.w	r8, r7, #20
 8014ab2:	f109 0114 	add.w	r1, r9, #20
 8014ab6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8014aba:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8014abe:	9302      	str	r3, [sp, #8]
 8014ac0:	1beb      	subs	r3, r5, r7
 8014ac2:	3b15      	subs	r3, #21
 8014ac4:	f023 0303 	bic.w	r3, r3, #3
 8014ac8:	3304      	adds	r3, #4
 8014aca:	3715      	adds	r7, #21
 8014acc:	42bd      	cmp	r5, r7
 8014ace:	bf38      	it	cc
 8014ad0:	2304      	movcc	r3, #4
 8014ad2:	9301      	str	r3, [sp, #4]
 8014ad4:	9b02      	ldr	r3, [sp, #8]
 8014ad6:	9103      	str	r1, [sp, #12]
 8014ad8:	428b      	cmp	r3, r1
 8014ada:	d80c      	bhi.n	8014af6 <__multiply+0x9a>
 8014adc:	2e00      	cmp	r6, #0
 8014ade:	dd03      	ble.n	8014ae8 <__multiply+0x8c>
 8014ae0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8014ae4:	2b00      	cmp	r3, #0
 8014ae6:	d055      	beq.n	8014b94 <__multiply+0x138>
 8014ae8:	6106      	str	r6, [r0, #16]
 8014aea:	b005      	add	sp, #20
 8014aec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014af0:	f843 2b04 	str.w	r2, [r3], #4
 8014af4:	e7d9      	b.n	8014aaa <__multiply+0x4e>
 8014af6:	f8b1 a000 	ldrh.w	sl, [r1]
 8014afa:	f1ba 0f00 	cmp.w	sl, #0
 8014afe:	d01f      	beq.n	8014b40 <__multiply+0xe4>
 8014b00:	46c4      	mov	ip, r8
 8014b02:	46a1      	mov	r9, r4
 8014b04:	2700      	movs	r7, #0
 8014b06:	f85c 2b04 	ldr.w	r2, [ip], #4
 8014b0a:	f8d9 3000 	ldr.w	r3, [r9]
 8014b0e:	fa1f fb82 	uxth.w	fp, r2
 8014b12:	b29b      	uxth	r3, r3
 8014b14:	fb0a 330b 	mla	r3, sl, fp, r3
 8014b18:	443b      	add	r3, r7
 8014b1a:	f8d9 7000 	ldr.w	r7, [r9]
 8014b1e:	0c12      	lsrs	r2, r2, #16
 8014b20:	0c3f      	lsrs	r7, r7, #16
 8014b22:	fb0a 7202 	mla	r2, sl, r2, r7
 8014b26:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8014b2a:	b29b      	uxth	r3, r3
 8014b2c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014b30:	4565      	cmp	r5, ip
 8014b32:	f849 3b04 	str.w	r3, [r9], #4
 8014b36:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8014b3a:	d8e4      	bhi.n	8014b06 <__multiply+0xaa>
 8014b3c:	9b01      	ldr	r3, [sp, #4]
 8014b3e:	50e7      	str	r7, [r4, r3]
 8014b40:	9b03      	ldr	r3, [sp, #12]
 8014b42:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8014b46:	3104      	adds	r1, #4
 8014b48:	f1b9 0f00 	cmp.w	r9, #0
 8014b4c:	d020      	beq.n	8014b90 <__multiply+0x134>
 8014b4e:	6823      	ldr	r3, [r4, #0]
 8014b50:	4647      	mov	r7, r8
 8014b52:	46a4      	mov	ip, r4
 8014b54:	f04f 0a00 	mov.w	sl, #0
 8014b58:	f8b7 b000 	ldrh.w	fp, [r7]
 8014b5c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8014b60:	fb09 220b 	mla	r2, r9, fp, r2
 8014b64:	4452      	add	r2, sl
 8014b66:	b29b      	uxth	r3, r3
 8014b68:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014b6c:	f84c 3b04 	str.w	r3, [ip], #4
 8014b70:	f857 3b04 	ldr.w	r3, [r7], #4
 8014b74:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014b78:	f8bc 3000 	ldrh.w	r3, [ip]
 8014b7c:	fb09 330a 	mla	r3, r9, sl, r3
 8014b80:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8014b84:	42bd      	cmp	r5, r7
 8014b86:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014b8a:	d8e5      	bhi.n	8014b58 <__multiply+0xfc>
 8014b8c:	9a01      	ldr	r2, [sp, #4]
 8014b8e:	50a3      	str	r3, [r4, r2]
 8014b90:	3404      	adds	r4, #4
 8014b92:	e79f      	b.n	8014ad4 <__multiply+0x78>
 8014b94:	3e01      	subs	r6, #1
 8014b96:	e7a1      	b.n	8014adc <__multiply+0x80>
 8014b98:	08017076 	.word	0x08017076
 8014b9c:	080170fe 	.word	0x080170fe

08014ba0 <__pow5mult>:
 8014ba0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014ba4:	4615      	mov	r5, r2
 8014ba6:	f012 0203 	ands.w	r2, r2, #3
 8014baa:	4607      	mov	r7, r0
 8014bac:	460e      	mov	r6, r1
 8014bae:	d007      	beq.n	8014bc0 <__pow5mult+0x20>
 8014bb0:	4c25      	ldr	r4, [pc, #148]	@ (8014c48 <__pow5mult+0xa8>)
 8014bb2:	3a01      	subs	r2, #1
 8014bb4:	2300      	movs	r3, #0
 8014bb6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8014bba:	f7ff fe5d 	bl	8014878 <__multadd>
 8014bbe:	4606      	mov	r6, r0
 8014bc0:	10ad      	asrs	r5, r5, #2
 8014bc2:	d03d      	beq.n	8014c40 <__pow5mult+0xa0>
 8014bc4:	69fc      	ldr	r4, [r7, #28]
 8014bc6:	b97c      	cbnz	r4, 8014be8 <__pow5mult+0x48>
 8014bc8:	2010      	movs	r0, #16
 8014bca:	f7fd ffe3 	bl	8012b94 <malloc>
 8014bce:	4602      	mov	r2, r0
 8014bd0:	61f8      	str	r0, [r7, #28]
 8014bd2:	b928      	cbnz	r0, 8014be0 <__pow5mult+0x40>
 8014bd4:	4b1d      	ldr	r3, [pc, #116]	@ (8014c4c <__pow5mult+0xac>)
 8014bd6:	481e      	ldr	r0, [pc, #120]	@ (8014c50 <__pow5mult+0xb0>)
 8014bd8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8014bdc:	f001 fbaa 	bl	8016334 <__assert_func>
 8014be0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8014be4:	6004      	str	r4, [r0, #0]
 8014be6:	60c4      	str	r4, [r0, #12]
 8014be8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8014bec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8014bf0:	b94c      	cbnz	r4, 8014c06 <__pow5mult+0x66>
 8014bf2:	f240 2171 	movw	r1, #625	@ 0x271
 8014bf6:	4638      	mov	r0, r7
 8014bf8:	f7ff ff1a 	bl	8014a30 <__i2b>
 8014bfc:	2300      	movs	r3, #0
 8014bfe:	f8c8 0008 	str.w	r0, [r8, #8]
 8014c02:	4604      	mov	r4, r0
 8014c04:	6003      	str	r3, [r0, #0]
 8014c06:	f04f 0900 	mov.w	r9, #0
 8014c0a:	07eb      	lsls	r3, r5, #31
 8014c0c:	d50a      	bpl.n	8014c24 <__pow5mult+0x84>
 8014c0e:	4631      	mov	r1, r6
 8014c10:	4622      	mov	r2, r4
 8014c12:	4638      	mov	r0, r7
 8014c14:	f7ff ff22 	bl	8014a5c <__multiply>
 8014c18:	4631      	mov	r1, r6
 8014c1a:	4680      	mov	r8, r0
 8014c1c:	4638      	mov	r0, r7
 8014c1e:	f7ff fe09 	bl	8014834 <_Bfree>
 8014c22:	4646      	mov	r6, r8
 8014c24:	106d      	asrs	r5, r5, #1
 8014c26:	d00b      	beq.n	8014c40 <__pow5mult+0xa0>
 8014c28:	6820      	ldr	r0, [r4, #0]
 8014c2a:	b938      	cbnz	r0, 8014c3c <__pow5mult+0x9c>
 8014c2c:	4622      	mov	r2, r4
 8014c2e:	4621      	mov	r1, r4
 8014c30:	4638      	mov	r0, r7
 8014c32:	f7ff ff13 	bl	8014a5c <__multiply>
 8014c36:	6020      	str	r0, [r4, #0]
 8014c38:	f8c0 9000 	str.w	r9, [r0]
 8014c3c:	4604      	mov	r4, r0
 8014c3e:	e7e4      	b.n	8014c0a <__pow5mult+0x6a>
 8014c40:	4630      	mov	r0, r6
 8014c42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014c46:	bf00      	nop
 8014c48:	0801733c 	.word	0x0801733c
 8014c4c:	080170e7 	.word	0x080170e7
 8014c50:	080170fe 	.word	0x080170fe

08014c54 <__lshift>:
 8014c54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014c58:	460c      	mov	r4, r1
 8014c5a:	6849      	ldr	r1, [r1, #4]
 8014c5c:	6923      	ldr	r3, [r4, #16]
 8014c5e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8014c62:	68a3      	ldr	r3, [r4, #8]
 8014c64:	4607      	mov	r7, r0
 8014c66:	4691      	mov	r9, r2
 8014c68:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8014c6c:	f108 0601 	add.w	r6, r8, #1
 8014c70:	42b3      	cmp	r3, r6
 8014c72:	db0b      	blt.n	8014c8c <__lshift+0x38>
 8014c74:	4638      	mov	r0, r7
 8014c76:	f7ff fd9d 	bl	80147b4 <_Balloc>
 8014c7a:	4605      	mov	r5, r0
 8014c7c:	b948      	cbnz	r0, 8014c92 <__lshift+0x3e>
 8014c7e:	4602      	mov	r2, r0
 8014c80:	4b28      	ldr	r3, [pc, #160]	@ (8014d24 <__lshift+0xd0>)
 8014c82:	4829      	ldr	r0, [pc, #164]	@ (8014d28 <__lshift+0xd4>)
 8014c84:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8014c88:	f001 fb54 	bl	8016334 <__assert_func>
 8014c8c:	3101      	adds	r1, #1
 8014c8e:	005b      	lsls	r3, r3, #1
 8014c90:	e7ee      	b.n	8014c70 <__lshift+0x1c>
 8014c92:	2300      	movs	r3, #0
 8014c94:	f100 0114 	add.w	r1, r0, #20
 8014c98:	f100 0210 	add.w	r2, r0, #16
 8014c9c:	4618      	mov	r0, r3
 8014c9e:	4553      	cmp	r3, sl
 8014ca0:	db33      	blt.n	8014d0a <__lshift+0xb6>
 8014ca2:	6920      	ldr	r0, [r4, #16]
 8014ca4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8014ca8:	f104 0314 	add.w	r3, r4, #20
 8014cac:	f019 091f 	ands.w	r9, r9, #31
 8014cb0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8014cb4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8014cb8:	d02b      	beq.n	8014d12 <__lshift+0xbe>
 8014cba:	f1c9 0e20 	rsb	lr, r9, #32
 8014cbe:	468a      	mov	sl, r1
 8014cc0:	2200      	movs	r2, #0
 8014cc2:	6818      	ldr	r0, [r3, #0]
 8014cc4:	fa00 f009 	lsl.w	r0, r0, r9
 8014cc8:	4310      	orrs	r0, r2
 8014cca:	f84a 0b04 	str.w	r0, [sl], #4
 8014cce:	f853 2b04 	ldr.w	r2, [r3], #4
 8014cd2:	459c      	cmp	ip, r3
 8014cd4:	fa22 f20e 	lsr.w	r2, r2, lr
 8014cd8:	d8f3      	bhi.n	8014cc2 <__lshift+0x6e>
 8014cda:	ebac 0304 	sub.w	r3, ip, r4
 8014cde:	3b15      	subs	r3, #21
 8014ce0:	f023 0303 	bic.w	r3, r3, #3
 8014ce4:	3304      	adds	r3, #4
 8014ce6:	f104 0015 	add.w	r0, r4, #21
 8014cea:	4560      	cmp	r0, ip
 8014cec:	bf88      	it	hi
 8014cee:	2304      	movhi	r3, #4
 8014cf0:	50ca      	str	r2, [r1, r3]
 8014cf2:	b10a      	cbz	r2, 8014cf8 <__lshift+0xa4>
 8014cf4:	f108 0602 	add.w	r6, r8, #2
 8014cf8:	3e01      	subs	r6, #1
 8014cfa:	4638      	mov	r0, r7
 8014cfc:	612e      	str	r6, [r5, #16]
 8014cfe:	4621      	mov	r1, r4
 8014d00:	f7ff fd98 	bl	8014834 <_Bfree>
 8014d04:	4628      	mov	r0, r5
 8014d06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014d0a:	f842 0f04 	str.w	r0, [r2, #4]!
 8014d0e:	3301      	adds	r3, #1
 8014d10:	e7c5      	b.n	8014c9e <__lshift+0x4a>
 8014d12:	3904      	subs	r1, #4
 8014d14:	f853 2b04 	ldr.w	r2, [r3], #4
 8014d18:	f841 2f04 	str.w	r2, [r1, #4]!
 8014d1c:	459c      	cmp	ip, r3
 8014d1e:	d8f9      	bhi.n	8014d14 <__lshift+0xc0>
 8014d20:	e7ea      	b.n	8014cf8 <__lshift+0xa4>
 8014d22:	bf00      	nop
 8014d24:	08017076 	.word	0x08017076
 8014d28:	080170fe 	.word	0x080170fe

08014d2c <__mcmp>:
 8014d2c:	690a      	ldr	r2, [r1, #16]
 8014d2e:	4603      	mov	r3, r0
 8014d30:	6900      	ldr	r0, [r0, #16]
 8014d32:	1a80      	subs	r0, r0, r2
 8014d34:	b530      	push	{r4, r5, lr}
 8014d36:	d10e      	bne.n	8014d56 <__mcmp+0x2a>
 8014d38:	3314      	adds	r3, #20
 8014d3a:	3114      	adds	r1, #20
 8014d3c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8014d40:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8014d44:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8014d48:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8014d4c:	4295      	cmp	r5, r2
 8014d4e:	d003      	beq.n	8014d58 <__mcmp+0x2c>
 8014d50:	d205      	bcs.n	8014d5e <__mcmp+0x32>
 8014d52:	f04f 30ff 	mov.w	r0, #4294967295
 8014d56:	bd30      	pop	{r4, r5, pc}
 8014d58:	42a3      	cmp	r3, r4
 8014d5a:	d3f3      	bcc.n	8014d44 <__mcmp+0x18>
 8014d5c:	e7fb      	b.n	8014d56 <__mcmp+0x2a>
 8014d5e:	2001      	movs	r0, #1
 8014d60:	e7f9      	b.n	8014d56 <__mcmp+0x2a>
	...

08014d64 <__mdiff>:
 8014d64:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014d68:	4689      	mov	r9, r1
 8014d6a:	4606      	mov	r6, r0
 8014d6c:	4611      	mov	r1, r2
 8014d6e:	4648      	mov	r0, r9
 8014d70:	4614      	mov	r4, r2
 8014d72:	f7ff ffdb 	bl	8014d2c <__mcmp>
 8014d76:	1e05      	subs	r5, r0, #0
 8014d78:	d112      	bne.n	8014da0 <__mdiff+0x3c>
 8014d7a:	4629      	mov	r1, r5
 8014d7c:	4630      	mov	r0, r6
 8014d7e:	f7ff fd19 	bl	80147b4 <_Balloc>
 8014d82:	4602      	mov	r2, r0
 8014d84:	b928      	cbnz	r0, 8014d92 <__mdiff+0x2e>
 8014d86:	4b3f      	ldr	r3, [pc, #252]	@ (8014e84 <__mdiff+0x120>)
 8014d88:	f240 2137 	movw	r1, #567	@ 0x237
 8014d8c:	483e      	ldr	r0, [pc, #248]	@ (8014e88 <__mdiff+0x124>)
 8014d8e:	f001 fad1 	bl	8016334 <__assert_func>
 8014d92:	2301      	movs	r3, #1
 8014d94:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8014d98:	4610      	mov	r0, r2
 8014d9a:	b003      	add	sp, #12
 8014d9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014da0:	bfbc      	itt	lt
 8014da2:	464b      	movlt	r3, r9
 8014da4:	46a1      	movlt	r9, r4
 8014da6:	4630      	mov	r0, r6
 8014da8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8014dac:	bfba      	itte	lt
 8014dae:	461c      	movlt	r4, r3
 8014db0:	2501      	movlt	r5, #1
 8014db2:	2500      	movge	r5, #0
 8014db4:	f7ff fcfe 	bl	80147b4 <_Balloc>
 8014db8:	4602      	mov	r2, r0
 8014dba:	b918      	cbnz	r0, 8014dc4 <__mdiff+0x60>
 8014dbc:	4b31      	ldr	r3, [pc, #196]	@ (8014e84 <__mdiff+0x120>)
 8014dbe:	f240 2145 	movw	r1, #581	@ 0x245
 8014dc2:	e7e3      	b.n	8014d8c <__mdiff+0x28>
 8014dc4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8014dc8:	6926      	ldr	r6, [r4, #16]
 8014dca:	60c5      	str	r5, [r0, #12]
 8014dcc:	f109 0310 	add.w	r3, r9, #16
 8014dd0:	f109 0514 	add.w	r5, r9, #20
 8014dd4:	f104 0e14 	add.w	lr, r4, #20
 8014dd8:	f100 0b14 	add.w	fp, r0, #20
 8014ddc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8014de0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8014de4:	9301      	str	r3, [sp, #4]
 8014de6:	46d9      	mov	r9, fp
 8014de8:	f04f 0c00 	mov.w	ip, #0
 8014dec:	9b01      	ldr	r3, [sp, #4]
 8014dee:	f85e 0b04 	ldr.w	r0, [lr], #4
 8014df2:	f853 af04 	ldr.w	sl, [r3, #4]!
 8014df6:	9301      	str	r3, [sp, #4]
 8014df8:	fa1f f38a 	uxth.w	r3, sl
 8014dfc:	4619      	mov	r1, r3
 8014dfe:	b283      	uxth	r3, r0
 8014e00:	1acb      	subs	r3, r1, r3
 8014e02:	0c00      	lsrs	r0, r0, #16
 8014e04:	4463      	add	r3, ip
 8014e06:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8014e0a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8014e0e:	b29b      	uxth	r3, r3
 8014e10:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8014e14:	4576      	cmp	r6, lr
 8014e16:	f849 3b04 	str.w	r3, [r9], #4
 8014e1a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8014e1e:	d8e5      	bhi.n	8014dec <__mdiff+0x88>
 8014e20:	1b33      	subs	r3, r6, r4
 8014e22:	3b15      	subs	r3, #21
 8014e24:	f023 0303 	bic.w	r3, r3, #3
 8014e28:	3415      	adds	r4, #21
 8014e2a:	3304      	adds	r3, #4
 8014e2c:	42a6      	cmp	r6, r4
 8014e2e:	bf38      	it	cc
 8014e30:	2304      	movcc	r3, #4
 8014e32:	441d      	add	r5, r3
 8014e34:	445b      	add	r3, fp
 8014e36:	461e      	mov	r6, r3
 8014e38:	462c      	mov	r4, r5
 8014e3a:	4544      	cmp	r4, r8
 8014e3c:	d30e      	bcc.n	8014e5c <__mdiff+0xf8>
 8014e3e:	f108 0103 	add.w	r1, r8, #3
 8014e42:	1b49      	subs	r1, r1, r5
 8014e44:	f021 0103 	bic.w	r1, r1, #3
 8014e48:	3d03      	subs	r5, #3
 8014e4a:	45a8      	cmp	r8, r5
 8014e4c:	bf38      	it	cc
 8014e4e:	2100      	movcc	r1, #0
 8014e50:	440b      	add	r3, r1
 8014e52:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8014e56:	b191      	cbz	r1, 8014e7e <__mdiff+0x11a>
 8014e58:	6117      	str	r7, [r2, #16]
 8014e5a:	e79d      	b.n	8014d98 <__mdiff+0x34>
 8014e5c:	f854 1b04 	ldr.w	r1, [r4], #4
 8014e60:	46e6      	mov	lr, ip
 8014e62:	0c08      	lsrs	r0, r1, #16
 8014e64:	fa1c fc81 	uxtah	ip, ip, r1
 8014e68:	4471      	add	r1, lr
 8014e6a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8014e6e:	b289      	uxth	r1, r1
 8014e70:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8014e74:	f846 1b04 	str.w	r1, [r6], #4
 8014e78:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8014e7c:	e7dd      	b.n	8014e3a <__mdiff+0xd6>
 8014e7e:	3f01      	subs	r7, #1
 8014e80:	e7e7      	b.n	8014e52 <__mdiff+0xee>
 8014e82:	bf00      	nop
 8014e84:	08017076 	.word	0x08017076
 8014e88:	080170fe 	.word	0x080170fe

08014e8c <__ulp>:
 8014e8c:	b082      	sub	sp, #8
 8014e8e:	ed8d 0b00 	vstr	d0, [sp]
 8014e92:	9a01      	ldr	r2, [sp, #4]
 8014e94:	4b0f      	ldr	r3, [pc, #60]	@ (8014ed4 <__ulp+0x48>)
 8014e96:	4013      	ands	r3, r2
 8014e98:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8014e9c:	2b00      	cmp	r3, #0
 8014e9e:	dc08      	bgt.n	8014eb2 <__ulp+0x26>
 8014ea0:	425b      	negs	r3, r3
 8014ea2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8014ea6:	ea4f 5223 	mov.w	r2, r3, asr #20
 8014eaa:	da04      	bge.n	8014eb6 <__ulp+0x2a>
 8014eac:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8014eb0:	4113      	asrs	r3, r2
 8014eb2:	2200      	movs	r2, #0
 8014eb4:	e008      	b.n	8014ec8 <__ulp+0x3c>
 8014eb6:	f1a2 0314 	sub.w	r3, r2, #20
 8014eba:	2b1e      	cmp	r3, #30
 8014ebc:	bfda      	itte	le
 8014ebe:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8014ec2:	40da      	lsrle	r2, r3
 8014ec4:	2201      	movgt	r2, #1
 8014ec6:	2300      	movs	r3, #0
 8014ec8:	4619      	mov	r1, r3
 8014eca:	4610      	mov	r0, r2
 8014ecc:	ec41 0b10 	vmov	d0, r0, r1
 8014ed0:	b002      	add	sp, #8
 8014ed2:	4770      	bx	lr
 8014ed4:	7ff00000 	.word	0x7ff00000

08014ed8 <__b2d>:
 8014ed8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014edc:	6906      	ldr	r6, [r0, #16]
 8014ede:	f100 0814 	add.w	r8, r0, #20
 8014ee2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8014ee6:	1f37      	subs	r7, r6, #4
 8014ee8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8014eec:	4610      	mov	r0, r2
 8014eee:	f7ff fd53 	bl	8014998 <__hi0bits>
 8014ef2:	f1c0 0320 	rsb	r3, r0, #32
 8014ef6:	280a      	cmp	r0, #10
 8014ef8:	600b      	str	r3, [r1, #0]
 8014efa:	491b      	ldr	r1, [pc, #108]	@ (8014f68 <__b2d+0x90>)
 8014efc:	dc15      	bgt.n	8014f2a <__b2d+0x52>
 8014efe:	f1c0 0c0b 	rsb	ip, r0, #11
 8014f02:	fa22 f30c 	lsr.w	r3, r2, ip
 8014f06:	45b8      	cmp	r8, r7
 8014f08:	ea43 0501 	orr.w	r5, r3, r1
 8014f0c:	bf34      	ite	cc
 8014f0e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8014f12:	2300      	movcs	r3, #0
 8014f14:	3015      	adds	r0, #21
 8014f16:	fa02 f000 	lsl.w	r0, r2, r0
 8014f1a:	fa23 f30c 	lsr.w	r3, r3, ip
 8014f1e:	4303      	orrs	r3, r0
 8014f20:	461c      	mov	r4, r3
 8014f22:	ec45 4b10 	vmov	d0, r4, r5
 8014f26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014f2a:	45b8      	cmp	r8, r7
 8014f2c:	bf3a      	itte	cc
 8014f2e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8014f32:	f1a6 0708 	subcc.w	r7, r6, #8
 8014f36:	2300      	movcs	r3, #0
 8014f38:	380b      	subs	r0, #11
 8014f3a:	d012      	beq.n	8014f62 <__b2d+0x8a>
 8014f3c:	f1c0 0120 	rsb	r1, r0, #32
 8014f40:	fa23 f401 	lsr.w	r4, r3, r1
 8014f44:	4082      	lsls	r2, r0
 8014f46:	4322      	orrs	r2, r4
 8014f48:	4547      	cmp	r7, r8
 8014f4a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8014f4e:	bf8c      	ite	hi
 8014f50:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8014f54:	2200      	movls	r2, #0
 8014f56:	4083      	lsls	r3, r0
 8014f58:	40ca      	lsrs	r2, r1
 8014f5a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8014f5e:	4313      	orrs	r3, r2
 8014f60:	e7de      	b.n	8014f20 <__b2d+0x48>
 8014f62:	ea42 0501 	orr.w	r5, r2, r1
 8014f66:	e7db      	b.n	8014f20 <__b2d+0x48>
 8014f68:	3ff00000 	.word	0x3ff00000

08014f6c <__d2b>:
 8014f6c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8014f70:	460f      	mov	r7, r1
 8014f72:	2101      	movs	r1, #1
 8014f74:	ec59 8b10 	vmov	r8, r9, d0
 8014f78:	4616      	mov	r6, r2
 8014f7a:	f7ff fc1b 	bl	80147b4 <_Balloc>
 8014f7e:	4604      	mov	r4, r0
 8014f80:	b930      	cbnz	r0, 8014f90 <__d2b+0x24>
 8014f82:	4602      	mov	r2, r0
 8014f84:	4b23      	ldr	r3, [pc, #140]	@ (8015014 <__d2b+0xa8>)
 8014f86:	4824      	ldr	r0, [pc, #144]	@ (8015018 <__d2b+0xac>)
 8014f88:	f240 310f 	movw	r1, #783	@ 0x30f
 8014f8c:	f001 f9d2 	bl	8016334 <__assert_func>
 8014f90:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8014f94:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8014f98:	b10d      	cbz	r5, 8014f9e <__d2b+0x32>
 8014f9a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8014f9e:	9301      	str	r3, [sp, #4]
 8014fa0:	f1b8 0300 	subs.w	r3, r8, #0
 8014fa4:	d023      	beq.n	8014fee <__d2b+0x82>
 8014fa6:	4668      	mov	r0, sp
 8014fa8:	9300      	str	r3, [sp, #0]
 8014faa:	f7ff fd14 	bl	80149d6 <__lo0bits>
 8014fae:	e9dd 1200 	ldrd	r1, r2, [sp]
 8014fb2:	b1d0      	cbz	r0, 8014fea <__d2b+0x7e>
 8014fb4:	f1c0 0320 	rsb	r3, r0, #32
 8014fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8014fbc:	430b      	orrs	r3, r1
 8014fbe:	40c2      	lsrs	r2, r0
 8014fc0:	6163      	str	r3, [r4, #20]
 8014fc2:	9201      	str	r2, [sp, #4]
 8014fc4:	9b01      	ldr	r3, [sp, #4]
 8014fc6:	61a3      	str	r3, [r4, #24]
 8014fc8:	2b00      	cmp	r3, #0
 8014fca:	bf0c      	ite	eq
 8014fcc:	2201      	moveq	r2, #1
 8014fce:	2202      	movne	r2, #2
 8014fd0:	6122      	str	r2, [r4, #16]
 8014fd2:	b1a5      	cbz	r5, 8014ffe <__d2b+0x92>
 8014fd4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8014fd8:	4405      	add	r5, r0
 8014fda:	603d      	str	r5, [r7, #0]
 8014fdc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8014fe0:	6030      	str	r0, [r6, #0]
 8014fe2:	4620      	mov	r0, r4
 8014fe4:	b003      	add	sp, #12
 8014fe6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014fea:	6161      	str	r1, [r4, #20]
 8014fec:	e7ea      	b.n	8014fc4 <__d2b+0x58>
 8014fee:	a801      	add	r0, sp, #4
 8014ff0:	f7ff fcf1 	bl	80149d6 <__lo0bits>
 8014ff4:	9b01      	ldr	r3, [sp, #4]
 8014ff6:	6163      	str	r3, [r4, #20]
 8014ff8:	3020      	adds	r0, #32
 8014ffa:	2201      	movs	r2, #1
 8014ffc:	e7e8      	b.n	8014fd0 <__d2b+0x64>
 8014ffe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8015002:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8015006:	6038      	str	r0, [r7, #0]
 8015008:	6918      	ldr	r0, [r3, #16]
 801500a:	f7ff fcc5 	bl	8014998 <__hi0bits>
 801500e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8015012:	e7e5      	b.n	8014fe0 <__d2b+0x74>
 8015014:	08017076 	.word	0x08017076
 8015018:	080170fe 	.word	0x080170fe

0801501c <__ratio>:
 801501c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015020:	b085      	sub	sp, #20
 8015022:	e9cd 1000 	strd	r1, r0, [sp]
 8015026:	a902      	add	r1, sp, #8
 8015028:	f7ff ff56 	bl	8014ed8 <__b2d>
 801502c:	9800      	ldr	r0, [sp, #0]
 801502e:	a903      	add	r1, sp, #12
 8015030:	ec55 4b10 	vmov	r4, r5, d0
 8015034:	f7ff ff50 	bl	8014ed8 <__b2d>
 8015038:	9b01      	ldr	r3, [sp, #4]
 801503a:	6919      	ldr	r1, [r3, #16]
 801503c:	9b00      	ldr	r3, [sp, #0]
 801503e:	691b      	ldr	r3, [r3, #16]
 8015040:	1ac9      	subs	r1, r1, r3
 8015042:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8015046:	1a9b      	subs	r3, r3, r2
 8015048:	ec5b ab10 	vmov	sl, fp, d0
 801504c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8015050:	2b00      	cmp	r3, #0
 8015052:	bfce      	itee	gt
 8015054:	462a      	movgt	r2, r5
 8015056:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801505a:	465a      	movle	r2, fp
 801505c:	462f      	mov	r7, r5
 801505e:	46d9      	mov	r9, fp
 8015060:	bfcc      	ite	gt
 8015062:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8015066:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 801506a:	464b      	mov	r3, r9
 801506c:	4652      	mov	r2, sl
 801506e:	4620      	mov	r0, r4
 8015070:	4639      	mov	r1, r7
 8015072:	f7f3 fc1b 	bl	80088ac <__aeabi_ddiv>
 8015076:	ec41 0b10 	vmov	d0, r0, r1
 801507a:	b005      	add	sp, #20
 801507c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08015080 <__copybits>:
 8015080:	3901      	subs	r1, #1
 8015082:	b570      	push	{r4, r5, r6, lr}
 8015084:	1149      	asrs	r1, r1, #5
 8015086:	6914      	ldr	r4, [r2, #16]
 8015088:	3101      	adds	r1, #1
 801508a:	f102 0314 	add.w	r3, r2, #20
 801508e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8015092:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8015096:	1f05      	subs	r5, r0, #4
 8015098:	42a3      	cmp	r3, r4
 801509a:	d30c      	bcc.n	80150b6 <__copybits+0x36>
 801509c:	1aa3      	subs	r3, r4, r2
 801509e:	3b11      	subs	r3, #17
 80150a0:	f023 0303 	bic.w	r3, r3, #3
 80150a4:	3211      	adds	r2, #17
 80150a6:	42a2      	cmp	r2, r4
 80150a8:	bf88      	it	hi
 80150aa:	2300      	movhi	r3, #0
 80150ac:	4418      	add	r0, r3
 80150ae:	2300      	movs	r3, #0
 80150b0:	4288      	cmp	r0, r1
 80150b2:	d305      	bcc.n	80150c0 <__copybits+0x40>
 80150b4:	bd70      	pop	{r4, r5, r6, pc}
 80150b6:	f853 6b04 	ldr.w	r6, [r3], #4
 80150ba:	f845 6f04 	str.w	r6, [r5, #4]!
 80150be:	e7eb      	b.n	8015098 <__copybits+0x18>
 80150c0:	f840 3b04 	str.w	r3, [r0], #4
 80150c4:	e7f4      	b.n	80150b0 <__copybits+0x30>

080150c6 <__any_on>:
 80150c6:	f100 0214 	add.w	r2, r0, #20
 80150ca:	6900      	ldr	r0, [r0, #16]
 80150cc:	114b      	asrs	r3, r1, #5
 80150ce:	4298      	cmp	r0, r3
 80150d0:	b510      	push	{r4, lr}
 80150d2:	db11      	blt.n	80150f8 <__any_on+0x32>
 80150d4:	dd0a      	ble.n	80150ec <__any_on+0x26>
 80150d6:	f011 011f 	ands.w	r1, r1, #31
 80150da:	d007      	beq.n	80150ec <__any_on+0x26>
 80150dc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80150e0:	fa24 f001 	lsr.w	r0, r4, r1
 80150e4:	fa00 f101 	lsl.w	r1, r0, r1
 80150e8:	428c      	cmp	r4, r1
 80150ea:	d10b      	bne.n	8015104 <__any_on+0x3e>
 80150ec:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80150f0:	4293      	cmp	r3, r2
 80150f2:	d803      	bhi.n	80150fc <__any_on+0x36>
 80150f4:	2000      	movs	r0, #0
 80150f6:	bd10      	pop	{r4, pc}
 80150f8:	4603      	mov	r3, r0
 80150fa:	e7f7      	b.n	80150ec <__any_on+0x26>
 80150fc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015100:	2900      	cmp	r1, #0
 8015102:	d0f5      	beq.n	80150f0 <__any_on+0x2a>
 8015104:	2001      	movs	r0, #1
 8015106:	e7f6      	b.n	80150f6 <__any_on+0x30>

08015108 <_malloc_usable_size_r>:
 8015108:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801510c:	1f18      	subs	r0, r3, #4
 801510e:	2b00      	cmp	r3, #0
 8015110:	bfbc      	itt	lt
 8015112:	580b      	ldrlt	r3, [r1, r0]
 8015114:	18c0      	addlt	r0, r0, r3
 8015116:	4770      	bx	lr

08015118 <__ascii_wctomb>:
 8015118:	4603      	mov	r3, r0
 801511a:	4608      	mov	r0, r1
 801511c:	b141      	cbz	r1, 8015130 <__ascii_wctomb+0x18>
 801511e:	2aff      	cmp	r2, #255	@ 0xff
 8015120:	d904      	bls.n	801512c <__ascii_wctomb+0x14>
 8015122:	228a      	movs	r2, #138	@ 0x8a
 8015124:	601a      	str	r2, [r3, #0]
 8015126:	f04f 30ff 	mov.w	r0, #4294967295
 801512a:	4770      	bx	lr
 801512c:	700a      	strb	r2, [r1, #0]
 801512e:	2001      	movs	r0, #1
 8015130:	4770      	bx	lr

08015132 <__ssputs_r>:
 8015132:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015136:	688e      	ldr	r6, [r1, #8]
 8015138:	461f      	mov	r7, r3
 801513a:	42be      	cmp	r6, r7
 801513c:	680b      	ldr	r3, [r1, #0]
 801513e:	4682      	mov	sl, r0
 8015140:	460c      	mov	r4, r1
 8015142:	4690      	mov	r8, r2
 8015144:	d82d      	bhi.n	80151a2 <__ssputs_r+0x70>
 8015146:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801514a:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801514e:	d026      	beq.n	801519e <__ssputs_r+0x6c>
 8015150:	6965      	ldr	r5, [r4, #20]
 8015152:	6909      	ldr	r1, [r1, #16]
 8015154:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8015158:	eba3 0901 	sub.w	r9, r3, r1
 801515c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8015160:	1c7b      	adds	r3, r7, #1
 8015162:	444b      	add	r3, r9
 8015164:	106d      	asrs	r5, r5, #1
 8015166:	429d      	cmp	r5, r3
 8015168:	bf38      	it	cc
 801516a:	461d      	movcc	r5, r3
 801516c:	0553      	lsls	r3, r2, #21
 801516e:	d527      	bpl.n	80151c0 <__ssputs_r+0x8e>
 8015170:	4629      	mov	r1, r5
 8015172:	f7fd fd41 	bl	8012bf8 <_malloc_r>
 8015176:	4606      	mov	r6, r0
 8015178:	b360      	cbz	r0, 80151d4 <__ssputs_r+0xa2>
 801517a:	6921      	ldr	r1, [r4, #16]
 801517c:	464a      	mov	r2, r9
 801517e:	f7fe ff6c 	bl	801405a <memcpy>
 8015182:	89a3      	ldrh	r3, [r4, #12]
 8015184:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8015188:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801518c:	81a3      	strh	r3, [r4, #12]
 801518e:	6126      	str	r6, [r4, #16]
 8015190:	6165      	str	r5, [r4, #20]
 8015192:	444e      	add	r6, r9
 8015194:	eba5 0509 	sub.w	r5, r5, r9
 8015198:	6026      	str	r6, [r4, #0]
 801519a:	60a5      	str	r5, [r4, #8]
 801519c:	463e      	mov	r6, r7
 801519e:	42be      	cmp	r6, r7
 80151a0:	d900      	bls.n	80151a4 <__ssputs_r+0x72>
 80151a2:	463e      	mov	r6, r7
 80151a4:	6820      	ldr	r0, [r4, #0]
 80151a6:	4632      	mov	r2, r6
 80151a8:	4641      	mov	r1, r8
 80151aa:	f001 f886 	bl	80162ba <memmove>
 80151ae:	68a3      	ldr	r3, [r4, #8]
 80151b0:	1b9b      	subs	r3, r3, r6
 80151b2:	60a3      	str	r3, [r4, #8]
 80151b4:	6823      	ldr	r3, [r4, #0]
 80151b6:	4433      	add	r3, r6
 80151b8:	6023      	str	r3, [r4, #0]
 80151ba:	2000      	movs	r0, #0
 80151bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80151c0:	462a      	mov	r2, r5
 80151c2:	f7fd fdad 	bl	8012d20 <_realloc_r>
 80151c6:	4606      	mov	r6, r0
 80151c8:	2800      	cmp	r0, #0
 80151ca:	d1e0      	bne.n	801518e <__ssputs_r+0x5c>
 80151cc:	6921      	ldr	r1, [r4, #16]
 80151ce:	4650      	mov	r0, sl
 80151d0:	f7fe ff5a 	bl	8014088 <_free_r>
 80151d4:	230c      	movs	r3, #12
 80151d6:	f8ca 3000 	str.w	r3, [sl]
 80151da:	89a3      	ldrh	r3, [r4, #12]
 80151dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80151e0:	81a3      	strh	r3, [r4, #12]
 80151e2:	f04f 30ff 	mov.w	r0, #4294967295
 80151e6:	e7e9      	b.n	80151bc <__ssputs_r+0x8a>

080151e8 <_svfiprintf_r>:
 80151e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80151ec:	4698      	mov	r8, r3
 80151ee:	898b      	ldrh	r3, [r1, #12]
 80151f0:	061b      	lsls	r3, r3, #24
 80151f2:	b09d      	sub	sp, #116	@ 0x74
 80151f4:	4607      	mov	r7, r0
 80151f6:	460d      	mov	r5, r1
 80151f8:	4614      	mov	r4, r2
 80151fa:	d510      	bpl.n	801521e <_svfiprintf_r+0x36>
 80151fc:	690b      	ldr	r3, [r1, #16]
 80151fe:	b973      	cbnz	r3, 801521e <_svfiprintf_r+0x36>
 8015200:	2140      	movs	r1, #64	@ 0x40
 8015202:	f7fd fcf9 	bl	8012bf8 <_malloc_r>
 8015206:	6028      	str	r0, [r5, #0]
 8015208:	6128      	str	r0, [r5, #16]
 801520a:	b930      	cbnz	r0, 801521a <_svfiprintf_r+0x32>
 801520c:	230c      	movs	r3, #12
 801520e:	603b      	str	r3, [r7, #0]
 8015210:	f04f 30ff 	mov.w	r0, #4294967295
 8015214:	b01d      	add	sp, #116	@ 0x74
 8015216:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801521a:	2340      	movs	r3, #64	@ 0x40
 801521c:	616b      	str	r3, [r5, #20]
 801521e:	2300      	movs	r3, #0
 8015220:	9309      	str	r3, [sp, #36]	@ 0x24
 8015222:	2320      	movs	r3, #32
 8015224:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8015228:	f8cd 800c 	str.w	r8, [sp, #12]
 801522c:	2330      	movs	r3, #48	@ 0x30
 801522e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80153cc <_svfiprintf_r+0x1e4>
 8015232:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8015236:	f04f 0901 	mov.w	r9, #1
 801523a:	4623      	mov	r3, r4
 801523c:	469a      	mov	sl, r3
 801523e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015242:	b10a      	cbz	r2, 8015248 <_svfiprintf_r+0x60>
 8015244:	2a25      	cmp	r2, #37	@ 0x25
 8015246:	d1f9      	bne.n	801523c <_svfiprintf_r+0x54>
 8015248:	ebba 0b04 	subs.w	fp, sl, r4
 801524c:	d00b      	beq.n	8015266 <_svfiprintf_r+0x7e>
 801524e:	465b      	mov	r3, fp
 8015250:	4622      	mov	r2, r4
 8015252:	4629      	mov	r1, r5
 8015254:	4638      	mov	r0, r7
 8015256:	f7ff ff6c 	bl	8015132 <__ssputs_r>
 801525a:	3001      	adds	r0, #1
 801525c:	f000 80a7 	beq.w	80153ae <_svfiprintf_r+0x1c6>
 8015260:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015262:	445a      	add	r2, fp
 8015264:	9209      	str	r2, [sp, #36]	@ 0x24
 8015266:	f89a 3000 	ldrb.w	r3, [sl]
 801526a:	2b00      	cmp	r3, #0
 801526c:	f000 809f 	beq.w	80153ae <_svfiprintf_r+0x1c6>
 8015270:	2300      	movs	r3, #0
 8015272:	f04f 32ff 	mov.w	r2, #4294967295
 8015276:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801527a:	f10a 0a01 	add.w	sl, sl, #1
 801527e:	9304      	str	r3, [sp, #16]
 8015280:	9307      	str	r3, [sp, #28]
 8015282:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015286:	931a      	str	r3, [sp, #104]	@ 0x68
 8015288:	4654      	mov	r4, sl
 801528a:	2205      	movs	r2, #5
 801528c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015290:	484e      	ldr	r0, [pc, #312]	@ (80153cc <_svfiprintf_r+0x1e4>)
 8015292:	f7f2 ffd5 	bl	8008240 <memchr>
 8015296:	9a04      	ldr	r2, [sp, #16]
 8015298:	b9d8      	cbnz	r0, 80152d2 <_svfiprintf_r+0xea>
 801529a:	06d0      	lsls	r0, r2, #27
 801529c:	bf44      	itt	mi
 801529e:	2320      	movmi	r3, #32
 80152a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80152a4:	0711      	lsls	r1, r2, #28
 80152a6:	bf44      	itt	mi
 80152a8:	232b      	movmi	r3, #43	@ 0x2b
 80152aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80152ae:	f89a 3000 	ldrb.w	r3, [sl]
 80152b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80152b4:	d015      	beq.n	80152e2 <_svfiprintf_r+0xfa>
 80152b6:	9a07      	ldr	r2, [sp, #28]
 80152b8:	4654      	mov	r4, sl
 80152ba:	2000      	movs	r0, #0
 80152bc:	f04f 0c0a 	mov.w	ip, #10
 80152c0:	4621      	mov	r1, r4
 80152c2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80152c6:	3b30      	subs	r3, #48	@ 0x30
 80152c8:	2b09      	cmp	r3, #9
 80152ca:	d94b      	bls.n	8015364 <_svfiprintf_r+0x17c>
 80152cc:	b1b0      	cbz	r0, 80152fc <_svfiprintf_r+0x114>
 80152ce:	9207      	str	r2, [sp, #28]
 80152d0:	e014      	b.n	80152fc <_svfiprintf_r+0x114>
 80152d2:	eba0 0308 	sub.w	r3, r0, r8
 80152d6:	fa09 f303 	lsl.w	r3, r9, r3
 80152da:	4313      	orrs	r3, r2
 80152dc:	9304      	str	r3, [sp, #16]
 80152de:	46a2      	mov	sl, r4
 80152e0:	e7d2      	b.n	8015288 <_svfiprintf_r+0xa0>
 80152e2:	9b03      	ldr	r3, [sp, #12]
 80152e4:	1d19      	adds	r1, r3, #4
 80152e6:	681b      	ldr	r3, [r3, #0]
 80152e8:	9103      	str	r1, [sp, #12]
 80152ea:	2b00      	cmp	r3, #0
 80152ec:	bfbb      	ittet	lt
 80152ee:	425b      	neglt	r3, r3
 80152f0:	f042 0202 	orrlt.w	r2, r2, #2
 80152f4:	9307      	strge	r3, [sp, #28]
 80152f6:	9307      	strlt	r3, [sp, #28]
 80152f8:	bfb8      	it	lt
 80152fa:	9204      	strlt	r2, [sp, #16]
 80152fc:	7823      	ldrb	r3, [r4, #0]
 80152fe:	2b2e      	cmp	r3, #46	@ 0x2e
 8015300:	d10a      	bne.n	8015318 <_svfiprintf_r+0x130>
 8015302:	7863      	ldrb	r3, [r4, #1]
 8015304:	2b2a      	cmp	r3, #42	@ 0x2a
 8015306:	d132      	bne.n	801536e <_svfiprintf_r+0x186>
 8015308:	9b03      	ldr	r3, [sp, #12]
 801530a:	1d1a      	adds	r2, r3, #4
 801530c:	681b      	ldr	r3, [r3, #0]
 801530e:	9203      	str	r2, [sp, #12]
 8015310:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015314:	3402      	adds	r4, #2
 8015316:	9305      	str	r3, [sp, #20]
 8015318:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80153dc <_svfiprintf_r+0x1f4>
 801531c:	7821      	ldrb	r1, [r4, #0]
 801531e:	2203      	movs	r2, #3
 8015320:	4650      	mov	r0, sl
 8015322:	f7f2 ff8d 	bl	8008240 <memchr>
 8015326:	b138      	cbz	r0, 8015338 <_svfiprintf_r+0x150>
 8015328:	9b04      	ldr	r3, [sp, #16]
 801532a:	eba0 000a 	sub.w	r0, r0, sl
 801532e:	2240      	movs	r2, #64	@ 0x40
 8015330:	4082      	lsls	r2, r0
 8015332:	4313      	orrs	r3, r2
 8015334:	3401      	adds	r4, #1
 8015336:	9304      	str	r3, [sp, #16]
 8015338:	f814 1b01 	ldrb.w	r1, [r4], #1
 801533c:	4824      	ldr	r0, [pc, #144]	@ (80153d0 <_svfiprintf_r+0x1e8>)
 801533e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015342:	2206      	movs	r2, #6
 8015344:	f7f2 ff7c 	bl	8008240 <memchr>
 8015348:	2800      	cmp	r0, #0
 801534a:	d036      	beq.n	80153ba <_svfiprintf_r+0x1d2>
 801534c:	4b21      	ldr	r3, [pc, #132]	@ (80153d4 <_svfiprintf_r+0x1ec>)
 801534e:	bb1b      	cbnz	r3, 8015398 <_svfiprintf_r+0x1b0>
 8015350:	9b03      	ldr	r3, [sp, #12]
 8015352:	3307      	adds	r3, #7
 8015354:	f023 0307 	bic.w	r3, r3, #7
 8015358:	3308      	adds	r3, #8
 801535a:	9303      	str	r3, [sp, #12]
 801535c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801535e:	4433      	add	r3, r6
 8015360:	9309      	str	r3, [sp, #36]	@ 0x24
 8015362:	e76a      	b.n	801523a <_svfiprintf_r+0x52>
 8015364:	fb0c 3202 	mla	r2, ip, r2, r3
 8015368:	460c      	mov	r4, r1
 801536a:	2001      	movs	r0, #1
 801536c:	e7a8      	b.n	80152c0 <_svfiprintf_r+0xd8>
 801536e:	2300      	movs	r3, #0
 8015370:	3401      	adds	r4, #1
 8015372:	9305      	str	r3, [sp, #20]
 8015374:	4619      	mov	r1, r3
 8015376:	f04f 0c0a 	mov.w	ip, #10
 801537a:	4620      	mov	r0, r4
 801537c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015380:	3a30      	subs	r2, #48	@ 0x30
 8015382:	2a09      	cmp	r2, #9
 8015384:	d903      	bls.n	801538e <_svfiprintf_r+0x1a6>
 8015386:	2b00      	cmp	r3, #0
 8015388:	d0c6      	beq.n	8015318 <_svfiprintf_r+0x130>
 801538a:	9105      	str	r1, [sp, #20]
 801538c:	e7c4      	b.n	8015318 <_svfiprintf_r+0x130>
 801538e:	fb0c 2101 	mla	r1, ip, r1, r2
 8015392:	4604      	mov	r4, r0
 8015394:	2301      	movs	r3, #1
 8015396:	e7f0      	b.n	801537a <_svfiprintf_r+0x192>
 8015398:	ab03      	add	r3, sp, #12
 801539a:	9300      	str	r3, [sp, #0]
 801539c:	462a      	mov	r2, r5
 801539e:	4b0e      	ldr	r3, [pc, #56]	@ (80153d8 <_svfiprintf_r+0x1f0>)
 80153a0:	a904      	add	r1, sp, #16
 80153a2:	4638      	mov	r0, r7
 80153a4:	f3af 8000 	nop.w
 80153a8:	1c42      	adds	r2, r0, #1
 80153aa:	4606      	mov	r6, r0
 80153ac:	d1d6      	bne.n	801535c <_svfiprintf_r+0x174>
 80153ae:	89ab      	ldrh	r3, [r5, #12]
 80153b0:	065b      	lsls	r3, r3, #25
 80153b2:	f53f af2d 	bmi.w	8015210 <_svfiprintf_r+0x28>
 80153b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80153b8:	e72c      	b.n	8015214 <_svfiprintf_r+0x2c>
 80153ba:	ab03      	add	r3, sp, #12
 80153bc:	9300      	str	r3, [sp, #0]
 80153be:	462a      	mov	r2, r5
 80153c0:	4b05      	ldr	r3, [pc, #20]	@ (80153d8 <_svfiprintf_r+0x1f0>)
 80153c2:	a904      	add	r1, sp, #16
 80153c4:	4638      	mov	r0, r7
 80153c6:	f000 fb8b 	bl	8015ae0 <_printf_i>
 80153ca:	e7ed      	b.n	80153a8 <_svfiprintf_r+0x1c0>
 80153cc:	08017157 	.word	0x08017157
 80153d0:	08017161 	.word	0x08017161
 80153d4:	00000000 	.word	0x00000000
 80153d8:	08015133 	.word	0x08015133
 80153dc:	0801715d 	.word	0x0801715d

080153e0 <_sungetc_r>:
 80153e0:	b538      	push	{r3, r4, r5, lr}
 80153e2:	1c4b      	adds	r3, r1, #1
 80153e4:	4614      	mov	r4, r2
 80153e6:	d103      	bne.n	80153f0 <_sungetc_r+0x10>
 80153e8:	f04f 35ff 	mov.w	r5, #4294967295
 80153ec:	4628      	mov	r0, r5
 80153ee:	bd38      	pop	{r3, r4, r5, pc}
 80153f0:	8993      	ldrh	r3, [r2, #12]
 80153f2:	f023 0320 	bic.w	r3, r3, #32
 80153f6:	8193      	strh	r3, [r2, #12]
 80153f8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80153fa:	6852      	ldr	r2, [r2, #4]
 80153fc:	b2cd      	uxtb	r5, r1
 80153fe:	b18b      	cbz	r3, 8015424 <_sungetc_r+0x44>
 8015400:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8015402:	4293      	cmp	r3, r2
 8015404:	dd08      	ble.n	8015418 <_sungetc_r+0x38>
 8015406:	6823      	ldr	r3, [r4, #0]
 8015408:	1e5a      	subs	r2, r3, #1
 801540a:	6022      	str	r2, [r4, #0]
 801540c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8015410:	6863      	ldr	r3, [r4, #4]
 8015412:	3301      	adds	r3, #1
 8015414:	6063      	str	r3, [r4, #4]
 8015416:	e7e9      	b.n	80153ec <_sungetc_r+0xc>
 8015418:	4621      	mov	r1, r4
 801541a:	f000 ff14 	bl	8016246 <__submore>
 801541e:	2800      	cmp	r0, #0
 8015420:	d0f1      	beq.n	8015406 <_sungetc_r+0x26>
 8015422:	e7e1      	b.n	80153e8 <_sungetc_r+0x8>
 8015424:	6921      	ldr	r1, [r4, #16]
 8015426:	6823      	ldr	r3, [r4, #0]
 8015428:	b151      	cbz	r1, 8015440 <_sungetc_r+0x60>
 801542a:	4299      	cmp	r1, r3
 801542c:	d208      	bcs.n	8015440 <_sungetc_r+0x60>
 801542e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8015432:	42a9      	cmp	r1, r5
 8015434:	d104      	bne.n	8015440 <_sungetc_r+0x60>
 8015436:	3b01      	subs	r3, #1
 8015438:	3201      	adds	r2, #1
 801543a:	6023      	str	r3, [r4, #0]
 801543c:	6062      	str	r2, [r4, #4]
 801543e:	e7d5      	b.n	80153ec <_sungetc_r+0xc>
 8015440:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8015444:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015448:	6363      	str	r3, [r4, #52]	@ 0x34
 801544a:	2303      	movs	r3, #3
 801544c:	63a3      	str	r3, [r4, #56]	@ 0x38
 801544e:	4623      	mov	r3, r4
 8015450:	f803 5f46 	strb.w	r5, [r3, #70]!
 8015454:	6023      	str	r3, [r4, #0]
 8015456:	2301      	movs	r3, #1
 8015458:	e7dc      	b.n	8015414 <_sungetc_r+0x34>

0801545a <__ssrefill_r>:
 801545a:	b510      	push	{r4, lr}
 801545c:	460c      	mov	r4, r1
 801545e:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8015460:	b169      	cbz	r1, 801547e <__ssrefill_r+0x24>
 8015462:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015466:	4299      	cmp	r1, r3
 8015468:	d001      	beq.n	801546e <__ssrefill_r+0x14>
 801546a:	f7fe fe0d 	bl	8014088 <_free_r>
 801546e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8015470:	6063      	str	r3, [r4, #4]
 8015472:	2000      	movs	r0, #0
 8015474:	6360      	str	r0, [r4, #52]	@ 0x34
 8015476:	b113      	cbz	r3, 801547e <__ssrefill_r+0x24>
 8015478:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 801547a:	6023      	str	r3, [r4, #0]
 801547c:	bd10      	pop	{r4, pc}
 801547e:	6923      	ldr	r3, [r4, #16]
 8015480:	6023      	str	r3, [r4, #0]
 8015482:	2300      	movs	r3, #0
 8015484:	6063      	str	r3, [r4, #4]
 8015486:	89a3      	ldrh	r3, [r4, #12]
 8015488:	f043 0320 	orr.w	r3, r3, #32
 801548c:	81a3      	strh	r3, [r4, #12]
 801548e:	f04f 30ff 	mov.w	r0, #4294967295
 8015492:	e7f3      	b.n	801547c <__ssrefill_r+0x22>

08015494 <__ssvfiscanf_r>:
 8015494:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015498:	460c      	mov	r4, r1
 801549a:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 801549e:	2100      	movs	r1, #0
 80154a0:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 80154a4:	49a6      	ldr	r1, [pc, #664]	@ (8015740 <__ssvfiscanf_r+0x2ac>)
 80154a6:	91a0      	str	r1, [sp, #640]	@ 0x280
 80154a8:	f10d 0804 	add.w	r8, sp, #4
 80154ac:	49a5      	ldr	r1, [pc, #660]	@ (8015744 <__ssvfiscanf_r+0x2b0>)
 80154ae:	4fa6      	ldr	r7, [pc, #664]	@ (8015748 <__ssvfiscanf_r+0x2b4>)
 80154b0:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 80154b4:	4606      	mov	r6, r0
 80154b6:	91a1      	str	r1, [sp, #644]	@ 0x284
 80154b8:	9300      	str	r3, [sp, #0]
 80154ba:	f892 9000 	ldrb.w	r9, [r2]
 80154be:	f1b9 0f00 	cmp.w	r9, #0
 80154c2:	f000 8158 	beq.w	8015776 <__ssvfiscanf_r+0x2e2>
 80154c6:	f817 3009 	ldrb.w	r3, [r7, r9]
 80154ca:	f013 0308 	ands.w	r3, r3, #8
 80154ce:	f102 0501 	add.w	r5, r2, #1
 80154d2:	d019      	beq.n	8015508 <__ssvfiscanf_r+0x74>
 80154d4:	6863      	ldr	r3, [r4, #4]
 80154d6:	2b00      	cmp	r3, #0
 80154d8:	dd0f      	ble.n	80154fa <__ssvfiscanf_r+0x66>
 80154da:	6823      	ldr	r3, [r4, #0]
 80154dc:	781a      	ldrb	r2, [r3, #0]
 80154de:	5cba      	ldrb	r2, [r7, r2]
 80154e0:	0712      	lsls	r2, r2, #28
 80154e2:	d401      	bmi.n	80154e8 <__ssvfiscanf_r+0x54>
 80154e4:	462a      	mov	r2, r5
 80154e6:	e7e8      	b.n	80154ba <__ssvfiscanf_r+0x26>
 80154e8:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80154ea:	3201      	adds	r2, #1
 80154ec:	9245      	str	r2, [sp, #276]	@ 0x114
 80154ee:	6862      	ldr	r2, [r4, #4]
 80154f0:	3301      	adds	r3, #1
 80154f2:	3a01      	subs	r2, #1
 80154f4:	6062      	str	r2, [r4, #4]
 80154f6:	6023      	str	r3, [r4, #0]
 80154f8:	e7ec      	b.n	80154d4 <__ssvfiscanf_r+0x40>
 80154fa:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80154fc:	4621      	mov	r1, r4
 80154fe:	4630      	mov	r0, r6
 8015500:	4798      	blx	r3
 8015502:	2800      	cmp	r0, #0
 8015504:	d0e9      	beq.n	80154da <__ssvfiscanf_r+0x46>
 8015506:	e7ed      	b.n	80154e4 <__ssvfiscanf_r+0x50>
 8015508:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 801550c:	f040 8085 	bne.w	801561a <__ssvfiscanf_r+0x186>
 8015510:	9341      	str	r3, [sp, #260]	@ 0x104
 8015512:	9343      	str	r3, [sp, #268]	@ 0x10c
 8015514:	7853      	ldrb	r3, [r2, #1]
 8015516:	2b2a      	cmp	r3, #42	@ 0x2a
 8015518:	bf02      	ittt	eq
 801551a:	2310      	moveq	r3, #16
 801551c:	1c95      	addeq	r5, r2, #2
 801551e:	9341      	streq	r3, [sp, #260]	@ 0x104
 8015520:	220a      	movs	r2, #10
 8015522:	46aa      	mov	sl, r5
 8015524:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8015528:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 801552c:	2b09      	cmp	r3, #9
 801552e:	d91e      	bls.n	801556e <__ssvfiscanf_r+0xda>
 8015530:	f8df b218 	ldr.w	fp, [pc, #536]	@ 801574c <__ssvfiscanf_r+0x2b8>
 8015534:	2203      	movs	r2, #3
 8015536:	4658      	mov	r0, fp
 8015538:	f7f2 fe82 	bl	8008240 <memchr>
 801553c:	b138      	cbz	r0, 801554e <__ssvfiscanf_r+0xba>
 801553e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8015540:	eba0 000b 	sub.w	r0, r0, fp
 8015544:	2301      	movs	r3, #1
 8015546:	4083      	lsls	r3, r0
 8015548:	4313      	orrs	r3, r2
 801554a:	9341      	str	r3, [sp, #260]	@ 0x104
 801554c:	4655      	mov	r5, sl
 801554e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8015552:	2b78      	cmp	r3, #120	@ 0x78
 8015554:	d806      	bhi.n	8015564 <__ssvfiscanf_r+0xd0>
 8015556:	2b57      	cmp	r3, #87	@ 0x57
 8015558:	d810      	bhi.n	801557c <__ssvfiscanf_r+0xe8>
 801555a:	2b25      	cmp	r3, #37	@ 0x25
 801555c:	d05d      	beq.n	801561a <__ssvfiscanf_r+0x186>
 801555e:	d857      	bhi.n	8015610 <__ssvfiscanf_r+0x17c>
 8015560:	2b00      	cmp	r3, #0
 8015562:	d075      	beq.n	8015650 <__ssvfiscanf_r+0x1bc>
 8015564:	2303      	movs	r3, #3
 8015566:	9347      	str	r3, [sp, #284]	@ 0x11c
 8015568:	230a      	movs	r3, #10
 801556a:	9342      	str	r3, [sp, #264]	@ 0x108
 801556c:	e088      	b.n	8015680 <__ssvfiscanf_r+0x1ec>
 801556e:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8015570:	fb02 1103 	mla	r1, r2, r3, r1
 8015574:	3930      	subs	r1, #48	@ 0x30
 8015576:	9143      	str	r1, [sp, #268]	@ 0x10c
 8015578:	4655      	mov	r5, sl
 801557a:	e7d2      	b.n	8015522 <__ssvfiscanf_r+0x8e>
 801557c:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8015580:	2a20      	cmp	r2, #32
 8015582:	d8ef      	bhi.n	8015564 <__ssvfiscanf_r+0xd0>
 8015584:	a101      	add	r1, pc, #4	@ (adr r1, 801558c <__ssvfiscanf_r+0xf8>)
 8015586:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801558a:	bf00      	nop
 801558c:	0801565f 	.word	0x0801565f
 8015590:	08015565 	.word	0x08015565
 8015594:	08015565 	.word	0x08015565
 8015598:	080156b9 	.word	0x080156b9
 801559c:	08015565 	.word	0x08015565
 80155a0:	08015565 	.word	0x08015565
 80155a4:	08015565 	.word	0x08015565
 80155a8:	08015565 	.word	0x08015565
 80155ac:	08015565 	.word	0x08015565
 80155b0:	08015565 	.word	0x08015565
 80155b4:	08015565 	.word	0x08015565
 80155b8:	080156cf 	.word	0x080156cf
 80155bc:	080156b5 	.word	0x080156b5
 80155c0:	08015617 	.word	0x08015617
 80155c4:	08015617 	.word	0x08015617
 80155c8:	08015617 	.word	0x08015617
 80155cc:	08015565 	.word	0x08015565
 80155d0:	08015671 	.word	0x08015671
 80155d4:	08015565 	.word	0x08015565
 80155d8:	08015565 	.word	0x08015565
 80155dc:	08015565 	.word	0x08015565
 80155e0:	08015565 	.word	0x08015565
 80155e4:	080156df 	.word	0x080156df
 80155e8:	08015679 	.word	0x08015679
 80155ec:	08015657 	.word	0x08015657
 80155f0:	08015565 	.word	0x08015565
 80155f4:	08015565 	.word	0x08015565
 80155f8:	080156db 	.word	0x080156db
 80155fc:	08015565 	.word	0x08015565
 8015600:	080156b5 	.word	0x080156b5
 8015604:	08015565 	.word	0x08015565
 8015608:	08015565 	.word	0x08015565
 801560c:	0801565f 	.word	0x0801565f
 8015610:	3b45      	subs	r3, #69	@ 0x45
 8015612:	2b02      	cmp	r3, #2
 8015614:	d8a6      	bhi.n	8015564 <__ssvfiscanf_r+0xd0>
 8015616:	2305      	movs	r3, #5
 8015618:	e031      	b.n	801567e <__ssvfiscanf_r+0x1ea>
 801561a:	6863      	ldr	r3, [r4, #4]
 801561c:	2b00      	cmp	r3, #0
 801561e:	dd0d      	ble.n	801563c <__ssvfiscanf_r+0x1a8>
 8015620:	6823      	ldr	r3, [r4, #0]
 8015622:	781a      	ldrb	r2, [r3, #0]
 8015624:	454a      	cmp	r2, r9
 8015626:	f040 80a6 	bne.w	8015776 <__ssvfiscanf_r+0x2e2>
 801562a:	3301      	adds	r3, #1
 801562c:	6862      	ldr	r2, [r4, #4]
 801562e:	6023      	str	r3, [r4, #0]
 8015630:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8015632:	3a01      	subs	r2, #1
 8015634:	3301      	adds	r3, #1
 8015636:	6062      	str	r2, [r4, #4]
 8015638:	9345      	str	r3, [sp, #276]	@ 0x114
 801563a:	e753      	b.n	80154e4 <__ssvfiscanf_r+0x50>
 801563c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801563e:	4621      	mov	r1, r4
 8015640:	4630      	mov	r0, r6
 8015642:	4798      	blx	r3
 8015644:	2800      	cmp	r0, #0
 8015646:	d0eb      	beq.n	8015620 <__ssvfiscanf_r+0x18c>
 8015648:	9844      	ldr	r0, [sp, #272]	@ 0x110
 801564a:	2800      	cmp	r0, #0
 801564c:	f040 808b 	bne.w	8015766 <__ssvfiscanf_r+0x2d2>
 8015650:	f04f 30ff 	mov.w	r0, #4294967295
 8015654:	e08b      	b.n	801576e <__ssvfiscanf_r+0x2da>
 8015656:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8015658:	f042 0220 	orr.w	r2, r2, #32
 801565c:	9241      	str	r2, [sp, #260]	@ 0x104
 801565e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8015660:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8015664:	9241      	str	r2, [sp, #260]	@ 0x104
 8015666:	2210      	movs	r2, #16
 8015668:	2b6e      	cmp	r3, #110	@ 0x6e
 801566a:	9242      	str	r2, [sp, #264]	@ 0x108
 801566c:	d902      	bls.n	8015674 <__ssvfiscanf_r+0x1e0>
 801566e:	e005      	b.n	801567c <__ssvfiscanf_r+0x1e8>
 8015670:	2300      	movs	r3, #0
 8015672:	9342      	str	r3, [sp, #264]	@ 0x108
 8015674:	2303      	movs	r3, #3
 8015676:	e002      	b.n	801567e <__ssvfiscanf_r+0x1ea>
 8015678:	2308      	movs	r3, #8
 801567a:	9342      	str	r3, [sp, #264]	@ 0x108
 801567c:	2304      	movs	r3, #4
 801567e:	9347      	str	r3, [sp, #284]	@ 0x11c
 8015680:	6863      	ldr	r3, [r4, #4]
 8015682:	2b00      	cmp	r3, #0
 8015684:	dd39      	ble.n	80156fa <__ssvfiscanf_r+0x266>
 8015686:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8015688:	0659      	lsls	r1, r3, #25
 801568a:	d404      	bmi.n	8015696 <__ssvfiscanf_r+0x202>
 801568c:	6823      	ldr	r3, [r4, #0]
 801568e:	781a      	ldrb	r2, [r3, #0]
 8015690:	5cba      	ldrb	r2, [r7, r2]
 8015692:	0712      	lsls	r2, r2, #28
 8015694:	d438      	bmi.n	8015708 <__ssvfiscanf_r+0x274>
 8015696:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8015698:	2b02      	cmp	r3, #2
 801569a:	dc47      	bgt.n	801572c <__ssvfiscanf_r+0x298>
 801569c:	466b      	mov	r3, sp
 801569e:	4622      	mov	r2, r4
 80156a0:	a941      	add	r1, sp, #260	@ 0x104
 80156a2:	4630      	mov	r0, r6
 80156a4:	f000 fb3a 	bl	8015d1c <_scanf_chars>
 80156a8:	2801      	cmp	r0, #1
 80156aa:	d064      	beq.n	8015776 <__ssvfiscanf_r+0x2e2>
 80156ac:	2802      	cmp	r0, #2
 80156ae:	f47f af19 	bne.w	80154e4 <__ssvfiscanf_r+0x50>
 80156b2:	e7c9      	b.n	8015648 <__ssvfiscanf_r+0x1b4>
 80156b4:	220a      	movs	r2, #10
 80156b6:	e7d7      	b.n	8015668 <__ssvfiscanf_r+0x1d4>
 80156b8:	4629      	mov	r1, r5
 80156ba:	4640      	mov	r0, r8
 80156bc:	f000 fd8a 	bl	80161d4 <__sccl>
 80156c0:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80156c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80156c6:	9341      	str	r3, [sp, #260]	@ 0x104
 80156c8:	4605      	mov	r5, r0
 80156ca:	2301      	movs	r3, #1
 80156cc:	e7d7      	b.n	801567e <__ssvfiscanf_r+0x1ea>
 80156ce:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80156d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80156d4:	9341      	str	r3, [sp, #260]	@ 0x104
 80156d6:	2300      	movs	r3, #0
 80156d8:	e7d1      	b.n	801567e <__ssvfiscanf_r+0x1ea>
 80156da:	2302      	movs	r3, #2
 80156dc:	e7cf      	b.n	801567e <__ssvfiscanf_r+0x1ea>
 80156de:	9841      	ldr	r0, [sp, #260]	@ 0x104
 80156e0:	06c3      	lsls	r3, r0, #27
 80156e2:	f53f aeff 	bmi.w	80154e4 <__ssvfiscanf_r+0x50>
 80156e6:	9b00      	ldr	r3, [sp, #0]
 80156e8:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80156ea:	1d19      	adds	r1, r3, #4
 80156ec:	9100      	str	r1, [sp, #0]
 80156ee:	681b      	ldr	r3, [r3, #0]
 80156f0:	07c0      	lsls	r0, r0, #31
 80156f2:	bf4c      	ite	mi
 80156f4:	801a      	strhmi	r2, [r3, #0]
 80156f6:	601a      	strpl	r2, [r3, #0]
 80156f8:	e6f4      	b.n	80154e4 <__ssvfiscanf_r+0x50>
 80156fa:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80156fc:	4621      	mov	r1, r4
 80156fe:	4630      	mov	r0, r6
 8015700:	4798      	blx	r3
 8015702:	2800      	cmp	r0, #0
 8015704:	d0bf      	beq.n	8015686 <__ssvfiscanf_r+0x1f2>
 8015706:	e79f      	b.n	8015648 <__ssvfiscanf_r+0x1b4>
 8015708:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801570a:	3201      	adds	r2, #1
 801570c:	9245      	str	r2, [sp, #276]	@ 0x114
 801570e:	6862      	ldr	r2, [r4, #4]
 8015710:	3a01      	subs	r2, #1
 8015712:	2a00      	cmp	r2, #0
 8015714:	6062      	str	r2, [r4, #4]
 8015716:	dd02      	ble.n	801571e <__ssvfiscanf_r+0x28a>
 8015718:	3301      	adds	r3, #1
 801571a:	6023      	str	r3, [r4, #0]
 801571c:	e7b6      	b.n	801568c <__ssvfiscanf_r+0x1f8>
 801571e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8015720:	4621      	mov	r1, r4
 8015722:	4630      	mov	r0, r6
 8015724:	4798      	blx	r3
 8015726:	2800      	cmp	r0, #0
 8015728:	d0b0      	beq.n	801568c <__ssvfiscanf_r+0x1f8>
 801572a:	e78d      	b.n	8015648 <__ssvfiscanf_r+0x1b4>
 801572c:	2b04      	cmp	r3, #4
 801572e:	dc0f      	bgt.n	8015750 <__ssvfiscanf_r+0x2bc>
 8015730:	466b      	mov	r3, sp
 8015732:	4622      	mov	r2, r4
 8015734:	a941      	add	r1, sp, #260	@ 0x104
 8015736:	4630      	mov	r0, r6
 8015738:	f000 fb4a 	bl	8015dd0 <_scanf_i>
 801573c:	e7b4      	b.n	80156a8 <__ssvfiscanf_r+0x214>
 801573e:	bf00      	nop
 8015740:	080153e1 	.word	0x080153e1
 8015744:	0801545b 	.word	0x0801545b
 8015748:	08017239 	.word	0x08017239
 801574c:	0801715d 	.word	0x0801715d
 8015750:	4b0a      	ldr	r3, [pc, #40]	@ (801577c <__ssvfiscanf_r+0x2e8>)
 8015752:	2b00      	cmp	r3, #0
 8015754:	f43f aec6 	beq.w	80154e4 <__ssvfiscanf_r+0x50>
 8015758:	466b      	mov	r3, sp
 801575a:	4622      	mov	r2, r4
 801575c:	a941      	add	r1, sp, #260	@ 0x104
 801575e:	4630      	mov	r0, r6
 8015760:	f3af 8000 	nop.w
 8015764:	e7a0      	b.n	80156a8 <__ssvfiscanf_r+0x214>
 8015766:	89a3      	ldrh	r3, [r4, #12]
 8015768:	065b      	lsls	r3, r3, #25
 801576a:	f53f af71 	bmi.w	8015650 <__ssvfiscanf_r+0x1bc>
 801576e:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8015772:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015776:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8015778:	e7f9      	b.n	801576e <__ssvfiscanf_r+0x2da>
 801577a:	bf00      	nop
 801577c:	00000000 	.word	0x00000000

08015780 <__sfputc_r>:
 8015780:	6893      	ldr	r3, [r2, #8]
 8015782:	3b01      	subs	r3, #1
 8015784:	2b00      	cmp	r3, #0
 8015786:	b410      	push	{r4}
 8015788:	6093      	str	r3, [r2, #8]
 801578a:	da08      	bge.n	801579e <__sfputc_r+0x1e>
 801578c:	6994      	ldr	r4, [r2, #24]
 801578e:	42a3      	cmp	r3, r4
 8015790:	db01      	blt.n	8015796 <__sfputc_r+0x16>
 8015792:	290a      	cmp	r1, #10
 8015794:	d103      	bne.n	801579e <__sfputc_r+0x1e>
 8015796:	f85d 4b04 	ldr.w	r4, [sp], #4
 801579a:	f7fe bb19 	b.w	8013dd0 <__swbuf_r>
 801579e:	6813      	ldr	r3, [r2, #0]
 80157a0:	1c58      	adds	r0, r3, #1
 80157a2:	6010      	str	r0, [r2, #0]
 80157a4:	7019      	strb	r1, [r3, #0]
 80157a6:	4608      	mov	r0, r1
 80157a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80157ac:	4770      	bx	lr

080157ae <__sfputs_r>:
 80157ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80157b0:	4606      	mov	r6, r0
 80157b2:	460f      	mov	r7, r1
 80157b4:	4614      	mov	r4, r2
 80157b6:	18d5      	adds	r5, r2, r3
 80157b8:	42ac      	cmp	r4, r5
 80157ba:	d101      	bne.n	80157c0 <__sfputs_r+0x12>
 80157bc:	2000      	movs	r0, #0
 80157be:	e007      	b.n	80157d0 <__sfputs_r+0x22>
 80157c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80157c4:	463a      	mov	r2, r7
 80157c6:	4630      	mov	r0, r6
 80157c8:	f7ff ffda 	bl	8015780 <__sfputc_r>
 80157cc:	1c43      	adds	r3, r0, #1
 80157ce:	d1f3      	bne.n	80157b8 <__sfputs_r+0xa>
 80157d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080157d4 <_vfiprintf_r>:
 80157d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80157d8:	460d      	mov	r5, r1
 80157da:	b09d      	sub	sp, #116	@ 0x74
 80157dc:	4614      	mov	r4, r2
 80157de:	4698      	mov	r8, r3
 80157e0:	4606      	mov	r6, r0
 80157e2:	b118      	cbz	r0, 80157ec <_vfiprintf_r+0x18>
 80157e4:	6a03      	ldr	r3, [r0, #32]
 80157e6:	b90b      	cbnz	r3, 80157ec <_vfiprintf_r+0x18>
 80157e8:	f7fe f962 	bl	8013ab0 <__sinit>
 80157ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80157ee:	07d9      	lsls	r1, r3, #31
 80157f0:	d405      	bmi.n	80157fe <_vfiprintf_r+0x2a>
 80157f2:	89ab      	ldrh	r3, [r5, #12]
 80157f4:	059a      	lsls	r2, r3, #22
 80157f6:	d402      	bmi.n	80157fe <_vfiprintf_r+0x2a>
 80157f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80157fa:	f7fe fc2c 	bl	8014056 <__retarget_lock_acquire_recursive>
 80157fe:	89ab      	ldrh	r3, [r5, #12]
 8015800:	071b      	lsls	r3, r3, #28
 8015802:	d501      	bpl.n	8015808 <_vfiprintf_r+0x34>
 8015804:	692b      	ldr	r3, [r5, #16]
 8015806:	b99b      	cbnz	r3, 8015830 <_vfiprintf_r+0x5c>
 8015808:	4629      	mov	r1, r5
 801580a:	4630      	mov	r0, r6
 801580c:	f7fe fb1e 	bl	8013e4c <__swsetup_r>
 8015810:	b170      	cbz	r0, 8015830 <_vfiprintf_r+0x5c>
 8015812:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015814:	07dc      	lsls	r4, r3, #31
 8015816:	d504      	bpl.n	8015822 <_vfiprintf_r+0x4e>
 8015818:	f04f 30ff 	mov.w	r0, #4294967295
 801581c:	b01d      	add	sp, #116	@ 0x74
 801581e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015822:	89ab      	ldrh	r3, [r5, #12]
 8015824:	0598      	lsls	r0, r3, #22
 8015826:	d4f7      	bmi.n	8015818 <_vfiprintf_r+0x44>
 8015828:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801582a:	f7fe fc15 	bl	8014058 <__retarget_lock_release_recursive>
 801582e:	e7f3      	b.n	8015818 <_vfiprintf_r+0x44>
 8015830:	2300      	movs	r3, #0
 8015832:	9309      	str	r3, [sp, #36]	@ 0x24
 8015834:	2320      	movs	r3, #32
 8015836:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801583a:	f8cd 800c 	str.w	r8, [sp, #12]
 801583e:	2330      	movs	r3, #48	@ 0x30
 8015840:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80159f0 <_vfiprintf_r+0x21c>
 8015844:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8015848:	f04f 0901 	mov.w	r9, #1
 801584c:	4623      	mov	r3, r4
 801584e:	469a      	mov	sl, r3
 8015850:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015854:	b10a      	cbz	r2, 801585a <_vfiprintf_r+0x86>
 8015856:	2a25      	cmp	r2, #37	@ 0x25
 8015858:	d1f9      	bne.n	801584e <_vfiprintf_r+0x7a>
 801585a:	ebba 0b04 	subs.w	fp, sl, r4
 801585e:	d00b      	beq.n	8015878 <_vfiprintf_r+0xa4>
 8015860:	465b      	mov	r3, fp
 8015862:	4622      	mov	r2, r4
 8015864:	4629      	mov	r1, r5
 8015866:	4630      	mov	r0, r6
 8015868:	f7ff ffa1 	bl	80157ae <__sfputs_r>
 801586c:	3001      	adds	r0, #1
 801586e:	f000 80a7 	beq.w	80159c0 <_vfiprintf_r+0x1ec>
 8015872:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015874:	445a      	add	r2, fp
 8015876:	9209      	str	r2, [sp, #36]	@ 0x24
 8015878:	f89a 3000 	ldrb.w	r3, [sl]
 801587c:	2b00      	cmp	r3, #0
 801587e:	f000 809f 	beq.w	80159c0 <_vfiprintf_r+0x1ec>
 8015882:	2300      	movs	r3, #0
 8015884:	f04f 32ff 	mov.w	r2, #4294967295
 8015888:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801588c:	f10a 0a01 	add.w	sl, sl, #1
 8015890:	9304      	str	r3, [sp, #16]
 8015892:	9307      	str	r3, [sp, #28]
 8015894:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015898:	931a      	str	r3, [sp, #104]	@ 0x68
 801589a:	4654      	mov	r4, sl
 801589c:	2205      	movs	r2, #5
 801589e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80158a2:	4853      	ldr	r0, [pc, #332]	@ (80159f0 <_vfiprintf_r+0x21c>)
 80158a4:	f7f2 fccc 	bl	8008240 <memchr>
 80158a8:	9a04      	ldr	r2, [sp, #16]
 80158aa:	b9d8      	cbnz	r0, 80158e4 <_vfiprintf_r+0x110>
 80158ac:	06d1      	lsls	r1, r2, #27
 80158ae:	bf44      	itt	mi
 80158b0:	2320      	movmi	r3, #32
 80158b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80158b6:	0713      	lsls	r3, r2, #28
 80158b8:	bf44      	itt	mi
 80158ba:	232b      	movmi	r3, #43	@ 0x2b
 80158bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80158c0:	f89a 3000 	ldrb.w	r3, [sl]
 80158c4:	2b2a      	cmp	r3, #42	@ 0x2a
 80158c6:	d015      	beq.n	80158f4 <_vfiprintf_r+0x120>
 80158c8:	9a07      	ldr	r2, [sp, #28]
 80158ca:	4654      	mov	r4, sl
 80158cc:	2000      	movs	r0, #0
 80158ce:	f04f 0c0a 	mov.w	ip, #10
 80158d2:	4621      	mov	r1, r4
 80158d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80158d8:	3b30      	subs	r3, #48	@ 0x30
 80158da:	2b09      	cmp	r3, #9
 80158dc:	d94b      	bls.n	8015976 <_vfiprintf_r+0x1a2>
 80158de:	b1b0      	cbz	r0, 801590e <_vfiprintf_r+0x13a>
 80158e0:	9207      	str	r2, [sp, #28]
 80158e2:	e014      	b.n	801590e <_vfiprintf_r+0x13a>
 80158e4:	eba0 0308 	sub.w	r3, r0, r8
 80158e8:	fa09 f303 	lsl.w	r3, r9, r3
 80158ec:	4313      	orrs	r3, r2
 80158ee:	9304      	str	r3, [sp, #16]
 80158f0:	46a2      	mov	sl, r4
 80158f2:	e7d2      	b.n	801589a <_vfiprintf_r+0xc6>
 80158f4:	9b03      	ldr	r3, [sp, #12]
 80158f6:	1d19      	adds	r1, r3, #4
 80158f8:	681b      	ldr	r3, [r3, #0]
 80158fa:	9103      	str	r1, [sp, #12]
 80158fc:	2b00      	cmp	r3, #0
 80158fe:	bfbb      	ittet	lt
 8015900:	425b      	neglt	r3, r3
 8015902:	f042 0202 	orrlt.w	r2, r2, #2
 8015906:	9307      	strge	r3, [sp, #28]
 8015908:	9307      	strlt	r3, [sp, #28]
 801590a:	bfb8      	it	lt
 801590c:	9204      	strlt	r2, [sp, #16]
 801590e:	7823      	ldrb	r3, [r4, #0]
 8015910:	2b2e      	cmp	r3, #46	@ 0x2e
 8015912:	d10a      	bne.n	801592a <_vfiprintf_r+0x156>
 8015914:	7863      	ldrb	r3, [r4, #1]
 8015916:	2b2a      	cmp	r3, #42	@ 0x2a
 8015918:	d132      	bne.n	8015980 <_vfiprintf_r+0x1ac>
 801591a:	9b03      	ldr	r3, [sp, #12]
 801591c:	1d1a      	adds	r2, r3, #4
 801591e:	681b      	ldr	r3, [r3, #0]
 8015920:	9203      	str	r2, [sp, #12]
 8015922:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015926:	3402      	adds	r4, #2
 8015928:	9305      	str	r3, [sp, #20]
 801592a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8015a00 <_vfiprintf_r+0x22c>
 801592e:	7821      	ldrb	r1, [r4, #0]
 8015930:	2203      	movs	r2, #3
 8015932:	4650      	mov	r0, sl
 8015934:	f7f2 fc84 	bl	8008240 <memchr>
 8015938:	b138      	cbz	r0, 801594a <_vfiprintf_r+0x176>
 801593a:	9b04      	ldr	r3, [sp, #16]
 801593c:	eba0 000a 	sub.w	r0, r0, sl
 8015940:	2240      	movs	r2, #64	@ 0x40
 8015942:	4082      	lsls	r2, r0
 8015944:	4313      	orrs	r3, r2
 8015946:	3401      	adds	r4, #1
 8015948:	9304      	str	r3, [sp, #16]
 801594a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801594e:	4829      	ldr	r0, [pc, #164]	@ (80159f4 <_vfiprintf_r+0x220>)
 8015950:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015954:	2206      	movs	r2, #6
 8015956:	f7f2 fc73 	bl	8008240 <memchr>
 801595a:	2800      	cmp	r0, #0
 801595c:	d03f      	beq.n	80159de <_vfiprintf_r+0x20a>
 801595e:	4b26      	ldr	r3, [pc, #152]	@ (80159f8 <_vfiprintf_r+0x224>)
 8015960:	bb1b      	cbnz	r3, 80159aa <_vfiprintf_r+0x1d6>
 8015962:	9b03      	ldr	r3, [sp, #12]
 8015964:	3307      	adds	r3, #7
 8015966:	f023 0307 	bic.w	r3, r3, #7
 801596a:	3308      	adds	r3, #8
 801596c:	9303      	str	r3, [sp, #12]
 801596e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015970:	443b      	add	r3, r7
 8015972:	9309      	str	r3, [sp, #36]	@ 0x24
 8015974:	e76a      	b.n	801584c <_vfiprintf_r+0x78>
 8015976:	fb0c 3202 	mla	r2, ip, r2, r3
 801597a:	460c      	mov	r4, r1
 801597c:	2001      	movs	r0, #1
 801597e:	e7a8      	b.n	80158d2 <_vfiprintf_r+0xfe>
 8015980:	2300      	movs	r3, #0
 8015982:	3401      	adds	r4, #1
 8015984:	9305      	str	r3, [sp, #20]
 8015986:	4619      	mov	r1, r3
 8015988:	f04f 0c0a 	mov.w	ip, #10
 801598c:	4620      	mov	r0, r4
 801598e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015992:	3a30      	subs	r2, #48	@ 0x30
 8015994:	2a09      	cmp	r2, #9
 8015996:	d903      	bls.n	80159a0 <_vfiprintf_r+0x1cc>
 8015998:	2b00      	cmp	r3, #0
 801599a:	d0c6      	beq.n	801592a <_vfiprintf_r+0x156>
 801599c:	9105      	str	r1, [sp, #20]
 801599e:	e7c4      	b.n	801592a <_vfiprintf_r+0x156>
 80159a0:	fb0c 2101 	mla	r1, ip, r1, r2
 80159a4:	4604      	mov	r4, r0
 80159a6:	2301      	movs	r3, #1
 80159a8:	e7f0      	b.n	801598c <_vfiprintf_r+0x1b8>
 80159aa:	ab03      	add	r3, sp, #12
 80159ac:	9300      	str	r3, [sp, #0]
 80159ae:	462a      	mov	r2, r5
 80159b0:	4b12      	ldr	r3, [pc, #72]	@ (80159fc <_vfiprintf_r+0x228>)
 80159b2:	a904      	add	r1, sp, #16
 80159b4:	4630      	mov	r0, r6
 80159b6:	f3af 8000 	nop.w
 80159ba:	4607      	mov	r7, r0
 80159bc:	1c78      	adds	r0, r7, #1
 80159be:	d1d6      	bne.n	801596e <_vfiprintf_r+0x19a>
 80159c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80159c2:	07d9      	lsls	r1, r3, #31
 80159c4:	d405      	bmi.n	80159d2 <_vfiprintf_r+0x1fe>
 80159c6:	89ab      	ldrh	r3, [r5, #12]
 80159c8:	059a      	lsls	r2, r3, #22
 80159ca:	d402      	bmi.n	80159d2 <_vfiprintf_r+0x1fe>
 80159cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80159ce:	f7fe fb43 	bl	8014058 <__retarget_lock_release_recursive>
 80159d2:	89ab      	ldrh	r3, [r5, #12]
 80159d4:	065b      	lsls	r3, r3, #25
 80159d6:	f53f af1f 	bmi.w	8015818 <_vfiprintf_r+0x44>
 80159da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80159dc:	e71e      	b.n	801581c <_vfiprintf_r+0x48>
 80159de:	ab03      	add	r3, sp, #12
 80159e0:	9300      	str	r3, [sp, #0]
 80159e2:	462a      	mov	r2, r5
 80159e4:	4b05      	ldr	r3, [pc, #20]	@ (80159fc <_vfiprintf_r+0x228>)
 80159e6:	a904      	add	r1, sp, #16
 80159e8:	4630      	mov	r0, r6
 80159ea:	f000 f879 	bl	8015ae0 <_printf_i>
 80159ee:	e7e4      	b.n	80159ba <_vfiprintf_r+0x1e6>
 80159f0:	08017157 	.word	0x08017157
 80159f4:	08017161 	.word	0x08017161
 80159f8:	00000000 	.word	0x00000000
 80159fc:	080157af 	.word	0x080157af
 8015a00:	0801715d 	.word	0x0801715d

08015a04 <_printf_common>:
 8015a04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015a08:	4616      	mov	r6, r2
 8015a0a:	4698      	mov	r8, r3
 8015a0c:	688a      	ldr	r2, [r1, #8]
 8015a0e:	690b      	ldr	r3, [r1, #16]
 8015a10:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8015a14:	4293      	cmp	r3, r2
 8015a16:	bfb8      	it	lt
 8015a18:	4613      	movlt	r3, r2
 8015a1a:	6033      	str	r3, [r6, #0]
 8015a1c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8015a20:	4607      	mov	r7, r0
 8015a22:	460c      	mov	r4, r1
 8015a24:	b10a      	cbz	r2, 8015a2a <_printf_common+0x26>
 8015a26:	3301      	adds	r3, #1
 8015a28:	6033      	str	r3, [r6, #0]
 8015a2a:	6823      	ldr	r3, [r4, #0]
 8015a2c:	0699      	lsls	r1, r3, #26
 8015a2e:	bf42      	ittt	mi
 8015a30:	6833      	ldrmi	r3, [r6, #0]
 8015a32:	3302      	addmi	r3, #2
 8015a34:	6033      	strmi	r3, [r6, #0]
 8015a36:	6825      	ldr	r5, [r4, #0]
 8015a38:	f015 0506 	ands.w	r5, r5, #6
 8015a3c:	d106      	bne.n	8015a4c <_printf_common+0x48>
 8015a3e:	f104 0a19 	add.w	sl, r4, #25
 8015a42:	68e3      	ldr	r3, [r4, #12]
 8015a44:	6832      	ldr	r2, [r6, #0]
 8015a46:	1a9b      	subs	r3, r3, r2
 8015a48:	42ab      	cmp	r3, r5
 8015a4a:	dc26      	bgt.n	8015a9a <_printf_common+0x96>
 8015a4c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8015a50:	6822      	ldr	r2, [r4, #0]
 8015a52:	3b00      	subs	r3, #0
 8015a54:	bf18      	it	ne
 8015a56:	2301      	movne	r3, #1
 8015a58:	0692      	lsls	r2, r2, #26
 8015a5a:	d42b      	bmi.n	8015ab4 <_printf_common+0xb0>
 8015a5c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8015a60:	4641      	mov	r1, r8
 8015a62:	4638      	mov	r0, r7
 8015a64:	47c8      	blx	r9
 8015a66:	3001      	adds	r0, #1
 8015a68:	d01e      	beq.n	8015aa8 <_printf_common+0xa4>
 8015a6a:	6823      	ldr	r3, [r4, #0]
 8015a6c:	6922      	ldr	r2, [r4, #16]
 8015a6e:	f003 0306 	and.w	r3, r3, #6
 8015a72:	2b04      	cmp	r3, #4
 8015a74:	bf02      	ittt	eq
 8015a76:	68e5      	ldreq	r5, [r4, #12]
 8015a78:	6833      	ldreq	r3, [r6, #0]
 8015a7a:	1aed      	subeq	r5, r5, r3
 8015a7c:	68a3      	ldr	r3, [r4, #8]
 8015a7e:	bf0c      	ite	eq
 8015a80:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8015a84:	2500      	movne	r5, #0
 8015a86:	4293      	cmp	r3, r2
 8015a88:	bfc4      	itt	gt
 8015a8a:	1a9b      	subgt	r3, r3, r2
 8015a8c:	18ed      	addgt	r5, r5, r3
 8015a8e:	2600      	movs	r6, #0
 8015a90:	341a      	adds	r4, #26
 8015a92:	42b5      	cmp	r5, r6
 8015a94:	d11a      	bne.n	8015acc <_printf_common+0xc8>
 8015a96:	2000      	movs	r0, #0
 8015a98:	e008      	b.n	8015aac <_printf_common+0xa8>
 8015a9a:	2301      	movs	r3, #1
 8015a9c:	4652      	mov	r2, sl
 8015a9e:	4641      	mov	r1, r8
 8015aa0:	4638      	mov	r0, r7
 8015aa2:	47c8      	blx	r9
 8015aa4:	3001      	adds	r0, #1
 8015aa6:	d103      	bne.n	8015ab0 <_printf_common+0xac>
 8015aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8015aac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015ab0:	3501      	adds	r5, #1
 8015ab2:	e7c6      	b.n	8015a42 <_printf_common+0x3e>
 8015ab4:	18e1      	adds	r1, r4, r3
 8015ab6:	1c5a      	adds	r2, r3, #1
 8015ab8:	2030      	movs	r0, #48	@ 0x30
 8015aba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8015abe:	4422      	add	r2, r4
 8015ac0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8015ac4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8015ac8:	3302      	adds	r3, #2
 8015aca:	e7c7      	b.n	8015a5c <_printf_common+0x58>
 8015acc:	2301      	movs	r3, #1
 8015ace:	4622      	mov	r2, r4
 8015ad0:	4641      	mov	r1, r8
 8015ad2:	4638      	mov	r0, r7
 8015ad4:	47c8      	blx	r9
 8015ad6:	3001      	adds	r0, #1
 8015ad8:	d0e6      	beq.n	8015aa8 <_printf_common+0xa4>
 8015ada:	3601      	adds	r6, #1
 8015adc:	e7d9      	b.n	8015a92 <_printf_common+0x8e>
	...

08015ae0 <_printf_i>:
 8015ae0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8015ae4:	7e0f      	ldrb	r7, [r1, #24]
 8015ae6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8015ae8:	2f78      	cmp	r7, #120	@ 0x78
 8015aea:	4691      	mov	r9, r2
 8015aec:	4680      	mov	r8, r0
 8015aee:	460c      	mov	r4, r1
 8015af0:	469a      	mov	sl, r3
 8015af2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8015af6:	d807      	bhi.n	8015b08 <_printf_i+0x28>
 8015af8:	2f62      	cmp	r7, #98	@ 0x62
 8015afa:	d80a      	bhi.n	8015b12 <_printf_i+0x32>
 8015afc:	2f00      	cmp	r7, #0
 8015afe:	f000 80d1 	beq.w	8015ca4 <_printf_i+0x1c4>
 8015b02:	2f58      	cmp	r7, #88	@ 0x58
 8015b04:	f000 80b8 	beq.w	8015c78 <_printf_i+0x198>
 8015b08:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8015b0c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8015b10:	e03a      	b.n	8015b88 <_printf_i+0xa8>
 8015b12:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8015b16:	2b15      	cmp	r3, #21
 8015b18:	d8f6      	bhi.n	8015b08 <_printf_i+0x28>
 8015b1a:	a101      	add	r1, pc, #4	@ (adr r1, 8015b20 <_printf_i+0x40>)
 8015b1c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8015b20:	08015b79 	.word	0x08015b79
 8015b24:	08015b8d 	.word	0x08015b8d
 8015b28:	08015b09 	.word	0x08015b09
 8015b2c:	08015b09 	.word	0x08015b09
 8015b30:	08015b09 	.word	0x08015b09
 8015b34:	08015b09 	.word	0x08015b09
 8015b38:	08015b8d 	.word	0x08015b8d
 8015b3c:	08015b09 	.word	0x08015b09
 8015b40:	08015b09 	.word	0x08015b09
 8015b44:	08015b09 	.word	0x08015b09
 8015b48:	08015b09 	.word	0x08015b09
 8015b4c:	08015c8b 	.word	0x08015c8b
 8015b50:	08015bb7 	.word	0x08015bb7
 8015b54:	08015c45 	.word	0x08015c45
 8015b58:	08015b09 	.word	0x08015b09
 8015b5c:	08015b09 	.word	0x08015b09
 8015b60:	08015cad 	.word	0x08015cad
 8015b64:	08015b09 	.word	0x08015b09
 8015b68:	08015bb7 	.word	0x08015bb7
 8015b6c:	08015b09 	.word	0x08015b09
 8015b70:	08015b09 	.word	0x08015b09
 8015b74:	08015c4d 	.word	0x08015c4d
 8015b78:	6833      	ldr	r3, [r6, #0]
 8015b7a:	1d1a      	adds	r2, r3, #4
 8015b7c:	681b      	ldr	r3, [r3, #0]
 8015b7e:	6032      	str	r2, [r6, #0]
 8015b80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8015b84:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8015b88:	2301      	movs	r3, #1
 8015b8a:	e09c      	b.n	8015cc6 <_printf_i+0x1e6>
 8015b8c:	6833      	ldr	r3, [r6, #0]
 8015b8e:	6820      	ldr	r0, [r4, #0]
 8015b90:	1d19      	adds	r1, r3, #4
 8015b92:	6031      	str	r1, [r6, #0]
 8015b94:	0606      	lsls	r6, r0, #24
 8015b96:	d501      	bpl.n	8015b9c <_printf_i+0xbc>
 8015b98:	681d      	ldr	r5, [r3, #0]
 8015b9a:	e003      	b.n	8015ba4 <_printf_i+0xc4>
 8015b9c:	0645      	lsls	r5, r0, #25
 8015b9e:	d5fb      	bpl.n	8015b98 <_printf_i+0xb8>
 8015ba0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8015ba4:	2d00      	cmp	r5, #0
 8015ba6:	da03      	bge.n	8015bb0 <_printf_i+0xd0>
 8015ba8:	232d      	movs	r3, #45	@ 0x2d
 8015baa:	426d      	negs	r5, r5
 8015bac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8015bb0:	4858      	ldr	r0, [pc, #352]	@ (8015d14 <_printf_i+0x234>)
 8015bb2:	230a      	movs	r3, #10
 8015bb4:	e011      	b.n	8015bda <_printf_i+0xfa>
 8015bb6:	6821      	ldr	r1, [r4, #0]
 8015bb8:	6833      	ldr	r3, [r6, #0]
 8015bba:	0608      	lsls	r0, r1, #24
 8015bbc:	f853 5b04 	ldr.w	r5, [r3], #4
 8015bc0:	d402      	bmi.n	8015bc8 <_printf_i+0xe8>
 8015bc2:	0649      	lsls	r1, r1, #25
 8015bc4:	bf48      	it	mi
 8015bc6:	b2ad      	uxthmi	r5, r5
 8015bc8:	2f6f      	cmp	r7, #111	@ 0x6f
 8015bca:	4852      	ldr	r0, [pc, #328]	@ (8015d14 <_printf_i+0x234>)
 8015bcc:	6033      	str	r3, [r6, #0]
 8015bce:	bf14      	ite	ne
 8015bd0:	230a      	movne	r3, #10
 8015bd2:	2308      	moveq	r3, #8
 8015bd4:	2100      	movs	r1, #0
 8015bd6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8015bda:	6866      	ldr	r6, [r4, #4]
 8015bdc:	60a6      	str	r6, [r4, #8]
 8015bde:	2e00      	cmp	r6, #0
 8015be0:	db05      	blt.n	8015bee <_printf_i+0x10e>
 8015be2:	6821      	ldr	r1, [r4, #0]
 8015be4:	432e      	orrs	r6, r5
 8015be6:	f021 0104 	bic.w	r1, r1, #4
 8015bea:	6021      	str	r1, [r4, #0]
 8015bec:	d04b      	beq.n	8015c86 <_printf_i+0x1a6>
 8015bee:	4616      	mov	r6, r2
 8015bf0:	fbb5 f1f3 	udiv	r1, r5, r3
 8015bf4:	fb03 5711 	mls	r7, r3, r1, r5
 8015bf8:	5dc7      	ldrb	r7, [r0, r7]
 8015bfa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8015bfe:	462f      	mov	r7, r5
 8015c00:	42bb      	cmp	r3, r7
 8015c02:	460d      	mov	r5, r1
 8015c04:	d9f4      	bls.n	8015bf0 <_printf_i+0x110>
 8015c06:	2b08      	cmp	r3, #8
 8015c08:	d10b      	bne.n	8015c22 <_printf_i+0x142>
 8015c0a:	6823      	ldr	r3, [r4, #0]
 8015c0c:	07df      	lsls	r7, r3, #31
 8015c0e:	d508      	bpl.n	8015c22 <_printf_i+0x142>
 8015c10:	6923      	ldr	r3, [r4, #16]
 8015c12:	6861      	ldr	r1, [r4, #4]
 8015c14:	4299      	cmp	r1, r3
 8015c16:	bfde      	ittt	le
 8015c18:	2330      	movle	r3, #48	@ 0x30
 8015c1a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8015c1e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8015c22:	1b92      	subs	r2, r2, r6
 8015c24:	6122      	str	r2, [r4, #16]
 8015c26:	f8cd a000 	str.w	sl, [sp]
 8015c2a:	464b      	mov	r3, r9
 8015c2c:	aa03      	add	r2, sp, #12
 8015c2e:	4621      	mov	r1, r4
 8015c30:	4640      	mov	r0, r8
 8015c32:	f7ff fee7 	bl	8015a04 <_printf_common>
 8015c36:	3001      	adds	r0, #1
 8015c38:	d14a      	bne.n	8015cd0 <_printf_i+0x1f0>
 8015c3a:	f04f 30ff 	mov.w	r0, #4294967295
 8015c3e:	b004      	add	sp, #16
 8015c40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015c44:	6823      	ldr	r3, [r4, #0]
 8015c46:	f043 0320 	orr.w	r3, r3, #32
 8015c4a:	6023      	str	r3, [r4, #0]
 8015c4c:	4832      	ldr	r0, [pc, #200]	@ (8015d18 <_printf_i+0x238>)
 8015c4e:	2778      	movs	r7, #120	@ 0x78
 8015c50:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8015c54:	6823      	ldr	r3, [r4, #0]
 8015c56:	6831      	ldr	r1, [r6, #0]
 8015c58:	061f      	lsls	r7, r3, #24
 8015c5a:	f851 5b04 	ldr.w	r5, [r1], #4
 8015c5e:	d402      	bmi.n	8015c66 <_printf_i+0x186>
 8015c60:	065f      	lsls	r7, r3, #25
 8015c62:	bf48      	it	mi
 8015c64:	b2ad      	uxthmi	r5, r5
 8015c66:	6031      	str	r1, [r6, #0]
 8015c68:	07d9      	lsls	r1, r3, #31
 8015c6a:	bf44      	itt	mi
 8015c6c:	f043 0320 	orrmi.w	r3, r3, #32
 8015c70:	6023      	strmi	r3, [r4, #0]
 8015c72:	b11d      	cbz	r5, 8015c7c <_printf_i+0x19c>
 8015c74:	2310      	movs	r3, #16
 8015c76:	e7ad      	b.n	8015bd4 <_printf_i+0xf4>
 8015c78:	4826      	ldr	r0, [pc, #152]	@ (8015d14 <_printf_i+0x234>)
 8015c7a:	e7e9      	b.n	8015c50 <_printf_i+0x170>
 8015c7c:	6823      	ldr	r3, [r4, #0]
 8015c7e:	f023 0320 	bic.w	r3, r3, #32
 8015c82:	6023      	str	r3, [r4, #0]
 8015c84:	e7f6      	b.n	8015c74 <_printf_i+0x194>
 8015c86:	4616      	mov	r6, r2
 8015c88:	e7bd      	b.n	8015c06 <_printf_i+0x126>
 8015c8a:	6833      	ldr	r3, [r6, #0]
 8015c8c:	6825      	ldr	r5, [r4, #0]
 8015c8e:	6961      	ldr	r1, [r4, #20]
 8015c90:	1d18      	adds	r0, r3, #4
 8015c92:	6030      	str	r0, [r6, #0]
 8015c94:	062e      	lsls	r6, r5, #24
 8015c96:	681b      	ldr	r3, [r3, #0]
 8015c98:	d501      	bpl.n	8015c9e <_printf_i+0x1be>
 8015c9a:	6019      	str	r1, [r3, #0]
 8015c9c:	e002      	b.n	8015ca4 <_printf_i+0x1c4>
 8015c9e:	0668      	lsls	r0, r5, #25
 8015ca0:	d5fb      	bpl.n	8015c9a <_printf_i+0x1ba>
 8015ca2:	8019      	strh	r1, [r3, #0]
 8015ca4:	2300      	movs	r3, #0
 8015ca6:	6123      	str	r3, [r4, #16]
 8015ca8:	4616      	mov	r6, r2
 8015caa:	e7bc      	b.n	8015c26 <_printf_i+0x146>
 8015cac:	6833      	ldr	r3, [r6, #0]
 8015cae:	1d1a      	adds	r2, r3, #4
 8015cb0:	6032      	str	r2, [r6, #0]
 8015cb2:	681e      	ldr	r6, [r3, #0]
 8015cb4:	6862      	ldr	r2, [r4, #4]
 8015cb6:	2100      	movs	r1, #0
 8015cb8:	4630      	mov	r0, r6
 8015cba:	f7f2 fac1 	bl	8008240 <memchr>
 8015cbe:	b108      	cbz	r0, 8015cc4 <_printf_i+0x1e4>
 8015cc0:	1b80      	subs	r0, r0, r6
 8015cc2:	6060      	str	r0, [r4, #4]
 8015cc4:	6863      	ldr	r3, [r4, #4]
 8015cc6:	6123      	str	r3, [r4, #16]
 8015cc8:	2300      	movs	r3, #0
 8015cca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8015cce:	e7aa      	b.n	8015c26 <_printf_i+0x146>
 8015cd0:	6923      	ldr	r3, [r4, #16]
 8015cd2:	4632      	mov	r2, r6
 8015cd4:	4649      	mov	r1, r9
 8015cd6:	4640      	mov	r0, r8
 8015cd8:	47d0      	blx	sl
 8015cda:	3001      	adds	r0, #1
 8015cdc:	d0ad      	beq.n	8015c3a <_printf_i+0x15a>
 8015cde:	6823      	ldr	r3, [r4, #0]
 8015ce0:	079b      	lsls	r3, r3, #30
 8015ce2:	d413      	bmi.n	8015d0c <_printf_i+0x22c>
 8015ce4:	68e0      	ldr	r0, [r4, #12]
 8015ce6:	9b03      	ldr	r3, [sp, #12]
 8015ce8:	4298      	cmp	r0, r3
 8015cea:	bfb8      	it	lt
 8015cec:	4618      	movlt	r0, r3
 8015cee:	e7a6      	b.n	8015c3e <_printf_i+0x15e>
 8015cf0:	2301      	movs	r3, #1
 8015cf2:	4632      	mov	r2, r6
 8015cf4:	4649      	mov	r1, r9
 8015cf6:	4640      	mov	r0, r8
 8015cf8:	47d0      	blx	sl
 8015cfa:	3001      	adds	r0, #1
 8015cfc:	d09d      	beq.n	8015c3a <_printf_i+0x15a>
 8015cfe:	3501      	adds	r5, #1
 8015d00:	68e3      	ldr	r3, [r4, #12]
 8015d02:	9903      	ldr	r1, [sp, #12]
 8015d04:	1a5b      	subs	r3, r3, r1
 8015d06:	42ab      	cmp	r3, r5
 8015d08:	dcf2      	bgt.n	8015cf0 <_printf_i+0x210>
 8015d0a:	e7eb      	b.n	8015ce4 <_printf_i+0x204>
 8015d0c:	2500      	movs	r5, #0
 8015d0e:	f104 0619 	add.w	r6, r4, #25
 8015d12:	e7f5      	b.n	8015d00 <_printf_i+0x220>
 8015d14:	08017168 	.word	0x08017168
 8015d18:	08017179 	.word	0x08017179

08015d1c <_scanf_chars>:
 8015d1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015d20:	4615      	mov	r5, r2
 8015d22:	688a      	ldr	r2, [r1, #8]
 8015d24:	4680      	mov	r8, r0
 8015d26:	460c      	mov	r4, r1
 8015d28:	b932      	cbnz	r2, 8015d38 <_scanf_chars+0x1c>
 8015d2a:	698a      	ldr	r2, [r1, #24]
 8015d2c:	2a00      	cmp	r2, #0
 8015d2e:	bf14      	ite	ne
 8015d30:	f04f 32ff 	movne.w	r2, #4294967295
 8015d34:	2201      	moveq	r2, #1
 8015d36:	608a      	str	r2, [r1, #8]
 8015d38:	6822      	ldr	r2, [r4, #0]
 8015d3a:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8015dcc <_scanf_chars+0xb0>
 8015d3e:	06d1      	lsls	r1, r2, #27
 8015d40:	bf5f      	itttt	pl
 8015d42:	681a      	ldrpl	r2, [r3, #0]
 8015d44:	1d11      	addpl	r1, r2, #4
 8015d46:	6019      	strpl	r1, [r3, #0]
 8015d48:	6816      	ldrpl	r6, [r2, #0]
 8015d4a:	2700      	movs	r7, #0
 8015d4c:	69a0      	ldr	r0, [r4, #24]
 8015d4e:	b188      	cbz	r0, 8015d74 <_scanf_chars+0x58>
 8015d50:	2801      	cmp	r0, #1
 8015d52:	d107      	bne.n	8015d64 <_scanf_chars+0x48>
 8015d54:	682b      	ldr	r3, [r5, #0]
 8015d56:	781a      	ldrb	r2, [r3, #0]
 8015d58:	6963      	ldr	r3, [r4, #20]
 8015d5a:	5c9b      	ldrb	r3, [r3, r2]
 8015d5c:	b953      	cbnz	r3, 8015d74 <_scanf_chars+0x58>
 8015d5e:	2f00      	cmp	r7, #0
 8015d60:	d031      	beq.n	8015dc6 <_scanf_chars+0xaa>
 8015d62:	e022      	b.n	8015daa <_scanf_chars+0x8e>
 8015d64:	2802      	cmp	r0, #2
 8015d66:	d120      	bne.n	8015daa <_scanf_chars+0x8e>
 8015d68:	682b      	ldr	r3, [r5, #0]
 8015d6a:	781b      	ldrb	r3, [r3, #0]
 8015d6c:	f819 3003 	ldrb.w	r3, [r9, r3]
 8015d70:	071b      	lsls	r3, r3, #28
 8015d72:	d41a      	bmi.n	8015daa <_scanf_chars+0x8e>
 8015d74:	6823      	ldr	r3, [r4, #0]
 8015d76:	06da      	lsls	r2, r3, #27
 8015d78:	bf5e      	ittt	pl
 8015d7a:	682b      	ldrpl	r3, [r5, #0]
 8015d7c:	781b      	ldrbpl	r3, [r3, #0]
 8015d7e:	f806 3b01 	strbpl.w	r3, [r6], #1
 8015d82:	682a      	ldr	r2, [r5, #0]
 8015d84:	686b      	ldr	r3, [r5, #4]
 8015d86:	3201      	adds	r2, #1
 8015d88:	602a      	str	r2, [r5, #0]
 8015d8a:	68a2      	ldr	r2, [r4, #8]
 8015d8c:	3b01      	subs	r3, #1
 8015d8e:	3a01      	subs	r2, #1
 8015d90:	606b      	str	r3, [r5, #4]
 8015d92:	3701      	adds	r7, #1
 8015d94:	60a2      	str	r2, [r4, #8]
 8015d96:	b142      	cbz	r2, 8015daa <_scanf_chars+0x8e>
 8015d98:	2b00      	cmp	r3, #0
 8015d9a:	dcd7      	bgt.n	8015d4c <_scanf_chars+0x30>
 8015d9c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8015da0:	4629      	mov	r1, r5
 8015da2:	4640      	mov	r0, r8
 8015da4:	4798      	blx	r3
 8015da6:	2800      	cmp	r0, #0
 8015da8:	d0d0      	beq.n	8015d4c <_scanf_chars+0x30>
 8015daa:	6823      	ldr	r3, [r4, #0]
 8015dac:	f013 0310 	ands.w	r3, r3, #16
 8015db0:	d105      	bne.n	8015dbe <_scanf_chars+0xa2>
 8015db2:	68e2      	ldr	r2, [r4, #12]
 8015db4:	3201      	adds	r2, #1
 8015db6:	60e2      	str	r2, [r4, #12]
 8015db8:	69a2      	ldr	r2, [r4, #24]
 8015dba:	b102      	cbz	r2, 8015dbe <_scanf_chars+0xa2>
 8015dbc:	7033      	strb	r3, [r6, #0]
 8015dbe:	6923      	ldr	r3, [r4, #16]
 8015dc0:	443b      	add	r3, r7
 8015dc2:	6123      	str	r3, [r4, #16]
 8015dc4:	2000      	movs	r0, #0
 8015dc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015dca:	bf00      	nop
 8015dcc:	08017239 	.word	0x08017239

08015dd0 <_scanf_i>:
 8015dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015dd4:	4698      	mov	r8, r3
 8015dd6:	4b74      	ldr	r3, [pc, #464]	@ (8015fa8 <_scanf_i+0x1d8>)
 8015dd8:	460c      	mov	r4, r1
 8015dda:	4682      	mov	sl, r0
 8015ddc:	4616      	mov	r6, r2
 8015dde:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8015de2:	b087      	sub	sp, #28
 8015de4:	ab03      	add	r3, sp, #12
 8015de6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8015dea:	4b70      	ldr	r3, [pc, #448]	@ (8015fac <_scanf_i+0x1dc>)
 8015dec:	69a1      	ldr	r1, [r4, #24]
 8015dee:	4a70      	ldr	r2, [pc, #448]	@ (8015fb0 <_scanf_i+0x1e0>)
 8015df0:	2903      	cmp	r1, #3
 8015df2:	bf08      	it	eq
 8015df4:	461a      	moveq	r2, r3
 8015df6:	68a3      	ldr	r3, [r4, #8]
 8015df8:	9201      	str	r2, [sp, #4]
 8015dfa:	1e5a      	subs	r2, r3, #1
 8015dfc:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8015e00:	bf88      	it	hi
 8015e02:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8015e06:	4627      	mov	r7, r4
 8015e08:	bf82      	ittt	hi
 8015e0a:	eb03 0905 	addhi.w	r9, r3, r5
 8015e0e:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8015e12:	60a3      	strhi	r3, [r4, #8]
 8015e14:	f857 3b1c 	ldr.w	r3, [r7], #28
 8015e18:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8015e1c:	bf98      	it	ls
 8015e1e:	f04f 0900 	movls.w	r9, #0
 8015e22:	6023      	str	r3, [r4, #0]
 8015e24:	463d      	mov	r5, r7
 8015e26:	f04f 0b00 	mov.w	fp, #0
 8015e2a:	6831      	ldr	r1, [r6, #0]
 8015e2c:	ab03      	add	r3, sp, #12
 8015e2e:	7809      	ldrb	r1, [r1, #0]
 8015e30:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8015e34:	2202      	movs	r2, #2
 8015e36:	f7f2 fa03 	bl	8008240 <memchr>
 8015e3a:	b328      	cbz	r0, 8015e88 <_scanf_i+0xb8>
 8015e3c:	f1bb 0f01 	cmp.w	fp, #1
 8015e40:	d159      	bne.n	8015ef6 <_scanf_i+0x126>
 8015e42:	6862      	ldr	r2, [r4, #4]
 8015e44:	b92a      	cbnz	r2, 8015e52 <_scanf_i+0x82>
 8015e46:	6822      	ldr	r2, [r4, #0]
 8015e48:	2108      	movs	r1, #8
 8015e4a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8015e4e:	6061      	str	r1, [r4, #4]
 8015e50:	6022      	str	r2, [r4, #0]
 8015e52:	6822      	ldr	r2, [r4, #0]
 8015e54:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8015e58:	6022      	str	r2, [r4, #0]
 8015e5a:	68a2      	ldr	r2, [r4, #8]
 8015e5c:	1e51      	subs	r1, r2, #1
 8015e5e:	60a1      	str	r1, [r4, #8]
 8015e60:	b192      	cbz	r2, 8015e88 <_scanf_i+0xb8>
 8015e62:	6832      	ldr	r2, [r6, #0]
 8015e64:	1c51      	adds	r1, r2, #1
 8015e66:	6031      	str	r1, [r6, #0]
 8015e68:	7812      	ldrb	r2, [r2, #0]
 8015e6a:	f805 2b01 	strb.w	r2, [r5], #1
 8015e6e:	6872      	ldr	r2, [r6, #4]
 8015e70:	3a01      	subs	r2, #1
 8015e72:	2a00      	cmp	r2, #0
 8015e74:	6072      	str	r2, [r6, #4]
 8015e76:	dc07      	bgt.n	8015e88 <_scanf_i+0xb8>
 8015e78:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8015e7c:	4631      	mov	r1, r6
 8015e7e:	4650      	mov	r0, sl
 8015e80:	4790      	blx	r2
 8015e82:	2800      	cmp	r0, #0
 8015e84:	f040 8085 	bne.w	8015f92 <_scanf_i+0x1c2>
 8015e88:	f10b 0b01 	add.w	fp, fp, #1
 8015e8c:	f1bb 0f03 	cmp.w	fp, #3
 8015e90:	d1cb      	bne.n	8015e2a <_scanf_i+0x5a>
 8015e92:	6863      	ldr	r3, [r4, #4]
 8015e94:	b90b      	cbnz	r3, 8015e9a <_scanf_i+0xca>
 8015e96:	230a      	movs	r3, #10
 8015e98:	6063      	str	r3, [r4, #4]
 8015e9a:	6863      	ldr	r3, [r4, #4]
 8015e9c:	4945      	ldr	r1, [pc, #276]	@ (8015fb4 <_scanf_i+0x1e4>)
 8015e9e:	6960      	ldr	r0, [r4, #20]
 8015ea0:	1ac9      	subs	r1, r1, r3
 8015ea2:	f000 f997 	bl	80161d4 <__sccl>
 8015ea6:	f04f 0b00 	mov.w	fp, #0
 8015eaa:	68a3      	ldr	r3, [r4, #8]
 8015eac:	6822      	ldr	r2, [r4, #0]
 8015eae:	2b00      	cmp	r3, #0
 8015eb0:	d03d      	beq.n	8015f2e <_scanf_i+0x15e>
 8015eb2:	6831      	ldr	r1, [r6, #0]
 8015eb4:	6960      	ldr	r0, [r4, #20]
 8015eb6:	f891 c000 	ldrb.w	ip, [r1]
 8015eba:	f810 000c 	ldrb.w	r0, [r0, ip]
 8015ebe:	2800      	cmp	r0, #0
 8015ec0:	d035      	beq.n	8015f2e <_scanf_i+0x15e>
 8015ec2:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8015ec6:	d124      	bne.n	8015f12 <_scanf_i+0x142>
 8015ec8:	0510      	lsls	r0, r2, #20
 8015eca:	d522      	bpl.n	8015f12 <_scanf_i+0x142>
 8015ecc:	f10b 0b01 	add.w	fp, fp, #1
 8015ed0:	f1b9 0f00 	cmp.w	r9, #0
 8015ed4:	d003      	beq.n	8015ede <_scanf_i+0x10e>
 8015ed6:	3301      	adds	r3, #1
 8015ed8:	f109 39ff 	add.w	r9, r9, #4294967295
 8015edc:	60a3      	str	r3, [r4, #8]
 8015ede:	6873      	ldr	r3, [r6, #4]
 8015ee0:	3b01      	subs	r3, #1
 8015ee2:	2b00      	cmp	r3, #0
 8015ee4:	6073      	str	r3, [r6, #4]
 8015ee6:	dd1b      	ble.n	8015f20 <_scanf_i+0x150>
 8015ee8:	6833      	ldr	r3, [r6, #0]
 8015eea:	3301      	adds	r3, #1
 8015eec:	6033      	str	r3, [r6, #0]
 8015eee:	68a3      	ldr	r3, [r4, #8]
 8015ef0:	3b01      	subs	r3, #1
 8015ef2:	60a3      	str	r3, [r4, #8]
 8015ef4:	e7d9      	b.n	8015eaa <_scanf_i+0xda>
 8015ef6:	f1bb 0f02 	cmp.w	fp, #2
 8015efa:	d1ae      	bne.n	8015e5a <_scanf_i+0x8a>
 8015efc:	6822      	ldr	r2, [r4, #0]
 8015efe:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8015f02:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8015f06:	d1c4      	bne.n	8015e92 <_scanf_i+0xc2>
 8015f08:	2110      	movs	r1, #16
 8015f0a:	6061      	str	r1, [r4, #4]
 8015f0c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8015f10:	e7a2      	b.n	8015e58 <_scanf_i+0x88>
 8015f12:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8015f16:	6022      	str	r2, [r4, #0]
 8015f18:	780b      	ldrb	r3, [r1, #0]
 8015f1a:	f805 3b01 	strb.w	r3, [r5], #1
 8015f1e:	e7de      	b.n	8015ede <_scanf_i+0x10e>
 8015f20:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8015f24:	4631      	mov	r1, r6
 8015f26:	4650      	mov	r0, sl
 8015f28:	4798      	blx	r3
 8015f2a:	2800      	cmp	r0, #0
 8015f2c:	d0df      	beq.n	8015eee <_scanf_i+0x11e>
 8015f2e:	6823      	ldr	r3, [r4, #0]
 8015f30:	05d9      	lsls	r1, r3, #23
 8015f32:	d50d      	bpl.n	8015f50 <_scanf_i+0x180>
 8015f34:	42bd      	cmp	r5, r7
 8015f36:	d909      	bls.n	8015f4c <_scanf_i+0x17c>
 8015f38:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8015f3c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8015f40:	4632      	mov	r2, r6
 8015f42:	4650      	mov	r0, sl
 8015f44:	4798      	blx	r3
 8015f46:	f105 39ff 	add.w	r9, r5, #4294967295
 8015f4a:	464d      	mov	r5, r9
 8015f4c:	42bd      	cmp	r5, r7
 8015f4e:	d028      	beq.n	8015fa2 <_scanf_i+0x1d2>
 8015f50:	6822      	ldr	r2, [r4, #0]
 8015f52:	f012 0210 	ands.w	r2, r2, #16
 8015f56:	d113      	bne.n	8015f80 <_scanf_i+0x1b0>
 8015f58:	702a      	strb	r2, [r5, #0]
 8015f5a:	6863      	ldr	r3, [r4, #4]
 8015f5c:	9e01      	ldr	r6, [sp, #4]
 8015f5e:	4639      	mov	r1, r7
 8015f60:	4650      	mov	r0, sl
 8015f62:	47b0      	blx	r6
 8015f64:	f8d8 3000 	ldr.w	r3, [r8]
 8015f68:	6821      	ldr	r1, [r4, #0]
 8015f6a:	1d1a      	adds	r2, r3, #4
 8015f6c:	f8c8 2000 	str.w	r2, [r8]
 8015f70:	f011 0f20 	tst.w	r1, #32
 8015f74:	681b      	ldr	r3, [r3, #0]
 8015f76:	d00f      	beq.n	8015f98 <_scanf_i+0x1c8>
 8015f78:	6018      	str	r0, [r3, #0]
 8015f7a:	68e3      	ldr	r3, [r4, #12]
 8015f7c:	3301      	adds	r3, #1
 8015f7e:	60e3      	str	r3, [r4, #12]
 8015f80:	6923      	ldr	r3, [r4, #16]
 8015f82:	1bed      	subs	r5, r5, r7
 8015f84:	445d      	add	r5, fp
 8015f86:	442b      	add	r3, r5
 8015f88:	6123      	str	r3, [r4, #16]
 8015f8a:	2000      	movs	r0, #0
 8015f8c:	b007      	add	sp, #28
 8015f8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015f92:	f04f 0b00 	mov.w	fp, #0
 8015f96:	e7ca      	b.n	8015f2e <_scanf_i+0x15e>
 8015f98:	07ca      	lsls	r2, r1, #31
 8015f9a:	bf4c      	ite	mi
 8015f9c:	8018      	strhmi	r0, [r3, #0]
 8015f9e:	6018      	strpl	r0, [r3, #0]
 8015fa0:	e7eb      	b.n	8015f7a <_scanf_i+0x1aa>
 8015fa2:	2001      	movs	r0, #1
 8015fa4:	e7f2      	b.n	8015f8c <_scanf_i+0x1bc>
 8015fa6:	bf00      	nop
 8015fa8:	08016854 	.word	0x08016854
 8015fac:	0801648d 	.word	0x0801648d
 8015fb0:	0801656d 	.word	0x0801656d
 8015fb4:	0801719a 	.word	0x0801719a

08015fb8 <__sflush_r>:
 8015fb8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8015fbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015fc0:	0716      	lsls	r6, r2, #28
 8015fc2:	4605      	mov	r5, r0
 8015fc4:	460c      	mov	r4, r1
 8015fc6:	d454      	bmi.n	8016072 <__sflush_r+0xba>
 8015fc8:	684b      	ldr	r3, [r1, #4]
 8015fca:	2b00      	cmp	r3, #0
 8015fcc:	dc02      	bgt.n	8015fd4 <__sflush_r+0x1c>
 8015fce:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8015fd0:	2b00      	cmp	r3, #0
 8015fd2:	dd48      	ble.n	8016066 <__sflush_r+0xae>
 8015fd4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8015fd6:	2e00      	cmp	r6, #0
 8015fd8:	d045      	beq.n	8016066 <__sflush_r+0xae>
 8015fda:	2300      	movs	r3, #0
 8015fdc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8015fe0:	682f      	ldr	r7, [r5, #0]
 8015fe2:	6a21      	ldr	r1, [r4, #32]
 8015fe4:	602b      	str	r3, [r5, #0]
 8015fe6:	d030      	beq.n	801604a <__sflush_r+0x92>
 8015fe8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8015fea:	89a3      	ldrh	r3, [r4, #12]
 8015fec:	0759      	lsls	r1, r3, #29
 8015fee:	d505      	bpl.n	8015ffc <__sflush_r+0x44>
 8015ff0:	6863      	ldr	r3, [r4, #4]
 8015ff2:	1ad2      	subs	r2, r2, r3
 8015ff4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8015ff6:	b10b      	cbz	r3, 8015ffc <__sflush_r+0x44>
 8015ff8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8015ffa:	1ad2      	subs	r2, r2, r3
 8015ffc:	2300      	movs	r3, #0
 8015ffe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8016000:	6a21      	ldr	r1, [r4, #32]
 8016002:	4628      	mov	r0, r5
 8016004:	47b0      	blx	r6
 8016006:	1c43      	adds	r3, r0, #1
 8016008:	89a3      	ldrh	r3, [r4, #12]
 801600a:	d106      	bne.n	801601a <__sflush_r+0x62>
 801600c:	6829      	ldr	r1, [r5, #0]
 801600e:	291d      	cmp	r1, #29
 8016010:	d82b      	bhi.n	801606a <__sflush_r+0xb2>
 8016012:	4a2a      	ldr	r2, [pc, #168]	@ (80160bc <__sflush_r+0x104>)
 8016014:	40ca      	lsrs	r2, r1
 8016016:	07d6      	lsls	r6, r2, #31
 8016018:	d527      	bpl.n	801606a <__sflush_r+0xb2>
 801601a:	2200      	movs	r2, #0
 801601c:	6062      	str	r2, [r4, #4]
 801601e:	04d9      	lsls	r1, r3, #19
 8016020:	6922      	ldr	r2, [r4, #16]
 8016022:	6022      	str	r2, [r4, #0]
 8016024:	d504      	bpl.n	8016030 <__sflush_r+0x78>
 8016026:	1c42      	adds	r2, r0, #1
 8016028:	d101      	bne.n	801602e <__sflush_r+0x76>
 801602a:	682b      	ldr	r3, [r5, #0]
 801602c:	b903      	cbnz	r3, 8016030 <__sflush_r+0x78>
 801602e:	6560      	str	r0, [r4, #84]	@ 0x54
 8016030:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8016032:	602f      	str	r7, [r5, #0]
 8016034:	b1b9      	cbz	r1, 8016066 <__sflush_r+0xae>
 8016036:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801603a:	4299      	cmp	r1, r3
 801603c:	d002      	beq.n	8016044 <__sflush_r+0x8c>
 801603e:	4628      	mov	r0, r5
 8016040:	f7fe f822 	bl	8014088 <_free_r>
 8016044:	2300      	movs	r3, #0
 8016046:	6363      	str	r3, [r4, #52]	@ 0x34
 8016048:	e00d      	b.n	8016066 <__sflush_r+0xae>
 801604a:	2301      	movs	r3, #1
 801604c:	4628      	mov	r0, r5
 801604e:	47b0      	blx	r6
 8016050:	4602      	mov	r2, r0
 8016052:	1c50      	adds	r0, r2, #1
 8016054:	d1c9      	bne.n	8015fea <__sflush_r+0x32>
 8016056:	682b      	ldr	r3, [r5, #0]
 8016058:	2b00      	cmp	r3, #0
 801605a:	d0c6      	beq.n	8015fea <__sflush_r+0x32>
 801605c:	2b1d      	cmp	r3, #29
 801605e:	d001      	beq.n	8016064 <__sflush_r+0xac>
 8016060:	2b16      	cmp	r3, #22
 8016062:	d11e      	bne.n	80160a2 <__sflush_r+0xea>
 8016064:	602f      	str	r7, [r5, #0]
 8016066:	2000      	movs	r0, #0
 8016068:	e022      	b.n	80160b0 <__sflush_r+0xf8>
 801606a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801606e:	b21b      	sxth	r3, r3
 8016070:	e01b      	b.n	80160aa <__sflush_r+0xf2>
 8016072:	690f      	ldr	r7, [r1, #16]
 8016074:	2f00      	cmp	r7, #0
 8016076:	d0f6      	beq.n	8016066 <__sflush_r+0xae>
 8016078:	0793      	lsls	r3, r2, #30
 801607a:	680e      	ldr	r6, [r1, #0]
 801607c:	bf08      	it	eq
 801607e:	694b      	ldreq	r3, [r1, #20]
 8016080:	600f      	str	r7, [r1, #0]
 8016082:	bf18      	it	ne
 8016084:	2300      	movne	r3, #0
 8016086:	eba6 0807 	sub.w	r8, r6, r7
 801608a:	608b      	str	r3, [r1, #8]
 801608c:	f1b8 0f00 	cmp.w	r8, #0
 8016090:	dde9      	ble.n	8016066 <__sflush_r+0xae>
 8016092:	6a21      	ldr	r1, [r4, #32]
 8016094:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8016096:	4643      	mov	r3, r8
 8016098:	463a      	mov	r2, r7
 801609a:	4628      	mov	r0, r5
 801609c:	47b0      	blx	r6
 801609e:	2800      	cmp	r0, #0
 80160a0:	dc08      	bgt.n	80160b4 <__sflush_r+0xfc>
 80160a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80160a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80160aa:	81a3      	strh	r3, [r4, #12]
 80160ac:	f04f 30ff 	mov.w	r0, #4294967295
 80160b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80160b4:	4407      	add	r7, r0
 80160b6:	eba8 0800 	sub.w	r8, r8, r0
 80160ba:	e7e7      	b.n	801608c <__sflush_r+0xd4>
 80160bc:	20400001 	.word	0x20400001

080160c0 <_fflush_r>:
 80160c0:	b538      	push	{r3, r4, r5, lr}
 80160c2:	690b      	ldr	r3, [r1, #16]
 80160c4:	4605      	mov	r5, r0
 80160c6:	460c      	mov	r4, r1
 80160c8:	b913      	cbnz	r3, 80160d0 <_fflush_r+0x10>
 80160ca:	2500      	movs	r5, #0
 80160cc:	4628      	mov	r0, r5
 80160ce:	bd38      	pop	{r3, r4, r5, pc}
 80160d0:	b118      	cbz	r0, 80160da <_fflush_r+0x1a>
 80160d2:	6a03      	ldr	r3, [r0, #32]
 80160d4:	b90b      	cbnz	r3, 80160da <_fflush_r+0x1a>
 80160d6:	f7fd fceb 	bl	8013ab0 <__sinit>
 80160da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80160de:	2b00      	cmp	r3, #0
 80160e0:	d0f3      	beq.n	80160ca <_fflush_r+0xa>
 80160e2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80160e4:	07d0      	lsls	r0, r2, #31
 80160e6:	d404      	bmi.n	80160f2 <_fflush_r+0x32>
 80160e8:	0599      	lsls	r1, r3, #22
 80160ea:	d402      	bmi.n	80160f2 <_fflush_r+0x32>
 80160ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80160ee:	f7fd ffb2 	bl	8014056 <__retarget_lock_acquire_recursive>
 80160f2:	4628      	mov	r0, r5
 80160f4:	4621      	mov	r1, r4
 80160f6:	f7ff ff5f 	bl	8015fb8 <__sflush_r>
 80160fa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80160fc:	07da      	lsls	r2, r3, #31
 80160fe:	4605      	mov	r5, r0
 8016100:	d4e4      	bmi.n	80160cc <_fflush_r+0xc>
 8016102:	89a3      	ldrh	r3, [r4, #12]
 8016104:	059b      	lsls	r3, r3, #22
 8016106:	d4e1      	bmi.n	80160cc <_fflush_r+0xc>
 8016108:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801610a:	f7fd ffa5 	bl	8014058 <__retarget_lock_release_recursive>
 801610e:	e7dd      	b.n	80160cc <_fflush_r+0xc>

08016110 <__swhatbuf_r>:
 8016110:	b570      	push	{r4, r5, r6, lr}
 8016112:	460c      	mov	r4, r1
 8016114:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016118:	2900      	cmp	r1, #0
 801611a:	b096      	sub	sp, #88	@ 0x58
 801611c:	4615      	mov	r5, r2
 801611e:	461e      	mov	r6, r3
 8016120:	da0d      	bge.n	801613e <__swhatbuf_r+0x2e>
 8016122:	89a3      	ldrh	r3, [r4, #12]
 8016124:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8016128:	f04f 0100 	mov.w	r1, #0
 801612c:	bf14      	ite	ne
 801612e:	2340      	movne	r3, #64	@ 0x40
 8016130:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8016134:	2000      	movs	r0, #0
 8016136:	6031      	str	r1, [r6, #0]
 8016138:	602b      	str	r3, [r5, #0]
 801613a:	b016      	add	sp, #88	@ 0x58
 801613c:	bd70      	pop	{r4, r5, r6, pc}
 801613e:	466a      	mov	r2, sp
 8016140:	f000 f8d6 	bl	80162f0 <_fstat_r>
 8016144:	2800      	cmp	r0, #0
 8016146:	dbec      	blt.n	8016122 <__swhatbuf_r+0x12>
 8016148:	9901      	ldr	r1, [sp, #4]
 801614a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801614e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8016152:	4259      	negs	r1, r3
 8016154:	4159      	adcs	r1, r3
 8016156:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801615a:	e7eb      	b.n	8016134 <__swhatbuf_r+0x24>

0801615c <__smakebuf_r>:
 801615c:	898b      	ldrh	r3, [r1, #12]
 801615e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8016160:	079d      	lsls	r5, r3, #30
 8016162:	4606      	mov	r6, r0
 8016164:	460c      	mov	r4, r1
 8016166:	d507      	bpl.n	8016178 <__smakebuf_r+0x1c>
 8016168:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801616c:	6023      	str	r3, [r4, #0]
 801616e:	6123      	str	r3, [r4, #16]
 8016170:	2301      	movs	r3, #1
 8016172:	6163      	str	r3, [r4, #20]
 8016174:	b003      	add	sp, #12
 8016176:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016178:	ab01      	add	r3, sp, #4
 801617a:	466a      	mov	r2, sp
 801617c:	f7ff ffc8 	bl	8016110 <__swhatbuf_r>
 8016180:	9f00      	ldr	r7, [sp, #0]
 8016182:	4605      	mov	r5, r0
 8016184:	4639      	mov	r1, r7
 8016186:	4630      	mov	r0, r6
 8016188:	f7fc fd36 	bl	8012bf8 <_malloc_r>
 801618c:	b948      	cbnz	r0, 80161a2 <__smakebuf_r+0x46>
 801618e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016192:	059a      	lsls	r2, r3, #22
 8016194:	d4ee      	bmi.n	8016174 <__smakebuf_r+0x18>
 8016196:	f023 0303 	bic.w	r3, r3, #3
 801619a:	f043 0302 	orr.w	r3, r3, #2
 801619e:	81a3      	strh	r3, [r4, #12]
 80161a0:	e7e2      	b.n	8016168 <__smakebuf_r+0xc>
 80161a2:	89a3      	ldrh	r3, [r4, #12]
 80161a4:	6020      	str	r0, [r4, #0]
 80161a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80161aa:	81a3      	strh	r3, [r4, #12]
 80161ac:	9b01      	ldr	r3, [sp, #4]
 80161ae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80161b2:	b15b      	cbz	r3, 80161cc <__smakebuf_r+0x70>
 80161b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80161b8:	4630      	mov	r0, r6
 80161ba:	f000 f8ab 	bl	8016314 <_isatty_r>
 80161be:	b128      	cbz	r0, 80161cc <__smakebuf_r+0x70>
 80161c0:	89a3      	ldrh	r3, [r4, #12]
 80161c2:	f023 0303 	bic.w	r3, r3, #3
 80161c6:	f043 0301 	orr.w	r3, r3, #1
 80161ca:	81a3      	strh	r3, [r4, #12]
 80161cc:	89a3      	ldrh	r3, [r4, #12]
 80161ce:	431d      	orrs	r5, r3
 80161d0:	81a5      	strh	r5, [r4, #12]
 80161d2:	e7cf      	b.n	8016174 <__smakebuf_r+0x18>

080161d4 <__sccl>:
 80161d4:	b570      	push	{r4, r5, r6, lr}
 80161d6:	780b      	ldrb	r3, [r1, #0]
 80161d8:	4604      	mov	r4, r0
 80161da:	2b5e      	cmp	r3, #94	@ 0x5e
 80161dc:	bf0b      	itete	eq
 80161de:	784b      	ldrbeq	r3, [r1, #1]
 80161e0:	1c4a      	addne	r2, r1, #1
 80161e2:	1c8a      	addeq	r2, r1, #2
 80161e4:	2100      	movne	r1, #0
 80161e6:	bf08      	it	eq
 80161e8:	2101      	moveq	r1, #1
 80161ea:	3801      	subs	r0, #1
 80161ec:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 80161f0:	f800 1f01 	strb.w	r1, [r0, #1]!
 80161f4:	42a8      	cmp	r0, r5
 80161f6:	d1fb      	bne.n	80161f0 <__sccl+0x1c>
 80161f8:	b90b      	cbnz	r3, 80161fe <__sccl+0x2a>
 80161fa:	1e50      	subs	r0, r2, #1
 80161fc:	bd70      	pop	{r4, r5, r6, pc}
 80161fe:	f081 0101 	eor.w	r1, r1, #1
 8016202:	54e1      	strb	r1, [r4, r3]
 8016204:	4610      	mov	r0, r2
 8016206:	4602      	mov	r2, r0
 8016208:	f812 5b01 	ldrb.w	r5, [r2], #1
 801620c:	2d2d      	cmp	r5, #45	@ 0x2d
 801620e:	d005      	beq.n	801621c <__sccl+0x48>
 8016210:	2d5d      	cmp	r5, #93	@ 0x5d
 8016212:	d016      	beq.n	8016242 <__sccl+0x6e>
 8016214:	2d00      	cmp	r5, #0
 8016216:	d0f1      	beq.n	80161fc <__sccl+0x28>
 8016218:	462b      	mov	r3, r5
 801621a:	e7f2      	b.n	8016202 <__sccl+0x2e>
 801621c:	7846      	ldrb	r6, [r0, #1]
 801621e:	2e5d      	cmp	r6, #93	@ 0x5d
 8016220:	d0fa      	beq.n	8016218 <__sccl+0x44>
 8016222:	42b3      	cmp	r3, r6
 8016224:	dcf8      	bgt.n	8016218 <__sccl+0x44>
 8016226:	3002      	adds	r0, #2
 8016228:	461a      	mov	r2, r3
 801622a:	3201      	adds	r2, #1
 801622c:	4296      	cmp	r6, r2
 801622e:	54a1      	strb	r1, [r4, r2]
 8016230:	dcfb      	bgt.n	801622a <__sccl+0x56>
 8016232:	1af2      	subs	r2, r6, r3
 8016234:	3a01      	subs	r2, #1
 8016236:	1c5d      	adds	r5, r3, #1
 8016238:	42b3      	cmp	r3, r6
 801623a:	bfa8      	it	ge
 801623c:	2200      	movge	r2, #0
 801623e:	18ab      	adds	r3, r5, r2
 8016240:	e7e1      	b.n	8016206 <__sccl+0x32>
 8016242:	4610      	mov	r0, r2
 8016244:	e7da      	b.n	80161fc <__sccl+0x28>

08016246 <__submore>:
 8016246:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801624a:	460c      	mov	r4, r1
 801624c:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 801624e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8016252:	4299      	cmp	r1, r3
 8016254:	d11d      	bne.n	8016292 <__submore+0x4c>
 8016256:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 801625a:	f7fc fccd 	bl	8012bf8 <_malloc_r>
 801625e:	b918      	cbnz	r0, 8016268 <__submore+0x22>
 8016260:	f04f 30ff 	mov.w	r0, #4294967295
 8016264:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016268:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801626c:	63a3      	str	r3, [r4, #56]	@ 0x38
 801626e:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8016272:	6360      	str	r0, [r4, #52]	@ 0x34
 8016274:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8016278:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 801627c:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8016280:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8016284:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8016288:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 801628c:	6020      	str	r0, [r4, #0]
 801628e:	2000      	movs	r0, #0
 8016290:	e7e8      	b.n	8016264 <__submore+0x1e>
 8016292:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8016294:	0077      	lsls	r7, r6, #1
 8016296:	463a      	mov	r2, r7
 8016298:	f7fc fd42 	bl	8012d20 <_realloc_r>
 801629c:	4605      	mov	r5, r0
 801629e:	2800      	cmp	r0, #0
 80162a0:	d0de      	beq.n	8016260 <__submore+0x1a>
 80162a2:	eb00 0806 	add.w	r8, r0, r6
 80162a6:	4601      	mov	r1, r0
 80162a8:	4632      	mov	r2, r6
 80162aa:	4640      	mov	r0, r8
 80162ac:	f7fd fed5 	bl	801405a <memcpy>
 80162b0:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 80162b4:	f8c4 8000 	str.w	r8, [r4]
 80162b8:	e7e9      	b.n	801628e <__submore+0x48>

080162ba <memmove>:
 80162ba:	4288      	cmp	r0, r1
 80162bc:	b510      	push	{r4, lr}
 80162be:	eb01 0402 	add.w	r4, r1, r2
 80162c2:	d902      	bls.n	80162ca <memmove+0x10>
 80162c4:	4284      	cmp	r4, r0
 80162c6:	4623      	mov	r3, r4
 80162c8:	d807      	bhi.n	80162da <memmove+0x20>
 80162ca:	1e43      	subs	r3, r0, #1
 80162cc:	42a1      	cmp	r1, r4
 80162ce:	d008      	beq.n	80162e2 <memmove+0x28>
 80162d0:	f811 2b01 	ldrb.w	r2, [r1], #1
 80162d4:	f803 2f01 	strb.w	r2, [r3, #1]!
 80162d8:	e7f8      	b.n	80162cc <memmove+0x12>
 80162da:	4402      	add	r2, r0
 80162dc:	4601      	mov	r1, r0
 80162de:	428a      	cmp	r2, r1
 80162e0:	d100      	bne.n	80162e4 <memmove+0x2a>
 80162e2:	bd10      	pop	{r4, pc}
 80162e4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80162e8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80162ec:	e7f7      	b.n	80162de <memmove+0x24>
	...

080162f0 <_fstat_r>:
 80162f0:	b538      	push	{r3, r4, r5, lr}
 80162f2:	4d07      	ldr	r5, [pc, #28]	@ (8016310 <_fstat_r+0x20>)
 80162f4:	2300      	movs	r3, #0
 80162f6:	4604      	mov	r4, r0
 80162f8:	4608      	mov	r0, r1
 80162fa:	4611      	mov	r1, r2
 80162fc:	602b      	str	r3, [r5, #0]
 80162fe:	f7f5 ff95 	bl	800c22c <_fstat>
 8016302:	1c43      	adds	r3, r0, #1
 8016304:	d102      	bne.n	801630c <_fstat_r+0x1c>
 8016306:	682b      	ldr	r3, [r5, #0]
 8016308:	b103      	cbz	r3, 801630c <_fstat_r+0x1c>
 801630a:	6023      	str	r3, [r4, #0]
 801630c:	bd38      	pop	{r3, r4, r5, pc}
 801630e:	bf00      	nop
 8016310:	20013464 	.word	0x20013464

08016314 <_isatty_r>:
 8016314:	b538      	push	{r3, r4, r5, lr}
 8016316:	4d06      	ldr	r5, [pc, #24]	@ (8016330 <_isatty_r+0x1c>)
 8016318:	2300      	movs	r3, #0
 801631a:	4604      	mov	r4, r0
 801631c:	4608      	mov	r0, r1
 801631e:	602b      	str	r3, [r5, #0]
 8016320:	f7f5 ff94 	bl	800c24c <_isatty>
 8016324:	1c43      	adds	r3, r0, #1
 8016326:	d102      	bne.n	801632e <_isatty_r+0x1a>
 8016328:	682b      	ldr	r3, [r5, #0]
 801632a:	b103      	cbz	r3, 801632e <_isatty_r+0x1a>
 801632c:	6023      	str	r3, [r4, #0]
 801632e:	bd38      	pop	{r3, r4, r5, pc}
 8016330:	20013464 	.word	0x20013464

08016334 <__assert_func>:
 8016334:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8016336:	4614      	mov	r4, r2
 8016338:	461a      	mov	r2, r3
 801633a:	4b09      	ldr	r3, [pc, #36]	@ (8016360 <__assert_func+0x2c>)
 801633c:	681b      	ldr	r3, [r3, #0]
 801633e:	4605      	mov	r5, r0
 8016340:	68d8      	ldr	r0, [r3, #12]
 8016342:	b14c      	cbz	r4, 8016358 <__assert_func+0x24>
 8016344:	4b07      	ldr	r3, [pc, #28]	@ (8016364 <__assert_func+0x30>)
 8016346:	9100      	str	r1, [sp, #0]
 8016348:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801634c:	4906      	ldr	r1, [pc, #24]	@ (8016368 <__assert_func+0x34>)
 801634e:	462b      	mov	r3, r5
 8016350:	f000 f90e 	bl	8016570 <fiprintf>
 8016354:	f000 f91e 	bl	8016594 <abort>
 8016358:	4b04      	ldr	r3, [pc, #16]	@ (801636c <__assert_func+0x38>)
 801635a:	461c      	mov	r4, r3
 801635c:	e7f3      	b.n	8016346 <__assert_func+0x12>
 801635e:	bf00      	nop
 8016360:	2000019c 	.word	0x2000019c
 8016364:	080171a5 	.word	0x080171a5
 8016368:	080171b2 	.word	0x080171b2
 801636c:	080171e0 	.word	0x080171e0

08016370 <_calloc_r>:
 8016370:	b570      	push	{r4, r5, r6, lr}
 8016372:	fba1 5402 	umull	r5, r4, r1, r2
 8016376:	b934      	cbnz	r4, 8016386 <_calloc_r+0x16>
 8016378:	4629      	mov	r1, r5
 801637a:	f7fc fc3d 	bl	8012bf8 <_malloc_r>
 801637e:	4606      	mov	r6, r0
 8016380:	b928      	cbnz	r0, 801638e <_calloc_r+0x1e>
 8016382:	4630      	mov	r0, r6
 8016384:	bd70      	pop	{r4, r5, r6, pc}
 8016386:	220c      	movs	r2, #12
 8016388:	6002      	str	r2, [r0, #0]
 801638a:	2600      	movs	r6, #0
 801638c:	e7f9      	b.n	8016382 <_calloc_r+0x12>
 801638e:	462a      	mov	r2, r5
 8016390:	4621      	mov	r1, r4
 8016392:	f7fd fdb1 	bl	8013ef8 <memset>
 8016396:	e7f4      	b.n	8016382 <_calloc_r+0x12>

08016398 <_strtol_l.isra.0>:
 8016398:	2b24      	cmp	r3, #36	@ 0x24
 801639a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801639e:	4686      	mov	lr, r0
 80163a0:	4690      	mov	r8, r2
 80163a2:	d801      	bhi.n	80163a8 <_strtol_l.isra.0+0x10>
 80163a4:	2b01      	cmp	r3, #1
 80163a6:	d106      	bne.n	80163b6 <_strtol_l.isra.0+0x1e>
 80163a8:	f7fd fe2a 	bl	8014000 <__errno>
 80163ac:	2316      	movs	r3, #22
 80163ae:	6003      	str	r3, [r0, #0]
 80163b0:	2000      	movs	r0, #0
 80163b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80163b6:	4834      	ldr	r0, [pc, #208]	@ (8016488 <_strtol_l.isra.0+0xf0>)
 80163b8:	460d      	mov	r5, r1
 80163ba:	462a      	mov	r2, r5
 80163bc:	f815 4b01 	ldrb.w	r4, [r5], #1
 80163c0:	5d06      	ldrb	r6, [r0, r4]
 80163c2:	f016 0608 	ands.w	r6, r6, #8
 80163c6:	d1f8      	bne.n	80163ba <_strtol_l.isra.0+0x22>
 80163c8:	2c2d      	cmp	r4, #45	@ 0x2d
 80163ca:	d110      	bne.n	80163ee <_strtol_l.isra.0+0x56>
 80163cc:	782c      	ldrb	r4, [r5, #0]
 80163ce:	2601      	movs	r6, #1
 80163d0:	1c95      	adds	r5, r2, #2
 80163d2:	f033 0210 	bics.w	r2, r3, #16
 80163d6:	d115      	bne.n	8016404 <_strtol_l.isra.0+0x6c>
 80163d8:	2c30      	cmp	r4, #48	@ 0x30
 80163da:	d10d      	bne.n	80163f8 <_strtol_l.isra.0+0x60>
 80163dc:	782a      	ldrb	r2, [r5, #0]
 80163de:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80163e2:	2a58      	cmp	r2, #88	@ 0x58
 80163e4:	d108      	bne.n	80163f8 <_strtol_l.isra.0+0x60>
 80163e6:	786c      	ldrb	r4, [r5, #1]
 80163e8:	3502      	adds	r5, #2
 80163ea:	2310      	movs	r3, #16
 80163ec:	e00a      	b.n	8016404 <_strtol_l.isra.0+0x6c>
 80163ee:	2c2b      	cmp	r4, #43	@ 0x2b
 80163f0:	bf04      	itt	eq
 80163f2:	782c      	ldrbeq	r4, [r5, #0]
 80163f4:	1c95      	addeq	r5, r2, #2
 80163f6:	e7ec      	b.n	80163d2 <_strtol_l.isra.0+0x3a>
 80163f8:	2b00      	cmp	r3, #0
 80163fa:	d1f6      	bne.n	80163ea <_strtol_l.isra.0+0x52>
 80163fc:	2c30      	cmp	r4, #48	@ 0x30
 80163fe:	bf14      	ite	ne
 8016400:	230a      	movne	r3, #10
 8016402:	2308      	moveq	r3, #8
 8016404:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8016408:	f10c 3cff 	add.w	ip, ip, #4294967295
 801640c:	2200      	movs	r2, #0
 801640e:	fbbc f9f3 	udiv	r9, ip, r3
 8016412:	4610      	mov	r0, r2
 8016414:	fb03 ca19 	mls	sl, r3, r9, ip
 8016418:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 801641c:	2f09      	cmp	r7, #9
 801641e:	d80f      	bhi.n	8016440 <_strtol_l.isra.0+0xa8>
 8016420:	463c      	mov	r4, r7
 8016422:	42a3      	cmp	r3, r4
 8016424:	dd1b      	ble.n	801645e <_strtol_l.isra.0+0xc6>
 8016426:	1c57      	adds	r7, r2, #1
 8016428:	d007      	beq.n	801643a <_strtol_l.isra.0+0xa2>
 801642a:	4581      	cmp	r9, r0
 801642c:	d314      	bcc.n	8016458 <_strtol_l.isra.0+0xc0>
 801642e:	d101      	bne.n	8016434 <_strtol_l.isra.0+0x9c>
 8016430:	45a2      	cmp	sl, r4
 8016432:	db11      	blt.n	8016458 <_strtol_l.isra.0+0xc0>
 8016434:	fb00 4003 	mla	r0, r0, r3, r4
 8016438:	2201      	movs	r2, #1
 801643a:	f815 4b01 	ldrb.w	r4, [r5], #1
 801643e:	e7eb      	b.n	8016418 <_strtol_l.isra.0+0x80>
 8016440:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8016444:	2f19      	cmp	r7, #25
 8016446:	d801      	bhi.n	801644c <_strtol_l.isra.0+0xb4>
 8016448:	3c37      	subs	r4, #55	@ 0x37
 801644a:	e7ea      	b.n	8016422 <_strtol_l.isra.0+0x8a>
 801644c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8016450:	2f19      	cmp	r7, #25
 8016452:	d804      	bhi.n	801645e <_strtol_l.isra.0+0xc6>
 8016454:	3c57      	subs	r4, #87	@ 0x57
 8016456:	e7e4      	b.n	8016422 <_strtol_l.isra.0+0x8a>
 8016458:	f04f 32ff 	mov.w	r2, #4294967295
 801645c:	e7ed      	b.n	801643a <_strtol_l.isra.0+0xa2>
 801645e:	1c53      	adds	r3, r2, #1
 8016460:	d108      	bne.n	8016474 <_strtol_l.isra.0+0xdc>
 8016462:	2322      	movs	r3, #34	@ 0x22
 8016464:	f8ce 3000 	str.w	r3, [lr]
 8016468:	4660      	mov	r0, ip
 801646a:	f1b8 0f00 	cmp.w	r8, #0
 801646e:	d0a0      	beq.n	80163b2 <_strtol_l.isra.0+0x1a>
 8016470:	1e69      	subs	r1, r5, #1
 8016472:	e006      	b.n	8016482 <_strtol_l.isra.0+0xea>
 8016474:	b106      	cbz	r6, 8016478 <_strtol_l.isra.0+0xe0>
 8016476:	4240      	negs	r0, r0
 8016478:	f1b8 0f00 	cmp.w	r8, #0
 801647c:	d099      	beq.n	80163b2 <_strtol_l.isra.0+0x1a>
 801647e:	2a00      	cmp	r2, #0
 8016480:	d1f6      	bne.n	8016470 <_strtol_l.isra.0+0xd8>
 8016482:	f8c8 1000 	str.w	r1, [r8]
 8016486:	e794      	b.n	80163b2 <_strtol_l.isra.0+0x1a>
 8016488:	08017239 	.word	0x08017239

0801648c <_strtol_r>:
 801648c:	f7ff bf84 	b.w	8016398 <_strtol_l.isra.0>

08016490 <_strtoul_l.isra.0>:
 8016490:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8016494:	4e34      	ldr	r6, [pc, #208]	@ (8016568 <_strtoul_l.isra.0+0xd8>)
 8016496:	4686      	mov	lr, r0
 8016498:	460d      	mov	r5, r1
 801649a:	4628      	mov	r0, r5
 801649c:	f815 4b01 	ldrb.w	r4, [r5], #1
 80164a0:	5d37      	ldrb	r7, [r6, r4]
 80164a2:	f017 0708 	ands.w	r7, r7, #8
 80164a6:	d1f8      	bne.n	801649a <_strtoul_l.isra.0+0xa>
 80164a8:	2c2d      	cmp	r4, #45	@ 0x2d
 80164aa:	d110      	bne.n	80164ce <_strtoul_l.isra.0+0x3e>
 80164ac:	782c      	ldrb	r4, [r5, #0]
 80164ae:	2701      	movs	r7, #1
 80164b0:	1c85      	adds	r5, r0, #2
 80164b2:	f033 0010 	bics.w	r0, r3, #16
 80164b6:	d115      	bne.n	80164e4 <_strtoul_l.isra.0+0x54>
 80164b8:	2c30      	cmp	r4, #48	@ 0x30
 80164ba:	d10d      	bne.n	80164d8 <_strtoul_l.isra.0+0x48>
 80164bc:	7828      	ldrb	r0, [r5, #0]
 80164be:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 80164c2:	2858      	cmp	r0, #88	@ 0x58
 80164c4:	d108      	bne.n	80164d8 <_strtoul_l.isra.0+0x48>
 80164c6:	786c      	ldrb	r4, [r5, #1]
 80164c8:	3502      	adds	r5, #2
 80164ca:	2310      	movs	r3, #16
 80164cc:	e00a      	b.n	80164e4 <_strtoul_l.isra.0+0x54>
 80164ce:	2c2b      	cmp	r4, #43	@ 0x2b
 80164d0:	bf04      	itt	eq
 80164d2:	782c      	ldrbeq	r4, [r5, #0]
 80164d4:	1c85      	addeq	r5, r0, #2
 80164d6:	e7ec      	b.n	80164b2 <_strtoul_l.isra.0+0x22>
 80164d8:	2b00      	cmp	r3, #0
 80164da:	d1f6      	bne.n	80164ca <_strtoul_l.isra.0+0x3a>
 80164dc:	2c30      	cmp	r4, #48	@ 0x30
 80164de:	bf14      	ite	ne
 80164e0:	230a      	movne	r3, #10
 80164e2:	2308      	moveq	r3, #8
 80164e4:	f04f 38ff 	mov.w	r8, #4294967295
 80164e8:	2600      	movs	r6, #0
 80164ea:	fbb8 f8f3 	udiv	r8, r8, r3
 80164ee:	fb03 f908 	mul.w	r9, r3, r8
 80164f2:	ea6f 0909 	mvn.w	r9, r9
 80164f6:	4630      	mov	r0, r6
 80164f8:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 80164fc:	f1bc 0f09 	cmp.w	ip, #9
 8016500:	d810      	bhi.n	8016524 <_strtoul_l.isra.0+0x94>
 8016502:	4664      	mov	r4, ip
 8016504:	42a3      	cmp	r3, r4
 8016506:	dd1e      	ble.n	8016546 <_strtoul_l.isra.0+0xb6>
 8016508:	f1b6 3fff 	cmp.w	r6, #4294967295
 801650c:	d007      	beq.n	801651e <_strtoul_l.isra.0+0x8e>
 801650e:	4580      	cmp	r8, r0
 8016510:	d316      	bcc.n	8016540 <_strtoul_l.isra.0+0xb0>
 8016512:	d101      	bne.n	8016518 <_strtoul_l.isra.0+0x88>
 8016514:	45a1      	cmp	r9, r4
 8016516:	db13      	blt.n	8016540 <_strtoul_l.isra.0+0xb0>
 8016518:	fb00 4003 	mla	r0, r0, r3, r4
 801651c:	2601      	movs	r6, #1
 801651e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016522:	e7e9      	b.n	80164f8 <_strtoul_l.isra.0+0x68>
 8016524:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8016528:	f1bc 0f19 	cmp.w	ip, #25
 801652c:	d801      	bhi.n	8016532 <_strtoul_l.isra.0+0xa2>
 801652e:	3c37      	subs	r4, #55	@ 0x37
 8016530:	e7e8      	b.n	8016504 <_strtoul_l.isra.0+0x74>
 8016532:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8016536:	f1bc 0f19 	cmp.w	ip, #25
 801653a:	d804      	bhi.n	8016546 <_strtoul_l.isra.0+0xb6>
 801653c:	3c57      	subs	r4, #87	@ 0x57
 801653e:	e7e1      	b.n	8016504 <_strtoul_l.isra.0+0x74>
 8016540:	f04f 36ff 	mov.w	r6, #4294967295
 8016544:	e7eb      	b.n	801651e <_strtoul_l.isra.0+0x8e>
 8016546:	1c73      	adds	r3, r6, #1
 8016548:	d106      	bne.n	8016558 <_strtoul_l.isra.0+0xc8>
 801654a:	2322      	movs	r3, #34	@ 0x22
 801654c:	f8ce 3000 	str.w	r3, [lr]
 8016550:	4630      	mov	r0, r6
 8016552:	b932      	cbnz	r2, 8016562 <_strtoul_l.isra.0+0xd2>
 8016554:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016558:	b107      	cbz	r7, 801655c <_strtoul_l.isra.0+0xcc>
 801655a:	4240      	negs	r0, r0
 801655c:	2a00      	cmp	r2, #0
 801655e:	d0f9      	beq.n	8016554 <_strtoul_l.isra.0+0xc4>
 8016560:	b106      	cbz	r6, 8016564 <_strtoul_l.isra.0+0xd4>
 8016562:	1e69      	subs	r1, r5, #1
 8016564:	6011      	str	r1, [r2, #0]
 8016566:	e7f5      	b.n	8016554 <_strtoul_l.isra.0+0xc4>
 8016568:	08017239 	.word	0x08017239

0801656c <_strtoul_r>:
 801656c:	f7ff bf90 	b.w	8016490 <_strtoul_l.isra.0>

08016570 <fiprintf>:
 8016570:	b40e      	push	{r1, r2, r3}
 8016572:	b503      	push	{r0, r1, lr}
 8016574:	4601      	mov	r1, r0
 8016576:	ab03      	add	r3, sp, #12
 8016578:	4805      	ldr	r0, [pc, #20]	@ (8016590 <fiprintf+0x20>)
 801657a:	f853 2b04 	ldr.w	r2, [r3], #4
 801657e:	6800      	ldr	r0, [r0, #0]
 8016580:	9301      	str	r3, [sp, #4]
 8016582:	f7ff f927 	bl	80157d4 <_vfiprintf_r>
 8016586:	b002      	add	sp, #8
 8016588:	f85d eb04 	ldr.w	lr, [sp], #4
 801658c:	b003      	add	sp, #12
 801658e:	4770      	bx	lr
 8016590:	2000019c 	.word	0x2000019c

08016594 <abort>:
 8016594:	b508      	push	{r3, lr}
 8016596:	2006      	movs	r0, #6
 8016598:	f000 f82c 	bl	80165f4 <raise>
 801659c:	2001      	movs	r0, #1
 801659e:	f7f5 fdf5 	bl	800c18c <_exit>

080165a2 <_raise_r>:
 80165a2:	291f      	cmp	r1, #31
 80165a4:	b538      	push	{r3, r4, r5, lr}
 80165a6:	4605      	mov	r5, r0
 80165a8:	460c      	mov	r4, r1
 80165aa:	d904      	bls.n	80165b6 <_raise_r+0x14>
 80165ac:	2316      	movs	r3, #22
 80165ae:	6003      	str	r3, [r0, #0]
 80165b0:	f04f 30ff 	mov.w	r0, #4294967295
 80165b4:	bd38      	pop	{r3, r4, r5, pc}
 80165b6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80165b8:	b112      	cbz	r2, 80165c0 <_raise_r+0x1e>
 80165ba:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80165be:	b94b      	cbnz	r3, 80165d4 <_raise_r+0x32>
 80165c0:	4628      	mov	r0, r5
 80165c2:	f000 f831 	bl	8016628 <_getpid_r>
 80165c6:	4622      	mov	r2, r4
 80165c8:	4601      	mov	r1, r0
 80165ca:	4628      	mov	r0, r5
 80165cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80165d0:	f000 b818 	b.w	8016604 <_kill_r>
 80165d4:	2b01      	cmp	r3, #1
 80165d6:	d00a      	beq.n	80165ee <_raise_r+0x4c>
 80165d8:	1c59      	adds	r1, r3, #1
 80165da:	d103      	bne.n	80165e4 <_raise_r+0x42>
 80165dc:	2316      	movs	r3, #22
 80165de:	6003      	str	r3, [r0, #0]
 80165e0:	2001      	movs	r0, #1
 80165e2:	e7e7      	b.n	80165b4 <_raise_r+0x12>
 80165e4:	2100      	movs	r1, #0
 80165e6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80165ea:	4620      	mov	r0, r4
 80165ec:	4798      	blx	r3
 80165ee:	2000      	movs	r0, #0
 80165f0:	e7e0      	b.n	80165b4 <_raise_r+0x12>
	...

080165f4 <raise>:
 80165f4:	4b02      	ldr	r3, [pc, #8]	@ (8016600 <raise+0xc>)
 80165f6:	4601      	mov	r1, r0
 80165f8:	6818      	ldr	r0, [r3, #0]
 80165fa:	f7ff bfd2 	b.w	80165a2 <_raise_r>
 80165fe:	bf00      	nop
 8016600:	2000019c 	.word	0x2000019c

08016604 <_kill_r>:
 8016604:	b538      	push	{r3, r4, r5, lr}
 8016606:	4d07      	ldr	r5, [pc, #28]	@ (8016624 <_kill_r+0x20>)
 8016608:	2300      	movs	r3, #0
 801660a:	4604      	mov	r4, r0
 801660c:	4608      	mov	r0, r1
 801660e:	4611      	mov	r1, r2
 8016610:	602b      	str	r3, [r5, #0]
 8016612:	f7f5 fdab 	bl	800c16c <_kill>
 8016616:	1c43      	adds	r3, r0, #1
 8016618:	d102      	bne.n	8016620 <_kill_r+0x1c>
 801661a:	682b      	ldr	r3, [r5, #0]
 801661c:	b103      	cbz	r3, 8016620 <_kill_r+0x1c>
 801661e:	6023      	str	r3, [r4, #0]
 8016620:	bd38      	pop	{r3, r4, r5, pc}
 8016622:	bf00      	nop
 8016624:	20013464 	.word	0x20013464

08016628 <_getpid_r>:
 8016628:	f7f5 bd98 	b.w	800c15c <_getpid>

0801662c <_sbrk>:
 801662c:	4a04      	ldr	r2, [pc, #16]	@ (8016640 <_sbrk+0x14>)
 801662e:	6811      	ldr	r1, [r2, #0]
 8016630:	4603      	mov	r3, r0
 8016632:	b909      	cbnz	r1, 8016638 <_sbrk+0xc>
 8016634:	4903      	ldr	r1, [pc, #12]	@ (8016644 <_sbrk+0x18>)
 8016636:	6011      	str	r1, [r2, #0]
 8016638:	6810      	ldr	r0, [r2, #0]
 801663a:	4403      	add	r3, r0
 801663c:	6013      	str	r3, [r2, #0]
 801663e:	4770      	bx	lr
 8016640:	2001346c 	.word	0x2001346c
 8016644:	20013470 	.word	0x20013470

08016648 <_init>:
 8016648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801664a:	bf00      	nop
 801664c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801664e:	bc08      	pop	{r3}
 8016650:	469e      	mov	lr, r3
 8016652:	4770      	bx	lr

08016654 <_fini>:
 8016654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016656:	bf00      	nop
 8016658:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801665a:	bc08      	pop	{r3}
 801665c:	469e      	mov	lr, r3
 801665e:	4770      	bx	lr
