

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Fri Feb 20 14:05:39 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a50t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.373 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       28|       28|  0.140 us|  0.140 us|    4|    4|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                              |                                                                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                   Instance                                   |                              Module                             |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_116    |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  |        6|        6|  30.000 ns|  30.000 ns|    4|    4|      yes|
        |call_ret2_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_122  |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s      |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_132    |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s  |        5|        5|  25.000 ns|  25.000 ns|    4|    4|      yes|
        |call_ret4_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_142  |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s      |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_149    |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s  |        5|        5|  25.000 ns|  25.000 ns|    4|    4|      yes|
        |call_ret_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_156   |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s      |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s_fu_166    |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s  |        6|        6|  30.000 ns|  30.000 ns|    4|    4|      yes|
        +------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+-------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
+-----------------+---------+-----+-------+-------+-----+
|DSP              |        -|    -|      -|      -|    -|
|Expression       |        -|    -|      0|     14|    -|
|FIFO             |        -|    -|      -|      -|    -|
|Instance         |        -|   34|   5382|   4804|    -|
|Memory           |        -|    -|      -|      -|    -|
|Multiplexer      |        -|    -|      -|     75|    -|
|Register         |        -|    -|    625|      -|    -|
+-----------------+---------+-----+-------+-------+-----+
|Total            |        0|   34|   6007|   4893|    0|
+-----------------+---------+-----+-------+-------+-----+
|Available        |      150|  120|  65200|  32600|    0|
+-----------------+---------+-----+-------+-------+-----+
|Utilization (%)  |        0|   28|      9|     15|    0|
+-----------------+---------+-----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+------+-----+
    |                                   Instance                                   |                              Module                             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+------+-----+
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_116    |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  |        0|  12|  1884|  1532|    0|
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_132    |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s  |        0|   5|   794|   685|    0|
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_149    |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s  |        0|   5|   801|   543|    0|
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s_fu_166    |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s  |        0|  12|  1903|  1474|    0|
    |call_ret2_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_122  |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s      |        0|   0|     0|   228|    0|
    |call_ret4_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_142  |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s      |        0|   0|     0|   114|    0|
    |call_ret_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_156   |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s      |        0|   0|     0|   228|    0|
    +------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                         |                                                                 |        0|  34|  5382|  4804|    0|
    +------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                    Variable Name                                    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_pp0_stage0_01001                                                            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp31                                             |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp51                                             |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp65                                             |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp85                                             |       and|   0|  0|   2|           1|           1|
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_116_ap_start  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                                                                        |       xor|   0|  0|   2|           1|           2|
    +-------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                                |          |   0|  0|  14|           7|           8|
    +-------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  21|          5|    1|          5|
    |ap_enable_reg_pp0_iter0    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7    |   9|          2|    1|          2|
    |input_layer_ap_vld_in_sig  |   9|          2|    1|          2|
    |input_layer_ap_vld_preg    |   9|          2|    1|          2|
    |input_layer_blk_n          |   9|          2|    1|          2|
    |input_layer_in_sig         |   9|          2|  128|        256|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  75|         17|  134|        271|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                           Name                                          |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                                                |    4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0_reg                                                              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                                                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                                                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                                                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                                                                  |    1|   0|    1|          0|
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_116_ap_start_reg  |    1|   0|    1|          0|
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_132_ap_start_reg  |    1|   0|    1|          0|
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_149_ap_start_reg  |    1|   0|    1|          0|
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s_fu_166_ap_start_reg  |    1|   0|    1|          0|
    |input_layer_ap_vld_preg                                                                  |    1|   0|    1|          0|
    |input_layer_preg                                                                         |  128|   0|  128|          0|
    |layer2_out_1_reg_341                                                                     |   16|   0|   16|          0|
    |layer2_out_2_reg_346                                                                     |   16|   0|   16|          0|
    |layer2_out_3_reg_351                                                                     |   16|   0|   16|          0|
    |layer2_out_4_reg_356                                                                     |   16|   0|   16|          0|
    |layer2_out_5_reg_361                                                                     |   16|   0|   16|          0|
    |layer2_out_reg_336                                                                       |   16|   0|   16|          0|
    |layer3_out_1_reg_371                                                                     |   16|   0|   16|          0|
    |layer3_out_2_reg_376                                                                     |   16|   0|   16|          0|
    |layer3_out_3_reg_381                                                                     |   16|   0|   16|          0|
    |layer3_out_4_reg_386                                                                     |   16|   0|   16|          0|
    |layer3_out_5_reg_391                                                                     |   16|   0|   16|          0|
    |layer3_out_reg_366                                                                       |   16|   0|   16|          0|
    |layer4_out_1_reg_401                                                                     |   16|   0|   16|          0|
    |layer4_out_2_reg_406                                                                     |   16|   0|   16|          0|
    |layer4_out_reg_396                                                                       |   16|   0|   16|          0|
    |layer5_out_1_reg_416                                                                     |   16|   0|   16|          0|
    |layer5_out_2_reg_421                                                                     |   16|   0|   16|          0|
    |layer5_out_reg_411                                                                       |   16|   0|   16|          0|
    |layer6_out_1_reg_431                                                                     |   16|   0|   16|          0|
    |layer6_out_2_reg_436                                                                     |   16|   0|   16|          0|
    |layer6_out_3_reg_441                                                                     |   16|   0|   16|          0|
    |layer6_out_4_reg_446                                                                     |   16|   0|   16|          0|
    |layer6_out_5_reg_451                                                                     |   16|   0|   16|          0|
    |layer6_out_reg_426                                                                       |   16|   0|   16|          0|
    |layer7_out_1_reg_461                                                                     |   16|   0|   16|          0|
    |layer7_out_2_reg_466                                                                     |   16|   0|   16|          0|
    |layer7_out_3_reg_471                                                                     |   16|   0|   16|          0|
    |layer7_out_4_reg_476                                                                     |   16|   0|   16|          0|
    |layer7_out_5_reg_481                                                                     |   16|   0|   16|          0|
    |layer7_out_reg_456                                                                       |   16|   0|   16|          0|
    +-----------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                                    |  625|   0|  625|          0|
    +-----------------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|input_layer          |   in|  128|      ap_vld|   input_layer|       pointer|
|input_layer_ap_vld   |   in|    1|      ap_vld|   input_layer|       pointer|
|layer8_out_0         |  out|   16|      ap_vld|  layer8_out_0|       pointer|
|layer8_out_0_ap_vld  |  out|    1|      ap_vld|  layer8_out_0|       pointer|
|layer8_out_1         |  out|   16|      ap_vld|  layer8_out_1|       pointer|
|layer8_out_1_ap_vld  |  out|    1|      ap_vld|  layer8_out_1|       pointer|
|layer8_out_2         |  out|   16|      ap_vld|  layer8_out_2|       pointer|
|layer8_out_2_ap_vld  |  out|    1|      ap_vld|  layer8_out_2|       pointer|
|layer8_out_3         |  out|   16|      ap_vld|  layer8_out_3|       pointer|
|layer8_out_3_ap_vld  |  out|    1|      ap_vld|  layer8_out_3|       pointer|
|layer8_out_4         |  out|   16|      ap_vld|  layer8_out_4|       pointer|
|layer8_out_4_ap_vld  |  out|    1|      ap_vld|  layer8_out_4|       pointer|
|layer8_out_5         |  out|   16|      ap_vld|  layer8_out_5|       pointer|
|layer8_out_5_ap_vld  |  out|    1|      ap_vld|  layer8_out_5|       pointer|
|layer8_out_6         |  out|   16|      ap_vld|  layer8_out_6|       pointer|
|layer8_out_6_ap_vld  |  out|    1|      ap_vld|  layer8_out_6|       pointer|
|layer8_out_7         |  out|   16|      ap_vld|  layer8_out_7|       pointer|
|layer8_out_7_ap_vld  |  out|    1|      ap_vld|  layer8_out_7|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

