## Thi·∫øt k·∫ø CPU b·∫±ng Verilog: C√°c module c·∫ßn thi·∫øt

Thi·∫øt k·∫ø m·ªôt CPU b·∫±ng Verilog l√† m·ªôt b√†i to√°n l·ªõn v√† th√∫ v·ªã. CPU l√† m·ªôt h·ªá th·ªëng ph·ª©c t·∫°p, th∆∞·ªùng ƒë∆∞·ª£c thi·∫øt k·∫ø theo ki·ªÉu **modular (chia module)** ƒë·ªÉ d·ªÖ qu·∫£n l√Ω, ph√°t tri·ªÉn v√† ki·ªÉm tra. D∆∞·ªõi ƒë√¢y l√† c√°c **module ch√≠nh** c·∫ßn c√≥ ƒë·ªÉ thi·∫øt k·∫ø m·ªôt **CPU ki·ªÉu RISC ƒë∆°n gi·∫£n (gi·ªëng MIPS ho·∫∑c RISC-V)**.

---

### üîß C√°c module c∆° b·∫£n c·∫ßn c√≥ trong CPU:

#### 1. Program Counter (PC)
- **Ch·ª©c nƒÉng**: Gi·ªØ ƒë·ªãa ch·ªâ l·ªánh hi·ªán t·∫°i ƒëang th·ª±c thi.
- **ƒê·∫ßu v√†o**:
  - `clk`: T√≠n hi·ªáu xung nh·ªãp (1 bit)
  - `reset`: T√≠n hi·ªáu reset (1 bit)
  - `pc_next`: ƒê·ªãa ch·ªâ ti·∫øp theo (32 bit)
  - `pc_write`: T√≠n hi·ªáu cho ph√©p ghi PC (1 bit, t√πy ch·ªçn)
- **ƒê·∫ßu ra**:
  - `pc_current`: ƒê·ªãa ch·ªâ hi·ªán t·∫°i (32 bit)
- **Specifications**:
  - Khi `reset=1`, PC s·∫Ω reset v·ªÅ 0x00000000
  - Khi `clk` l√™n xung v√† `pc_write=1` (ho·∫∑c kh√¥ng c√≥ t√≠n hi·ªáu `pc_write`), PC s·∫Ω c·∫≠p nh·∫≠t gi√° tr·ªã m·ªõi t·ª´ `pc_next`
  - ƒê·ªô r·ªông m·∫∑c ƒë·ªãnh l√† 32 bit (c√≥ th·ªÉ ƒëi·ªÅu ch·ªânh qua tham s·ªë)

#### 2. Instruction Memory
- **Ch·ª©c nƒÉng**: L∆∞u c√°c l·ªánh m√°y (instruction) ƒë√£ ƒë∆∞·ª£c n·∫°p s·∫µn (gi·∫£ l·∫≠p ROM).
- **ƒê·∫ßu v√†o**:
  - `address`: ƒê·ªãa ch·ªâ l·ªánh t·ª´ PC (32 bit)
- **ƒê·∫ßu ra**:
  - `instruction`: M√£ l·ªánh ƒë·ªçc ƒë∆∞·ª£c (32 bit)
- **Specifications**:
  - K√≠ch th∆∞·ªõc b·ªô nh·ªõ: 1024 words (4KB), c√≥ th·ªÉ t√πy ch·ªânh
  - Ch·ªâ ƒë·ªçc (read-only)
  - Kh√¥ng ƒë·ªìng b·ªô (combinational logic)
  - Kh·ªüi t·∫°o t·ª´ file hex ho·∫∑c binary

#### 3. Instruction Decoder / Control Unit
- **Ch·ª©c nƒÉng**: Gi·∫£i m√£ l·ªánh v√† t·∫°o t√≠n hi·ªáu ƒëi·ªÅu khi·ªÉn.
- **ƒê·∫ßu v√†o**:
  - `instruction`: M√£ l·ªánh c·∫ßn gi·∫£i m√£ (32 bit)
- **ƒê·∫ßu ra**:
  - `opcode`: M√£ ho·∫°t ƒë·ªông (7 bit cho RISC-V)
  - `rd`: ƒê·ªãa ch·ªâ thanh ghi ƒë√≠ch (5 bit)
  - `rs1`: ƒê·ªãa ch·ªâ thanh ghi ngu·ªìn 1 (5 bit)
  - `rs2`: ƒê·ªãa ch·ªâ thanh ghi ngu·ªìn 2 (5 bit)
  - `funct3`: M√£ h√†m ph·ª• 3-bit (3 bit)
  - `funct7`: M√£ h√†m ph·ª• 7-bit (7 bit)
  - `RegWrite`: Cho ph√©p ghi v√†o thanh ghi (1 bit)
  - `MemtoReg`: Ch·ªçn d·ªØ li·ªáu t·ª´ b·ªô nh·ªõ hay ALU (1 bit)
  - `MemRead`: Cho ph√©p ƒë·ªçc b·ªô nh·ªõ (1 bit)
  - `MemWrite`: Cho ph√©p ghi b·ªô nh·ªõ (1 bit)
  - `ALUSrc`: Ch·ªçn ngu·ªìn to√°n h·∫°ng B cho ALU (1 bit)
  - `ALUOp`: M√£ ph√©p to√°n ALU (2 bit)
  - `Branch`: T√≠n hi·ªáu l·ªánh r·∫Ω nh√°nh (1 bit)
  - `Jump`: T√≠n hi·ªáu l·ªánh nh·∫£y (1 bit)
- **Specifications**:
  - H·ªó tr·ª£ c√°c l·ªánh c∆° b·∫£n: R-type, I-type, S-type, B-type, U-type, J-type
  - Gi·∫£i m√£ ƒë·ªìng th·ªùi c√°c tr∆∞·ªùng c·ªßa l·ªánh v√† t·∫°o t√≠n hi·ªáu ƒëi·ªÅu khi·ªÉn

#### 4. Register File
- **Ch·ª©c nƒÉng**: L∆∞u tr·ªØ c√°c thanh ghi c·ªßa CPU.
- **ƒê·∫ßu v√†o**:
  - `clk`: T√≠n hi·ªáu xung nh·ªãp (1 bit)
  - `reset`: T√≠n hi·ªáu reset (1 bit)
  - `reg_write`: Cho ph√©p ghi v√†o thanh ghi (1 bit)
  - `rs1_addr`: ƒê·ªãa ch·ªâ thanh ghi ƒë·ªçc 1 (5 bit)
  - `rs2_addr`: ƒê·ªãa ch·ªâ thanh ghi ƒë·ªçc 2 (5 bit)
  - `rd_addr`: ƒê·ªãa ch·ªâ thanh ghi ghi (5 bit)
  - `write_data`: D·ªØ li·ªáu c·∫ßn ghi (32 bit)
- **ƒê·∫ßu ra**:
  - `rs1_data`: D·ªØ li·ªáu ƒë·ªçc t·ª´ thanh ghi 1 (32 bit)
  - `rs2_data`: D·ªØ li·ªáu ƒë·ªçc t·ª´ thanh ghi 2 (32 bit)
- **Specifications**:
  - 32 thanh ghi x 32 bit (x0 ƒë·∫øn x31 cho RISC-V)
  - Thanh ghi x0 lu√¥n b·∫±ng 0
  - ƒê·ªçc kh√¥ng ƒë·ªìng b·ªô (combinational)
  - Ghi ƒë·ªìng b·ªô theo xung `clk` khi `reg_write=1`

#### 5. ALU (Arithmetic Logic Unit)
- **Ch·ª©c nƒÉng**: Th·ª±c hi·ªán c√°c ph√©p to√°n s·ªë h·ªçc v√† logic.
- **ƒê·∫ßu v√†o**:
  - `operand_a`: To√°n h·∫°ng A (32 bit)
  - `operand_b`: To√°n h·∫°ng B (32 bit)
  - `alu_control`: M√£ ph√©p to√°n (4 bit)
- **ƒê·∫ßu ra**:
  - `result`: K·∫øt qu·∫£ ph√©p to√°n (32 bit)
  - `zero`: C·ªù b√°o k·∫øt qu·∫£ b·∫±ng 0 (1 bit)
  - `overflow`: C·ªù b√°o tr√†n s·ªë (1 bit, t√πy ch·ªçn)
  - `negative`: C·ªù b√°o k·∫øt qu·∫£ √¢m (1 bit, t√πy ch·ªçn)
- **Specifications**:
  - H·ªó tr·ª£ c√°c ph√©p to√°n: ADD, SUB, AND, OR, XOR, SLL, SRL, SRA, SLT, SLTU
  - M√£ ph√©p to√°n 4 bit ƒë·ªÉ h·ªó tr·ª£ 10-16 ph√©p to√°n

#### 6. Immediate Generator
- **Ch·ª©c nƒÉng**: Gi·∫£i m√£ gi√° tr·ªã immediate t·ª´ l·ªánh.
- **ƒê·∫ßu v√†o**:
  - `instruction`: M√£ l·ªánh (32 bit)
  - `imm_type`: Lo·∫°i immediate (3 bit, t√πy ch·ªçn)
- **ƒê·∫ßu ra**:
  - `immediate`: Gi√° tr·ªã immediate ƒë√£ m·ªü r·ªông d·∫•u (32 bit)  
- **Specifications**:
  - H·ªó tr·ª£ c√°c ƒë·ªãnh d·∫°ng immediate: I-type, S-type, B-type, U-type, J-type
  - T·ª± ƒë·ªông m·ªü r·ªông d·∫•u (sign extension)

#### 7. ALU Control Unit
- **Ch·ª©c nƒÉng**: X√°c ƒë·ªãnh ph√©p to√°n ALU c·ª• th·ªÉ.
- **ƒê·∫ßu v√†o**:
  - `ALUOp`: M√£ ph√©p to√°n t·ª´ control unit (2 bit)
  - `funct3`: M√£ h√†m ph·ª• 3-bit t·ª´ instruction (3 bit)   
  - `funct7`: M√£ h√†m ph·ª• 7-bit t·ª´ instruction (7 bit)
- **ƒê·∫ßu ra**:
  - `alu_control`: M√£ ƒëi·ªÅu khi·ªÉn ALU (4 bit)
- **Specifications**:
  - D·ª±a v√†o `ALUOp`, `funct3` v√† `funct7` ƒë·ªÉ x√°c ƒë·ªãnh ch√≠nh x√°c ph√©p to√°n ALU
  - H·ªó tr·ª£ c√°c l·ªánh R-type, I-type, load/store, branch

#### 8. Data Memory
- **Ch·ª©c nƒÉng**: L∆∞u tr·ªØ d·ªØ li·ªáu (RAM).
- **ƒê·∫ßu v√†o**:
  - `clk`: T√≠n hi·ªáu xung nh·ªãp (1 bit)
  - `address`: ƒê·ªãa ch·ªâ b·ªô nh·ªõ (32 bit)
  - `write_data`: D·ªØ li·ªáu c·∫ßn ghi (32 bit)
  - `mem_write`: Cho ph√©p ghi (1 bit)
  - `mem_read`: Cho ph√©p ƒë·ªçc (1 bit)
- **ƒê·∫ßu ra**:
  - `read_data`: D·ªØ li·ªáu ƒë·ªçc ƒë∆∞·ª£c (32 bit)
- **Specifications**:
  - K√≠ch th∆∞·ªõc b·ªô nh·ªõ: 1024 words (4KB), c√≥ th·ªÉ t√πy ch·ªânh
  - ƒê·ªçc kh√¥ng ƒë·ªìng b·ªô (combinational) khi `mem_read=1`
  - Ghi ƒë·ªìng b·ªô theo xung `clk` khi `mem_write=1`
  - H·ªó tr·ª£ ƒë·ªçc/ghi byte, half-word, word (t√πy ch·ªçn)

#### 9. Branch Comparator / Branch Logic
- **Ch·ª©c nƒÉng**: X·ª≠ l√Ω c√°c l·ªánh r·∫Ω nh√°nh.
- **ƒê·∫ßu v√†o**:
  - `rs1_data`: D·ªØ li·ªáu t·ª´ thanh ghi 1 (32 bit)
  - `rs2_data`: D·ªØ li·ªáu t·ª´ thanh ghi 2 (32 bit)
  - `branch`: T√≠n hi·ªáu l·ªánh r·∫Ω nh√°nh (1 bit)
  - `funct3`: Lo·∫°i ph√©p so s√°nh (3 bit)
- **ƒê·∫ßu ra**:
  - `branch_taken`: K·∫øt qu·∫£ quy·∫øt ƒë·ªãnh nh·∫£y (1 bit)
- **Specifications**:
  - H·ªó tr·ª£ c√°c l·ªánh: BEQ, BNE, BLT, BGE, BLTU, BGEU
  - K·∫øt h·ª£p v·ªõi t√≠n hi·ªáu `branch` ƒë·ªÉ quy·∫øt ƒë·ªãnh c√≥ nh·∫£y hay kh√¥ng

#### 10. MUX (Multiplexers)
- **Ch·ª©c nƒÉng**: Ch·ªçn ƒë∆∞·ªùng ƒëi d·ªØ li·ªáu.
- **ƒê·∫ßu v√†o**:
  - `input0`: ƒê·∫ßu v√†o 0 (32 bit)
  - `input1`: ƒê·∫ßu v√†o 1 (32 bit)
  - `select`: T√≠n hi·ªáu ch·ªçn (1 bit)
- **ƒê·∫ßu ra**:
  - `output`: ƒê·∫ßu ra ƒë∆∞·ª£c ch·ªçn (32 bit)
- **Specifications**:
  - Nhi·ªÅu MUX ƒë∆∞·ª£c s·ª≠ d·ª•ng trong datapath
  - C√°c MUX ch√≠nh: ALUSrc MUX, MemtoReg MUX, PC Source MUX

---

### üß† C√°c module b·ªï sung (t√πy ch·ªçn)

#### 1. Forwarding Unit
- **Ch·ª©c nƒÉng**: Gi·∫£i quy·∫øt data hazard trong pipeline.
- **ƒê·∫ßu v√†o**:
  - `rs1_addr_ex`: ƒê·ªãa ch·ªâ thanh ghi ngu·ªìn 1 ·ªü stage EX (5 bit)
  - `rs2_addr_ex`: ƒê·ªãa ch·ªâ thanh ghi ngu·ªìn 2 ·ªü stage EX (5 bit)
  - `rd_addr_mem`: ƒê·ªãa ch·ªâ thanh ghi ƒë√≠ch ·ªü stage MEM (5 bit)
  - `rd_addr_wb`: ƒê·ªãa ch·ªâ thanh ghi ƒë√≠ch ·ªü stage WB (5 bit)
  - `reg_write_mem`: T√≠n hi·ªáu ghi thanh ghi ·ªü stage MEM (1 bit)
  - `reg_write_wb`: T√≠n hi·ªáu ghi thanh ghi ·ªü stage WB (1 bit)
- **ƒê·∫ßu ra**:
  - `forward_a`: ƒêi·ªÅu khi·ªÉn forwarding cho to√°n h·∫°ng A (2 bit)
  - `forward_b`: ƒêi·ªÅu khi·ªÉn forwarding cho to√°n h·∫°ng B (2 bit)
- **Specifications**:
  - Ph√°t hi·ªán data hazard v√† t·∫°o t√≠n hi·ªáu ƒëi·ªÅu khi·ªÉn forwarding
  - ∆Øu ti√™n forwarding t·ª´ giai ƒëo·∫°n g·∫ßn h∆°n (MEM tr∆∞·ªõc WB)

#### 2. Hazard Detection Unit
- **Ch·ª©c nƒÉng**: Ph√°t hi·ªán v√† x·ª≠ l√Ω load-use hazard.
- **ƒê·∫ßu v√†o**:
  - `rs1_addr_id`: ƒê·ªãa ch·ªâ thanh ghi ngu·ªìn 1 ·ªü stage ID (5 bit)
  - `rs2_addr_id`: ƒê·ªãa ch·ªâ thanh ghi ngu·ªìn 2 ·ªü stage ID (5 bit)
  - `rd_addr_ex`: ƒê·ªãa ch·ªâ thanh ghi ƒë√≠ch ·ªü stage EX (5 bit)
  - `mem_read_ex`: T√≠n hi·ªáu ƒë·ªçc b·ªô nh·ªõ ·ªü stage EX (1 bit)
- **ƒê·∫ßu ra**:
  - `stall`: T√≠n hi·ªáu d·ª´ng pipeline (1 bit)
- **Specifications**:
  - Ph√°t hi·ªán load-use hazard v√† t·∫°o t√≠n hi·ªáu stall
  - Khi `stall=1`, PC v√† IF/ID register kh√¥ng c·∫≠p nh·∫≠t, ID/EX register ƒë∆∞·ª£c x√≥a

#### 3. Pipeline Registers
- **Ch·ª©c nƒÉng**: L∆∞u tr·ªØ tr·∫°ng th√°i gi·ªØa c√°c stage c·ªßa pipeline.
- **ƒê·∫ßu v√†o**:
  - `clk`: T√≠n hi·ªáu xung nh·ªãp (1 bit)
  - `reset`: T√≠n hi·ªáu reset (1 bit)
  - `stall`: T√≠n hi·ªáu d·ª´ng (1 bit, t√πy ch·ªçn)
  - `flush`: T√≠n hi·ªáu x√≥a (1 bit, t√πy ch·ªçn)
  - C√°c t√≠n hi·ªáu ƒë·∫ßu v√†o t·ª´ stage tr∆∞·ªõc
- **ƒê·∫ßu ra**:
  - C√°c t√≠n hi·ªáu ƒë·∫ßu ra cho stage ti·∫øp theo
- **Specifications**:
  - IF/ID Register: L∆∞u PC v√† instruction
  - ID/EX Register: L∆∞u t√≠n hi·ªáu ƒëi·ªÅu khi·ªÉn, gi√° tr·ªã thanh ghi, immediate, ƒë·ªãa ch·ªâ thanh ghi
  - EX/MEM Register: L∆∞u t√≠n hi·ªáu ƒëi·ªÅu khi·ªÉn, k·∫øt qu·∫£ ALU, d·ªØ li·ªáu ghi b·ªô nh·ªõ, ƒë·ªãa ch·ªâ thanh ghi ƒë√≠ch
  - MEM/WB Register: L∆∞u t√≠n hi·ªáu ƒëi·ªÅu khi·ªÉn, d·ªØ li·ªáu t·ª´ b·ªô nh·ªõ, k·∫øt qu·∫£ ALU, ƒë·ªãa ch·ªâ thanh ghi ƒë√≠ch

#### 4. CSR/Interrupt Unit
- **Ch·ª©c nƒÉng**: X·ª≠ l√Ω ng·∫Øt v√† truy c·∫≠p thanh ghi ƒëi·ªÅu khi·ªÉn/tr·∫°ng th√°i.
- **ƒê·∫ßu v√†o**:
  - `clk`: T√≠n hi·ªáu xung nh·ªãp (1 bit)
  - `reset`: T√≠n hi·ªáu reset (1 bit)
  - `interrupt`: T√≠n hi·ªáu ng·∫Øt t·ª´ b√™n ngo√†i (1 bit)
  - `instruction`: M√£ l·ªánh CSR (32 bit)
  - `rs1_data`: D·ªØ li·ªáu t·ª´ thanh ghi ngu·ªìn (32 bit)
  - `pc_current`: Gi√° tr·ªã PC hi·ªán t·∫°i (32 bit)
- **ƒê·∫ßu ra**:
  - `csr_data`: D·ªØ li·ªáu ƒë·ªçc t·ª´ CSR (32 bit)
  - `trap_vector`: ƒê·ªãa ch·ªâ x·ª≠ l√Ω ng·∫Øt (32 bit)
  - `trap_taken`: T√≠n hi·ªáu c√≥ ng·∫Øt x·∫£y ra (1 bit)
- **Specifications**:
  - H·ªó tr·ª£ c√°c l·ªánh CSR: CSRRW, CSRRS, CSRRC
  - L∆∞u tr·ªØ c√°c thanh ghi CSR: mtvec, mepc, mcause, ...
  - X·ª≠ l√Ω ng·∫Øt v√† ngo·∫°i l·ªá

#### 5. Cache (I-Cache, D-Cache)
- **Ch·ª©c nƒÉng**: B·ªô nh·ªõ ƒë·ªám t·ªëc ƒë·ªô cao.
- **ƒê·∫ßu v√†o**:
  - `clk`: T√≠n hi·ªáu xung nh·ªãp (1 bit)
  - `reset`: T√≠n hi·ªáu reset (1 bit)
  - `address`: ƒê·ªãa ch·ªâ truy c·∫≠p (32 bit)
  - `write_data`: D·ªØ li·ªáu c·∫ßn ghi (32 bit, ch·ªâ cho D-Cache)
  - `write_enable`: Cho ph√©p ghi (1 bit, ch·ªâ cho D-Cache)
  - `read_enable`: Cho ph√©p ƒë·ªçc (1 bit)
- **ƒê·∫ßu ra**:
  - `read_data`: D·ªØ li·ªáu ƒë·ªçc ƒë∆∞·ª£c (32 bit)
  - `hit`: T√≠n hi·ªáu cache hit (1 bit)
  - `miss`: T√≠n hi·ªáu cache miss (1 bit)
- **Specifications**:
  - K√≠ch th∆∞·ªõc cache: 1KB-4KB
  - Ki·∫øn tr√∫c: Direct-mapped ho·∫∑c 2-way set associative
  - Ch√≠nh s√°ch thay th·∫ø: LRU
  - Ch√≠nh s√°ch ghi: Write-through ho·∫∑c write-back

---

### üèóÔ∏è S∆° ƒë·ªì lu·ªìng d·ªØ li·ªáu (Datapath)

N·∫øu b·∫°n ƒëang l√†m CPU **single-cycle**, b·∫°n s·∫Ω c√≥ m·ªôt datapath ƒë∆°n v·ªõi c√°c module tr√™n n·ªëi tr·ª±c ti·∫øp.

N·∫øu b·∫°n l√†m CPU **multi-cycle ho·∫∑c pipelined**, c√°c module tr√™n s·∫Ω chia ra theo t·ª´ng stage v√† c√≥ th√™m register trung gian.

#### Single-Cycle Datapath
```
PC ‚Üí Instruction Memory ‚Üí Decoder/Control ‚Üí Register File ‚Üí ALU ‚Üí Data Memory ‚Üí Register File
 ‚Üë                           ‚Üì                  ‚Üì           ‚Üë      ‚Üì
 ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
```

#### 5-Stage Pipeline Datapath
```
IF Stage:    PC ‚Üí Instruction Memory ‚Üí IF/ID Register
ID Stage:    IF/ID Register ‚Üí Decoder/Control + Register File ‚Üí ID/EX Register
EX Stage:    ID/EX Register ‚Üí ALU + ALU Control ‚Üí EX/MEM Register
MEM Stage:   EX/MEM Register ‚Üí Data Memory ‚Üí MEM/WB Register
WB Stage:    MEM/WB Register ‚Üí Register File
``` 

---

### üìã Testplan

#### 1. Unit Testing
- **Program Counter**: Ki·ªÉm tra reset, c·∫≠p nh·∫≠t gi√° tr·ªã m·ªõi, stall
- **Instruction Memory**: Ki·ªÉm tra ƒë·ªçc instruction t·ª´ c√°c ƒë·ªãa ch·ªâ kh√°c nhau
- **Register File**: Ki·ªÉm tra ƒë·ªçc/ghi c√°c thanh ghi, x0 lu√¥n b·∫±ng 0
- **ALU**: Ki·ªÉm tra t·ª´ng ph√©p to√°n v·ªõi c√°c gi√° tr·ªã bi√™n
- **Control Unit**: Ki·ªÉm tra t√≠n hi·ªáu ƒëi·ªÅu khi·ªÉn cho t·ª´ng lo·∫°i l·ªánh
- **Data Memory**: Ki·ªÉm tra ƒë·ªçc/ghi byte, half-word, word

#### 2. Integration Testing
- **Fetch Stage**: PC + Instruction Memory
- **Decode Stage**: Decoder + Register File
- **Execute Stage**: ALU + ALU Control
- **Memory Stage**: Data Memory
- **Writeback Stage**: K·∫øt n·ªëi t·ª´ Data Memory/ALU v·ªÅ Register File

#### 3. System Testing
- **Ch∆∞∆°ng tr√¨nh ƒë∆°n gi·∫£n**: C·ªông, tr·ª´, AND, OR, XOR
- **Ch∆∞∆°ng tr√¨nh r·∫Ω nh√°nh**: Ki·ªÉm tra c√°c l·ªánh branch
- **Ch∆∞∆°ng tr√¨nh load/store**: Ki·ªÉm tra truy c·∫≠p b·ªô nh·ªõ
- **Ch∆∞∆°ng tr√¨nh t·ªïng h·ª£p**: T√≠nh t·ªïng m·∫£ng, t√¨m gi√° tr·ªã l·ªõn nh·∫•t/nh·ªè nh·∫•t
- **Benchmark**: Ch·∫°y thu·∫≠t to√°n s·∫Øp x·∫øp, t√≠nh giai th·ª´a, Fibonacci

#### 4. Testbench
```verilog
module cpu_tb;
    reg clk;
    reg reset;
    
    // Kh·ªüi t·∫°o CPU
    cpu uut (
        .clk(clk),
        .reset(reset)
    );
    
    // T·∫°o xung clock
    always begin
        #5 clk = ~clk;
    end
    
    // Testcase
    initial begin
        // Kh·ªüi t·∫°o
        clk = 0;
        reset = 1;
        
        // Reset
        #10 reset = 0;
        
        // Ch·∫°y m√¥ ph·ªèng
        #1000;
        
        // K·∫øt th√∫c
        $finish;
    end
    
    // Monitor
    initial begin
        $monitor("Time=%0t, PC=%h, Instruction=%h", $time, uut.pc_current, uut.instruction);
    end
    
    // Dump waveform
    initial begin
        $dumpfile("cpu.vcd");
        $dumpvars(0, cpu_tb);
    end
endmodule
```

### üí° G·ª£i √Ω b∆∞·ªõc kh·ªüi ƒë·∫ßu:

1. **B·∫Øt ƒë·∫ßu v·ªõi CPU ƒë∆°n chu k·ª≥ (single-cycle)**:
   - Tri·ªÉn khai t·ª´ng module ri√™ng l·∫ª v√† ki·ªÉm th·ª≠
   - K·∫øt n·ªëi c√°c module l·∫°i v·ªõi nhau theo datapath
   - Ki·ªÉm th·ª≠ v·ªõi c√°c ch∆∞∆°ng tr√¨nh ƒë∆°n gi·∫£n

2. **M√¥ ph·ªèng v·ªõi m·ªôt t·∫≠p l·ªánh nh·ªè**:
   - C√°c l·ªánh s·ªë h·ªçc: `add`, `sub`, `and`, `or`, `xor`
   - C√°c l·ªánh load/store: `lw`, `sw`
   - C√°c l·ªánh r·∫Ω nh√°nh: `beq`, `bne`
   - C√°c l·ªánh nh·∫£y: `jal`, `jalr`

3. **T·ª± t·∫°o ch∆∞∆°ng tr√¨nh ƒë∆°n gi·∫£n ƒë·ªÉ test**:
   - Ch∆∞∆°ng tr√¨nh t√≠nh t·ªïng: `sum = a + b + c + d`
   - Ch∆∞∆°ng tr√¨nh t√¨m max: `max = (a > b) ? a : b`
   - Ch∆∞∆°ng tr√¨nh v√≤ng l·∫∑p: T√≠nh t·ªïng m·∫£ng

4. **M·ªü r·ªông sang CPU pipeline**:
   - Th√™m c√°c pipeline register
   - Tri·ªÉn khai forwarding unit
   - Tri·ªÉn khai hazard detection unit
   - X·ª≠ l√Ω control hazard

