
Master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000eb40  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009cc  0800ecd0  0800ecd0  0001ecd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f69c  0800f69c  0002020c  2**0
                  CONTENTS
  4 .ARM          00000008  0800f69c  0800f69c  0001f69c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f6a4  0800f6a4  0002020c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f6a4  0800f6a4  0001f6a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f6a8  0800f6a8  0001f6a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000020c  20000000  0800f6ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000026dc  2000020c  0800f8b8  0002020c  2**2
                  ALLOC
 10 ._user_heap_stack 00000a00  200028e8  0800f8b8  000228e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002cbbd  00000000  00000000  0002023c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005bba  00000000  00000000  0004cdf9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002190  00000000  00000000  000529b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001f68  00000000  00000000  00054b48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000291a5  00000000  00000000  00056ab0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002de08  00000000  00000000  0007fc55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e27f8  00000000  00000000  000ada5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00190255  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000096bc  00000000  00000000  001902a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000020c 	.word	0x2000020c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ecb8 	.word	0x0800ecb8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000210 	.word	0x20000210
 80001cc:	0800ecb8 	.word	0x0800ecb8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <ADF_Init>:
extern uint8_t ADF_status;

/* Functions -------------------------------------------------------------------*/

/* ADF7242 config after cold start or wake-up from sleep */
void ADF_Init(uint32_t frequency){
 8000568:	b580      	push	{r7, lr}
 800056a:	b084      	sub	sp, #16
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ADF7242_GP1_GPIO_Port, ADF7242_GP1_Pin, GPIO_PIN_RESET); //transmit data input low SPORT mode
 8000570:	2200      	movs	r2, #0
 8000572:	2101      	movs	r1, #1
 8000574:	4830      	ldr	r0, [pc, #192]	; (8000638 <ADF_Init+0xd0>)
 8000576:	f004 f8a5 	bl	80046c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_RESET); //HGM off
 800057a:	2200      	movs	r2, #0
 800057c:	2102      	movs	r1, #2
 800057e:	482f      	ldr	r0, [pc, #188]	; (800063c <ADF_Init+0xd4>)
 8000580:	f004 f8a0 	bl	80046c4 <HAL_GPIO_WritePin>

	uint8_t res = 0;
 8000584:	2300      	movs	r3, #0
 8000586:	73fb      	strb	r3, [r7, #15]
	// Reset transceiver at startup with RC_RESET command (p.37)
	ADF_reset();
 8000588:	f000 f85e 	bl	8000648 <ADF_reset>
	HAL_Delay(10);
 800058c:	200a      	movs	r0, #10
 800058e:	f002 fefd 	bl	800338c <HAL_Delay>

	// RC_mode = IEEE802.15.4 packet with automatic preamble and SFD generation
	ADF_SPI_MEM_WR(0x13e,0x00);
 8000592:	2100      	movs	r1, #0
 8000594:	f44f 709f 	mov.w	r0, #318	; 0x13e
 8000598:	f000 f89c 	bl	80006d4 <ADF_SPI_MEM_WR>

	// Interrupt setup
	// irq1_en0 register -> no battery monitor, chip ready for access... interrupt on IRQ1
	ADF_SPI_MEM_WR(0x3c7,0x00);
 800059c:	2100      	movs	r1, #0
 800059e:	f240 30c7 	movw	r0, #967	; 0x3c7
 80005a2:	f000 f897 	bl	80006d4 <ADF_SPI_MEM_WR>
	// irq1_en1 register -> packet transmission complete interrupt on IRQ1
	ADF_SPI_MEM_WR(0x3c8,0x10);
 80005a6:	2110      	movs	r1, #16
 80005a8:	f44f 7072 	mov.w	r0, #968	; 0x3c8
 80005ac:	f000 f892 	bl	80006d4 <ADF_SPI_MEM_WR>
	// irq2_en0 register -> no battery monitor, chip ready for access... interrupt on IRQ2
	ADF_SPI_MEM_WR(0x3c9,0x00);
 80005b0:	2100      	movs	r1, #0
 80005b2:	f240 30c9 	movw	r0, #969	; 0x3c9
 80005b6:	f000 f88d 	bl	80006d4 <ADF_SPI_MEM_WR>
	// irq2_en1 register -> packet received in RX_BUFFER interrupt on IRQ2
	ADF_SPI_MEM_WR(0x3ca,0x08);
 80005ba:	2108      	movs	r1, #8
 80005bc:	f240 30ca 	movw	r0, #970	; 0x3ca
 80005c0:	f000 f888 	bl	80006d4 <ADF_SPI_MEM_WR>

	// Clear all interrupt flags
	ADF_SPI_MEM_WR(0x3cb,0xff);
 80005c4:	21ff      	movs	r1, #255	; 0xff
 80005c6:	f240 30cb 	movw	r0, #971	; 0x3cb
 80005ca:	f000 f883 	bl	80006d4 <ADF_SPI_MEM_WR>
	ADF_SPI_MEM_WR(0x3cc,0xff);
 80005ce:	21ff      	movs	r1, #255	; 0xff
 80005d0:	f44f 7073 	mov.w	r0, #972	; 0x3cc
 80005d4:	f000 f87e 	bl	80006d4 <ADF_SPI_MEM_WR>

	// Set transceiver in idle state
	ADF_set_IDLE_mode();
 80005d8:	f000 f930 	bl	800083c <ADF_set_IDLE_mode>
	HAL_Delay(10);
 80005dc:	200a      	movs	r0, #10
 80005de:	f002 fed5 	bl	800338c <HAL_Delay>

	// Set frequency
	ADF_SET_FREQ_kHz(frequency);
 80005e2:	6878      	ldr	r0, [r7, #4]
 80005e4:	f000 f854 	bl	8000690 <ADF_SET_FREQ_kHz>

	// Read register txpb (Transmit packet storage base address)
	TX_BUFFER_BASE = ADF_SPI_MEM_RD(0x314);
 80005e8:	f44f 7045 	mov.w	r0, #788	; 0x314
 80005ec:	f000 f8c4 	bl	8000778 <ADF_SPI_MEM_RD>
 80005f0:	4603      	mov	r3, r0
 80005f2:	461a      	mov	r2, r3
 80005f4:	4b12      	ldr	r3, [pc, #72]	; (8000640 <ADF_Init+0xd8>)
 80005f6:	701a      	strb	r2, [r3, #0]
	// Read register rxpb (Receive packet storage base address)
	RX_BUFFER_BASE = ADF_SPI_MEM_RD(0x315);
 80005f8:	f240 3015 	movw	r0, #789	; 0x315
 80005fc:	f000 f8bc 	bl	8000778 <ADF_SPI_MEM_RD>
 8000600:	4603      	mov	r3, r0
 8000602:	461a      	mov	r2, r3
 8000604:	4b0f      	ldr	r3, [pc, #60]	; (8000644 <ADF_Init+0xdc>)
 8000606:	701a      	strb	r2, [r3, #0]

	// Set transceiver in idle state
	ADF_set_IDLE_mode();
 8000608:	f000 f918 	bl	800083c <ADF_set_IDLE_mode>
	HAL_Delay(10);
 800060c:	200a      	movs	r0, #10
 800060e:	f002 febd 	bl	800338c <HAL_Delay>


	// PA power [7:4] min=3, max=15 & [3]=0 & [2:0]=1
	ADF_SPI_MEM_WR(0x3aa, 0xf1);
 8000612:	21f1      	movs	r1, #241	; 0xf1
 8000614:	f240 30aa 	movw	r0, #938	; 0x3aa
 8000618:	f000 f85c 	bl	80006d4 <ADF_SPI_MEM_WR>

	// Setup for external PA and LNA (ext_ctrl register)
	ADF_SPI_MEM_WR(0x100, 0x1C);
 800061c:	211c      	movs	r1, #28
 800061e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000622:	f000 f857 	bl	80006d4 <ADF_SPI_MEM_WR>

	HAL_Delay(50);
 8000626:	2032      	movs	r0, #50	; 0x32
 8000628:	f002 feb0 	bl	800338c <HAL_Delay>
	ADF_set_PHY_RDY_mode();
 800062c:	f000 f924 	bl	8000878 <ADF_set_PHY_RDY_mode>
}
 8000630:	bf00      	nop
 8000632:	3710      	adds	r7, #16
 8000634:	46bd      	mov	sp, r7
 8000636:	bd80      	pop	{r7, pc}
 8000638:	40020400 	.word	0x40020400
 800063c:	40020000 	.word	0x40020000
 8000640:	20000870 	.word	0x20000870
 8000644:	20000e98 	.word	0x20000e98

08000648 <ADF_reset>:

void ADF_reset(void){
 8000648:	b580      	push	{r7, lr}
 800064a:	b082      	sub	sp, #8
 800064c:	af00      	add	r7, sp, #0
	// Write RC_RESET command
	uint8_t byte[] = {0xC8};
 800064e:	23c8      	movs	r3, #200	; 0xc8
 8000650:	713b      	strb	r3, [r7, #4]
	uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000652:	2200      	movs	r2, #0
 8000654:	2104      	movs	r1, #4
 8000656:	480c      	ldr	r0, [pc, #48]	; (8000688 <ADF_reset+0x40>)
 8000658:	f004 f834 	bl	80046c4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, byte, 1, 50);
 800065c:	1d39      	adds	r1, r7, #4
 800065e:	2332      	movs	r3, #50	; 0x32
 8000660:	2201      	movs	r2, #1
 8000662:	480a      	ldr	r0, [pc, #40]	; (800068c <ADF_reset+0x44>)
 8000664:	f006 fe94 	bl	8007390 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &ADF_status, 1, 50);
 8000668:	1cf9      	adds	r1, r7, #3
 800066a:	2332      	movs	r3, #50	; 0x32
 800066c:	2201      	movs	r2, #1
 800066e:	4807      	ldr	r0, [pc, #28]	; (800068c <ADF_reset+0x44>)
 8000670:	f006 ffca 	bl	8007608 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000674:	2201      	movs	r2, #1
 8000676:	2104      	movs	r1, #4
 8000678:	4803      	ldr	r0, [pc, #12]	; (8000688 <ADF_reset+0x40>)
 800067a:	f004 f823 	bl	80046c4 <HAL_GPIO_WritePin>
}
 800067e:	bf00      	nop
 8000680:	3708      	adds	r7, #8
 8000682:	46bd      	mov	sp, r7
 8000684:	bd80      	pop	{r7, pc}
 8000686:	bf00      	nop
 8000688:	40020000 	.word	0x40020000
 800068c:	20000df8 	.word	0x20000df8

08000690 <ADF_SET_FREQ_kHz>:
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
}

void ADF_SET_FREQ_kHz(uint32_t frequency){
 8000690:	b580      	push	{r7, lr}
 8000692:	b084      	sub	sp, #16
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]
	uint8_t LSB = frequency&0xff;
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	73fb      	strb	r3, [r7, #15]
	uint8_t MSB = (frequency>>8)&0xff;
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	0a1b      	lsrs	r3, r3, #8
 80006a0:	73bb      	strb	r3, [r7, #14]
	uint8_t HSB = (frequency>>16)&0xff;
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	0c1b      	lsrs	r3, r3, #16
 80006a6:	737b      	strb	r3, [r7, #13]
	ADF_SPI_MEM_WR(0x302,HSB);
 80006a8:	7b7b      	ldrb	r3, [r7, #13]
 80006aa:	4619      	mov	r1, r3
 80006ac:	f240 3002 	movw	r0, #770	; 0x302
 80006b0:	f000 f810 	bl	80006d4 <ADF_SPI_MEM_WR>
	ADF_SPI_MEM_WR(0x301,MSB);
 80006b4:	7bbb      	ldrb	r3, [r7, #14]
 80006b6:	4619      	mov	r1, r3
 80006b8:	f240 3001 	movw	r0, #769	; 0x301
 80006bc:	f000 f80a 	bl	80006d4 <ADF_SPI_MEM_WR>
	ADF_SPI_MEM_WR(0x300,LSB);
 80006c0:	7bfb      	ldrb	r3, [r7, #15]
 80006c2:	4619      	mov	r1, r3
 80006c4:	f44f 7040 	mov.w	r0, #768	; 0x300
 80006c8:	f000 f804 	bl	80006d4 <ADF_SPI_MEM_WR>
}
 80006cc:	bf00      	nop
 80006ce:	3710      	adds	r7, #16
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bd80      	pop	{r7, pc}

080006d4 <ADF_SPI_MEM_WR>:
	frequency /= 100;

	return frequency;
}

void ADF_SPI_MEM_WR(uint16_t reg, uint8_t data){
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b084      	sub	sp, #16
 80006d8:	af00      	add	r7, sp, #0
 80006da:	4603      	mov	r3, r0
 80006dc:	460a      	mov	r2, r1
 80006de:	80fb      	strh	r3, [r7, #6]
 80006e0:	4613      	mov	r3, r2
 80006e2:	717b      	strb	r3, [r7, #5]
	uint8_t SPI_MEM_WR_MODES[3] = {0x08, 0x09, 0x0b};
 80006e4:	4a21      	ldr	r2, [pc, #132]	; (800076c <ADF_SPI_MEM_WR+0x98>)
 80006e6:	f107 030c 	add.w	r3, r7, #12
 80006ea:	6812      	ldr	r2, [r2, #0]
 80006ec:	4611      	mov	r1, r2
 80006ee:	8019      	strh	r1, [r3, #0]
 80006f0:	3302      	adds	r3, #2
 80006f2:	0c12      	lsrs	r2, r2, #16
 80006f4:	701a      	strb	r2, [r3, #0]
	uint8_t mode;

	if (reg < 0x100)
 80006f6:	88fb      	ldrh	r3, [r7, #6]
 80006f8:	2bff      	cmp	r3, #255	; 0xff
 80006fa:	d802      	bhi.n	8000702 <ADF_SPI_MEM_WR+0x2e>
		mode = 0;
 80006fc:	2300      	movs	r3, #0
 80006fe:	73fb      	strb	r3, [r7, #15]
 8000700:	e008      	b.n	8000714 <ADF_SPI_MEM_WR+0x40>
	else if (reg > 0x13f)
 8000702:	88fb      	ldrh	r3, [r7, #6]
 8000704:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000708:	d302      	bcc.n	8000710 <ADF_SPI_MEM_WR+0x3c>
		mode = 2;
 800070a:	2302      	movs	r3, #2
 800070c:	73fb      	strb	r3, [r7, #15]
 800070e:	e001      	b.n	8000714 <ADF_SPI_MEM_WR+0x40>
	else
		mode = 1;
 8000710:	2301      	movs	r3, #1
 8000712:	73fb      	strb	r3, [r7, #15]

	uint8_t bytes[3];
	bytes[0] = SPI_MEM_WR_MODES[mode] | ((reg>>8)&0x07);
 8000714:	7bfb      	ldrb	r3, [r7, #15]
 8000716:	f107 0210 	add.w	r2, r7, #16
 800071a:	4413      	add	r3, r2
 800071c:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 8000720:	b25a      	sxtb	r2, r3
 8000722:	88fb      	ldrh	r3, [r7, #6]
 8000724:	0a1b      	lsrs	r3, r3, #8
 8000726:	b29b      	uxth	r3, r3
 8000728:	b25b      	sxtb	r3, r3
 800072a:	f003 0307 	and.w	r3, r3, #7
 800072e:	b25b      	sxtb	r3, r3
 8000730:	4313      	orrs	r3, r2
 8000732:	b25b      	sxtb	r3, r3
 8000734:	b2db      	uxtb	r3, r3
 8000736:	723b      	strb	r3, [r7, #8]
	bytes[1] = reg&0xff;
 8000738:	88fb      	ldrh	r3, [r7, #6]
 800073a:	b2db      	uxtb	r3, r3
 800073c:	727b      	strb	r3, [r7, #9]
	bytes[2] = data;
 800073e:	797b      	ldrb	r3, [r7, #5]
 8000740:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000742:	2200      	movs	r2, #0
 8000744:	2104      	movs	r1, #4
 8000746:	480a      	ldr	r0, [pc, #40]	; (8000770 <ADF_SPI_MEM_WR+0x9c>)
 8000748:	f003 ffbc 	bl	80046c4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, bytes, 3, 50);
 800074c:	f107 0108 	add.w	r1, r7, #8
 8000750:	2332      	movs	r3, #50	; 0x32
 8000752:	2203      	movs	r2, #3
 8000754:	4807      	ldr	r0, [pc, #28]	; (8000774 <ADF_SPI_MEM_WR+0xa0>)
 8000756:	f006 fe1b 	bl	8007390 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 800075a:	2201      	movs	r2, #1
 800075c:	2104      	movs	r1, #4
 800075e:	4804      	ldr	r0, [pc, #16]	; (8000770 <ADF_SPI_MEM_WR+0x9c>)
 8000760:	f003 ffb0 	bl	80046c4 <HAL_GPIO_WritePin>
}
 8000764:	bf00      	nop
 8000766:	3710      	adds	r7, #16
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}
 800076c:	0800ecd0 	.word	0x0800ecd0
 8000770:	40020000 	.word	0x40020000
 8000774:	20000df8 	.word	0x20000df8

08000778 <ADF_SPI_MEM_RD>:

uint8_t ADF_SPI_MEM_RD(uint16_t reg){
 8000778:	b580      	push	{r7, lr}
 800077a:	b084      	sub	sp, #16
 800077c:	af00      	add	r7, sp, #0
 800077e:	4603      	mov	r3, r0
 8000780:	80fb      	strh	r3, [r7, #6]
	uint8_t SPI_MEM_RD_MODES[3] = {0x28, 0x29, 0x2b};
 8000782:	4a26      	ldr	r2, [pc, #152]	; (800081c <ADF_SPI_MEM_RD+0xa4>)
 8000784:	f107 030c 	add.w	r3, r7, #12
 8000788:	6812      	ldr	r2, [r2, #0]
 800078a:	4611      	mov	r1, r2
 800078c:	8019      	strh	r1, [r3, #0]
 800078e:	3302      	adds	r3, #2
 8000790:	0c12      	lsrs	r2, r2, #16
 8000792:	701a      	strb	r2, [r3, #0]
	uint8_t mode;
	uint8_t value;

	if (reg < 0x100)
 8000794:	88fb      	ldrh	r3, [r7, #6]
 8000796:	2bff      	cmp	r3, #255	; 0xff
 8000798:	d802      	bhi.n	80007a0 <ADF_SPI_MEM_RD+0x28>
		mode = 0;
 800079a:	2300      	movs	r3, #0
 800079c:	73fb      	strb	r3, [r7, #15]
 800079e:	e008      	b.n	80007b2 <ADF_SPI_MEM_RD+0x3a>
	else if (reg > 0x13f)
 80007a0:	88fb      	ldrh	r3, [r7, #6]
 80007a2:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80007a6:	d302      	bcc.n	80007ae <ADF_SPI_MEM_RD+0x36>
		mode = 2;
 80007a8:	2302      	movs	r3, #2
 80007aa:	73fb      	strb	r3, [r7, #15]
 80007ac:	e001      	b.n	80007b2 <ADF_SPI_MEM_RD+0x3a>
	else
		mode = 1;
 80007ae:	2301      	movs	r3, #1
 80007b0:	73fb      	strb	r3, [r7, #15]

	uint8_t bytes[3];
	bytes[0] = SPI_MEM_RD_MODES[mode] | ((reg>>8)&0x07);
 80007b2:	7bfb      	ldrb	r3, [r7, #15]
 80007b4:	f107 0210 	add.w	r2, r7, #16
 80007b8:	4413      	add	r3, r2
 80007ba:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 80007be:	b25a      	sxtb	r2, r3
 80007c0:	88fb      	ldrh	r3, [r7, #6]
 80007c2:	0a1b      	lsrs	r3, r3, #8
 80007c4:	b29b      	uxth	r3, r3
 80007c6:	b25b      	sxtb	r3, r3
 80007c8:	f003 0307 	and.w	r3, r3, #7
 80007cc:	b25b      	sxtb	r3, r3
 80007ce:	4313      	orrs	r3, r2
 80007d0:	b25b      	sxtb	r3, r3
 80007d2:	b2db      	uxtb	r3, r3
 80007d4:	723b      	strb	r3, [r7, #8]
	bytes[1] = reg&0xff;
 80007d6:	88fb      	ldrh	r3, [r7, #6]
 80007d8:	b2db      	uxtb	r3, r3
 80007da:	727b      	strb	r3, [r7, #9]
	bytes[2] = 0xff;
 80007dc:	23ff      	movs	r3, #255	; 0xff
 80007de:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80007e0:	2200      	movs	r2, #0
 80007e2:	2104      	movs	r1, #4
 80007e4:	480e      	ldr	r0, [pc, #56]	; (8000820 <ADF_SPI_MEM_RD+0xa8>)
 80007e6:	f003 ff6d 	bl	80046c4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, bytes, 3, 50);
 80007ea:	f107 0108 	add.w	r1, r7, #8
 80007ee:	2332      	movs	r3, #50	; 0x32
 80007f0:	2203      	movs	r2, #3
 80007f2:	480c      	ldr	r0, [pc, #48]	; (8000824 <ADF_SPI_MEM_RD+0xac>)
 80007f4:	f006 fdcc 	bl	8007390 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &value, 1, 50);
 80007f8:	f107 010b 	add.w	r1, r7, #11
 80007fc:	2332      	movs	r3, #50	; 0x32
 80007fe:	2201      	movs	r2, #1
 8000800:	4808      	ldr	r0, [pc, #32]	; (8000824 <ADF_SPI_MEM_RD+0xac>)
 8000802:	f006 ff01 	bl	8007608 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000806:	2201      	movs	r2, #1
 8000808:	2104      	movs	r1, #4
 800080a:	4805      	ldr	r0, [pc, #20]	; (8000820 <ADF_SPI_MEM_RD+0xa8>)
 800080c:	f003 ff5a 	bl	80046c4 <HAL_GPIO_WritePin>

	return value;
 8000810:	7afb      	ldrb	r3, [r7, #11]
}
 8000812:	4618      	mov	r0, r3
 8000814:	3710      	adds	r7, #16
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	0800ecd4 	.word	0x0800ecd4
 8000820:	40020000 	.word	0x40020000
 8000824:	20000df8 	.word	0x20000df8

08000828 <ADF_set_turnaround_Tx_Rx>:

void ADF_set_turnaround_Tx_Rx(void){
 8000828:	b580      	push	{r7, lr}
 800082a:	af00      	add	r7, sp, #0
	// Set auto_tx_to_rx_turnaround
	ADF_SPI_MEM_WR(0x107,0x08);
 800082c:	2108      	movs	r1, #8
 800082e:	f240 1007 	movw	r0, #263	; 0x107
 8000832:	f7ff ff4f 	bl	80006d4 <ADF_SPI_MEM_WR>
}
 8000836:	bf00      	nop
 8000838:	bd80      	pop	{r7, pc}
	...

0800083c <ADF_set_IDLE_mode>:
void ADF_set_turnaround_Rx_Tx(void){
	// Set auto_rx_to_tx_turnaround
	ADF_SPI_MEM_WR(0x107,0x04);
}

void ADF_set_IDLE_mode(void){
 800083c:	b580      	push	{r7, lr}
 800083e:	b082      	sub	sp, #8
 8000840:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xB2};
 8000842:	23b2      	movs	r3, #178	; 0xb2
 8000844:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000846:	2200      	movs	r2, #0
 8000848:	2104      	movs	r1, #4
 800084a:	4809      	ldr	r0, [pc, #36]	; (8000870 <ADF_set_IDLE_mode+0x34>)
 800084c:	f003 ff3a 	bl	80046c4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 8000850:	1d3b      	adds	r3, r7, #4
 8000852:	2201      	movs	r2, #1
 8000854:	4619      	mov	r1, r3
 8000856:	4807      	ldr	r0, [pc, #28]	; (8000874 <ADF_set_IDLE_mode+0x38>)
 8000858:	f007 f98a 	bl	8007b70 <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 800085c:	2201      	movs	r2, #1
 800085e:	2104      	movs	r1, #4
 8000860:	4803      	ldr	r0, [pc, #12]	; (8000870 <ADF_set_IDLE_mode+0x34>)
 8000862:	f003 ff2f 	bl	80046c4 <HAL_GPIO_WritePin>

	//delay_us(31); // TX to Idle state (max transition timing) p.14
}
 8000866:	bf00      	nop
 8000868:	3708      	adds	r7, #8
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	40020000 	.word	0x40020000
 8000874:	20000df8 	.word	0x20000df8

08000878 <ADF_set_PHY_RDY_mode>:

void ADF_set_PHY_RDY_mode(void){
 8000878:	b580      	push	{r7, lr}
 800087a:	b082      	sub	sp, #8
 800087c:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xb3};
 800087e:	23b3      	movs	r3, #179	; 0xb3
 8000880:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000882:	2200      	movs	r2, #0
 8000884:	2104      	movs	r1, #4
 8000886:	4809      	ldr	r0, [pc, #36]	; (80008ac <ADF_set_PHY_RDY_mode+0x34>)
 8000888:	f003 ff1c 	bl	80046c4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 800088c:	1d3b      	adds	r3, r7, #4
 800088e:	2201      	movs	r2, #1
 8000890:	4619      	mov	r1, r3
 8000892:	4807      	ldr	r0, [pc, #28]	; (80008b0 <ADF_set_PHY_RDY_mode+0x38>)
 8000894:	f007 f96c 	bl	8007b70 <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000898:	2201      	movs	r2, #1
 800089a:	2104      	movs	r1, #4
 800089c:	4803      	ldr	r0, [pc, #12]	; (80008ac <ADF_set_PHY_RDY_mode+0x34>)
 800089e:	f003 ff11 	bl	80046c4 <HAL_GPIO_WritePin>

	//delay_us(145); // Idle to PHY_RDY state (max transition timing) p.14
}
 80008a2:	bf00      	nop
 80008a4:	3708      	adds	r7, #8
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bd80      	pop	{r7, pc}
 80008aa:	bf00      	nop
 80008ac:	40020000 	.word	0x40020000
 80008b0:	20000df8 	.word	0x20000df8

080008b4 <ADF_set_Tx_mode>:

void ADF_set_Tx_mode(void){
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b082      	sub	sp, #8
 80008b8:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xb5};
 80008ba:	23b5      	movs	r3, #181	; 0xb5
 80008bc:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80008be:	2200      	movs	r2, #0
 80008c0:	2104      	movs	r1, #4
 80008c2:	4809      	ldr	r0, [pc, #36]	; (80008e8 <ADF_set_Tx_mode+0x34>)
 80008c4:	f003 fefe 	bl	80046c4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 80008c8:	1d3b      	adds	r3, r7, #4
 80008ca:	2201      	movs	r2, #1
 80008cc:	4619      	mov	r1, r3
 80008ce:	4807      	ldr	r0, [pc, #28]	; (80008ec <ADF_set_Tx_mode+0x38>)
 80008d0:	f007 f94e 	bl	8007b70 <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 80008d4:	2201      	movs	r2, #1
 80008d6:	2104      	movs	r1, #4
 80008d8:	4803      	ldr	r0, [pc, #12]	; (80008e8 <ADF_set_Tx_mode+0x34>)
 80008da:	f003 fef3 	bl	80046c4 <HAL_GPIO_WritePin>

	//delay_us(200); // (max transition timing) p.14
}
 80008de:	bf00      	nop
 80008e0:	3708      	adds	r7, #8
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	40020000 	.word	0x40020000
 80008ec:	20000df8 	.word	0x20000df8

080008f0 <ADF_set_Rx_mode>:

void ADF_set_Rx_mode(void){
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b082      	sub	sp, #8
 80008f4:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xb4};
 80008f6:	23b4      	movs	r3, #180	; 0xb4
 80008f8:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80008fa:	2200      	movs	r2, #0
 80008fc:	2104      	movs	r1, #4
 80008fe:	4809      	ldr	r0, [pc, #36]	; (8000924 <ADF_set_Rx_mode+0x34>)
 8000900:	f003 fee0 	bl	80046c4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, bytes, 1,50);
 8000904:	1d39      	adds	r1, r7, #4
 8000906:	2332      	movs	r3, #50	; 0x32
 8000908:	2201      	movs	r2, #1
 800090a:	4807      	ldr	r0, [pc, #28]	; (8000928 <ADF_set_Rx_mode+0x38>)
 800090c:	f006 fd40 	bl	8007390 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000910:	2201      	movs	r2, #1
 8000912:	2104      	movs	r1, #4
 8000914:	4803      	ldr	r0, [pc, #12]	; (8000924 <ADF_set_Rx_mode+0x34>)
 8000916:	f003 fed5 	bl	80046c4 <HAL_GPIO_WritePin>

	//delay_us(200); // (max transition timing) p.14
}
 800091a:	bf00      	nop
 800091c:	3708      	adds	r7, #8
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	40020000 	.word	0x40020000
 8000928:	20000df8 	.word	0x20000df8

0800092c <ADF_SPI_READY>:

/* Check if transceiver is ready for SPI access (p.73) */
uint8_t ADF_SPI_READY(void){
 800092c:	b580      	push	{r7, lr}
 800092e:	af00      	add	r7, sp, #0
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000930:	2200      	movs	r2, #0
 8000932:	2104      	movs	r1, #4
 8000934:	480e      	ldr	r0, [pc, #56]	; (8000970 <ADF_SPI_READY+0x44>)
 8000936:	f003 fec5 	bl	80046c4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, 0xff, 1, 50);
 800093a:	2332      	movs	r3, #50	; 0x32
 800093c:	2201      	movs	r2, #1
 800093e:	21ff      	movs	r1, #255	; 0xff
 8000940:	480c      	ldr	r0, [pc, #48]	; (8000974 <ADF_SPI_READY+0x48>)
 8000942:	f006 fd25 	bl	8007390 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &ADF_status, 1, 50);
 8000946:	2332      	movs	r3, #50	; 0x32
 8000948:	2201      	movs	r2, #1
 800094a:	490b      	ldr	r1, [pc, #44]	; (8000978 <ADF_SPI_READY+0x4c>)
 800094c:	4809      	ldr	r0, [pc, #36]	; (8000974 <ADF_SPI_READY+0x48>)
 800094e:	f006 fe5b 	bl	8007608 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000952:	2201      	movs	r2, #1
 8000954:	2104      	movs	r1, #4
 8000956:	4806      	ldr	r0, [pc, #24]	; (8000970 <ADF_SPI_READY+0x44>)
 8000958:	f003 feb4 	bl	80046c4 <HAL_GPIO_WritePin>

	if ((ADF_status&0x80) == 0x80)
 800095c:	4b06      	ldr	r3, [pc, #24]	; (8000978 <ADF_SPI_READY+0x4c>)
 800095e:	781b      	ldrb	r3, [r3, #0]
 8000960:	b25b      	sxtb	r3, r3
 8000962:	2b00      	cmp	r3, #0
 8000964:	da01      	bge.n	800096a <ADF_SPI_READY+0x3e>
		return 1;
 8000966:	2301      	movs	r3, #1
 8000968:	e000      	b.n	800096c <ADF_SPI_READY+0x40>
	else
		return 0;
 800096a:	2300      	movs	r3, #0
}
 800096c:	4618      	mov	r0, r3
 800096e:	bd80      	pop	{r7, pc}
 8000970:	40020000 	.word	0x40020000
 8000974:	20000df8 	.word	0x20000df8
 8000978:	20000ff0 	.word	0x20000ff0

0800097c <ADF_RC_READY>:

/* Check if transceiver is ready for RC command (p.73) */
uint8_t ADF_RC_READY(void){
 800097c:	b580      	push	{r7, lr}
 800097e:	af00      	add	r7, sp, #0
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000980:	2200      	movs	r2, #0
 8000982:	2104      	movs	r1, #4
 8000984:	480f      	ldr	r0, [pc, #60]	; (80009c4 <ADF_RC_READY+0x48>)
 8000986:	f003 fe9d 	bl	80046c4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, 0xff, 1, 50);
 800098a:	2332      	movs	r3, #50	; 0x32
 800098c:	2201      	movs	r2, #1
 800098e:	21ff      	movs	r1, #255	; 0xff
 8000990:	480d      	ldr	r0, [pc, #52]	; (80009c8 <ADF_RC_READY+0x4c>)
 8000992:	f006 fcfd 	bl	8007390 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &ADF_status, 1, 50);
 8000996:	2332      	movs	r3, #50	; 0x32
 8000998:	2201      	movs	r2, #1
 800099a:	490c      	ldr	r1, [pc, #48]	; (80009cc <ADF_RC_READY+0x50>)
 800099c:	480a      	ldr	r0, [pc, #40]	; (80009c8 <ADF_RC_READY+0x4c>)
 800099e:	f006 fe33 	bl	8007608 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 80009a2:	2201      	movs	r2, #1
 80009a4:	2104      	movs	r1, #4
 80009a6:	4807      	ldr	r0, [pc, #28]	; (80009c4 <ADF_RC_READY+0x48>)
 80009a8:	f003 fe8c 	bl	80046c4 <HAL_GPIO_WritePin>

	if ((ADF_status&0xA0) == 0xA0)
 80009ac:	4b07      	ldr	r3, [pc, #28]	; (80009cc <ADF_RC_READY+0x50>)
 80009ae:	781b      	ldrb	r3, [r3, #0]
 80009b0:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80009b4:	2ba0      	cmp	r3, #160	; 0xa0
 80009b6:	d101      	bne.n	80009bc <ADF_RC_READY+0x40>
		return 1;
 80009b8:	2301      	movs	r3, #1
 80009ba:	e000      	b.n	80009be <ADF_RC_READY+0x42>
	else
		return 0;
 80009bc:	2300      	movs	r3, #0
}
 80009be:	4618      	mov	r0, r3
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	40020000 	.word	0x40020000
 80009c8:	20000df8 	.word	0x20000df8
 80009cc:	20000ff0 	.word	0x20000ff0

080009d0 <ADF_clear_Rx_flag>:
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);

	return ADF_status;
}

void ADF_clear_Rx_flag(void){
 80009d0:	b580      	push	{r7, lr}
 80009d2:	af00      	add	r7, sp, #0
	ADF_SPI_MEM_WR(0x3cc,0x08);
 80009d4:	2108      	movs	r1, #8
 80009d6:	f44f 7073 	mov.w	r0, #972	; 0x3cc
 80009da:	f7ff fe7b 	bl	80006d4 <ADF_SPI_MEM_WR>
}
 80009de:	bf00      	nop
 80009e0:	bd80      	pop	{r7, pc}

080009e2 <ADF_clear_Tx_flag>:

void ADF_clear_Tx_flag(void){
 80009e2:	b580      	push	{r7, lr}
 80009e4:	af00      	add	r7, sp, #0
	ADF_SPI_MEM_WR(0x3cc,0x10);
 80009e6:	2110      	movs	r1, #16
 80009e8:	f44f 7073 	mov.w	r0, #972	; 0x3cc
 80009ec:	f7ff fe72 	bl	80006d4 <ADF_SPI_MEM_WR>
}
 80009f0:	bf00      	nop
 80009f2:	bd80      	pop	{r7, pc}

080009f4 <retreat_pointer>:
	cbuf->head = (cbuf->head + 1) % cbuf->max;

	cbuf->full = (cbuf->head == cbuf->tail);
}

static void retreat_pointer(cbuf_handle_t cbuf){
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b082      	sub	sp, #8
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
	assert(cbuf);
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d105      	bne.n	8000a0e <retreat_pointer+0x1a>
 8000a02:	4b0c      	ldr	r3, [pc, #48]	; (8000a34 <retreat_pointer+0x40>)
 8000a04:	4a0c      	ldr	r2, [pc, #48]	; (8000a38 <retreat_pointer+0x44>)
 8000a06:	2120      	movs	r1, #32
 8000a08:	480c      	ldr	r0, [pc, #48]	; (8000a3c <retreat_pointer+0x48>)
 8000a0a:	f00d f961 	bl	800dcd0 <__assert_func>

	cbuf->full = false;
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	2200      	movs	r2, #0
 8000a12:	741a      	strb	r2, [r3, #16]
	cbuf->tail = (cbuf->tail + 1) % cbuf->max;
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	689b      	ldr	r3, [r3, #8]
 8000a18:	3301      	adds	r3, #1
 8000a1a:	687a      	ldr	r2, [r7, #4]
 8000a1c:	68d2      	ldr	r2, [r2, #12]
 8000a1e:	fbb3 f1f2 	udiv	r1, r3, r2
 8000a22:	fb02 f201 	mul.w	r2, r2, r1
 8000a26:	1a9a      	subs	r2, r3, r2
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	609a      	str	r2, [r3, #8]
}
 8000a2c:	bf00      	nop
 8000a2e:	3708      	adds	r7, #8
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	0800ecd8 	.word	0x0800ecd8
 8000a38:	0800edc0 	.word	0x0800edc0
 8000a3c:	0800ece0 	.word	0x0800ece0

08000a40 <circular_buf_init>:

/* Public Functions -------------------------------------------------------------------*/
cbuf_handle_t circular_buf_init(uint16_t* buffer, size_t size){
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b084      	sub	sp, #16
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
 8000a48:	6039      	str	r1, [r7, #0]
	assert(buffer && size);
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d002      	beq.n	8000a56 <circular_buf_init+0x16>
 8000a50:	683b      	ldr	r3, [r7, #0]
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d105      	bne.n	8000a62 <circular_buf_init+0x22>
 8000a56:	4b17      	ldr	r3, [pc, #92]	; (8000ab4 <circular_buf_init+0x74>)
 8000a58:	4a17      	ldr	r2, [pc, #92]	; (8000ab8 <circular_buf_init+0x78>)
 8000a5a:	2128      	movs	r1, #40	; 0x28
 8000a5c:	4817      	ldr	r0, [pc, #92]	; (8000abc <circular_buf_init+0x7c>)
 8000a5e:	f00d f937 	bl	800dcd0 <__assert_func>

	cbuf_handle_t cbuf = malloc(sizeof(circular_buf_t));
 8000a62:	2014      	movs	r0, #20
 8000a64:	f00d f98e 	bl	800dd84 <malloc>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	60fb      	str	r3, [r7, #12]
	assert(cbuf);
 8000a6c:	68fb      	ldr	r3, [r7, #12]
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d105      	bne.n	8000a7e <circular_buf_init+0x3e>
 8000a72:	4b13      	ldr	r3, [pc, #76]	; (8000ac0 <circular_buf_init+0x80>)
 8000a74:	4a10      	ldr	r2, [pc, #64]	; (8000ab8 <circular_buf_init+0x78>)
 8000a76:	212b      	movs	r1, #43	; 0x2b
 8000a78:	4810      	ldr	r0, [pc, #64]	; (8000abc <circular_buf_init+0x7c>)
 8000a7a:	f00d f929 	bl	800dcd0 <__assert_func>

	cbuf->buffer = buffer;
 8000a7e:	68fb      	ldr	r3, [r7, #12]
 8000a80:	687a      	ldr	r2, [r7, #4]
 8000a82:	601a      	str	r2, [r3, #0]
	cbuf->max = size;
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	683a      	ldr	r2, [r7, #0]
 8000a88:	60da      	str	r2, [r3, #12]
	circular_buf_reset(cbuf);
 8000a8a:	68f8      	ldr	r0, [r7, #12]
 8000a8c:	f000 f81c 	bl	8000ac8 <circular_buf_reset>

	assert(circular_buf_empty(cbuf));
 8000a90:	68f8      	ldr	r0, [r7, #12]
 8000a92:	f000 f8ab 	bl	8000bec <circular_buf_empty>
 8000a96:	4603      	mov	r3, r0
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d105      	bne.n	8000aa8 <circular_buf_init+0x68>
 8000a9c:	4b09      	ldr	r3, [pc, #36]	; (8000ac4 <circular_buf_init+0x84>)
 8000a9e:	4a06      	ldr	r2, [pc, #24]	; (8000ab8 <circular_buf_init+0x78>)
 8000aa0:	2131      	movs	r1, #49	; 0x31
 8000aa2:	4806      	ldr	r0, [pc, #24]	; (8000abc <circular_buf_init+0x7c>)
 8000aa4:	f00d f914 	bl	800dcd0 <__assert_func>

	return cbuf;
 8000aa8:	68fb      	ldr	r3, [r7, #12]
}
 8000aaa:	4618      	mov	r0, r3
 8000aac:	3710      	adds	r7, #16
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	0800ecf4 	.word	0x0800ecf4
 8000ab8:	0800edd0 	.word	0x0800edd0
 8000abc:	0800ece0 	.word	0x0800ece0
 8000ac0:	0800ecd8 	.word	0x0800ecd8
 8000ac4:	0800ed04 	.word	0x0800ed04

08000ac8 <circular_buf_reset>:
void circular_buf_free(cbuf_handle_t cbuf){
	assert(cbuf);
	free(cbuf);
}

void circular_buf_reset(cbuf_handle_t cbuf){
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b082      	sub	sp, #8
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
    assert(cbuf);
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d105      	bne.n	8000ae2 <circular_buf_reset+0x1a>
 8000ad6:	4b09      	ldr	r3, [pc, #36]	; (8000afc <circular_buf_reset+0x34>)
 8000ad8:	4a09      	ldr	r2, [pc, #36]	; (8000b00 <circular_buf_reset+0x38>)
 8000ada:	213c      	movs	r1, #60	; 0x3c
 8000adc:	4809      	ldr	r0, [pc, #36]	; (8000b04 <circular_buf_reset+0x3c>)
 8000ade:	f00d f8f7 	bl	800dcd0 <__assert_func>

    cbuf->head = 0;
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	605a      	str	r2, [r3, #4]
    cbuf->tail = 0;
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	2200      	movs	r2, #0
 8000aec:	609a      	str	r2, [r3, #8]
    cbuf->full = false;
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	2200      	movs	r2, #0
 8000af2:	741a      	strb	r2, [r3, #16]
}
 8000af4:	bf00      	nop
 8000af6:	3708      	adds	r7, #8
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd80      	pop	{r7, pc}
 8000afc:	0800ecd8 	.word	0x0800ecd8
 8000b00:	0800ede4 	.word	0x0800ede4
 8000b04:	0800ece0 	.word	0x0800ece0

08000b08 <circular_buf_size>:

size_t circular_buf_size(cbuf_handle_t cbuf){
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b084      	sub	sp, #16
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
	assert(cbuf);
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d105      	bne.n	8000b22 <circular_buf_size+0x1a>
 8000b16:	4b15      	ldr	r3, [pc, #84]	; (8000b6c <circular_buf_size+0x64>)
 8000b18:	4a15      	ldr	r2, [pc, #84]	; (8000b70 <circular_buf_size+0x68>)
 8000b1a:	2144      	movs	r1, #68	; 0x44
 8000b1c:	4815      	ldr	r0, [pc, #84]	; (8000b74 <circular_buf_size+0x6c>)
 8000b1e:	f00d f8d7 	bl	800dcd0 <__assert_func>

	size_t size = cbuf->max;
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	68db      	ldr	r3, [r3, #12]
 8000b26:	60fb      	str	r3, [r7, #12]

	if(!cbuf->full)	{
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	7c1b      	ldrb	r3, [r3, #16]
 8000b2c:	f083 0301 	eor.w	r3, r3, #1
 8000b30:	b2db      	uxtb	r3, r3
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d015      	beq.n	8000b62 <circular_buf_size+0x5a>
		if(cbuf->head >= cbuf->tail){
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	685a      	ldr	r2, [r3, #4]
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	689b      	ldr	r3, [r3, #8]
 8000b3e:	429a      	cmp	r2, r3
 8000b40:	d306      	bcc.n	8000b50 <circular_buf_size+0x48>
			size = (cbuf->head - cbuf->tail);
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	685a      	ldr	r2, [r3, #4]
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	689b      	ldr	r3, [r3, #8]
 8000b4a:	1ad3      	subs	r3, r2, r3
 8000b4c:	60fb      	str	r3, [r7, #12]
 8000b4e:	e008      	b.n	8000b62 <circular_buf_size+0x5a>
		}
		else{
			size = (cbuf->max + cbuf->head - cbuf->tail);
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	68da      	ldr	r2, [r3, #12]
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	685b      	ldr	r3, [r3, #4]
 8000b58:	441a      	add	r2, r3
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	689b      	ldr	r3, [r3, #8]
 8000b5e:	1ad3      	subs	r3, r2, r3
 8000b60:	60fb      	str	r3, [r7, #12]
		}
	}
	return size;
 8000b62:	68fb      	ldr	r3, [r7, #12]
}
 8000b64:	4618      	mov	r0, r3
 8000b66:	3710      	adds	r7, #16
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd80      	pop	{r7, pc}
 8000b6c:	0800ecd8 	.word	0x0800ecd8
 8000b70:	0800edf8 	.word	0x0800edf8
 8000b74:	0800ece0 	.word	0x0800ece0

08000b78 <circular_buf_get>:
    }

    return r;
}

int circular_buf_get(cbuf_handle_t cbuf, uint16_t * data){
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b084      	sub	sp, #16
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
 8000b80:	6039      	str	r1, [r7, #0]
    assert(cbuf && data && cbuf->buffer);
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d006      	beq.n	8000b96 <circular_buf_get+0x1e>
 8000b88:	683b      	ldr	r3, [r7, #0]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d003      	beq.n	8000b96 <circular_buf_get+0x1e>
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d105      	bne.n	8000ba2 <circular_buf_get+0x2a>
 8000b96:	4b12      	ldr	r3, [pc, #72]	; (8000be0 <circular_buf_get+0x68>)
 8000b98:	4a12      	ldr	r2, [pc, #72]	; (8000be4 <circular_buf_get+0x6c>)
 8000b9a:	2170      	movs	r1, #112	; 0x70
 8000b9c:	4812      	ldr	r0, [pc, #72]	; (8000be8 <circular_buf_get+0x70>)
 8000b9e:	f00d f897 	bl	800dcd0 <__assert_func>

    int r = -1;
 8000ba2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ba6:	60fb      	str	r3, [r7, #12]

    if(!circular_buf_empty(cbuf)){
 8000ba8:	6878      	ldr	r0, [r7, #4]
 8000baa:	f000 f81f 	bl	8000bec <circular_buf_empty>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	f083 0301 	eor.w	r3, r3, #1
 8000bb4:	b2db      	uxtb	r3, r3
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d00d      	beq.n	8000bd6 <circular_buf_get+0x5e>
        *data = cbuf->buffer[cbuf->tail];
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	681a      	ldr	r2, [r3, #0]
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	689b      	ldr	r3, [r3, #8]
 8000bc2:	005b      	lsls	r3, r3, #1
 8000bc4:	4413      	add	r3, r2
 8000bc6:	881a      	ldrh	r2, [r3, #0]
 8000bc8:	683b      	ldr	r3, [r7, #0]
 8000bca:	801a      	strh	r2, [r3, #0]
        retreat_pointer(cbuf);
 8000bcc:	6878      	ldr	r0, [r7, #4]
 8000bce:	f7ff ff11 	bl	80009f4 <retreat_pointer>

        r = 0;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	60fb      	str	r3, [r7, #12]
    }

    return r;
 8000bd6:	68fb      	ldr	r3, [r7, #12]
}
 8000bd8:	4618      	mov	r0, r3
 8000bda:	3710      	adds	r7, #16
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	0800ed38 	.word	0x0800ed38
 8000be4:	0800ee0c 	.word	0x0800ee0c
 8000be8:	0800ece0 	.word	0x0800ece0

08000bec <circular_buf_empty>:

bool circular_buf_empty(cbuf_handle_t cbuf){
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b082      	sub	sp, #8
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
	assert(cbuf);
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d105      	bne.n	8000c06 <circular_buf_empty+0x1a>
 8000bfa:	4b0e      	ldr	r3, [pc, #56]	; (8000c34 <circular_buf_empty+0x48>)
 8000bfc:	4a0e      	ldr	r2, [pc, #56]	; (8000c38 <circular_buf_empty+0x4c>)
 8000bfe:	217f      	movs	r1, #127	; 0x7f
 8000c00:	480e      	ldr	r0, [pc, #56]	; (8000c3c <circular_buf_empty+0x50>)
 8000c02:	f00d f865 	bl	800dcd0 <__assert_func>

    return (!cbuf->full && (cbuf->head == cbuf->tail));
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	7c1b      	ldrb	r3, [r3, #16]
 8000c0a:	f083 0301 	eor.w	r3, r3, #1
 8000c0e:	b2db      	uxtb	r3, r3
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d007      	beq.n	8000c24 <circular_buf_empty+0x38>
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	685a      	ldr	r2, [r3, #4]
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	689b      	ldr	r3, [r3, #8]
 8000c1c:	429a      	cmp	r2, r3
 8000c1e:	d101      	bne.n	8000c24 <circular_buf_empty+0x38>
 8000c20:	2301      	movs	r3, #1
 8000c22:	e000      	b.n	8000c26 <circular_buf_empty+0x3a>
 8000c24:	2300      	movs	r3, #0
 8000c26:	f003 0301 	and.w	r3, r3, #1
 8000c2a:	b2db      	uxtb	r3, r3
}
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	3708      	adds	r7, #8
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bd80      	pop	{r7, pc}
 8000c34:	0800ecd8 	.word	0x0800ecd8
 8000c38:	0800ee20 	.word	0x0800ee20
 8000c3c:	0800ece0 	.word	0x0800ece0

08000c40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c44:	f002 fb30 	bl	80032a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c48:	f000 f90a 	bl	8000e60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c4c:	f000 fdc2 	bl	80017d4 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000c50:	f000 f98a 	bl	8000f68 <MX_ADC1_Init>
  MX_DAC_Init();
 8000c54:	f000 fa00 	bl	8001058 <MX_DAC_Init>
  MX_I2C1_Init();
 8000c58:	f000 fa28 	bl	80010ac <MX_I2C1_Init>
  MX_SPI1_Init();
 8000c5c:	f000 faae 	bl	80011bc <MX_SPI1_Init>
  MX_SPI2_Init();
 8000c60:	f000 fae2 	bl	8001228 <MX_SPI2_Init>
  MX_TIM1_Init();
 8000c64:	f000 fb16 	bl	8001294 <MX_TIM1_Init>
  MX_TIM3_Init();
 8000c68:	f000 fc00 	bl	800146c <MX_TIM3_Init>
  MX_USB_DEVICE_Init();
 8000c6c:	f00c fa76 	bl	800d15c <MX_USB_DEVICE_Init>
  MX_UART5_Init();
 8000c70:	f000 fd86 	bl	8001780 <MX_UART5_Init>
  MX_RTC_Init();
 8000c74:	f000 fa48 	bl	8001108 <MX_RTC_Init>
  MX_TIM5_Init();
 8000c78:	f000 fc7a 	bl	8001570 <MX_TIM5_Init>
  MX_TIM11_Init();
 8000c7c:	f000 fd5c 	bl	8001738 <MX_TIM11_Init>
  MX_TIM2_Init();
 8000c80:	f000 fba8 	bl	80013d4 <MX_TIM2_Init>
  MX_TIM7_Init();
 8000c84:	f000 fce8 	bl	8001658 <MX_TIM7_Init>
  MX_TIM9_Init();
 8000c88:	f000 fd1c 	bl	80016c4 <MX_TIM9_Init>
  MX_CRYP_Init();
 8000c8c:	f000 f9c0 	bl	8001010 <MX_CRYP_Init>
  /* USER CODE BEGIN 2 */

  // Start PWM timers for RGB led
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000c90:	2100      	movs	r1, #0
 8000c92:	4866      	ldr	r0, [pc, #408]	; (8000e2c <main+0x1ec>)
 8000c94:	f008 f8d2 	bl	8008e3c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8000c98:	2108      	movs	r1, #8
 8000c9a:	4865      	ldr	r0, [pc, #404]	; (8000e30 <main+0x1f0>)
 8000c9c:	f008 f8ce 	bl	8008e3c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8000ca0:	210c      	movs	r1, #12
 8000ca2:	4863      	ldr	r0, [pc, #396]	; (8000e30 <main+0x1f0>)
 8000ca4:	f008 f8ca 	bl	8008e3c <HAL_TIM_PWM_Start>

  LED_RGB_status(0, 0, 35);
 8000ca8:	2223      	movs	r2, #35	; 0x23
 8000caa:	2100      	movs	r1, #0
 8000cac:	2000      	movs	r0, #0
 8000cae:	f001 fa2b 	bl	8002108 <LED_RGB_status>

  startup();
 8000cb2:	f001 f9ed 	bl	8002090 <startup>

  ssh1106_Init();  // initialise
 8000cb6:	f001 fb9d 	bl	80023f4 <ssh1106_Init>
  ssh1106_SetCursor(10,10);
 8000cba:	210a      	movs	r1, #10
 8000cbc:	200a      	movs	r0, #10
 8000cbe:	f001 fd5d 	bl	800277c <ssh1106_SetCursor>
  ssh1106_WriteString ("Algoritme 2", Font_7x10, White);
 8000cc2:	4a5c      	ldr	r2, [pc, #368]	; (8000e34 <main+0x1f4>)
 8000cc4:	2301      	movs	r3, #1
 8000cc6:	ca06      	ldmia	r2, {r1, r2}
 8000cc8:	485b      	ldr	r0, [pc, #364]	; (8000e38 <main+0x1f8>)
 8000cca:	f001 fd31 	bl	8002730 <ssh1106_WriteString>
  ssh1106_SetCursor(10, 30);
 8000cce:	211e      	movs	r1, #30
 8000cd0:	200a      	movs	r0, #10
 8000cd2:	f001 fd53 	bl	800277c <ssh1106_SetCursor>
  ssh1106_WriteString ("Debugging", Font_7x10, White);
 8000cd6:	4a57      	ldr	r2, [pc, #348]	; (8000e34 <main+0x1f4>)
 8000cd8:	2301      	movs	r3, #1
 8000cda:	ca06      	ldmia	r2, {r1, r2}
 8000cdc:	4857      	ldr	r0, [pc, #348]	; (8000e3c <main+0x1fc>)
 8000cde:	f001 fd27 	bl	8002730 <ssh1106_WriteString>
  ssh1106_UpdateScreen(); //display
 8000ce2:	f001 fc15 	bl	8002510 <ssh1106_UpdateScreen>
  ssh1106_SetDisplayOn(1);
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	f001 fd74 	bl	80027d4 <ssh1106_SetDisplayOn>
	  		  }
		*/


		// Packet received TX-side
		if(INT_PACKET_RECEIVED){
 8000cec:	4b54      	ldr	r3, [pc, #336]	; (8000e40 <main+0x200>)
 8000cee:	781b      	ldrb	r3, [r3, #0]
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d041      	beq.n	8000d78 <main+0x138>
		  	INT_PACKET_RECEIVED = 0;
 8000cf4:	4b52      	ldr	r3, [pc, #328]	; (8000e40 <main+0x200>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	701a      	strb	r2, [r3, #0]

		  	// Extract Pkt_length, Pkt_type, Data_length, Data_array[Data_length] and RSSI from received package
			RSSI = ReadPacket();
 8000cfa:	f001 fab7 	bl	800226c <ReadPacket>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	461a      	mov	r2, r3
 8000d02:	4b50      	ldr	r3, [pc, #320]	; (8000e44 <main+0x204>)
 8000d04:	701a      	strb	r2, [r3, #0]
			RSSI_counter++;
 8000d06:	4b50      	ldr	r3, [pc, #320]	; (8000e48 <main+0x208>)
 8000d08:	781b      	ldrb	r3, [r3, #0]
 8000d0a:	3301      	adds	r3, #1
 8000d0c:	b2da      	uxtb	r2, r3
 8000d0e:	4b4e      	ldr	r3, [pc, #312]	; (8000e48 <main+0x208>)
 8000d10:	701a      	strb	r2, [r3, #0]
			uint32_t address0 = 0x08012000 + (16*(RSSI_counter-1));
			Write_Flash(address0, (uint32_t) RSSI);
			*/

			// Update RSSI_Measured
		  	RSSI_Measured[RSSI_counter] = RSSI;
 8000d12:	4b4d      	ldr	r3, [pc, #308]	; (8000e48 <main+0x208>)
 8000d14:	781b      	ldrb	r3, [r3, #0]
 8000d16:	461a      	mov	r2, r3
 8000d18:	4b4a      	ldr	r3, [pc, #296]	; (8000e44 <main+0x204>)
 8000d1a:	7819      	ldrb	r1, [r3, #0]
 8000d1c:	4b4b      	ldr	r3, [pc, #300]	; (8000e4c <main+0x20c>)
 8000d1e:	5499      	strb	r1, [r3, r2]

			// Update min and max RSSI on the fly */
			if(RSSI < RSSI_Range[0]){
 8000d20:	4b4b      	ldr	r3, [pc, #300]	; (8000e50 <main+0x210>)
 8000d22:	781a      	ldrb	r2, [r3, #0]
 8000d24:	4b47      	ldr	r3, [pc, #284]	; (8000e44 <main+0x204>)
 8000d26:	781b      	ldrb	r3, [r3, #0]
 8000d28:	429a      	cmp	r2, r3
 8000d2a:	d904      	bls.n	8000d36 <main+0xf6>
				RSSI_Range[0] = RSSI;
 8000d2c:	4b45      	ldr	r3, [pc, #276]	; (8000e44 <main+0x204>)
 8000d2e:	781a      	ldrb	r2, [r3, #0]
 8000d30:	4b47      	ldr	r3, [pc, #284]	; (8000e50 <main+0x210>)
 8000d32:	701a      	strb	r2, [r3, #0]
 8000d34:	e009      	b.n	8000d4a <main+0x10a>
			}
			else if(RSSI > RSSI_Range[1]){
 8000d36:	4b46      	ldr	r3, [pc, #280]	; (8000e50 <main+0x210>)
 8000d38:	785a      	ldrb	r2, [r3, #1]
 8000d3a:	4b42      	ldr	r3, [pc, #264]	; (8000e44 <main+0x204>)
 8000d3c:	781b      	ldrb	r3, [r3, #0]
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	d203      	bcs.n	8000d4a <main+0x10a>
				RSSI_Range[1] = RSSI;
 8000d42:	4b40      	ldr	r3, [pc, #256]	; (8000e44 <main+0x204>)
 8000d44:	781a      	ldrb	r2, [r3, #0]
 8000d46:	4b42      	ldr	r3, [pc, #264]	; (8000e50 <main+0x210>)
 8000d48:	705a      	strb	r2, [r3, #1]
			}


			if(RSSI_counter == 127){
 8000d4a:	4b3f      	ldr	r3, [pc, #252]	; (8000e48 <main+0x208>)
 8000d4c:	781b      	ldrb	r3, [r3, #0]
 8000d4e:	2b7f      	cmp	r3, #127	; 0x7f
 8000d50:	d112      	bne.n	8000d78 <main+0x138>
				RSSI_counter = 0;
 8000d52:	4b3d      	ldr	r3, [pc, #244]	; (8000e48 <main+0x208>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	701a      	strb	r2, [r3, #0]
				makeGraycode(); // make e- and d-lines
 8000d58:	f000 ff86 	bl	8001c68 <makeGraycode>

				//reset RSSI_range //--> ["infinity", 0]
				RSSI_Range[0] = 0XFF; //min
 8000d5c:	4b3c      	ldr	r3, [pc, #240]	; (8000e50 <main+0x210>)
 8000d5e:	22ff      	movs	r2, #255	; 0xff
 8000d60:	701a      	strb	r2, [r3, #0]
				RSSI_Range[1] = 0X00; //max
 8000d62:	4b3b      	ldr	r3, [pc, #236]	; (8000e50 <main+0x210>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	705a      	strb	r2, [r3, #1]

				if(settings_mode == 'T'){
 8000d68:	4b3a      	ldr	r3, [pc, #232]	; (8000e54 <main+0x214>)
 8000d6a:	781b      	ldrb	r3, [r3, #0]
 8000d6c:	2b54      	cmp	r3, #84	; 0x54
 8000d6e:	d103      	bne.n	8000d78 <main+0x138>
					Send_e_line();
 8000d70:	f001 fa3e 	bl	80021f0 <Send_e_line>
					generateKeyGraycode();
 8000d74:	f001 f84e 	bl	8001e14 <generateKeyGraycode>
			}
			*/
	  	}

		// Packet received RX-side
	  	if (INT_PACKET_SENT){
 8000d78:	4b37      	ldr	r3, [pc, #220]	; (8000e58 <main+0x218>)
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d0b5      	beq.n	8000cec <main+0xac>
		  	INT_PACKET_SENT = 0;
 8000d80:	4b35      	ldr	r3, [pc, #212]	; (8000e58 <main+0x218>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	701a      	strb	r2, [r3, #0]
		  	if (settings_mode == 'R'){
 8000d86:	4b33      	ldr	r3, [pc, #204]	; (8000e54 <main+0x214>)
 8000d88:	781b      	ldrb	r3, [r3, #0]
 8000d8a:	2b52      	cmp	r3, #82	; 0x52
 8000d8c:	d1ae      	bne.n	8000cec <main+0xac>
			  	SendDummyByte(0xAA);
 8000d8e:	20aa      	movs	r0, #170	; 0xaa
 8000d90:	f001 f94a 	bl	8002028 <SendDummyByte>
			  	ADF_set_Rx_mode();
 8000d94:	f7ff fdac 	bl	80008f0 <ADF_set_Rx_mode>

			  	// Extract Pkt_length, Pkt_type, Data_length, Data_array[Data_length] and RSSI from received package
				RSSI = ReadPacket();
 8000d98:	f001 fa68 	bl	800226c <ReadPacket>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	461a      	mov	r2, r3
 8000da0:	4b28      	ldr	r3, [pc, #160]	; (8000e44 <main+0x204>)
 8000da2:	701a      	strb	r2, [r3, #0]
				uint32_t address0 = 0x08012000 + (16*(RSSI_counter-1));
				Write_Flash(address0, (uint32_t) RSSI);
				*/

				// Update RSSI_Measured
			  	RSSI_Measured[RSSI_counter] = RSSI;
 8000da4:	4b28      	ldr	r3, [pc, #160]	; (8000e48 <main+0x208>)
 8000da6:	781b      	ldrb	r3, [r3, #0]
 8000da8:	461a      	mov	r2, r3
 8000daa:	4b26      	ldr	r3, [pc, #152]	; (8000e44 <main+0x204>)
 8000dac:	7819      	ldrb	r1, [r3, #0]
 8000dae:	4b27      	ldr	r3, [pc, #156]	; (8000e4c <main+0x20c>)
 8000db0:	5499      	strb	r1, [r3, r2]

				RSSI_counter++;
 8000db2:	4b25      	ldr	r3, [pc, #148]	; (8000e48 <main+0x208>)
 8000db4:	781b      	ldrb	r3, [r3, #0]
 8000db6:	3301      	adds	r3, #1
 8000db8:	b2da      	uxtb	r2, r3
 8000dba:	4b23      	ldr	r3, [pc, #140]	; (8000e48 <main+0x208>)
 8000dbc:	701a      	strb	r2, [r3, #0]

				// Update min and max RSSI on the fly */
				if(RSSI < RSSI_Range[0]){
 8000dbe:	4b24      	ldr	r3, [pc, #144]	; (8000e50 <main+0x210>)
 8000dc0:	781a      	ldrb	r2, [r3, #0]
 8000dc2:	4b20      	ldr	r3, [pc, #128]	; (8000e44 <main+0x204>)
 8000dc4:	781b      	ldrb	r3, [r3, #0]
 8000dc6:	429a      	cmp	r2, r3
 8000dc8:	d904      	bls.n	8000dd4 <main+0x194>
					RSSI_Range[0] = RSSI;
 8000dca:	4b1e      	ldr	r3, [pc, #120]	; (8000e44 <main+0x204>)
 8000dcc:	781a      	ldrb	r2, [r3, #0]
 8000dce:	4b20      	ldr	r3, [pc, #128]	; (8000e50 <main+0x210>)
 8000dd0:	701a      	strb	r2, [r3, #0]
 8000dd2:	e009      	b.n	8000de8 <main+0x1a8>
				}
				else if(RSSI > RSSI_Range[1]){
 8000dd4:	4b1e      	ldr	r3, [pc, #120]	; (8000e50 <main+0x210>)
 8000dd6:	785a      	ldrb	r2, [r3, #1]
 8000dd8:	4b1a      	ldr	r3, [pc, #104]	; (8000e44 <main+0x204>)
 8000dda:	781b      	ldrb	r3, [r3, #0]
 8000ddc:	429a      	cmp	r2, r3
 8000dde:	d203      	bcs.n	8000de8 <main+0x1a8>
					RSSI_Range[1] = RSSI;
 8000de0:	4b18      	ldr	r3, [pc, #96]	; (8000e44 <main+0x204>)
 8000de2:	781a      	ldrb	r2, [r3, #0]
 8000de4:	4b1a      	ldr	r3, [pc, #104]	; (8000e50 <main+0x210>)
 8000de6:	705a      	strb	r2, [r3, #1]
				}



				if(RSSI_counter == 128){
 8000de8:	4b17      	ldr	r3, [pc, #92]	; (8000e48 <main+0x208>)
 8000dea:	781b      	ldrb	r3, [r3, #0]
 8000dec:	2b80      	cmp	r3, #128	; 0x80
 8000dee:	d10a      	bne.n	8000e06 <main+0x1c6>
					RSSI_counter = 0;
 8000df0:	4b15      	ldr	r3, [pc, #84]	; (8000e48 <main+0x208>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	701a      	strb	r2, [r3, #0]
					makeGraycode(); // make e- and d-lines
 8000df6:	f000 ff37 	bl	8001c68 <makeGraycode>

					//reset RSSI_range //--> ["infinity", 0]
					RSSI_Range[0] = 0XFF; //min
 8000dfa:	4b15      	ldr	r3, [pc, #84]	; (8000e50 <main+0x210>)
 8000dfc:	22ff      	movs	r2, #255	; 0xff
 8000dfe:	701a      	strb	r2, [r3, #0]
					RSSI_Range[1] = 0X00; //max
 8000e00:	4b13      	ldr	r3, [pc, #76]	; (8000e50 <main+0x210>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	705a      	strb	r2, [r3, #1]

				/* Check packet type
						// 0xAA = dummy-packet -> change to audio packet later on in development
						// 0xFF = e-line
				*/
			  	if(Pkt_type == 0xFF){
 8000e06:	4b15      	ldr	r3, [pc, #84]	; (8000e5c <main+0x21c>)
 8000e08:	781b      	ldrb	r3, [r3, #0]
 8000e0a:	2bff      	cmp	r3, #255	; 0xff
 8000e0c:	f47f af6e 	bne.w	8000cec <main+0xac>
					if(settings_mode == 'R'){
 8000e10:	4b10      	ldr	r3, [pc, #64]	; (8000e54 <main+0x214>)
 8000e12:	781b      	ldrb	r3, [r3, #0]
 8000e14:	2b52      	cmp	r3, #82	; 0x52
 8000e16:	f47f af69 	bne.w	8000cec <main+0xac>
						SendDummyByte(0xAA); // Send dummy packet with type 0xFF after reception of e-line
 8000e1a:	20aa      	movs	r0, #170	; 0xaa
 8000e1c:	f001 f904 	bl	8002028 <SendDummyByte>
						ADF_set_Rx_mode();
 8000e20:	f7ff fd66 	bl	80008f0 <ADF_set_Rx_mode>
						// Replace e-line from RX with e-line received from TX (happens in ReadPacket with reception of 0xFF type)

						generateKeyGraycode();
 8000e24:	f000 fff6 	bl	8001e14 <generateKeyGraycode>
		if(INT_PACKET_RECEIVED){
 8000e28:	e760      	b.n	8000cec <main+0xac>
 8000e2a:	bf00      	nop
 8000e2c:	20000d24 	.word	0x20000d24
 8000e30:	20000a6c 	.word	0x20000a6c
 8000e34:	20000020 	.word	0x20000020
 8000e38:	0800ed58 	.word	0x0800ed58
 8000e3c:	0800ed64 	.word	0x0800ed64
 8000e40:	20000228 	.word	0x20000228
 8000e44:	20000bd4 	.word	0x20000bd4
 8000e48:	200008cc 	.word	0x200008cc
 8000e4c:	20000ea8 	.word	0x20000ea8
 8000e50:	20000f78 	.word	0x20000f78
 8000e54:	20000000 	.word	0x20000000
 8000e58:	20000229 	.word	0x20000229
 8000e5c:	20000dc3 	.word	0x20000dc3

08000e60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b098      	sub	sp, #96	; 0x60
 8000e64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e66:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000e6a:	2230      	movs	r2, #48	; 0x30
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f00c ff90 	bl	800dd94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e74:	f107 031c 	add.w	r3, r7, #28
 8000e78:	2200      	movs	r2, #0
 8000e7a:	601a      	str	r2, [r3, #0]
 8000e7c:	605a      	str	r2, [r3, #4]
 8000e7e:	609a      	str	r2, [r3, #8]
 8000e80:	60da      	str	r2, [r3, #12]
 8000e82:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e84:	f107 030c 	add.w	r3, r7, #12
 8000e88:	2200      	movs	r2, #0
 8000e8a:	601a      	str	r2, [r3, #0]
 8000e8c:	605a      	str	r2, [r3, #4]
 8000e8e:	609a      	str	r2, [r3, #8]
 8000e90:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e92:	2300      	movs	r3, #0
 8000e94:	60bb      	str	r3, [r7, #8]
 8000e96:	4b32      	ldr	r3, [pc, #200]	; (8000f60 <SystemClock_Config+0x100>)
 8000e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e9a:	4a31      	ldr	r2, [pc, #196]	; (8000f60 <SystemClock_Config+0x100>)
 8000e9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ea0:	6413      	str	r3, [r2, #64]	; 0x40
 8000ea2:	4b2f      	ldr	r3, [pc, #188]	; (8000f60 <SystemClock_Config+0x100>)
 8000ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ea6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000eaa:	60bb      	str	r3, [r7, #8]
 8000eac:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000eae:	2300      	movs	r3, #0
 8000eb0:	607b      	str	r3, [r7, #4]
 8000eb2:	4b2c      	ldr	r3, [pc, #176]	; (8000f64 <SystemClock_Config+0x104>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	4a2b      	ldr	r2, [pc, #172]	; (8000f64 <SystemClock_Config+0x104>)
 8000eb8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ebc:	6013      	str	r3, [r2, #0]
 8000ebe:	4b29      	ldr	r3, [pc, #164]	; (8000f64 <SystemClock_Config+0x104>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ec6:	607b      	str	r3, [r7, #4]
 8000ec8:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8000eca:	2305      	movs	r3, #5
 8000ecc:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ece:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000ed2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000ed4:	2301      	movs	r3, #1
 8000ed6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ed8:	2302      	movs	r3, #2
 8000eda:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000edc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000ee0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000ee2:	2319      	movs	r3, #25
 8000ee4:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000ee6:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000eea:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000eec:	2302      	movs	r3, #2
 8000eee:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000ef0:	2307      	movs	r3, #7
 8000ef2:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ef4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f005 fa07 	bl	800630c <HAL_RCC_OscConfig>
 8000efe:	4603      	mov	r3, r0
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d001      	beq.n	8000f08 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8000f04:	f001 fa36 	bl	8002374 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f08:	230f      	movs	r3, #15
 8000f0a:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f0c:	2302      	movs	r3, #2
 8000f0e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f10:	2300      	movs	r3, #0
 8000f12:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000f14:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000f18:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000f1a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f1e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000f20:	f107 031c 	add.w	r3, r7, #28
 8000f24:	2105      	movs	r1, #5
 8000f26:	4618      	mov	r0, r3
 8000f28:	f005 fc68 	bl	80067fc <HAL_RCC_ClockConfig>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d001      	beq.n	8000f36 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8000f32:	f001 fa1f 	bl	8002374 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000f36:	2302      	movs	r3, #2
 8000f38:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000f3a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f3e:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f40:	f107 030c 	add.w	r3, r7, #12
 8000f44:	4618      	mov	r0, r3
 8000f46:	f005 fe51 	bl	8006bec <HAL_RCCEx_PeriphCLKConfig>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d001      	beq.n	8000f54 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8000f50:	f001 fa10 	bl	8002374 <Error_Handler>
  }
  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 8000f54:	f005 fd38 	bl	80069c8 <HAL_RCC_EnableCSS>
}
 8000f58:	bf00      	nop
 8000f5a:	3760      	adds	r7, #96	; 0x60
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	40023800 	.word	0x40023800
 8000f64:	40007000 	.word	0x40007000

08000f68 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b084      	sub	sp, #16
 8000f6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f6e:	463b      	mov	r3, r7
 8000f70:	2200      	movs	r2, #0
 8000f72:	601a      	str	r2, [r3, #0]
 8000f74:	605a      	str	r2, [r3, #4]
 8000f76:	609a      	str	r2, [r3, #8]
 8000f78:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000f7a:	4b23      	ldr	r3, [pc, #140]	; (8001008 <MX_ADC1_Init+0xa0>)
 8000f7c:	4a23      	ldr	r2, [pc, #140]	; (800100c <MX_ADC1_Init+0xa4>)
 8000f7e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f80:	4b21      	ldr	r3, [pc, #132]	; (8001008 <MX_ADC1_Init+0xa0>)
 8000f82:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000f86:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 8000f88:	4b1f      	ldr	r3, [pc, #124]	; (8001008 <MX_ADC1_Init+0xa0>)
 8000f8a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000f8e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000f90:	4b1d      	ldr	r3, [pc, #116]	; (8001008 <MX_ADC1_Init+0xa0>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f96:	4b1c      	ldr	r3, [pc, #112]	; (8001008 <MX_ADC1_Init+0xa0>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f9c:	4b1a      	ldr	r3, [pc, #104]	; (8001008 <MX_ADC1_Init+0xa0>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000fa4:	4b18      	ldr	r3, [pc, #96]	; (8001008 <MX_ADC1_Init+0xa0>)
 8000fa6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000faa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T5_CC1;
 8000fac:	4b16      	ldr	r3, [pc, #88]	; (8001008 <MX_ADC1_Init+0xa0>)
 8000fae:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8000fb2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000fb4:	4b14      	ldr	r3, [pc, #80]	; (8001008 <MX_ADC1_Init+0xa0>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000fba:	4b13      	ldr	r3, [pc, #76]	; (8001008 <MX_ADC1_Init+0xa0>)
 8000fbc:	2201      	movs	r2, #1
 8000fbe:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000fc0:	4b11      	ldr	r3, [pc, #68]	; (8001008 <MX_ADC1_Init+0xa0>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000fc8:	4b0f      	ldr	r3, [pc, #60]	; (8001008 <MX_ADC1_Init+0xa0>)
 8000fca:	2201      	movs	r2, #1
 8000fcc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000fce:	480e      	ldr	r0, [pc, #56]	; (8001008 <MX_ADC1_Init+0xa0>)
 8000fd0:	f002 fa00 	bl	80033d4 <HAL_ADC_Init>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d001      	beq.n	8000fde <MX_ADC1_Init+0x76>
  {
    Error_Handler();
 8000fda:	f001 f9cb 	bl	8002374 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000fde:	2303      	movs	r3, #3
 8000fe0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fea:	463b      	mov	r3, r7
 8000fec:	4619      	mov	r1, r3
 8000fee:	4806      	ldr	r0, [pc, #24]	; (8001008 <MX_ADC1_Init+0xa0>)
 8000ff0:	f002 fcae 	bl	8003950 <HAL_ADC_ConfigChannel>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d001      	beq.n	8000ffe <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 8000ffa:	f001 f9bb 	bl	8002374 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000ffe:	bf00      	nop
 8001000:	3710      	adds	r7, #16
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}
 8001006:	bf00      	nop
 8001008:	20000b0c 	.word	0x20000b0c
 800100c:	40012000 	.word	0x40012000

08001010 <MX_CRYP_Init>:
  * @brief CRYP Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRYP_Init(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
  /* USER CODE END CRYP_Init 0 */

  /* USER CODE BEGIN CRYP_Init 1 */

  /* USER CODE END CRYP_Init 1 */
  hcryp.Instance = CRYP;
 8001014:	4b0d      	ldr	r3, [pc, #52]	; (800104c <MX_CRYP_Init+0x3c>)
 8001016:	4a0e      	ldr	r2, [pc, #56]	; (8001050 <MX_CRYP_Init+0x40>)
 8001018:	601a      	str	r2, [r3, #0]
  hcryp.Init.DataType = CRYP_DATATYPE_8B;
 800101a:	4b0c      	ldr	r3, [pc, #48]	; (800104c <MX_CRYP_Init+0x3c>)
 800101c:	2280      	movs	r2, #128	; 0x80
 800101e:	605a      	str	r2, [r3, #4]
  hcryp.Init.KeySize = CRYP_KEYSIZE_128B;
 8001020:	4b0a      	ldr	r3, [pc, #40]	; (800104c <MX_CRYP_Init+0x3c>)
 8001022:	2200      	movs	r2, #0
 8001024:	609a      	str	r2, [r3, #8]
  hcryp.Init.pKey = (uint32_t *)pKeyCRYP;
 8001026:	4b09      	ldr	r3, [pc, #36]	; (800104c <MX_CRYP_Init+0x3c>)
 8001028:	4a0a      	ldr	r2, [pc, #40]	; (8001054 <MX_CRYP_Init+0x44>)
 800102a:	60da      	str	r2, [r3, #12]
  hcryp.Init.Algorithm = CRYP_AES_ECB;
 800102c:	4b07      	ldr	r3, [pc, #28]	; (800104c <MX_CRYP_Init+0x3c>)
 800102e:	2220      	movs	r2, #32
 8001030:	615a      	str	r2, [r3, #20]
  hcryp.Init.DataWidthUnit = CRYP_DATAWIDTHUNIT_BYTE;
 8001032:	4b06      	ldr	r3, [pc, #24]	; (800104c <MX_CRYP_Init+0x3c>)
 8001034:	2201      	movs	r2, #1
 8001036:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_CRYP_Init(&hcryp) != HAL_OK)
 8001038:	4804      	ldr	r0, [pc, #16]	; (800104c <MX_CRYP_Init+0x3c>)
 800103a:	f002 ffc2 	bl	8003fc2 <HAL_CRYP_Init>
 800103e:	4603      	mov	r3, r0
 8001040:	2b00      	cmp	r3, #0
 8001042:	d001      	beq.n	8001048 <MX_CRYP_Init+0x38>
  {
    Error_Handler();
 8001044:	f001 f996 	bl	8002374 <Error_Handler>
  }
  /* USER CODE BEGIN CRYP_Init 2 */

  /* USER CODE END CRYP_Init 2 */

}
 8001048:	bf00      	nop
 800104a:	bd80      	pop	{r7, pc}
 800104c:	20000f84 	.word	0x20000f84
 8001050:	50060000 	.word	0x50060000
 8001054:	0800ee34 	.word	0x0800ee34

08001058 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800105e:	463b      	mov	r3, r7
 8001060:	2200      	movs	r2, #0
 8001062:	601a      	str	r2, [r3, #0]
 8001064:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8001066:	4b0f      	ldr	r3, [pc, #60]	; (80010a4 <MX_DAC_Init+0x4c>)
 8001068:	4a0f      	ldr	r2, [pc, #60]	; (80010a8 <MX_DAC_Init+0x50>)
 800106a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 800106c:	480d      	ldr	r0, [pc, #52]	; (80010a4 <MX_DAC_Init+0x4c>)
 800106e:	f002 ffe0 	bl	8004032 <HAL_DAC_Init>
 8001072:	4603      	mov	r3, r0
 8001074:	2b00      	cmp	r3, #0
 8001076:	d001      	beq.n	800107c <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8001078:	f001 f97c 	bl	8002374 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800107c:	2300      	movs	r3, #0
 800107e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001080:	2300      	movs	r3, #0
 8001082:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001084:	463b      	mov	r3, r7
 8001086:	2200      	movs	r2, #0
 8001088:	4619      	mov	r1, r3
 800108a:	4806      	ldr	r0, [pc, #24]	; (80010a4 <MX_DAC_Init+0x4c>)
 800108c:	f003 f8eb 	bl	8004266 <HAL_DAC_ConfigChannel>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8001096:	f001 f96d 	bl	8002374 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800109a:	bf00      	nop
 800109c:	3708      	adds	r7, #8
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	20000c2c 	.word	0x20000c2c
 80010a8:	40007400 	.word	0x40007400

080010ac <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80010b0:	4b12      	ldr	r3, [pc, #72]	; (80010fc <MX_I2C1_Init+0x50>)
 80010b2:	4a13      	ldr	r2, [pc, #76]	; (8001100 <MX_I2C1_Init+0x54>)
 80010b4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80010b6:	4b11      	ldr	r3, [pc, #68]	; (80010fc <MX_I2C1_Init+0x50>)
 80010b8:	4a12      	ldr	r2, [pc, #72]	; (8001104 <MX_I2C1_Init+0x58>)
 80010ba:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80010bc:	4b0f      	ldr	r3, [pc, #60]	; (80010fc <MX_I2C1_Init+0x50>)
 80010be:	2200      	movs	r2, #0
 80010c0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80010c2:	4b0e      	ldr	r3, [pc, #56]	; (80010fc <MX_I2C1_Init+0x50>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010c8:	4b0c      	ldr	r3, [pc, #48]	; (80010fc <MX_I2C1_Init+0x50>)
 80010ca:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80010ce:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010d0:	4b0a      	ldr	r3, [pc, #40]	; (80010fc <MX_I2C1_Init+0x50>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80010d6:	4b09      	ldr	r3, [pc, #36]	; (80010fc <MX_I2C1_Init+0x50>)
 80010d8:	2200      	movs	r2, #0
 80010da:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010dc:	4b07      	ldr	r3, [pc, #28]	; (80010fc <MX_I2C1_Init+0x50>)
 80010de:	2200      	movs	r2, #0
 80010e0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010e2:	4b06      	ldr	r3, [pc, #24]	; (80010fc <MX_I2C1_Init+0x50>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010e8:	4804      	ldr	r0, [pc, #16]	; (80010fc <MX_I2C1_Init+0x50>)
 80010ea:	f003 fb1d 	bl	8004728 <HAL_I2C_Init>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d001      	beq.n	80010f8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80010f4:	f001 f93e 	bl	8002374 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80010f8:	bf00      	nop
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	20000974 	.word	0x20000974
 8001100:	40005400 	.word	0x40005400
 8001104:	000186a0 	.word	0x000186a0

08001108 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b086      	sub	sp, #24
 800110c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800110e:	1d3b      	adds	r3, r7, #4
 8001110:	2200      	movs	r2, #0
 8001112:	601a      	str	r2, [r3, #0]
 8001114:	605a      	str	r2, [r3, #4]
 8001116:	609a      	str	r2, [r3, #8]
 8001118:	60da      	str	r2, [r3, #12]
 800111a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800111c:	2300      	movs	r3, #0
 800111e:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001120:	4b24      	ldr	r3, [pc, #144]	; (80011b4 <MX_RTC_Init+0xac>)
 8001122:	4a25      	ldr	r2, [pc, #148]	; (80011b8 <MX_RTC_Init+0xb0>)
 8001124:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001126:	4b23      	ldr	r3, [pc, #140]	; (80011b4 <MX_RTC_Init+0xac>)
 8001128:	2200      	movs	r2, #0
 800112a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800112c:	4b21      	ldr	r3, [pc, #132]	; (80011b4 <MX_RTC_Init+0xac>)
 800112e:	227f      	movs	r2, #127	; 0x7f
 8001130:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001132:	4b20      	ldr	r3, [pc, #128]	; (80011b4 <MX_RTC_Init+0xac>)
 8001134:	22ff      	movs	r2, #255	; 0xff
 8001136:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001138:	4b1e      	ldr	r3, [pc, #120]	; (80011b4 <MX_RTC_Init+0xac>)
 800113a:	2200      	movs	r2, #0
 800113c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800113e:	4b1d      	ldr	r3, [pc, #116]	; (80011b4 <MX_RTC_Init+0xac>)
 8001140:	2200      	movs	r2, #0
 8001142:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001144:	4b1b      	ldr	r3, [pc, #108]	; (80011b4 <MX_RTC_Init+0xac>)
 8001146:	2200      	movs	r2, #0
 8001148:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800114a:	481a      	ldr	r0, [pc, #104]	; (80011b4 <MX_RTC_Init+0xac>)
 800114c:	f005 fe30 	bl	8006db0 <HAL_RTC_Init>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8001156:	f001 f90d 	bl	8002374 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 12;
 800115a:	230c      	movs	r3, #12
 800115c:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 59;
 800115e:	233b      	movs	r3, #59	; 0x3b
 8001160:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 8001162:	2300      	movs	r3, #0
 8001164:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001166:	2300      	movs	r3, #0
 8001168:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800116a:	2300      	movs	r3, #0
 800116c:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800116e:	1d3b      	adds	r3, r7, #4
 8001170:	2200      	movs	r2, #0
 8001172:	4619      	mov	r1, r3
 8001174:	480f      	ldr	r0, [pc, #60]	; (80011b4 <MX_RTC_Init+0xac>)
 8001176:	f005 feac 	bl	8006ed2 <HAL_RTC_SetTime>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d001      	beq.n	8001184 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8001180:	f001 f8f8 	bl	8002374 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001184:	2301      	movs	r3, #1
 8001186:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_MAY;
 8001188:	2305      	movs	r3, #5
 800118a:	707b      	strb	r3, [r7, #1]
  sDate.Date = 31;
 800118c:	231f      	movs	r3, #31
 800118e:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 8001190:	2300      	movs	r3, #0
 8001192:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8001194:	463b      	mov	r3, r7
 8001196:	2200      	movs	r2, #0
 8001198:	4619      	mov	r1, r3
 800119a:	4806      	ldr	r0, [pc, #24]	; (80011b4 <MX_RTC_Init+0xac>)
 800119c:	f005 ff56 	bl	800704c <HAL_RTC_SetDate>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d001      	beq.n	80011aa <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 80011a6:	f001 f8e5 	bl	8002374 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80011aa:	bf00      	nop
 80011ac:	3718      	adds	r7, #24
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	20000cc4 	.word	0x20000cc4
 80011b8:	40002800 	.word	0x40002800

080011bc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80011c0:	4b17      	ldr	r3, [pc, #92]	; (8001220 <MX_SPI1_Init+0x64>)
 80011c2:	4a18      	ldr	r2, [pc, #96]	; (8001224 <MX_SPI1_Init+0x68>)
 80011c4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80011c6:	4b16      	ldr	r3, [pc, #88]	; (8001220 <MX_SPI1_Init+0x64>)
 80011c8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80011cc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80011ce:	4b14      	ldr	r3, [pc, #80]	; (8001220 <MX_SPI1_Init+0x64>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80011d4:	4b12      	ldr	r3, [pc, #72]	; (8001220 <MX_SPI1_Init+0x64>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011da:	4b11      	ldr	r3, [pc, #68]	; (8001220 <MX_SPI1_Init+0x64>)
 80011dc:	2200      	movs	r2, #0
 80011de:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80011e0:	4b0f      	ldr	r3, [pc, #60]	; (8001220 <MX_SPI1_Init+0x64>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80011e6:	4b0e      	ldr	r3, [pc, #56]	; (8001220 <MX_SPI1_Init+0x64>)
 80011e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80011ec:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80011ee:	4b0c      	ldr	r3, [pc, #48]	; (8001220 <MX_SPI1_Init+0x64>)
 80011f0:	2210      	movs	r2, #16
 80011f2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011f4:	4b0a      	ldr	r3, [pc, #40]	; (8001220 <MX_SPI1_Init+0x64>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80011fa:	4b09      	ldr	r3, [pc, #36]	; (8001220 <MX_SPI1_Init+0x64>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001200:	4b07      	ldr	r3, [pc, #28]	; (8001220 <MX_SPI1_Init+0x64>)
 8001202:	2200      	movs	r2, #0
 8001204:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001206:	4b06      	ldr	r3, [pc, #24]	; (8001220 <MX_SPI1_Init+0x64>)
 8001208:	220a      	movs	r2, #10
 800120a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800120c:	4804      	ldr	r0, [pc, #16]	; (8001220 <MX_SPI1_Init+0x64>)
 800120e:	f006 f836 	bl	800727e <HAL_SPI_Init>
 8001212:	4603      	mov	r3, r0
 8001214:	2b00      	cmp	r3, #0
 8001216:	d001      	beq.n	800121c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001218:	f001 f8ac 	bl	8002374 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800121c:	bf00      	nop
 800121e:	bd80      	pop	{r7, pc}
 8001220:	20000df8 	.word	0x20000df8
 8001224:	40013000 	.word	0x40013000

08001228 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800122c:	4b17      	ldr	r3, [pc, #92]	; (800128c <MX_SPI2_Init+0x64>)
 800122e:	4a18      	ldr	r2, [pc, #96]	; (8001290 <MX_SPI2_Init+0x68>)
 8001230:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001232:	4b16      	ldr	r3, [pc, #88]	; (800128c <MX_SPI2_Init+0x64>)
 8001234:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001238:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800123a:	4b14      	ldr	r3, [pc, #80]	; (800128c <MX_SPI2_Init+0x64>)
 800123c:	2200      	movs	r2, #0
 800123e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001240:	4b12      	ldr	r3, [pc, #72]	; (800128c <MX_SPI2_Init+0x64>)
 8001242:	2200      	movs	r2, #0
 8001244:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001246:	4b11      	ldr	r3, [pc, #68]	; (800128c <MX_SPI2_Init+0x64>)
 8001248:	2200      	movs	r2, #0
 800124a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800124c:	4b0f      	ldr	r3, [pc, #60]	; (800128c <MX_SPI2_Init+0x64>)
 800124e:	2200      	movs	r2, #0
 8001250:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001252:	4b0e      	ldr	r3, [pc, #56]	; (800128c <MX_SPI2_Init+0x64>)
 8001254:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001258:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800125a:	4b0c      	ldr	r3, [pc, #48]	; (800128c <MX_SPI2_Init+0x64>)
 800125c:	2210      	movs	r2, #16
 800125e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001260:	4b0a      	ldr	r3, [pc, #40]	; (800128c <MX_SPI2_Init+0x64>)
 8001262:	2200      	movs	r2, #0
 8001264:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001266:	4b09      	ldr	r3, [pc, #36]	; (800128c <MX_SPI2_Init+0x64>)
 8001268:	2200      	movs	r2, #0
 800126a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800126c:	4b07      	ldr	r3, [pc, #28]	; (800128c <MX_SPI2_Init+0x64>)
 800126e:	2200      	movs	r2, #0
 8001270:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001272:	4b06      	ldr	r3, [pc, #24]	; (800128c <MX_SPI2_Init+0x64>)
 8001274:	220a      	movs	r2, #10
 8001276:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001278:	4804      	ldr	r0, [pc, #16]	; (800128c <MX_SPI2_Init+0x64>)
 800127a:	f006 f800 	bl	800727e <HAL_SPI_Init>
 800127e:	4603      	mov	r3, r0
 8001280:	2b00      	cmp	r3, #0
 8001282:	d001      	beq.n	8001288 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001284:	f001 f876 	bl	8002374 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001288:	bf00      	nop
 800128a:	bd80      	pop	{r7, pc}
 800128c:	20000874 	.word	0x20000874
 8001290:	40003800 	.word	0x40003800

08001294 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b096      	sub	sp, #88	; 0x58
 8001298:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800129a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800129e:	2200      	movs	r2, #0
 80012a0:	601a      	str	r2, [r3, #0]
 80012a2:	605a      	str	r2, [r3, #4]
 80012a4:	609a      	str	r2, [r3, #8]
 80012a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012a8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80012ac:	2200      	movs	r2, #0
 80012ae:	601a      	str	r2, [r3, #0]
 80012b0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012b6:	2200      	movs	r2, #0
 80012b8:	601a      	str	r2, [r3, #0]
 80012ba:	605a      	str	r2, [r3, #4]
 80012bc:	609a      	str	r2, [r3, #8]
 80012be:	60da      	str	r2, [r3, #12]
 80012c0:	611a      	str	r2, [r3, #16]
 80012c2:	615a      	str	r2, [r3, #20]
 80012c4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80012c6:	1d3b      	adds	r3, r7, #4
 80012c8:	2220      	movs	r2, #32
 80012ca:	2100      	movs	r1, #0
 80012cc:	4618      	mov	r0, r3
 80012ce:	f00c fd61 	bl	800dd94 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80012d2:	4b3e      	ldr	r3, [pc, #248]	; (80013cc <MX_TIM1_Init+0x138>)
 80012d4:	4a3e      	ldr	r2, [pc, #248]	; (80013d0 <MX_TIM1_Init+0x13c>)
 80012d6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16800-1;
 80012d8:	4b3c      	ldr	r3, [pc, #240]	; (80013cc <MX_TIM1_Init+0x138>)
 80012da:	f244 129f 	movw	r2, #16799	; 0x419f
 80012de:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012e0:	4b3a      	ldr	r3, [pc, #232]	; (80013cc <MX_TIM1_Init+0x138>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 80012e6:	4b39      	ldr	r3, [pc, #228]	; (80013cc <MX_TIM1_Init+0x138>)
 80012e8:	2263      	movs	r2, #99	; 0x63
 80012ea:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012ec:	4b37      	ldr	r3, [pc, #220]	; (80013cc <MX_TIM1_Init+0x138>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80012f2:	4b36      	ldr	r3, [pc, #216]	; (80013cc <MX_TIM1_Init+0x138>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80012f8:	4b34      	ldr	r3, [pc, #208]	; (80013cc <MX_TIM1_Init+0x138>)
 80012fa:	2280      	movs	r2, #128	; 0x80
 80012fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80012fe:	4833      	ldr	r0, [pc, #204]	; (80013cc <MX_TIM1_Init+0x138>)
 8001300:	f007 fac2 	bl	8008888 <HAL_TIM_Base_Init>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d001      	beq.n	800130e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800130a:	f001 f833 	bl	8002374 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800130e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001312:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001314:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001318:	4619      	mov	r1, r3
 800131a:	482c      	ldr	r0, [pc, #176]	; (80013cc <MX_TIM1_Init+0x138>)
 800131c:	f008 f874 	bl	8009408 <HAL_TIM_ConfigClockSource>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d001      	beq.n	800132a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001326:	f001 f825 	bl	8002374 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800132a:	4828      	ldr	r0, [pc, #160]	; (80013cc <MX_TIM1_Init+0x138>)
 800132c:	f007 fd2c 	bl	8008d88 <HAL_TIM_PWM_Init>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d001      	beq.n	800133a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001336:	f001 f81d 	bl	8002374 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800133a:	2300      	movs	r3, #0
 800133c:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800133e:	2300      	movs	r3, #0
 8001340:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001342:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001346:	4619      	mov	r1, r3
 8001348:	4820      	ldr	r0, [pc, #128]	; (80013cc <MX_TIM1_Init+0x138>)
 800134a:	f008 fc59 	bl	8009c00 <HAL_TIMEx_MasterConfigSynchronization>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001354:	f001 f80e 	bl	8002374 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001358:	2360      	movs	r3, #96	; 0x60
 800135a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800135c:	2300      	movs	r3, #0
 800135e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001360:	2300      	movs	r3, #0
 8001362:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001364:	2300      	movs	r3, #0
 8001366:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001368:	2300      	movs	r3, #0
 800136a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800136c:	2300      	movs	r3, #0
 800136e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001370:	2300      	movs	r3, #0
 8001372:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001374:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001378:	2200      	movs	r2, #0
 800137a:	4619      	mov	r1, r3
 800137c:	4813      	ldr	r0, [pc, #76]	; (80013cc <MX_TIM1_Init+0x138>)
 800137e:	f007 ff85 	bl	800928c <HAL_TIM_PWM_ConfigChannel>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d001      	beq.n	800138c <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001388:	f000 fff4 	bl	8002374 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800138c:	2300      	movs	r3, #0
 800138e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001390:	2300      	movs	r3, #0
 8001392:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001394:	2300      	movs	r3, #0
 8001396:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001398:	2300      	movs	r3, #0
 800139a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800139c:	2300      	movs	r3, #0
 800139e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80013a0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013a4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80013a6:	2300      	movs	r3, #0
 80013a8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80013aa:	1d3b      	adds	r3, r7, #4
 80013ac:	4619      	mov	r1, r3
 80013ae:	4807      	ldr	r0, [pc, #28]	; (80013cc <MX_TIM1_Init+0x138>)
 80013b0:	f008 fca2 	bl	8009cf8 <HAL_TIMEx_ConfigBreakDeadTime>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d001      	beq.n	80013be <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 80013ba:	f000 ffdb 	bl	8002374 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80013be:	4803      	ldr	r0, [pc, #12]	; (80013cc <MX_TIM1_Init+0x138>)
 80013c0:	f001 fce6 	bl	8002d90 <HAL_TIM_MspPostInit>

}
 80013c4:	bf00      	nop
 80013c6:	3758      	adds	r7, #88	; 0x58
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	20000d24 	.word	0x20000d24
 80013d0:	40010000 	.word	0x40010000

080013d4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b086      	sub	sp, #24
 80013d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013da:	f107 0308 	add.w	r3, r7, #8
 80013de:	2200      	movs	r2, #0
 80013e0:	601a      	str	r2, [r3, #0]
 80013e2:	605a      	str	r2, [r3, #4]
 80013e4:	609a      	str	r2, [r3, #8]
 80013e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013e8:	463b      	mov	r3, r7
 80013ea:	2200      	movs	r2, #0
 80013ec:	601a      	str	r2, [r3, #0]
 80013ee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80013f0:	4b1d      	ldr	r3, [pc, #116]	; (8001468 <MX_TIM2_Init+0x94>)
 80013f2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80013f6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80013f8:	4b1b      	ldr	r3, [pc, #108]	; (8001468 <MX_TIM2_Init+0x94>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013fe:	4b1a      	ldr	r3, [pc, #104]	; (8001468 <MX_TIM2_Init+0x94>)
 8001400:	2200      	movs	r2, #0
 8001402:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10500-1;
 8001404:	4b18      	ldr	r3, [pc, #96]	; (8001468 <MX_TIM2_Init+0x94>)
 8001406:	f642 1203 	movw	r2, #10499	; 0x2903
 800140a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800140c:	4b16      	ldr	r3, [pc, #88]	; (8001468 <MX_TIM2_Init+0x94>)
 800140e:	2200      	movs	r2, #0
 8001410:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001412:	4b15      	ldr	r3, [pc, #84]	; (8001468 <MX_TIM2_Init+0x94>)
 8001414:	2200      	movs	r2, #0
 8001416:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001418:	4813      	ldr	r0, [pc, #76]	; (8001468 <MX_TIM2_Init+0x94>)
 800141a:	f007 fa35 	bl	8008888 <HAL_TIM_Base_Init>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d001      	beq.n	8001428 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001424:	f000 ffa6 	bl	8002374 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001428:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800142c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800142e:	f107 0308 	add.w	r3, r7, #8
 8001432:	4619      	mov	r1, r3
 8001434:	480c      	ldr	r0, [pc, #48]	; (8001468 <MX_TIM2_Init+0x94>)
 8001436:	f007 ffe7 	bl	8009408 <HAL_TIM_ConfigClockSource>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d001      	beq.n	8001444 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001440:	f000 ff98 	bl	8002374 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001444:	2320      	movs	r3, #32
 8001446:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001448:	2300      	movs	r3, #0
 800144a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800144c:	463b      	mov	r3, r7
 800144e:	4619      	mov	r1, r3
 8001450:	4805      	ldr	r0, [pc, #20]	; (8001468 <MX_TIM2_Init+0x94>)
 8001452:	f008 fbd5 	bl	8009c00 <HAL_TIMEx_MasterConfigSynchronization>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d001      	beq.n	8001460 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800145c:	f000 ff8a 	bl	8002374 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001460:	bf00      	nop
 8001462:	3718      	adds	r7, #24
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	20000e50 	.word	0x20000e50

0800146c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b08e      	sub	sp, #56	; 0x38
 8001470:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001472:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001476:	2200      	movs	r2, #0
 8001478:	601a      	str	r2, [r3, #0]
 800147a:	605a      	str	r2, [r3, #4]
 800147c:	609a      	str	r2, [r3, #8]
 800147e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001480:	f107 0320 	add.w	r3, r7, #32
 8001484:	2200      	movs	r2, #0
 8001486:	601a      	str	r2, [r3, #0]
 8001488:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800148a:	1d3b      	adds	r3, r7, #4
 800148c:	2200      	movs	r2, #0
 800148e:	601a      	str	r2, [r3, #0]
 8001490:	605a      	str	r2, [r3, #4]
 8001492:	609a      	str	r2, [r3, #8]
 8001494:	60da      	str	r2, [r3, #12]
 8001496:	611a      	str	r2, [r3, #16]
 8001498:	615a      	str	r2, [r3, #20]
 800149a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800149c:	4b32      	ldr	r3, [pc, #200]	; (8001568 <MX_TIM3_Init+0xfc>)
 800149e:	4a33      	ldr	r2, [pc, #204]	; (800156c <MX_TIM3_Init+0x100>)
 80014a0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8400-1;
 80014a2:	4b31      	ldr	r3, [pc, #196]	; (8001568 <MX_TIM3_Init+0xfc>)
 80014a4:	f242 02cf 	movw	r2, #8399	; 0x20cf
 80014a8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014aa:	4b2f      	ldr	r3, [pc, #188]	; (8001568 <MX_TIM3_Init+0xfc>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 80014b0:	4b2d      	ldr	r3, [pc, #180]	; (8001568 <MX_TIM3_Init+0xfc>)
 80014b2:	2263      	movs	r2, #99	; 0x63
 80014b4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014b6:	4b2c      	ldr	r3, [pc, #176]	; (8001568 <MX_TIM3_Init+0xfc>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80014bc:	4b2a      	ldr	r3, [pc, #168]	; (8001568 <MX_TIM3_Init+0xfc>)
 80014be:	2280      	movs	r2, #128	; 0x80
 80014c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80014c2:	4829      	ldr	r0, [pc, #164]	; (8001568 <MX_TIM3_Init+0xfc>)
 80014c4:	f007 f9e0 	bl	8008888 <HAL_TIM_Base_Init>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80014ce:	f000 ff51 	bl	8002374 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014d6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80014d8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014dc:	4619      	mov	r1, r3
 80014de:	4822      	ldr	r0, [pc, #136]	; (8001568 <MX_TIM3_Init+0xfc>)
 80014e0:	f007 ff92 	bl	8009408 <HAL_TIM_ConfigClockSource>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80014ea:	f000 ff43 	bl	8002374 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80014ee:	481e      	ldr	r0, [pc, #120]	; (8001568 <MX_TIM3_Init+0xfc>)
 80014f0:	f007 fc4a 	bl	8008d88 <HAL_TIM_PWM_Init>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80014fa:	f000 ff3b 	bl	8002374 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014fe:	2300      	movs	r3, #0
 8001500:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001502:	2300      	movs	r3, #0
 8001504:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001506:	f107 0320 	add.w	r3, r7, #32
 800150a:	4619      	mov	r1, r3
 800150c:	4816      	ldr	r0, [pc, #88]	; (8001568 <MX_TIM3_Init+0xfc>)
 800150e:	f008 fb77 	bl	8009c00 <HAL_TIMEx_MasterConfigSynchronization>
 8001512:	4603      	mov	r3, r0
 8001514:	2b00      	cmp	r3, #0
 8001516:	d001      	beq.n	800151c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001518:	f000 ff2c 	bl	8002374 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800151c:	2360      	movs	r3, #96	; 0x60
 800151e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001520:	2300      	movs	r3, #0
 8001522:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001524:	2300      	movs	r3, #0
 8001526:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001528:	2300      	movs	r3, #0
 800152a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800152c:	1d3b      	adds	r3, r7, #4
 800152e:	2208      	movs	r2, #8
 8001530:	4619      	mov	r1, r3
 8001532:	480d      	ldr	r0, [pc, #52]	; (8001568 <MX_TIM3_Init+0xfc>)
 8001534:	f007 feaa 	bl	800928c <HAL_TIM_PWM_ConfigChannel>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d001      	beq.n	8001542 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800153e:	f000 ff19 	bl	8002374 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001542:	1d3b      	adds	r3, r7, #4
 8001544:	220c      	movs	r2, #12
 8001546:	4619      	mov	r1, r3
 8001548:	4807      	ldr	r0, [pc, #28]	; (8001568 <MX_TIM3_Init+0xfc>)
 800154a:	f007 fe9f 	bl	800928c <HAL_TIM_PWM_ConfigChannel>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d001      	beq.n	8001558 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8001554:	f000 ff0e 	bl	8002374 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001558:	4803      	ldr	r0, [pc, #12]	; (8001568 <MX_TIM3_Init+0xfc>)
 800155a:	f001 fc19 	bl	8002d90 <HAL_TIM_MspPostInit>

}
 800155e:	bf00      	nop
 8001560:	3738      	adds	r7, #56	; 0x38
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	20000a6c 	.word	0x20000a6c
 800156c:	40000400 	.word	0x40000400

08001570 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b08e      	sub	sp, #56	; 0x38
 8001574:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001576:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800157a:	2200      	movs	r2, #0
 800157c:	601a      	str	r2, [r3, #0]
 800157e:	605a      	str	r2, [r3, #4]
 8001580:	609a      	str	r2, [r3, #8]
 8001582:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001584:	f107 0320 	add.w	r3, r7, #32
 8001588:	2200      	movs	r2, #0
 800158a:	601a      	str	r2, [r3, #0]
 800158c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800158e:	1d3b      	adds	r3, r7, #4
 8001590:	2200      	movs	r2, #0
 8001592:	601a      	str	r2, [r3, #0]
 8001594:	605a      	str	r2, [r3, #4]
 8001596:	609a      	str	r2, [r3, #8]
 8001598:	60da      	str	r2, [r3, #12]
 800159a:	611a      	str	r2, [r3, #16]
 800159c:	615a      	str	r2, [r3, #20]
 800159e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80015a0:	4b2b      	ldr	r3, [pc, #172]	; (8001650 <MX_TIM5_Init+0xe0>)
 80015a2:	4a2c      	ldr	r2, [pc, #176]	; (8001654 <MX_TIM5_Init+0xe4>)
 80015a4:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80015a6:	4b2a      	ldr	r3, [pc, #168]	; (8001650 <MX_TIM5_Init+0xe0>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015ac:	4b28      	ldr	r3, [pc, #160]	; (8001650 <MX_TIM5_Init+0xe0>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = (2625)*2-1;
 80015b2:	4b27      	ldr	r3, [pc, #156]	; (8001650 <MX_TIM5_Init+0xe0>)
 80015b4:	f241 4281 	movw	r2, #5249	; 0x1481
 80015b8:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015ba:	4b25      	ldr	r3, [pc, #148]	; (8001650 <MX_TIM5_Init+0xe0>)
 80015bc:	2200      	movs	r2, #0
 80015be:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015c0:	4b23      	ldr	r3, [pc, #140]	; (8001650 <MX_TIM5_Init+0xe0>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80015c6:	4822      	ldr	r0, [pc, #136]	; (8001650 <MX_TIM5_Init+0xe0>)
 80015c8:	f007 f95e 	bl	8008888 <HAL_TIM_Base_Init>
 80015cc:	4603      	mov	r3, r0
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d001      	beq.n	80015d6 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 80015d2:	f000 fecf 	bl	8002374 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015da:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80015dc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015e0:	4619      	mov	r1, r3
 80015e2:	481b      	ldr	r0, [pc, #108]	; (8001650 <MX_TIM5_Init+0xe0>)
 80015e4:	f007 ff10 	bl	8009408 <HAL_TIM_ConfigClockSource>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d001      	beq.n	80015f2 <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 80015ee:	f000 fec1 	bl	8002374 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 80015f2:	4817      	ldr	r0, [pc, #92]	; (8001650 <MX_TIM5_Init+0xe0>)
 80015f4:	f007 fa37 	bl	8008a66 <HAL_TIM_OC_Init>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d001      	beq.n	8001602 <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 80015fe:	f000 feb9 	bl	8002374 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 8001602:	2340      	movs	r3, #64	; 0x40
 8001604:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8001606:	2380      	movs	r3, #128	; 0x80
 8001608:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800160a:	f107 0320 	add.w	r3, r7, #32
 800160e:	4619      	mov	r1, r3
 8001610:	480f      	ldr	r0, [pc, #60]	; (8001650 <MX_TIM5_Init+0xe0>)
 8001612:	f008 faf5 	bl	8009c00 <HAL_TIMEx_MasterConfigSynchronization>
 8001616:	4603      	mov	r3, r0
 8001618:	2b00      	cmp	r3, #0
 800161a:	d001      	beq.n	8001620 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 800161c:	f000 feaa 	bl	8002374 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8001620:	2330      	movs	r3, #48	; 0x30
 8001622:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 2625-1;
 8001624:	f44f 6324 	mov.w	r3, #2624	; 0xa40
 8001628:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800162a:	2300      	movs	r3, #0
 800162c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800162e:	2300      	movs	r3, #0
 8001630:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001632:	1d3b      	adds	r3, r7, #4
 8001634:	2200      	movs	r2, #0
 8001636:	4619      	mov	r1, r3
 8001638:	4805      	ldr	r0, [pc, #20]	; (8001650 <MX_TIM5_Init+0xe0>)
 800163a:	f007 fdcf 	bl	80091dc <HAL_TIM_OC_ConfigChannel>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d001      	beq.n	8001648 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 8001644:	f000 fe96 	bl	8002374 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001648:	bf00      	nop
 800164a:	3738      	adds	r7, #56	; 0x38
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	20000a24 	.word	0x20000a24
 8001654:	40000c00 	.word	0x40000c00

08001658 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800165e:	463b      	mov	r3, r7
 8001660:	2200      	movs	r2, #0
 8001662:	601a      	str	r2, [r3, #0]
 8001664:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001666:	4b15      	ldr	r3, [pc, #84]	; (80016bc <MX_TIM7_Init+0x64>)
 8001668:	4a15      	ldr	r2, [pc, #84]	; (80016c0 <MX_TIM7_Init+0x68>)
 800166a:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 84-1;
 800166c:	4b13      	ldr	r3, [pc, #76]	; (80016bc <MX_TIM7_Init+0x64>)
 800166e:	2253      	movs	r2, #83	; 0x53
 8001670:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001672:	4b12      	ldr	r3, [pc, #72]	; (80016bc <MX_TIM7_Init+0x64>)
 8001674:	2200      	movs	r2, #0
 8001676:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8001678:	4b10      	ldr	r3, [pc, #64]	; (80016bc <MX_TIM7_Init+0x64>)
 800167a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800167e:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001680:	4b0e      	ldr	r3, [pc, #56]	; (80016bc <MX_TIM7_Init+0x64>)
 8001682:	2200      	movs	r2, #0
 8001684:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001686:	480d      	ldr	r0, [pc, #52]	; (80016bc <MX_TIM7_Init+0x64>)
 8001688:	f007 f8fe 	bl	8008888 <HAL_TIM_Base_Init>
 800168c:	4603      	mov	r3, r0
 800168e:	2b00      	cmp	r3, #0
 8001690:	d001      	beq.n	8001696 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8001692:	f000 fe6f 	bl	8002374 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001696:	2300      	movs	r3, #0
 8001698:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800169a:	2300      	movs	r3, #0
 800169c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800169e:	463b      	mov	r3, r7
 80016a0:	4619      	mov	r1, r3
 80016a2:	4806      	ldr	r0, [pc, #24]	; (80016bc <MX_TIM7_Init+0x64>)
 80016a4:	f008 faac 	bl	8009c00 <HAL_TIMEx_MasterConfigSynchronization>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d001      	beq.n	80016b2 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 80016ae:	f000 fe61 	bl	8002374 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80016b2:	bf00      	nop
 80016b4:	3708      	adds	r7, #8
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	20000f30 	.word	0x20000f30
 80016c0:	40001400 	.word	0x40001400

080016c4 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b084      	sub	sp, #16
 80016c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016ca:	463b      	mov	r3, r7
 80016cc:	2200      	movs	r2, #0
 80016ce:	601a      	str	r2, [r3, #0]
 80016d0:	605a      	str	r2, [r3, #4]
 80016d2:	609a      	str	r2, [r3, #8]
 80016d4:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80016d6:	4b16      	ldr	r3, [pc, #88]	; (8001730 <MX_TIM9_Init+0x6c>)
 80016d8:	4a16      	ldr	r2, [pc, #88]	; (8001734 <MX_TIM9_Init+0x70>)
 80016da:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 4000-1;
 80016dc:	4b14      	ldr	r3, [pc, #80]	; (8001730 <MX_TIM9_Init+0x6c>)
 80016de:	f640 729f 	movw	r2, #3999	; 0xf9f
 80016e2:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016e4:	4b12      	ldr	r3, [pc, #72]	; (8001730 <MX_TIM9_Init+0x6c>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 42000-1;
 80016ea:	4b11      	ldr	r3, [pc, #68]	; (8001730 <MX_TIM9_Init+0x6c>)
 80016ec:	f24a 420f 	movw	r2, #41999	; 0xa40f
 80016f0:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016f2:	4b0f      	ldr	r3, [pc, #60]	; (8001730 <MX_TIM9_Init+0x6c>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016f8:	4b0d      	ldr	r3, [pc, #52]	; (8001730 <MX_TIM9_Init+0x6c>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 80016fe:	480c      	ldr	r0, [pc, #48]	; (8001730 <MX_TIM9_Init+0x6c>)
 8001700:	f007 f8c2 	bl	8008888 <HAL_TIM_Base_Init>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d001      	beq.n	800170e <MX_TIM9_Init+0x4a>
  {
    Error_Handler();
 800170a:	f000 fe33 	bl	8002374 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800170e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001712:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001714:	463b      	mov	r3, r7
 8001716:	4619      	mov	r1, r3
 8001718:	4805      	ldr	r0, [pc, #20]	; (8001730 <MX_TIM9_Init+0x6c>)
 800171a:	f007 fe75 	bl	8009408 <HAL_TIM_ConfigClockSource>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d001      	beq.n	8001728 <MX_TIM9_Init+0x64>
  {
    Error_Handler();
 8001724:	f000 fe26 	bl	8002374 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8001728:	bf00      	nop
 800172a:	3710      	adds	r7, #16
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	20000d74 	.word	0x20000d74
 8001734:	40014000 	.word	0x40014000

08001738 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 800173c:	4b0e      	ldr	r3, [pc, #56]	; (8001778 <MX_TIM11_Init+0x40>)
 800173e:	4a0f      	ldr	r2, [pc, #60]	; (800177c <MX_TIM11_Init+0x44>)
 8001740:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 48000-1;
 8001742:	4b0d      	ldr	r3, [pc, #52]	; (8001778 <MX_TIM11_Init+0x40>)
 8001744:	f64b 327f 	movw	r2, #47999	; 0xbb7f
 8001748:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 800174a:	4b0b      	ldr	r3, [pc, #44]	; (8001778 <MX_TIM11_Init+0x40>)
 800174c:	2200      	movs	r2, #0
 800174e:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 175-1;
 8001750:	4b09      	ldr	r3, [pc, #36]	; (8001778 <MX_TIM11_Init+0x40>)
 8001752:	22ae      	movs	r2, #174	; 0xae
 8001754:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001756:	4b08      	ldr	r3, [pc, #32]	; (8001778 <MX_TIM11_Init+0x40>)
 8001758:	2200      	movs	r2, #0
 800175a:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800175c:	4b06      	ldr	r3, [pc, #24]	; (8001778 <MX_TIM11_Init+0x40>)
 800175e:	2200      	movs	r2, #0
 8001760:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001762:	4805      	ldr	r0, [pc, #20]	; (8001778 <MX_TIM11_Init+0x40>)
 8001764:	f007 f890 	bl	8008888 <HAL_TIM_Base_Init>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d001      	beq.n	8001772 <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 800176e:	f000 fe01 	bl	8002374 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8001772:	bf00      	nop
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	20000be4 	.word	0x20000be4
 800177c:	40014800 	.word	0x40014800

08001780 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001784:	4b11      	ldr	r3, [pc, #68]	; (80017cc <MX_UART5_Init+0x4c>)
 8001786:	4a12      	ldr	r2, [pc, #72]	; (80017d0 <MX_UART5_Init+0x50>)
 8001788:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 800178a:	4b10      	ldr	r3, [pc, #64]	; (80017cc <MX_UART5_Init+0x4c>)
 800178c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001790:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001792:	4b0e      	ldr	r3, [pc, #56]	; (80017cc <MX_UART5_Init+0x4c>)
 8001794:	2200      	movs	r2, #0
 8001796:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001798:	4b0c      	ldr	r3, [pc, #48]	; (80017cc <MX_UART5_Init+0x4c>)
 800179a:	2200      	movs	r2, #0
 800179c:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800179e:	4b0b      	ldr	r3, [pc, #44]	; (80017cc <MX_UART5_Init+0x4c>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80017a4:	4b09      	ldr	r3, [pc, #36]	; (80017cc <MX_UART5_Init+0x4c>)
 80017a6:	220c      	movs	r2, #12
 80017a8:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017aa:	4b08      	ldr	r3, [pc, #32]	; (80017cc <MX_UART5_Init+0x4c>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80017b0:	4b06      	ldr	r3, [pc, #24]	; (80017cc <MX_UART5_Init+0x4c>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80017b6:	4805      	ldr	r0, [pc, #20]	; (80017cc <MX_UART5_Init+0x4c>)
 80017b8:	f008 fb04 	bl	8009dc4 <HAL_UART_Init>
 80017bc:	4603      	mov	r3, r0
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d001      	beq.n	80017c6 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 80017c2:	f000 fdd7 	bl	8002374 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80017c6:	bf00      	nop
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	20000ac8 	.word	0x20000ac8
 80017d0:	40005000 	.word	0x40005000

080017d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b08a      	sub	sp, #40	; 0x28
 80017d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017da:	f107 0314 	add.w	r3, r7, #20
 80017de:	2200      	movs	r2, #0
 80017e0:	601a      	str	r2, [r3, #0]
 80017e2:	605a      	str	r2, [r3, #4]
 80017e4:	609a      	str	r2, [r3, #8]
 80017e6:	60da      	str	r2, [r3, #12]
 80017e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017ea:	2300      	movs	r3, #0
 80017ec:	613b      	str	r3, [r7, #16]
 80017ee:	4b6c      	ldr	r3, [pc, #432]	; (80019a0 <MX_GPIO_Init+0x1cc>)
 80017f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f2:	4a6b      	ldr	r2, [pc, #428]	; (80019a0 <MX_GPIO_Init+0x1cc>)
 80017f4:	f043 0304 	orr.w	r3, r3, #4
 80017f8:	6313      	str	r3, [r2, #48]	; 0x30
 80017fa:	4b69      	ldr	r3, [pc, #420]	; (80019a0 <MX_GPIO_Init+0x1cc>)
 80017fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017fe:	f003 0304 	and.w	r3, r3, #4
 8001802:	613b      	str	r3, [r7, #16]
 8001804:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001806:	2300      	movs	r3, #0
 8001808:	60fb      	str	r3, [r7, #12]
 800180a:	4b65      	ldr	r3, [pc, #404]	; (80019a0 <MX_GPIO_Init+0x1cc>)
 800180c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180e:	4a64      	ldr	r2, [pc, #400]	; (80019a0 <MX_GPIO_Init+0x1cc>)
 8001810:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001814:	6313      	str	r3, [r2, #48]	; 0x30
 8001816:	4b62      	ldr	r3, [pc, #392]	; (80019a0 <MX_GPIO_Init+0x1cc>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800181e:	60fb      	str	r3, [r7, #12]
 8001820:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001822:	2300      	movs	r3, #0
 8001824:	60bb      	str	r3, [r7, #8]
 8001826:	4b5e      	ldr	r3, [pc, #376]	; (80019a0 <MX_GPIO_Init+0x1cc>)
 8001828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800182a:	4a5d      	ldr	r2, [pc, #372]	; (80019a0 <MX_GPIO_Init+0x1cc>)
 800182c:	f043 0301 	orr.w	r3, r3, #1
 8001830:	6313      	str	r3, [r2, #48]	; 0x30
 8001832:	4b5b      	ldr	r3, [pc, #364]	; (80019a0 <MX_GPIO_Init+0x1cc>)
 8001834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001836:	f003 0301 	and.w	r3, r3, #1
 800183a:	60bb      	str	r3, [r7, #8]
 800183c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800183e:	2300      	movs	r3, #0
 8001840:	607b      	str	r3, [r7, #4]
 8001842:	4b57      	ldr	r3, [pc, #348]	; (80019a0 <MX_GPIO_Init+0x1cc>)
 8001844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001846:	4a56      	ldr	r2, [pc, #344]	; (80019a0 <MX_GPIO_Init+0x1cc>)
 8001848:	f043 0302 	orr.w	r3, r3, #2
 800184c:	6313      	str	r3, [r2, #48]	; 0x30
 800184e:	4b54      	ldr	r3, [pc, #336]	; (80019a0 <MX_GPIO_Init+0x1cc>)
 8001850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001852:	f003 0302 	and.w	r3, r3, #2
 8001856:	607b      	str	r3, [r7, #4]
 8001858:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800185a:	2300      	movs	r3, #0
 800185c:	603b      	str	r3, [r7, #0]
 800185e:	4b50      	ldr	r3, [pc, #320]	; (80019a0 <MX_GPIO_Init+0x1cc>)
 8001860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001862:	4a4f      	ldr	r2, [pc, #316]	; (80019a0 <MX_GPIO_Init+0x1cc>)
 8001864:	f043 0308 	orr.w	r3, r3, #8
 8001868:	6313      	str	r3, [r2, #48]	; 0x30
 800186a:	4b4d      	ldr	r3, [pc, #308]	; (80019a0 <MX_GPIO_Init+0x1cc>)
 800186c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800186e:	f003 0308 	and.w	r3, r3, #8
 8001872:	603b      	str	r3, [r7, #0]
 8001874:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CLASS_D_SHDN_Pin|MIC_SHDN_Pin|DPOT_CS_Pin|ADF7242_GP3_Pin, GPIO_PIN_RESET);
 8001876:	2200      	movs	r2, #0
 8001878:	2127      	movs	r1, #39	; 0x27
 800187a:	484a      	ldr	r0, [pc, #296]	; (80019a4 <MX_GPIO_Init+0x1d0>)
 800187c:	f002 ff22 	bl	80046c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PA_LNA_HGM_Pin|ADF7242_CS_Pin, GPIO_PIN_RESET);
 8001880:	2200      	movs	r2, #0
 8001882:	2106      	movs	r1, #6
 8001884:	4848      	ldr	r0, [pc, #288]	; (80019a8 <MX_GPIO_Init+0x1d4>)
 8001886:	f002 ff1d 	bl	80046c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ADF7242_GP1_Pin|ADF7242_GP0_Pin, GPIO_PIN_RESET);
 800188a:	2200      	movs	r2, #0
 800188c:	f640 0101 	movw	r1, #2049	; 0x801
 8001890:	4846      	ldr	r0, [pc, #280]	; (80019ac <MX_GPIO_Init+0x1d8>)
 8001892:	f002 ff17 	bl	80046c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CLASS_D_SHDN_Pin MIC_SHDN_Pin DPOT_CS_Pin ADF7242_GP3_Pin */
  GPIO_InitStruct.Pin = CLASS_D_SHDN_Pin|MIC_SHDN_Pin|DPOT_CS_Pin|ADF7242_GP3_Pin;
 8001896:	2327      	movs	r3, #39	; 0x27
 8001898:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800189a:	2301      	movs	r3, #1
 800189c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189e:	2300      	movs	r3, #0
 80018a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018a2:	2300      	movs	r3, #0
 80018a4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018a6:	f107 0314 	add.w	r3, r7, #20
 80018aa:	4619      	mov	r1, r3
 80018ac:	483d      	ldr	r0, [pc, #244]	; (80019a4 <MX_GPIO_Init+0x1d0>)
 80018ae:	f002 fd55 	bl	800435c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA_LNA_HGM_Pin ADF7242_CS_Pin */
  GPIO_InitStruct.Pin = PA_LNA_HGM_Pin|ADF7242_CS_Pin;
 80018b2:	2306      	movs	r3, #6
 80018b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018b6:	2301      	movs	r3, #1
 80018b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ba:	2300      	movs	r3, #0
 80018bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018be:	2300      	movs	r3, #0
 80018c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018c2:	f107 0314 	add.w	r3, r7, #20
 80018c6:	4619      	mov	r1, r3
 80018c8:	4837      	ldr	r0, [pc, #220]	; (80019a8 <MX_GPIO_Init+0x1d4>)
 80018ca:	f002 fd47 	bl	800435c <HAL_GPIO_Init>

  /*Configure GPIO pins : ADF7242_IRQ1_Pin BTN_TALK_Pin BTN_PWR_Pin */
  GPIO_InitStruct.Pin = ADF7242_IRQ1_Pin|BTN_TALK_Pin|BTN_PWR_Pin;
 80018ce:	23d0      	movs	r3, #208	; 0xd0
 80018d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80018d2:	4b37      	ldr	r3, [pc, #220]	; (80019b0 <MX_GPIO_Init+0x1dc>)
 80018d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d6:	2300      	movs	r3, #0
 80018d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018da:	f107 0314 	add.w	r3, r7, #20
 80018de:	4619      	mov	r1, r3
 80018e0:	4830      	ldr	r0, [pc, #192]	; (80019a4 <MX_GPIO_Init+0x1d0>)
 80018e2:	f002 fd3b 	bl	800435c <HAL_GPIO_Init>

  /*Configure GPIO pins : ADF7242_GP1_Pin ADF7242_GP0_Pin */
  GPIO_InitStruct.Pin = ADF7242_GP1_Pin|ADF7242_GP0_Pin;
 80018e6:	f640 0301 	movw	r3, #2049	; 0x801
 80018ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018ec:	2301      	movs	r3, #1
 80018ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f0:	2300      	movs	r3, #0
 80018f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018f4:	2300      	movs	r3, #0
 80018f6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018f8:	f107 0314 	add.w	r3, r7, #20
 80018fc:	4619      	mov	r1, r3
 80018fe:	482b      	ldr	r0, [pc, #172]	; (80019ac <MX_GPIO_Init+0x1d8>)
 8001900:	f002 fd2c 	bl	800435c <HAL_GPIO_Init>

  /*Configure GPIO pins : ADF7242_IRQ2_Pin BTN_UP_Pin BTN_RIGHT_Pin BTN_LEFT_Pin
                           BTN_DOWN_Pin */
  GPIO_InitStruct.Pin = ADF7242_IRQ2_Pin|BTN_UP_Pin|BTN_RIGHT_Pin|BTN_LEFT_Pin
 8001904:	f24f 0302 	movw	r3, #61442	; 0xf002
 8001908:	617b      	str	r3, [r7, #20]
                          |BTN_DOWN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800190a:	4b29      	ldr	r3, [pc, #164]	; (80019b0 <MX_GPIO_Init+0x1dc>)
 800190c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190e:	2300      	movs	r3, #0
 8001910:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001912:	f107 0314 	add.w	r3, r7, #20
 8001916:	4619      	mov	r1, r3
 8001918:	4824      	ldr	r0, [pc, #144]	; (80019ac <MX_GPIO_Init+0x1d8>)
 800191a:	f002 fd1f 	bl	800435c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800191e:	2304      	movs	r3, #4
 8001920:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001922:	2302      	movs	r3, #2
 8001924:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001926:	2300      	movs	r3, #0
 8001928:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800192a:	2300      	movs	r3, #0
 800192c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF15_EVENTOUT;
 800192e:	230f      	movs	r3, #15
 8001930:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001932:	f107 0314 	add.w	r3, r7, #20
 8001936:	4619      	mov	r1, r3
 8001938:	481c      	ldr	r0, [pc, #112]	; (80019ac <MX_GPIO_Init+0x1d8>)
 800193a:	f002 fd0f 	bl	800435c <HAL_GPIO_Init>

  /*Configure GPIO pin : LBO_Pin */
  GPIO_InitStruct.Pin = LBO_Pin;
 800193e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001942:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001944:	2300      	movs	r3, #0
 8001946:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001948:	2301      	movs	r3, #1
 800194a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LBO_GPIO_Port, &GPIO_InitStruct);
 800194c:	f107 0314 	add.w	r3, r7, #20
 8001950:	4619      	mov	r1, r3
 8001952:	4815      	ldr	r0, [pc, #84]	; (80019a8 <MX_GPIO_Init+0x1d4>)
 8001954:	f002 fd02 	bl	800435c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 15, 0);
 8001958:	2200      	movs	r2, #0
 800195a:	210f      	movs	r1, #15
 800195c:	2007      	movs	r0, #7
 800195e:	f002 fafa 	bl	8003f56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001962:	2007      	movs	r0, #7
 8001964:	f002 fb13 	bl	8003f8e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 15, 0);
 8001968:	2200      	movs	r2, #0
 800196a:	210f      	movs	r1, #15
 800196c:	200a      	movs	r0, #10
 800196e:	f002 faf2 	bl	8003f56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001972:	200a      	movs	r0, #10
 8001974:	f002 fb0b 	bl	8003f8e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 8001978:	2200      	movs	r2, #0
 800197a:	2101      	movs	r1, #1
 800197c:	2017      	movs	r0, #23
 800197e:	f002 faea 	bl	8003f56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001982:	2017      	movs	r0, #23
 8001984:	f002 fb03 	bl	8003f8e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8001988:	2200      	movs	r2, #0
 800198a:	2101      	movs	r1, #1
 800198c:	2028      	movs	r0, #40	; 0x28
 800198e:	f002 fae2 	bl	8003f56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001992:	2028      	movs	r0, #40	; 0x28
 8001994:	f002 fafb 	bl	8003f8e <HAL_NVIC_EnableIRQ>

}
 8001998:	bf00      	nop
 800199a:	3728      	adds	r7, #40	; 0x28
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	40023800 	.word	0x40023800
 80019a4:	40020800 	.word	0x40020800
 80019a8:	40020000 	.word	0x40020000
 80019ac:	40020400 	.word	0x40020400
 80019b0:	10110000 	.word	0x10110000

080019b4 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

/* Callback external interrupts */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b082      	sub	sp, #8
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	4603      	mov	r3, r0
 80019bc:	80fb      	strh	r3, [r7, #6]

	switch(GPIO_Pin){
 80019be:	88fb      	ldrh	r3, [r7, #6]
 80019c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80019c4:	d05c      	beq.n	8001a80 <HAL_GPIO_EXTI_Callback+0xcc>
 80019c6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80019ca:	dc7e      	bgt.n	8001aca <HAL_GPIO_EXTI_Callback+0x116>
 80019cc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80019d0:	d04b      	beq.n	8001a6a <HAL_GPIO_EXTI_Callback+0xb6>
 80019d2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80019d6:	dc78      	bgt.n	8001aca <HAL_GPIO_EXTI_Callback+0x116>
 80019d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80019dc:	d03a      	beq.n	8001a54 <HAL_GPIO_EXTI_Callback+0xa0>
 80019de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80019e2:	dc72      	bgt.n	8001aca <HAL_GPIO_EXTI_Callback+0x116>
 80019e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80019e8:	d060      	beq.n	8001aac <HAL_GPIO_EXTI_Callback+0xf8>
 80019ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80019ee:	dc6c      	bgt.n	8001aca <HAL_GPIO_EXTI_Callback+0x116>
 80019f0:	2b80      	cmp	r3, #128	; 0x80
 80019f2:	d050      	beq.n	8001a96 <HAL_GPIO_EXTI_Callback+0xe2>
 80019f4:	2b80      	cmp	r3, #128	; 0x80
 80019f6:	dc68      	bgt.n	8001aca <HAL_GPIO_EXTI_Callback+0x116>
 80019f8:	2b40      	cmp	r3, #64	; 0x40
 80019fa:	d020      	beq.n	8001a3e <HAL_GPIO_EXTI_Callback+0x8a>
 80019fc:	2b40      	cmp	r3, #64	; 0x40
 80019fe:	dc64      	bgt.n	8001aca <HAL_GPIO_EXTI_Callback+0x116>
 8001a00:	2b02      	cmp	r3, #2
 8001a02:	d00d      	beq.n	8001a20 <HAL_GPIO_EXTI_Callback+0x6c>
 8001a04:	2b10      	cmp	r3, #16
 8001a06:	d160      	bne.n	8001aca <HAL_GPIO_EXTI_Callback+0x116>
		case ADF7242_IRQ1_Pin:
			INT_PACKET_SENT = 1;
 8001a08:	4b32      	ldr	r3, [pc, #200]	; (8001ad4 <HAL_GPIO_EXTI_Callback+0x120>)
 8001a0a:	2201      	movs	r2, #1
 8001a0c:	701a      	strb	r2, [r3, #0]
			packets_sent++;
 8001a0e:	4b32      	ldr	r3, [pc, #200]	; (8001ad8 <HAL_GPIO_EXTI_Callback+0x124>)
 8001a10:	881b      	ldrh	r3, [r3, #0]
 8001a12:	3301      	adds	r3, #1
 8001a14:	b29a      	uxth	r2, r3
 8001a16:	4b30      	ldr	r3, [pc, #192]	; (8001ad8 <HAL_GPIO_EXTI_Callback+0x124>)
 8001a18:	801a      	strh	r2, [r3, #0]
			ADF_clear_Tx_flag();
 8001a1a:	f7fe ffe2 	bl	80009e2 <ADF_clear_Tx_flag>
			break;
 8001a1e:	e054      	b.n	8001aca <HAL_GPIO_EXTI_Callback+0x116>

		case ADF7242_IRQ2_Pin:
			INT_PACKET_RECEIVED = 1;
 8001a20:	4b2e      	ldr	r3, [pc, #184]	; (8001adc <HAL_GPIO_EXTI_Callback+0x128>)
 8001a22:	2201      	movs	r2, #1
 8001a24:	701a      	strb	r2, [r3, #0]
			packets_received++;
 8001a26:	4b2e      	ldr	r3, [pc, #184]	; (8001ae0 <HAL_GPIO_EXTI_Callback+0x12c>)
 8001a28:	881b      	ldrh	r3, [r3, #0]
 8001a2a:	3301      	adds	r3, #1
 8001a2c:	b29a      	uxth	r2, r3
 8001a2e:	4b2c      	ldr	r3, [pc, #176]	; (8001ae0 <HAL_GPIO_EXTI_Callback+0x12c>)
 8001a30:	801a      	strh	r2, [r3, #0]
			delay_us(6);
 8001a32:	2006      	movs	r0, #6
 8001a34:	f000 fbc2 	bl	80021bc <delay_us>
			ADF_clear_Rx_flag();
 8001a38:	f7fe ffca 	bl	80009d0 <ADF_clear_Rx_flag>
			break;
 8001a3c:	e045      	b.n	8001aca <HAL_GPIO_EXTI_Callback+0x116>

		case BTN_TALK_Pin:
			if(TALK_state){
 8001a3e:	4b29      	ldr	r3, [pc, #164]	; (8001ae4 <HAL_GPIO_EXTI_Callback+0x130>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d038      	beq.n	8001ab8 <HAL_GPIO_EXTI_Callback+0x104>
				TALK_state = 0;
 8001a46:	4b27      	ldr	r3, [pc, #156]	; (8001ae4 <HAL_GPIO_EXTI_Callback+0x130>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 8001a4c:	4826      	ldr	r0, [pc, #152]	; (8001ae8 <HAL_GPIO_EXTI_Callback+0x134>)
 8001a4e:	f006 ff6b 	bl	8008928 <HAL_TIM_Base_Start_IT>
			}
			break;
 8001a52:	e031      	b.n	8001ab8 <HAL_GPIO_EXTI_Callback+0x104>

		case BTN_UP_Pin:
			if(UP_state){
 8001a54:	4b25      	ldr	r3, [pc, #148]	; (8001aec <HAL_GPIO_EXTI_Callback+0x138>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d02f      	beq.n	8001abc <HAL_GPIO_EXTI_Callback+0x108>
				UP_state = 0;
 8001a5c:	4b23      	ldr	r3, [pc, #140]	; (8001aec <HAL_GPIO_EXTI_Callback+0x138>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 8001a62:	4821      	ldr	r0, [pc, #132]	; (8001ae8 <HAL_GPIO_EXTI_Callback+0x134>)
 8001a64:	f006 ff60 	bl	8008928 <HAL_TIM_Base_Start_IT>
			}
			break;
 8001a68:	e028      	b.n	8001abc <HAL_GPIO_EXTI_Callback+0x108>


		case BTN_LEFT_Pin:
			if(LEFT_state){
 8001a6a:	4b21      	ldr	r3, [pc, #132]	; (8001af0 <HAL_GPIO_EXTI_Callback+0x13c>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d026      	beq.n	8001ac0 <HAL_GPIO_EXTI_Callback+0x10c>
				LEFT_state = 0;
 8001a72:	4b1f      	ldr	r3, [pc, #124]	; (8001af0 <HAL_GPIO_EXTI_Callback+0x13c>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 8001a78:	481b      	ldr	r0, [pc, #108]	; (8001ae8 <HAL_GPIO_EXTI_Callback+0x134>)
 8001a7a:	f006 ff55 	bl	8008928 <HAL_TIM_Base_Start_IT>
			}
			break;
 8001a7e:	e01f      	b.n	8001ac0 <HAL_GPIO_EXTI_Callback+0x10c>

		case BTN_DOWN_Pin:
			if(DOWN_state){
 8001a80:	4b1c      	ldr	r3, [pc, #112]	; (8001af4 <HAL_GPIO_EXTI_Callback+0x140>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d01d      	beq.n	8001ac4 <HAL_GPIO_EXTI_Callback+0x110>
				DOWN_state = 0;
 8001a88:	4b1a      	ldr	r3, [pc, #104]	; (8001af4 <HAL_GPIO_EXTI_Callback+0x140>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 8001a8e:	4816      	ldr	r0, [pc, #88]	; (8001ae8 <HAL_GPIO_EXTI_Callback+0x134>)
 8001a90:	f006 ff4a 	bl	8008928 <HAL_TIM_Base_Start_IT>
			}
			break;
 8001a94:	e016      	b.n	8001ac4 <HAL_GPIO_EXTI_Callback+0x110>

		case BTN_PWR_Pin:
			if(POWER_state){
 8001a96:	4b18      	ldr	r3, [pc, #96]	; (8001af8 <HAL_GPIO_EXTI_Callback+0x144>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d014      	beq.n	8001ac8 <HAL_GPIO_EXTI_Callback+0x114>
				POWER_state = 0;
 8001a9e:	4b16      	ldr	r3, [pc, #88]	; (8001af8 <HAL_GPIO_EXTI_Callback+0x144>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 8001aa4:	4810      	ldr	r0, [pc, #64]	; (8001ae8 <HAL_GPIO_EXTI_Callback+0x134>)
 8001aa6:	f006 ff3f 	bl	8008928 <HAL_TIM_Base_Start_IT>
			}
			break;
 8001aaa:	e00d      	b.n	8001ac8 <HAL_GPIO_EXTI_Callback+0x114>

		case LBO_Pin:
			LED_RGB_status(15,0,0);
 8001aac:	2200      	movs	r2, #0
 8001aae:	2100      	movs	r1, #0
 8001ab0:	200f      	movs	r0, #15
 8001ab2:	f000 fb29 	bl	8002108 <LED_RGB_status>
			break;
 8001ab6:	e008      	b.n	8001aca <HAL_GPIO_EXTI_Callback+0x116>
			break;
 8001ab8:	bf00      	nop
 8001aba:	e006      	b.n	8001aca <HAL_GPIO_EXTI_Callback+0x116>
			break;
 8001abc:	bf00      	nop
 8001abe:	e004      	b.n	8001aca <HAL_GPIO_EXTI_Callback+0x116>
			break;
 8001ac0:	bf00      	nop
 8001ac2:	e002      	b.n	8001aca <HAL_GPIO_EXTI_Callback+0x116>
			break;
 8001ac4:	bf00      	nop
 8001ac6:	e000      	b.n	8001aca <HAL_GPIO_EXTI_Callback+0x116>
			break;
 8001ac8:	bf00      	nop

	}
}
 8001aca:	bf00      	nop
 8001acc:	3708      	adds	r7, #8
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	20000229 	.word	0x20000229
 8001ad8:	2000022e 	.word	0x2000022e
 8001adc:	20000228 	.word	0x20000228
 8001ae0:	2000022c 	.word	0x2000022c
 8001ae4:	2000000c 	.word	0x2000000c
 8001ae8:	20000be4 	.word	0x20000be4
 8001aec:	20000010 	.word	0x20000010
 8001af0:	20000018 	.word	0x20000018
 8001af4:	20000014 	.word	0x20000014
 8001af8:	20000008 	.word	0x20000008

08001afc <HAL_TIM_PeriodElapsedCallback>:


/* Callback timers */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
	// Play audio samples on DAC
	if (htim->Instance == TIM2){
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b0c:	d101      	bne.n	8001b12 <HAL_TIM_PeriodElapsedCallback+0x16>
		playAudio();
 8001b0e:	f000 fb29 	bl	8002164 <playAudio>
	}

	// Timer for external interrupts (buttons)
	if (htim->Instance == TIM11){
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4a47      	ldr	r2, [pc, #284]	; (8001c34 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	f040 8087 	bne.w	8001c2c <HAL_TIM_PeriodElapsedCallback+0x130>
		// Power button pressed
		if (HAL_GPIO_ReadPin(BTN_PWR_GPIO_Port, BTN_PWR_Pin)){
 8001b1e:	2180      	movs	r1, #128	; 0x80
 8001b20:	4845      	ldr	r0, [pc, #276]	; (8001c38 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8001b22:	f002 fdb7 	bl	8004694 <HAL_GPIO_ReadPin>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d005      	beq.n	8001b38 <HAL_TIM_PeriodElapsedCallback+0x3c>

			//ADD FUNCTIONALITY

			POWER_state = 1;
 8001b2c:	4b43      	ldr	r3, [pc, #268]	; (8001c3c <HAL_TIM_PeriodElapsedCallback+0x140>)
 8001b2e:	2201      	movs	r2, #1
 8001b30:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8001b32:	4843      	ldr	r0, [pc, #268]	; (8001c40 <HAL_TIM_PeriodElapsedCallback+0x144>)
 8001b34:	f006 ff68 	bl	8008a08 <HAL_TIM_Base_Stop_IT>

		}

		// Talk button pressed
		if (HAL_GPIO_ReadPin(BTN_TALK_GPIO_Port, BTN_TALK_Pin)){
 8001b38:	2140      	movs	r1, #64	; 0x40
 8001b3a:	483f      	ldr	r0, [pc, #252]	; (8001c38 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8001b3c:	f002 fdaa 	bl	8004694 <HAL_GPIO_ReadPin>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d016      	beq.n	8001b74 <HAL_TIM_PeriodElapsedCallback+0x78>
			// Change mode
			if (settings_mode == 'R'){
 8001b46:	4b3f      	ldr	r3, [pc, #252]	; (8001c44 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8001b48:	781b      	ldrb	r3, [r3, #0]
 8001b4a:	2b52      	cmp	r3, #82	; 0x52
 8001b4c:	d103      	bne.n	8001b56 <HAL_TIM_PeriodElapsedCallback+0x5a>
				settings_mode = 'T';
 8001b4e:	4b3d      	ldr	r3, [pc, #244]	; (8001c44 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8001b50:	2254      	movs	r2, #84	; 0x54
 8001b52:	701a      	strb	r2, [r3, #0]
 8001b54:	e006      	b.n	8001b64 <HAL_TIM_PeriodElapsedCallback+0x68>
			}
			else if (settings_mode == 'T'){
 8001b56:	4b3b      	ldr	r3, [pc, #236]	; (8001c44 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8001b58:	781b      	ldrb	r3, [r3, #0]
 8001b5a:	2b54      	cmp	r3, #84	; 0x54
 8001b5c:	d102      	bne.n	8001b64 <HAL_TIM_PeriodElapsedCallback+0x68>
				settings_mode = 'R';
 8001b5e:	4b39      	ldr	r3, [pc, #228]	; (8001c44 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8001b60:	2252      	movs	r2, #82	; 0x52
 8001b62:	701a      	strb	r2, [r3, #0]
			}

			TALK_state = 1;
 8001b64:	4b38      	ldr	r3, [pc, #224]	; (8001c48 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8001b66:	2201      	movs	r2, #1
 8001b68:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8001b6a:	4835      	ldr	r0, [pc, #212]	; (8001c40 <HAL_TIM_PeriodElapsedCallback+0x144>)
 8001b6c:	f006 ff4c 	bl	8008a08 <HAL_TIM_Base_Stop_IT>

			// Initialize correct timers, components, interrupts for selected mode
			setup();
 8001b70:	f000 f9f8 	bl	8001f64 <setup>

		}

		// Up button pressed
		if (HAL_GPIO_ReadPin(BTN_UP_GPIO_Port, BTN_UP_Pin)){
 8001b74:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b78:	4834      	ldr	r0, [pc, #208]	; (8001c4c <HAL_TIM_PeriodElapsedCallback+0x150>)
 8001b7a:	f002 fd8b 	bl	8004694 <HAL_GPIO_ReadPin>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d028      	beq.n	8001bd6 <HAL_TIM_PeriodElapsedCallback+0xda>
			//Set High Gain Mode
			if(settings_mode == 'R'){
 8001b84:	4b2f      	ldr	r3, [pc, #188]	; (8001c44 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	2b52      	cmp	r3, #82	; 0x52
 8001b8a:	d11e      	bne.n	8001bca <HAL_TIM_PeriodElapsedCallback+0xce>
				if (HGM){
 8001b8c:	4b30      	ldr	r3, [pc, #192]	; (8001c50 <HAL_TIM_PeriodElapsedCallback+0x154>)
 8001b8e:	781b      	ldrb	r3, [r3, #0]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d00d      	beq.n	8001bb0 <HAL_TIM_PeriodElapsedCallback+0xb4>
					LED_RGB_status(15, 0, 20);
 8001b94:	2214      	movs	r2, #20
 8001b96:	2100      	movs	r1, #0
 8001b98:	200f      	movs	r0, #15
 8001b9a:	f000 fab5 	bl	8002108 <LED_RGB_status>
					HGM =0;
 8001b9e:	4b2c      	ldr	r3, [pc, #176]	; (8001c50 <HAL_TIM_PeriodElapsedCallback+0x154>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_SET);
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	2102      	movs	r1, #2
 8001ba8:	482a      	ldr	r0, [pc, #168]	; (8001c54 <HAL_TIM_PeriodElapsedCallback+0x158>)
 8001baa:	f002 fd8b 	bl	80046c4 <HAL_GPIO_WritePin>
 8001bae:	e00c      	b.n	8001bca <HAL_TIM_PeriodElapsedCallback+0xce>
				}
				else{
					LED_RGB_status(0, 0, 10);
 8001bb0:	220a      	movs	r2, #10
 8001bb2:	2100      	movs	r1, #0
 8001bb4:	2000      	movs	r0, #0
 8001bb6:	f000 faa7 	bl	8002108 <LED_RGB_status>
					HGM =1;
 8001bba:	4b25      	ldr	r3, [pc, #148]	; (8001c50 <HAL_TIM_PeriodElapsedCallback+0x154>)
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_RESET);
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	2102      	movs	r1, #2
 8001bc4:	4823      	ldr	r0, [pc, #140]	; (8001c54 <HAL_TIM_PeriodElapsedCallback+0x158>)
 8001bc6:	f002 fd7d 	bl	80046c4 <HAL_GPIO_WritePin>
				}
			}

			UP_state = 1;
 8001bca:	4b23      	ldr	r3, [pc, #140]	; (8001c58 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 8001bcc:	2201      	movs	r2, #1
 8001bce:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8001bd0:	481b      	ldr	r0, [pc, #108]	; (8001c40 <HAL_TIM_PeriodElapsedCallback+0x144>)
 8001bd2:	f006 ff19 	bl	8008a08 <HAL_TIM_Base_Stop_IT>
		}

		// Down button pressed
		if (HAL_GPIO_ReadPin(BTN_DOWN_GPIO_Port, BTN_DOWN_Pin)){
 8001bd6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001bda:	481c      	ldr	r0, [pc, #112]	; (8001c4c <HAL_TIM_PeriodElapsedCallback+0x150>)
 8001bdc:	f002 fd5a 	bl	8004694 <HAL_GPIO_ReadPin>
 8001be0:	4603      	mov	r3, r0
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d005      	beq.n	8001bf2 <HAL_TIM_PeriodElapsedCallback+0xf6>
			//ADD FUNCTIONALITY

			// Debug
			//test_transmitDummyPacket();

			DOWN_state = 1;
 8001be6:	4b1d      	ldr	r3, [pc, #116]	; (8001c5c <HAL_TIM_PeriodElapsedCallback+0x160>)
 8001be8:	2201      	movs	r2, #1
 8001bea:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8001bec:	4814      	ldr	r0, [pc, #80]	; (8001c40 <HAL_TIM_PeriodElapsedCallback+0x144>)
 8001bee:	f006 ff0b 	bl	8008a08 <HAL_TIM_Base_Stop_IT>
		}

		// Left button pressed
		if (HAL_GPIO_ReadPin(BTN_LEFT_GPIO_Port, BTN_LEFT_Pin)){
 8001bf2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001bf6:	4815      	ldr	r0, [pc, #84]	; (8001c4c <HAL_TIM_PeriodElapsedCallback+0x150>)
 8001bf8:	f002 fd4c 	bl	8004694 <HAL_GPIO_ReadPin>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d006      	beq.n	8001c10 <HAL_TIM_PeriodElapsedCallback+0x114>
			//ADD FUNCTIONALITY

			// Debug
			//uint8_t ret;
			//ret = ADF_status_word();
			asm("nop");
 8001c02:	bf00      	nop

			LEFT_state = 1;
 8001c04:	4b16      	ldr	r3, [pc, #88]	; (8001c60 <HAL_TIM_PeriodElapsedCallback+0x164>)
 8001c06:	2201      	movs	r2, #1
 8001c08:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8001c0a:	480d      	ldr	r0, [pc, #52]	; (8001c40 <HAL_TIM_PeriodElapsedCallback+0x144>)
 8001c0c:	f006 fefc 	bl	8008a08 <HAL_TIM_Base_Stop_IT>
		}

		// Right button pressed
		if (HAL_GPIO_ReadPin(BTN_RIGHT_GPIO_Port, BTN_RIGHT_Pin)){
 8001c10:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c14:	480d      	ldr	r0, [pc, #52]	; (8001c4c <HAL_TIM_PeriodElapsedCallback+0x150>)
 8001c16:	f002 fd3d 	bl	8004694 <HAL_GPIO_ReadPin>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d005      	beq.n	8001c2c <HAL_TIM_PeriodElapsedCallback+0x130>

			//ADD FUNCTIONALITY

			RIGHT_state = 1;
 8001c20:	4b10      	ldr	r3, [pc, #64]	; (8001c64 <HAL_TIM_PeriodElapsedCallback+0x168>)
 8001c22:	2201      	movs	r2, #1
 8001c24:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8001c26:	4806      	ldr	r0, [pc, #24]	; (8001c40 <HAL_TIM_PeriodElapsedCallback+0x144>)
 8001c28:	f006 feee 	bl	8008a08 <HAL_TIM_Base_Stop_IT>
		}


	}
}
 8001c2c:	bf00      	nop
 8001c2e:	3708      	adds	r7, #8
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	40014800 	.word	0x40014800
 8001c38:	40020800 	.word	0x40020800
 8001c3c:	20000008 	.word	0x20000008
 8001c40:	20000be4 	.word	0x20000be4
 8001c44:	20000000 	.word	0x20000000
 8001c48:	2000000c 	.word	0x2000000c
 8001c4c:	40020400 	.word	0x40020400
 8001c50:	2000022a 	.word	0x2000022a
 8001c54:	40020000 	.word	0x40020000
 8001c58:	20000010 	.word	0x20000010
 8001c5c:	20000014 	.word	0x20000014
 8001c60:	20000018 	.word	0x20000018
 8001c64:	2000001c 	.word	0x2000001c

08001c68 <makeGraycode>:

void makeGraycode(void){
 8001c68:	b480      	push	{r7}
 8001c6a:	b085      	sub	sp, #20
 8001c6c:	af00      	add	r7, sp, #0
	// Setup quantisation intervals based on min and max RSSI
	uint8_t intervalWidth = (RSSI_Range[1]-RSSI_Range[0])/((sizeof(quantisation_intervals)/sizeof(quantisation_intervals[0])));
 8001c6e:	4b61      	ldr	r3, [pc, #388]	; (8001df4 <makeGraycode+0x18c>)
 8001c70:	785b      	ldrb	r3, [r3, #1]
 8001c72:	461a      	mov	r2, r3
 8001c74:	4b5f      	ldr	r3, [pc, #380]	; (8001df4 <makeGraycode+0x18c>)
 8001c76:	781b      	ldrb	r3, [r3, #0]
 8001c78:	1ad3      	subs	r3, r2, r3
 8001c7a:	461a      	mov	r2, r3
 8001c7c:	4b5e      	ldr	r3, [pc, #376]	; (8001df8 <makeGraycode+0x190>)
 8001c7e:	fba3 1302 	umull	r1, r3, r3, r2
 8001c82:	1ad2      	subs	r2, r2, r3
 8001c84:	0852      	lsrs	r2, r2, #1
 8001c86:	4413      	add	r3, r2
 8001c88:	089b      	lsrs	r3, r3, #2
 8001c8a:	70fb      	strb	r3, [r7, #3]
	for(int i = 0; i < sizeof(quantisation_intervals)/sizeof(quantisation_intervals[0]); i++){
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	60fb      	str	r3, [r7, #12]
 8001c90:	e011      	b.n	8001cb6 <makeGraycode+0x4e>
		quantisation_intervals[i] = RSSI_Range[0] + i*intervalWidth;
 8001c92:	4b58      	ldr	r3, [pc, #352]	; (8001df4 <makeGraycode+0x18c>)
 8001c94:	781a      	ldrb	r2, [r3, #0]
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	b2db      	uxtb	r3, r3
 8001c9a:	78f9      	ldrb	r1, [r7, #3]
 8001c9c:	fb11 f303 	smulbb	r3, r1, r3
 8001ca0:	b2db      	uxtb	r3, r3
 8001ca2:	4413      	add	r3, r2
 8001ca4:	b2d9      	uxtb	r1, r3
 8001ca6:	4a55      	ldr	r2, [pc, #340]	; (8001dfc <makeGraycode+0x194>)
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	4413      	add	r3, r2
 8001cac:	460a      	mov	r2, r1
 8001cae:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < sizeof(quantisation_intervals)/sizeof(quantisation_intervals[0]); i++){
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	3301      	adds	r3, #1
 8001cb4:	60fb      	str	r3, [r7, #12]
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	2b06      	cmp	r3, #6
 8001cba:	d9ea      	bls.n	8001c92 <makeGraycode+0x2a>
	}


	// Set up Gray code
	uint8_t a = 15;
 8001cbc:	230f      	movs	r3, #15
 8001cbe:	72fb      	strb	r3, [r7, #11]

	for(int i=0; i < sizeof(RSSI_Measured)/sizeof(RSSI_Measured[0]); i++){
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	607b      	str	r3, [r7, #4]
 8001cc4:	e08a      	b.n	8001ddc <makeGraycode+0x174>
		if(RSSI_Measured[i] >= quantisation_intervals[4]){
 8001cc6:	4a4e      	ldr	r2, [pc, #312]	; (8001e00 <makeGraycode+0x198>)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	4413      	add	r3, r2
 8001ccc:	781a      	ldrb	r2, [r3, #0]
 8001cce:	4b4b      	ldr	r3, [pc, #300]	; (8001dfc <makeGraycode+0x194>)
 8001cd0:	791b      	ldrb	r3, [r3, #4]
 8001cd2:	429a      	cmp	r2, r3
 8001cd4:	d305      	bcc.n	8001ce2 <makeGraycode+0x7a>
			d1_line[i]=0x01;
 8001cd6:	4a4b      	ldr	r2, [pc, #300]	; (8001e04 <makeGraycode+0x19c>)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	4413      	add	r3, r2
 8001cdc:	2201      	movs	r2, #1
 8001cde:	701a      	strb	r2, [r3, #0]
 8001ce0:	e004      	b.n	8001cec <makeGraycode+0x84>
		}
		else{
			d1_line[i]=0x00;
 8001ce2:	4a48      	ldr	r2, [pc, #288]	; (8001e04 <makeGraycode+0x19c>)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	4413      	add	r3, r2
 8001ce8:	2200      	movs	r2, #0
 8001cea:	701a      	strb	r2, [r3, #0]
		}

		if(RSSI_Measured[i] >= quantisation_intervals[2] && RSSI_Measured[i] < quantisation_intervals[6]){
 8001cec:	4a44      	ldr	r2, [pc, #272]	; (8001e00 <makeGraycode+0x198>)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	4413      	add	r3, r2
 8001cf2:	781a      	ldrb	r2, [r3, #0]
 8001cf4:	4b41      	ldr	r3, [pc, #260]	; (8001dfc <makeGraycode+0x194>)
 8001cf6:	789b      	ldrb	r3, [r3, #2]
 8001cf8:	429a      	cmp	r2, r3
 8001cfa:	d30d      	bcc.n	8001d18 <makeGraycode+0xb0>
 8001cfc:	4a40      	ldr	r2, [pc, #256]	; (8001e00 <makeGraycode+0x198>)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	4413      	add	r3, r2
 8001d02:	781a      	ldrb	r2, [r3, #0]
 8001d04:	4b3d      	ldr	r3, [pc, #244]	; (8001dfc <makeGraycode+0x194>)
 8001d06:	799b      	ldrb	r3, [r3, #6]
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	d205      	bcs.n	8001d18 <makeGraycode+0xb0>
			d0_line[i]=0x01;
 8001d0c:	4a3e      	ldr	r2, [pc, #248]	; (8001e08 <makeGraycode+0x1a0>)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	4413      	add	r3, r2
 8001d12:	2201      	movs	r2, #1
 8001d14:	701a      	strb	r2, [r3, #0]
 8001d16:	e004      	b.n	8001d22 <makeGraycode+0xba>
		}
		else{
			d0_line[i]=0x00;
 8001d18:	4a3b      	ldr	r2, [pc, #236]	; (8001e08 <makeGraycode+0x1a0>)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	4413      	add	r3, r2
 8001d1e:	2200      	movs	r2, #0
 8001d20:	701a      	strb	r2, [r3, #0]
		}


		if(settings_mode == 'T'){
 8001d22:	4b3a      	ldr	r3, [pc, #232]	; (8001e0c <makeGraycode+0x1a4>)
 8001d24:	781b      	ldrb	r3, [r3, #0]
 8001d26:	2b54      	cmp	r3, #84	; 0x54
 8001d28:	d155      	bne.n	8001dd6 <makeGraycode+0x16e>
			// Fix that we use 8-bit datatypes ~ uint8_t e_line[16] but we are using 128 samples
			if(i > 0 && i%8 == 0){
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	dd07      	ble.n	8001d40 <makeGraycode+0xd8>
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	f003 0307 	and.w	r3, r3, #7
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d102      	bne.n	8001d40 <makeGraycode+0xd8>
				a -= 1;
 8001d3a:	7afb      	ldrb	r3, [r7, #11]
 8001d3c:	3b01      	subs	r3, #1
 8001d3e:	72fb      	strb	r3, [r7, #11]
			}

			if(RSSI_Measured[i] < quantisation_intervals[1] || ((RSSI_Measured[i] >= quantisation_intervals[3]) && (RSSI_Measured[i] < quantisation_intervals[5])) || RSSI_Measured[i] >= quantisation_intervals[7]){
 8001d40:	4a2f      	ldr	r2, [pc, #188]	; (8001e00 <makeGraycode+0x198>)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	4413      	add	r3, r2
 8001d46:	781a      	ldrb	r2, [r3, #0]
 8001d48:	4b2c      	ldr	r3, [pc, #176]	; (8001dfc <makeGraycode+0x194>)
 8001d4a:	785b      	ldrb	r3, [r3, #1]
 8001d4c:	429a      	cmp	r2, r3
 8001d4e:	d317      	bcc.n	8001d80 <makeGraycode+0x118>
 8001d50:	4a2b      	ldr	r2, [pc, #172]	; (8001e00 <makeGraycode+0x198>)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	4413      	add	r3, r2
 8001d56:	781a      	ldrb	r2, [r3, #0]
 8001d58:	4b28      	ldr	r3, [pc, #160]	; (8001dfc <makeGraycode+0x194>)
 8001d5a:	78db      	ldrb	r3, [r3, #3]
 8001d5c:	429a      	cmp	r2, r3
 8001d5e:	d307      	bcc.n	8001d70 <makeGraycode+0x108>
 8001d60:	4a27      	ldr	r2, [pc, #156]	; (8001e00 <makeGraycode+0x198>)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	4413      	add	r3, r2
 8001d66:	781a      	ldrb	r2, [r3, #0]
 8001d68:	4b24      	ldr	r3, [pc, #144]	; (8001dfc <makeGraycode+0x194>)
 8001d6a:	795b      	ldrb	r3, [r3, #5]
 8001d6c:	429a      	cmp	r2, r3
 8001d6e:	d307      	bcc.n	8001d80 <makeGraycode+0x118>
 8001d70:	4a23      	ldr	r2, [pc, #140]	; (8001e00 <makeGraycode+0x198>)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	4413      	add	r3, r2
 8001d76:	781a      	ldrb	r2, [r3, #0]
 8001d78:	4b20      	ldr	r3, [pc, #128]	; (8001dfc <makeGraycode+0x194>)
 8001d7a:	79db      	ldrb	r3, [r3, #7]
 8001d7c:	429a      	cmp	r2, r3
 8001d7e:	d316      	bcc.n	8001dae <makeGraycode+0x146>
				e_line[a] &= ~(1UL << (i%8)); //clearing bit
 8001d80:	7afb      	ldrb	r3, [r7, #11]
 8001d82:	4a23      	ldr	r2, [pc, #140]	; (8001e10 <makeGraycode+0x1a8>)
 8001d84:	5cd1      	ldrb	r1, [r2, r3]
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	425a      	negs	r2, r3
 8001d8a:	f003 0307 	and.w	r3, r3, #7
 8001d8e:	f002 0207 	and.w	r2, r2, #7
 8001d92:	bf58      	it	pl
 8001d94:	4253      	negpl	r3, r2
 8001d96:	2201      	movs	r2, #1
 8001d98:	fa02 f303 	lsl.w	r3, r2, r3
 8001d9c:	b2db      	uxtb	r3, r3
 8001d9e:	43db      	mvns	r3, r3
 8001da0:	b2da      	uxtb	r2, r3
 8001da2:	7afb      	ldrb	r3, [r7, #11]
 8001da4:	400a      	ands	r2, r1
 8001da6:	b2d1      	uxtb	r1, r2
 8001da8:	4a19      	ldr	r2, [pc, #100]	; (8001e10 <makeGraycode+0x1a8>)
 8001daa:	54d1      	strb	r1, [r2, r3]
 8001dac:	e013      	b.n	8001dd6 <makeGraycode+0x16e>
			}
			else{
				e_line[a] |= (1UL << (i%8)); //setting bit
 8001dae:	7afb      	ldrb	r3, [r7, #11]
 8001db0:	4a17      	ldr	r2, [pc, #92]	; (8001e10 <makeGraycode+0x1a8>)
 8001db2:	5cd1      	ldrb	r1, [r2, r3]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	425a      	negs	r2, r3
 8001db8:	f003 0307 	and.w	r3, r3, #7
 8001dbc:	f002 0207 	and.w	r2, r2, #7
 8001dc0:	bf58      	it	pl
 8001dc2:	4253      	negpl	r3, r2
 8001dc4:	2201      	movs	r2, #1
 8001dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dca:	b2da      	uxtb	r2, r3
 8001dcc:	7afb      	ldrb	r3, [r7, #11]
 8001dce:	430a      	orrs	r2, r1
 8001dd0:	b2d1      	uxtb	r1, r2
 8001dd2:	4a0f      	ldr	r2, [pc, #60]	; (8001e10 <makeGraycode+0x1a8>)
 8001dd4:	54d1      	strb	r1, [r2, r3]
	for(int i=0; i < sizeof(RSSI_Measured)/sizeof(RSSI_Measured[0]); i++){
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	3301      	adds	r3, #1
 8001dda:	607b      	str	r3, [r7, #4]
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2b7f      	cmp	r3, #127	; 0x7f
 8001de0:	f67f af71 	bls.w	8001cc6 <makeGraycode+0x5e>
			}
		}
	}
}
 8001de4:	bf00      	nop
 8001de6:	bf00      	nop
 8001de8:	3714      	adds	r7, #20
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr
 8001df2:	bf00      	nop
 8001df4:	20000f78 	.word	0x20000f78
 8001df8:	24924925 	.word	0x24924925
 8001dfc:	20000dbc 	.word	0x20000dbc
 8001e00:	20000ea8 	.word	0x20000ea8
 8001e04:	20000b54 	.word	0x20000b54
 8001e08:	20000c40 	.word	0x20000c40
 8001e0c:	20000000 	.word	0x20000000
 8001e10:	20000a10 	.word	0x20000a10

08001e14 <generateKeyGraycode>:

void generateKeyGraycode(void){
 8001e14:	b480      	push	{r7}
 8001e16:	b083      	sub	sp, #12
 8001e18:	af00      	add	r7, sp, #0
	uint8_t a = 7;
 8001e1a:	2307      	movs	r3, #7
 8001e1c:	71fb      	strb	r3, [r7, #7]
	uint8_t b = 3;
 8001e1e:	2303      	movs	r3, #3
 8001e20:	71bb      	strb	r3, [r7, #6]
	for(int i=0; i<128; i++){
 8001e22:	2300      	movs	r3, #0
 8001e24:	603b      	str	r3, [r7, #0]
 8001e26:	e089      	b.n	8001f3c <generateKeyGraycode+0x128>
		if(i > 0 && i%8 == 0){
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	dd07      	ble.n	8001e3e <generateKeyGraycode+0x2a>
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	f003 0307 	and.w	r3, r3, #7
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d102      	bne.n	8001e3e <generateKeyGraycode+0x2a>
			a -=1;
 8001e38:	79fb      	ldrb	r3, [r7, #7]
 8001e3a:	3b01      	subs	r3, #1
 8001e3c:	71fb      	strb	r3, [r7, #7]
		}
		if(i > 0 && i%32 == 0){
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	dd07      	ble.n	8001e54 <generateKeyGraycode+0x40>
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	f003 031f 	and.w	r3, r3, #31
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d102      	bne.n	8001e54 <generateKeyGraycode+0x40>
			b -=1;
 8001e4e:	79bb      	ldrb	r3, [r7, #6]
 8001e50:	3b01      	subs	r3, #1
 8001e52:	71bb      	strb	r3, [r7, #6]
		}

		/* sleutel is wel omgekeerd maar maakt niet zoveel uit */
		if((e_line[a] >> (i%8)) & 1){
 8001e54:	79fb      	ldrb	r3, [r7, #7]
 8001e56:	4a3f      	ldr	r2, [pc, #252]	; (8001f54 <generateKeyGraycode+0x140>)
 8001e58:	5cd3      	ldrb	r3, [r2, r3]
 8001e5a:	4619      	mov	r1, r3
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	425a      	negs	r2, r3
 8001e60:	f003 0307 	and.w	r3, r3, #7
 8001e64:	f002 0207 	and.w	r2, r2, #7
 8001e68:	bf58      	it	pl
 8001e6a:	4253      	negpl	r3, r2
 8001e6c:	fa41 f303 	asr.w	r3, r1, r3
 8001e70:	f003 0301 	and.w	r3, r3, #1
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d02f      	beq.n	8001ed8 <generateKeyGraycode+0xc4>
			if(d1_line[i] == 0x01){
 8001e78:	4a37      	ldr	r2, [pc, #220]	; (8001f58 <generateKeyGraycode+0x144>)
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	4413      	add	r3, r2
 8001e7e:	781b      	ldrb	r3, [r3, #0]
 8001e80:	2b01      	cmp	r3, #1
 8001e82:	d113      	bne.n	8001eac <generateKeyGraycode+0x98>
				keyGraycode[b] |= (1UL << (i%32)); //setting bit
 8001e84:	79bb      	ldrb	r3, [r7, #6]
 8001e86:	4a35      	ldr	r2, [pc, #212]	; (8001f5c <generateKeyGraycode+0x148>)
 8001e88:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	425a      	negs	r2, r3
 8001e90:	f003 031f 	and.w	r3, r3, #31
 8001e94:	f002 021f 	and.w	r2, r2, #31
 8001e98:	bf58      	it	pl
 8001e9a:	4253      	negpl	r3, r2
 8001e9c:	2201      	movs	r2, #1
 8001e9e:	409a      	lsls	r2, r3
 8001ea0:	79bb      	ldrb	r3, [r7, #6]
 8001ea2:	430a      	orrs	r2, r1
 8001ea4:	492d      	ldr	r1, [pc, #180]	; (8001f5c <generateKeyGraycode+0x148>)
 8001ea6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001eaa:	e044      	b.n	8001f36 <generateKeyGraycode+0x122>
			}
			else{
				keyGraycode[b] &= ~(1UL << (i%32)); //clearing bit
 8001eac:	79bb      	ldrb	r3, [r7, #6]
 8001eae:	4a2b      	ldr	r2, [pc, #172]	; (8001f5c <generateKeyGraycode+0x148>)
 8001eb0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	425a      	negs	r2, r3
 8001eb8:	f003 031f 	and.w	r3, r3, #31
 8001ebc:	f002 021f 	and.w	r2, r2, #31
 8001ec0:	bf58      	it	pl
 8001ec2:	4253      	negpl	r3, r2
 8001ec4:	2201      	movs	r2, #1
 8001ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eca:	43da      	mvns	r2, r3
 8001ecc:	79bb      	ldrb	r3, [r7, #6]
 8001ece:	400a      	ands	r2, r1
 8001ed0:	4922      	ldr	r1, [pc, #136]	; (8001f5c <generateKeyGraycode+0x148>)
 8001ed2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001ed6:	e02e      	b.n	8001f36 <generateKeyGraycode+0x122>
			}
		}
		else{
			if(d0_line[i] == 0x01){
 8001ed8:	4a21      	ldr	r2, [pc, #132]	; (8001f60 <generateKeyGraycode+0x14c>)
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	4413      	add	r3, r2
 8001ede:	781b      	ldrb	r3, [r3, #0]
 8001ee0:	2b01      	cmp	r3, #1
 8001ee2:	d113      	bne.n	8001f0c <generateKeyGraycode+0xf8>
				keyGraycode[b] |= (1UL << (i%32)); //setting bit
 8001ee4:	79bb      	ldrb	r3, [r7, #6]
 8001ee6:	4a1d      	ldr	r2, [pc, #116]	; (8001f5c <generateKeyGraycode+0x148>)
 8001ee8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	425a      	negs	r2, r3
 8001ef0:	f003 031f 	and.w	r3, r3, #31
 8001ef4:	f002 021f 	and.w	r2, r2, #31
 8001ef8:	bf58      	it	pl
 8001efa:	4253      	negpl	r3, r2
 8001efc:	2201      	movs	r2, #1
 8001efe:	409a      	lsls	r2, r3
 8001f00:	79bb      	ldrb	r3, [r7, #6]
 8001f02:	430a      	orrs	r2, r1
 8001f04:	4915      	ldr	r1, [pc, #84]	; (8001f5c <generateKeyGraycode+0x148>)
 8001f06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001f0a:	e014      	b.n	8001f36 <generateKeyGraycode+0x122>
			}
			else{
				keyGraycode[b] &= ~(1UL << (i%32)); //clearing bit
 8001f0c:	79bb      	ldrb	r3, [r7, #6]
 8001f0e:	4a13      	ldr	r2, [pc, #76]	; (8001f5c <generateKeyGraycode+0x148>)
 8001f10:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	425a      	negs	r2, r3
 8001f18:	f003 031f 	and.w	r3, r3, #31
 8001f1c:	f002 021f 	and.w	r2, r2, #31
 8001f20:	bf58      	it	pl
 8001f22:	4253      	negpl	r3, r2
 8001f24:	2201      	movs	r2, #1
 8001f26:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2a:	43da      	mvns	r2, r3
 8001f2c:	79bb      	ldrb	r3, [r7, #6]
 8001f2e:	400a      	ands	r2, r1
 8001f30:	490a      	ldr	r1, [pc, #40]	; (8001f5c <generateKeyGraycode+0x148>)
 8001f32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i=0; i<128; i++){
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	3301      	adds	r3, #1
 8001f3a:	603b      	str	r3, [r7, #0]
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	2b7f      	cmp	r3, #127	; 0x7f
 8001f40:	f77f af72 	ble.w	8001e28 <generateKeyGraycode+0x14>
			}
		}
	}
}
 8001f44:	bf00      	nop
 8001f46:	bf00      	nop
 8001f48:	370c      	adds	r7, #12
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr
 8001f52:	bf00      	nop
 8001f54:	20000a10 	.word	0x20000a10
 8001f58:	20000b54 	.word	0x20000b54
 8001f5c:	20000ab4 	.word	0x20000ab4
 8001f60:	20000c40 	.word	0x20000c40

08001f64 <setup>:



void setup(){
 8001f64:	b580      	push	{r7, lr}
 8001f66:	af00      	add	r7, sp, #0
	// Reset buffer
	circular_buf_reset(audio_buffer_handle_t);
 8001f68:	4b28      	ldr	r3, [pc, #160]	; (800200c <setup+0xa8>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	f7fe fdab 	bl	8000ac8 <circular_buf_reset>

	switch(settings_mode){
 8001f72:	4b27      	ldr	r3, [pc, #156]	; (8002010 <setup+0xac>)
 8001f74:	781b      	ldrb	r3, [r3, #0]
 8001f76:	2b52      	cmp	r3, #82	; 0x52
 8001f78:	d01f      	beq.n	8001fba <setup+0x56>
 8001f7a:	2b54      	cmp	r3, #84	; 0x54
 8001f7c:	d143      	bne.n	8002006 <setup+0xa2>
		case 'T':
			LED_RGB_status(0, 10, 0);
 8001f7e:	2200      	movs	r2, #0
 8001f80:	210a      	movs	r1, #10
 8001f82:	2000      	movs	r0, #0
 8001f84:	f000 f8c0 	bl	8002108 <LED_RGB_status>

			// Stop the DAC interface and timer2 (8 kHz)
			HAL_DAC_Stop(&hdac, DAC_CHANNEL_1);
 8001f88:	2100      	movs	r1, #0
 8001f8a:	4822      	ldr	r0, [pc, #136]	; (8002014 <setup+0xb0>)
 8001f8c:	f002 f8c5 	bl	800411a <HAL_DAC_Stop>
			HAL_TIM_Base_Stop_IT(&htim2);
 8001f90:	4821      	ldr	r0, [pc, #132]	; (8002018 <setup+0xb4>)
 8001f92:	f006 fd39 	bl	8008a08 <HAL_TIM_Base_Stop_IT>

			// Shutdown Class D audio amplifier
			HAL_GPIO_WritePin(CLASS_D_SHDN_GPIO_Port, CLASS_D_SHDN_Pin, GPIO_PIN_RESET); //GPIO_PIN_RESET
 8001f96:	2200      	movs	r2, #0
 8001f98:	2101      	movs	r1, #1
 8001f9a:	4820      	ldr	r0, [pc, #128]	; (800201c <setup+0xb8>)
 8001f9c:	f002 fb92 	bl	80046c4 <HAL_GPIO_WritePin>
			// Enable microphone preamplifier
			HAL_GPIO_WritePin(MIC_SHDN_GPIO_Port, MIC_SHDN_Pin, GPIO_PIN_SET);
 8001fa0:	2201      	movs	r2, #1
 8001fa2:	2102      	movs	r1, #2
 8001fa4:	481d      	ldr	r0, [pc, #116]	; (800201c <setup+0xb8>)
 8001fa6:	f002 fb8d 	bl	80046c4 <HAL_GPIO_WritePin>

			// Start timer5 (16 kHz) and ADC interrupt triggered by TIM5
			HAL_TIM_OC_Start(&htim5, TIM_CHANNEL_1);
 8001faa:	2100      	movs	r1, #0
 8001fac:	481c      	ldr	r0, [pc, #112]	; (8002020 <setup+0xbc>)
 8001fae:	f006 fdb3 	bl	8008b18 <HAL_TIM_OC_Start>
			HAL_ADC_Start_IT(&hadc1);
 8001fb2:	481c      	ldr	r0, [pc, #112]	; (8002024 <setup+0xc0>)
 8001fb4:	f001 fa52 	bl	800345c <HAL_ADC_Start_IT>

			//HAL_TIM_Base_Start_IT(&htim9);

			break;
 8001fb8:	e025      	b.n	8002006 <setup+0xa2>

		case 'R':
			LED_RGB_status(0, 0, 10);
 8001fba:	220a      	movs	r2, #10
 8001fbc:	2100      	movs	r1, #0
 8001fbe:	2000      	movs	r0, #0
 8001fc0:	f000 f8a2 	bl	8002108 <LED_RGB_status>

			// Stop timer5 (16 kHz) and ADC interrupt triggered by TIM5
			HAL_TIM_OC_Stop(&htim5, TIM_CHANNEL_1);
 8001fc4:	2100      	movs	r1, #0
 8001fc6:	4816      	ldr	r0, [pc, #88]	; (8002020 <setup+0xbc>)
 8001fc8:	f006 fe6e 	bl	8008ca8 <HAL_TIM_OC_Stop>
			HAL_ADC_Stop_IT(&hadc1);
 8001fcc:	4815      	ldr	r0, [pc, #84]	; (8002024 <setup+0xc0>)
 8001fce:	f001 fb23 	bl	8003618 <HAL_ADC_Stop_IT>

			// Shutdown microphone preamplifier
			HAL_GPIO_WritePin(MIC_SHDN_GPIO_Port, MIC_SHDN_Pin, GPIO_PIN_RESET);
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	2102      	movs	r1, #2
 8001fd6:	4811      	ldr	r0, [pc, #68]	; (800201c <setup+0xb8>)
 8001fd8:	f002 fb74 	bl	80046c4 <HAL_GPIO_WritePin>
			// Enable Class D audio amplifier
			HAL_GPIO_WritePin(CLASS_D_SHDN_GPIO_Port, CLASS_D_SHDN_Pin, GPIO_PIN_SET);
 8001fdc:	2201      	movs	r2, #1
 8001fde:	2101      	movs	r1, #1
 8001fe0:	480e      	ldr	r0, [pc, #56]	; (800201c <setup+0xb8>)
 8001fe2:	f002 fb6f 	bl	80046c4 <HAL_GPIO_WritePin>

			// Start the DAC interface and timer2 (8 kHz)
			HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 8001fe6:	2100      	movs	r1, #0
 8001fe8:	480a      	ldr	r0, [pc, #40]	; (8002014 <setup+0xb0>)
 8001fea:	f002 f844 	bl	8004076 <HAL_DAC_Start>
			HAL_TIM_Base_Start_IT(&htim2);
 8001fee:	480a      	ldr	r0, [pc, #40]	; (8002018 <setup+0xb4>)
 8001ff0:	f006 fc9a 	bl	8008928 <HAL_TIM_Base_Start_IT>

			while(ADF_RC_READY()==0);
 8001ff4:	bf00      	nop
 8001ff6:	f7fe fcc1 	bl	800097c <ADF_RC_READY>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d0fa      	beq.n	8001ff6 <setup+0x92>
			ADF_set_Rx_mode();
 8002000:	f7fe fc76 	bl	80008f0 <ADF_set_Rx_mode>
			break;
 8002004:	bf00      	nop
	}

}
 8002006:	bf00      	nop
 8002008:	bd80      	pop	{r7, pc}
 800200a:	bf00      	nop
 800200c:	20000a20 	.word	0x20000a20
 8002010:	20000000 	.word	0x20000000
 8002014:	20000c2c 	.word	0x20000c2c
 8002018:	20000e50 	.word	0x20000e50
 800201c:	40020800 	.word	0x40020800
 8002020:	20000a24 	.word	0x20000a24
 8002024:	20000b0c 	.word	0x20000b0c

08002028 <SendDummyByte>:


void SendDummyByte(uint8_t pkt_type){
 8002028:	b580      	push	{r7, lr}
 800202a:	b086      	sub	sp, #24
 800202c:	af00      	add	r7, sp, #0
 800202e:	4603      	mov	r3, r0
 8002030:	71fb      	strb	r3, [r7, #7]
	uint8_t PacketTotalLength = 6; // Packet type byte, Audio packet length byte, RSSI byte, SQI byte
 8002032:	2306      	movs	r3, #6
 8002034:	75fb      	strb	r3, [r7, #23]
	/*
	PACKET-STRUCTURE:
	[TOTALPACKETLENGTH --- PACKETTYPE --- DATALENGTH --- D___A___T___A --- RSSI --- SQI]
	*/

	uint8_t header[] = {0x10, PacketTotalLength, pkt_type, 0x01}; /*SPI_PKT_WR-command, TOTALPACKETLENGTH, packettype, packet length(= 0x01 byte)*/
 8002036:	2310      	movs	r3, #16
 8002038:	743b      	strb	r3, [r7, #16]
 800203a:	7dfb      	ldrb	r3, [r7, #23]
 800203c:	747b      	strb	r3, [r7, #17]
 800203e:	79fb      	ldrb	r3, [r7, #7]
 8002040:	74bb      	strb	r3, [r7, #18]
 8002042:	2301      	movs	r3, #1
 8002044:	74fb      	strb	r3, [r7, #19]

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8002046:	2200      	movs	r2, #0
 8002048:	2104      	movs	r1, #4
 800204a:	480f      	ldr	r0, [pc, #60]	; (8002088 <SendDummyByte+0x60>)
 800204c:	f002 fb3a 	bl	80046c4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi2, header, 4);
 8002050:	f107 0310 	add.w	r3, r7, #16
 8002054:	2204      	movs	r2, #4
 8002056:	4619      	mov	r1, r3
 8002058:	480c      	ldr	r0, [pc, #48]	; (800208c <SendDummyByte+0x64>)
 800205a:	f005 fd89 	bl	8007b70 <HAL_SPI_Transmit_IT>

	//write dummy data byte
	uint8_t sample[1] = {0x00};
 800205e:	2300      	movs	r3, #0
 8002060:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit_IT(&hspi2, sample, 1);
 8002062:	f107 030c 	add.w	r3, r7, #12
 8002066:	2201      	movs	r2, #1
 8002068:	4619      	mov	r1, r3
 800206a:	4808      	ldr	r0, [pc, #32]	; (800208c <SendDummyByte+0x64>)
 800206c:	f005 fd80 	bl	8007b70 <HAL_SPI_Transmit_IT>

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8002070:	2201      	movs	r2, #1
 8002072:	2104      	movs	r1, #4
 8002074:	4804      	ldr	r0, [pc, #16]	; (8002088 <SendDummyByte+0x60>)
 8002076:	f002 fb25 	bl	80046c4 <HAL_GPIO_WritePin>

	ADF_set_Tx_mode();
 800207a:	f7fe fc1b 	bl	80008b4 <ADF_set_Tx_mode>
}
 800207e:	bf00      	nop
 8002080:	3718      	adds	r7, #24
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}
 8002086:	bf00      	nop
 8002088:	40020000 	.word	0x40020000
 800208c:	20000874 	.word	0x20000874

08002090 <startup>:


void startup(void){
 8002090:	b580      	push	{r7, lr}
 8002092:	b082      	sub	sp, #8
 8002094:	af00      	add	r7, sp, #0
	// Clear PWR wake up Flag
	HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);
 8002096:	f44f 7080 	mov.w	r0, #256	; 0x100
 800209a:	f004 f923 	bl	80062e4 <HAL_PWR_DisableWakeUpPin>
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 800209e:	4b17      	ldr	r3, [pc, #92]	; (80020fc <startup+0x6c>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	4a16      	ldr	r2, [pc, #88]	; (80020fc <startup+0x6c>)
 80020a4:	f043 0304 	orr.w	r3, r3, #4
 80020a8:	6013      	str	r3, [r2, #0]
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 80020aa:	4b14      	ldr	r3, [pc, #80]	; (80020fc <startup+0x6c>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4a13      	ldr	r2, [pc, #76]	; (80020fc <startup+0x6c>)
 80020b0:	f043 0308 	orr.w	r3, r3, #8
 80020b4:	6013      	str	r3, [r2, #0]

	// Setup registers for transceiver
	ADF_Init(settings_frequency);
 80020b6:	4b12      	ldr	r3, [pc, #72]	; (8002100 <startup+0x70>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	4618      	mov	r0, r3
 80020bc:	f7fe fa54 	bl	8000568 <ADF_Init>

	HAL_Delay(500);
 80020c0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80020c4:	f001 f962 	bl	800338c <HAL_Delay>

	ADF_set_turnaround_Tx_Rx();
 80020c8:	f7fe fbae 	bl	8000828 <ADF_set_turnaround_Tx_Rx>

	// Make audio buffer for 400 8-bit samples
	uint16_t buffer_size = 400;
 80020cc:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80020d0:	80fb      	strh	r3, [r7, #6]
	uint16_t *buffer = malloc(buffer_size * sizeof(uint16_t));
 80020d2:	88fb      	ldrh	r3, [r7, #6]
 80020d4:	005b      	lsls	r3, r3, #1
 80020d6:	4618      	mov	r0, r3
 80020d8:	f00b fe54 	bl	800dd84 <malloc>
 80020dc:	4603      	mov	r3, r0
 80020de:	603b      	str	r3, [r7, #0]
	audio_buffer_handle_t = circular_buf_init(buffer, buffer_size);
 80020e0:	88fb      	ldrh	r3, [r7, #6]
 80020e2:	4619      	mov	r1, r3
 80020e4:	6838      	ldr	r0, [r7, #0]
 80020e6:	f7fe fcab 	bl	8000a40 <circular_buf_init>
 80020ea:	4603      	mov	r3, r0
 80020ec:	4a05      	ldr	r2, [pc, #20]	; (8002104 <startup+0x74>)
 80020ee:	6013      	str	r3, [r2, #0]

	// Setup for MCU
	setup();
 80020f0:	f7ff ff38 	bl	8001f64 <setup>

}
 80020f4:	bf00      	nop
 80020f6:	3708      	adds	r7, #8
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	40007000 	.word	0x40007000
 8002100:	20000004 	.word	0x20000004
 8002104:	20000a20 	.word	0x20000a20

08002108 <LED_RGB_status>:
	HAL_SPI_Transmit(&hspi2, value, 1, 50);
	HAL_GPIO_WritePin(DPOT_CS_GPIO_Port, DPOT_CS_Pin, GPIO_PIN_SET);
}


void LED_RGB_status(uint16_t red, uint16_t green, uint16_t blue){
 8002108:	b480      	push	{r7}
 800210a:	b083      	sub	sp, #12
 800210c:	af00      	add	r7, sp, #0
 800210e:	4603      	mov	r3, r0
 8002110:	80fb      	strh	r3, [r7, #6]
 8002112:	460b      	mov	r3, r1
 8002114:	80bb      	strh	r3, [r7, #4]
 8002116:	4613      	mov	r3, r2
 8002118:	807b      	strh	r3, [r7, #2]
	// Brightness limiting due to low resistance values
	if(red>20){
 800211a:	88fb      	ldrh	r3, [r7, #6]
 800211c:	2b14      	cmp	r3, #20
 800211e:	d901      	bls.n	8002124 <LED_RGB_status+0x1c>
		red = 20;
 8002120:	2314      	movs	r3, #20
 8002122:	80fb      	strh	r3, [r7, #6]
	}
	if(green>30){
 8002124:	88bb      	ldrh	r3, [r7, #4]
 8002126:	2b1e      	cmp	r3, #30
 8002128:	d901      	bls.n	800212e <LED_RGB_status+0x26>
		green = 30;
 800212a:	231e      	movs	r3, #30
 800212c:	80bb      	strh	r3, [r7, #4]
	}
	if(blue>35){
 800212e:	887b      	ldrh	r3, [r7, #2]
 8002130:	2b23      	cmp	r3, #35	; 0x23
 8002132:	d901      	bls.n	8002138 <LED_RGB_status+0x30>
		blue = 35;
 8002134:	2323      	movs	r3, #35	; 0x23
 8002136:	807b      	strh	r3, [r7, #2]
	}
	htim1.Instance->CCR1 = red;
 8002138:	4b08      	ldr	r3, [pc, #32]	; (800215c <LED_RGB_status+0x54>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	88fa      	ldrh	r2, [r7, #6]
 800213e:	635a      	str	r2, [r3, #52]	; 0x34
	htim3.Instance->CCR4 = green;
 8002140:	4b07      	ldr	r3, [pc, #28]	; (8002160 <LED_RGB_status+0x58>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	88ba      	ldrh	r2, [r7, #4]
 8002146:	641a      	str	r2, [r3, #64]	; 0x40
	htim3.Instance->CCR3 = blue;
 8002148:	4b05      	ldr	r3, [pc, #20]	; (8002160 <LED_RGB_status+0x58>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	887a      	ldrh	r2, [r7, #2]
 800214e:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8002150:	bf00      	nop
 8002152:	370c      	adds	r7, #12
 8002154:	46bd      	mov	sp, r7
 8002156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215a:	4770      	bx	lr
 800215c:	20000d24 	.word	0x20000d24
 8002160:	20000a6c 	.word	0x20000a6c

08002164 <playAudio>:

void playAudio(){
 8002164:	b580      	push	{r7, lr}
 8002166:	b082      	sub	sp, #8
 8002168:	af00      	add	r7, sp, #0
	uint16_t sample;
	uint8_t cbuf_ret = 0;
 800216a:	2300      	movs	r3, #0
 800216c:	71fb      	strb	r3, [r7, #7]
	cbuf_size = circular_buf_size(audio_buffer_handle_t);
 800216e:	4b10      	ldr	r3, [pc, #64]	; (80021b0 <playAudio+0x4c>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4618      	mov	r0, r3
 8002174:	f7fe fcc8 	bl	8000b08 <circular_buf_size>
 8002178:	4603      	mov	r3, r0
 800217a:	b29a      	uxth	r2, r3
 800217c:	4b0d      	ldr	r3, [pc, #52]	; (80021b4 <playAudio+0x50>)
 800217e:	801a      	strh	r2, [r3, #0]
	// Check if circular buffer is filled with samples
	if(cbuf_size){
 8002180:	4b0c      	ldr	r3, [pc, #48]	; (80021b4 <playAudio+0x50>)
 8002182:	881b      	ldrh	r3, [r3, #0]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d00e      	beq.n	80021a6 <playAudio+0x42>
		cbuf_ret = circular_buf_get(audio_buffer_handle_t, &sample);
 8002188:	4b09      	ldr	r3, [pc, #36]	; (80021b0 <playAudio+0x4c>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	1d3a      	adds	r2, r7, #4
 800218e:	4611      	mov	r1, r2
 8002190:	4618      	mov	r0, r3
 8002192:	f7fe fcf1 	bl	8000b78 <circular_buf_get>
 8002196:	4603      	mov	r3, r0
 8002198:	71fb      	strb	r3, [r7, #7]
		HAL_DAC_SetValue(&hdac, DAC1_CHANNEL_1, DAC_ALIGN_8B_R, sample);
 800219a:	88bb      	ldrh	r3, [r7, #4]
 800219c:	2208      	movs	r2, #8
 800219e:	2100      	movs	r1, #0
 80021a0:	4805      	ldr	r0, [pc, #20]	; (80021b8 <playAudio+0x54>)
 80021a2:	f002 f831 	bl	8004208 <HAL_DAC_SetValue>
	}
}
 80021a6:	bf00      	nop
 80021a8:	3708      	adds	r7, #8
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	bf00      	nop
 80021b0:	20000a20 	.word	0x20000a20
 80021b4:	20000230 	.word	0x20000230
 80021b8:	20000c2c 	.word	0x20000c2c

080021bc <delay_us>:

void delay_us (uint16_t us){
 80021bc:	b480      	push	{r7}
 80021be:	b083      	sub	sp, #12
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	4603      	mov	r3, r0
 80021c4:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim7,0);  // set the counter value a 0
 80021c6:	4b09      	ldr	r3, [pc, #36]	; (80021ec <delay_us+0x30>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	2200      	movs	r2, #0
 80021cc:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim7) < us);  // wait for the counter to reach the us input in the parameter
 80021ce:	bf00      	nop
 80021d0:	4b06      	ldr	r3, [pc, #24]	; (80021ec <delay_us+0x30>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80021d6:	88fb      	ldrh	r3, [r7, #6]
 80021d8:	429a      	cmp	r2, r3
 80021da:	d3f9      	bcc.n	80021d0 <delay_us+0x14>
}
 80021dc:	bf00      	nop
 80021de:	bf00      	nop
 80021e0:	370c      	adds	r7, #12
 80021e2:	46bd      	mov	sp, r7
 80021e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e8:	4770      	bx	lr
 80021ea:	bf00      	nop
 80021ec:	20000f30 	.word	0x20000f30

080021f0 <Send_e_line>:


void Send_e_line(void){
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b084      	sub	sp, #16
 80021f4:	af00      	add	r7, sp, #0
	uint8_t PacketTotalLength = 16 + 4; // Packet type byte, Audio packet length byte, RSSI byte, SQI byte
 80021f6:	2314      	movs	r3, #20
 80021f8:	72fb      	strb	r3, [r7, #11]
	/*
	PACKET-STRUCTURE:
	[TOTALPACKETLENGTH --- PACKETTYPE --- DATALENGTH --- e___L___i___n___e --- RSSI --- SQI]
	*/

	uint8_t header[] = {0x10, PacketTotalLength, 0xAA, 0x10}; /*SPI_PKT_WR-command, TOTALPACKETLENGTH, packettype, packet length(= 0x10 = 16 byte)*/
 80021fa:	2310      	movs	r3, #16
 80021fc:	713b      	strb	r3, [r7, #4]
 80021fe:	7afb      	ldrb	r3, [r7, #11]
 8002200:	717b      	strb	r3, [r7, #5]
 8002202:	23aa      	movs	r3, #170	; 0xaa
 8002204:	71bb      	strb	r3, [r7, #6]
 8002206:	2310      	movs	r3, #16
 8002208:	71fb      	strb	r3, [r7, #7]

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 800220a:	2200      	movs	r2, #0
 800220c:	2104      	movs	r1, #4
 800220e:	4814      	ldr	r0, [pc, #80]	; (8002260 <Send_e_line+0x70>)
 8002210:	f002 fa58 	bl	80046c4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi2, header, 4);
 8002214:	1d3b      	adds	r3, r7, #4
 8002216:	2204      	movs	r2, #4
 8002218:	4619      	mov	r1, r3
 800221a:	4812      	ldr	r0, [pc, #72]	; (8002264 <Send_e_line+0x74>)
 800221c:	f005 fca8 	bl	8007b70 <HAL_SPI_Transmit_IT>

	// Write e-line bytes
	uint8_t sample[1];
	for (int i=0; i<sizeof(e_line)/sizeof(e_line[0]); i++)		{
 8002220:	2300      	movs	r3, #0
 8002222:	60fb      	str	r3, [r7, #12]
 8002224:	e00d      	b.n	8002242 <Send_e_line+0x52>
		sample[0]=e_line[i];
 8002226:	4a10      	ldr	r2, [pc, #64]	; (8002268 <Send_e_line+0x78>)
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	4413      	add	r3, r2
 800222c:	781b      	ldrb	r3, [r3, #0]
 800222e:	703b      	strb	r3, [r7, #0]
		HAL_SPI_Transmit_IT(&hspi2, sample, 1);
 8002230:	463b      	mov	r3, r7
 8002232:	2201      	movs	r2, #1
 8002234:	4619      	mov	r1, r3
 8002236:	480b      	ldr	r0, [pc, #44]	; (8002264 <Send_e_line+0x74>)
 8002238:	f005 fc9a 	bl	8007b70 <HAL_SPI_Transmit_IT>
	for (int i=0; i<sizeof(e_line)/sizeof(e_line[0]); i++)		{
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	3301      	adds	r3, #1
 8002240:	60fb      	str	r3, [r7, #12]
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	2b0f      	cmp	r3, #15
 8002246:	d9ee      	bls.n	8002226 <Send_e_line+0x36>
	}

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8002248:	2201      	movs	r2, #1
 800224a:	2104      	movs	r1, #4
 800224c:	4804      	ldr	r0, [pc, #16]	; (8002260 <Send_e_line+0x70>)
 800224e:	f002 fa39 	bl	80046c4 <HAL_GPIO_WritePin>

	ADF_set_Tx_mode();
 8002252:	f7fe fb2f 	bl	80008b4 <ADF_set_Tx_mode>
}
 8002256:	bf00      	nop
 8002258:	3710      	adds	r7, #16
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}
 800225e:	bf00      	nop
 8002260:	40020000 	.word	0x40020000
 8002264:	20000874 	.word	0x20000874
 8002268:	20000a10 	.word	0x20000a10

0800226c <ReadPacket>:



uint8_t ReadPacket(void){
 800226c:	b5b0      	push	{r4, r5, r7, lr}
 800226e:	b084      	sub	sp, #16
 8002270:	af00      	add	r7, sp, #0
	/* SPI_PKT_RD-command, SPI_NOP (use for dummy writes)*/
	uint8_t bytes[] = {0x30, 0xff};
 8002272:	f64f 7330 	movw	r3, #65328	; 0xff30
 8002276:	80bb      	strh	r3, [r7, #4]

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8002278:	2200      	movs	r2, #0
 800227a:	2104      	movs	r1, #4
 800227c:	4836      	ldr	r0, [pc, #216]	; (8002358 <ReadPacket+0xec>)
 800227e:	f002 fa21 	bl	80046c4 <HAL_GPIO_WritePin>

	// Send commands to ADF7242 that we want to read received packet
	HAL_SPI_Transmit_IT(&hspi2, bytes, 2);
 8002282:	1d3b      	adds	r3, r7, #4
 8002284:	2202      	movs	r2, #2
 8002286:	4619      	mov	r1, r3
 8002288:	4834      	ldr	r0, [pc, #208]	; (800235c <ReadPacket+0xf0>)
 800228a:	f005 fc71 	bl	8007b70 <HAL_SPI_Transmit_IT>

	HAL_SPI_Receive_IT(&hspi2, &Pkt_length, 1);
 800228e:	2201      	movs	r2, #1
 8002290:	4933      	ldr	r1, [pc, #204]	; (8002360 <ReadPacket+0xf4>)
 8002292:	4832      	ldr	r0, [pc, #200]	; (800235c <ReadPacket+0xf0>)
 8002294:	f005 fcf6 	bl	8007c84 <HAL_SPI_Receive_IT>
	HAL_SPI_Receive_IT(&hspi2, &Pkt_type, 1);
 8002298:	2201      	movs	r2, #1
 800229a:	4932      	ldr	r1, [pc, #200]	; (8002364 <ReadPacket+0xf8>)
 800229c:	482f      	ldr	r0, [pc, #188]	; (800235c <ReadPacket+0xf0>)
 800229e:	f005 fcf1 	bl	8007c84 <HAL_SPI_Receive_IT>
	HAL_SPI_Receive_IT(&hspi2, &Data_length, 1);
 80022a2:	2201      	movs	r2, #1
 80022a4:	4930      	ldr	r1, [pc, #192]	; (8002368 <ReadPacket+0xfc>)
 80022a6:	482d      	ldr	r0, [pc, #180]	; (800235c <ReadPacket+0xf0>)
 80022a8:	f005 fcec 	bl	8007c84 <HAL_SPI_Receive_IT>

	if(Pkt_type == 0xFF){ //received e-line from TX
 80022ac:	4b2d      	ldr	r3, [pc, #180]	; (8002364 <ReadPacket+0xf8>)
 80022ae:	781b      	ldrb	r3, [r3, #0]
 80022b0:	2bff      	cmp	r3, #255	; 0xff
 80022b2:	d10c      	bne.n	80022ce <ReadPacket+0x62>
		if(Data_length == 16){
 80022b4:	4b2c      	ldr	r3, [pc, #176]	; (8002368 <ReadPacket+0xfc>)
 80022b6:	781b      	ldrb	r3, [r3, #0]
 80022b8:	2b10      	cmp	r3, #16
 80022ba:	d137      	bne.n	800232c <ReadPacket+0xc0>
			HAL_SPI_Receive_IT(&hspi2, e_line, Data_length);
 80022bc:	4b2a      	ldr	r3, [pc, #168]	; (8002368 <ReadPacket+0xfc>)
 80022be:	781b      	ldrb	r3, [r3, #0]
 80022c0:	b29b      	uxth	r3, r3
 80022c2:	461a      	mov	r2, r3
 80022c4:	4929      	ldr	r1, [pc, #164]	; (800236c <ReadPacket+0x100>)
 80022c6:	4825      	ldr	r0, [pc, #148]	; (800235c <ReadPacket+0xf0>)
 80022c8:	f005 fcdc 	bl	8007c84 <HAL_SPI_Receive_IT>
 80022cc:	e02e      	b.n	800232c <ReadPacket+0xc0>
		}
	}
	else{
 80022ce:	466b      	mov	r3, sp
 80022d0:	461d      	mov	r5, r3
		uint8_t Data_array[Data_length];
 80022d2:	4b25      	ldr	r3, [pc, #148]	; (8002368 <ReadPacket+0xfc>)
 80022d4:	781c      	ldrb	r4, [r3, #0]
 80022d6:	4623      	mov	r3, r4
 80022d8:	3b01      	subs	r3, #1
 80022da:	60fb      	str	r3, [r7, #12]
 80022dc:	b2e0      	uxtb	r0, r4
 80022de:	f04f 0100 	mov.w	r1, #0
 80022e2:	f04f 0200 	mov.w	r2, #0
 80022e6:	f04f 0300 	mov.w	r3, #0
 80022ea:	00cb      	lsls	r3, r1, #3
 80022ec:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80022f0:	00c2      	lsls	r2, r0, #3
 80022f2:	b2e0      	uxtb	r0, r4
 80022f4:	f04f 0100 	mov.w	r1, #0
 80022f8:	f04f 0200 	mov.w	r2, #0
 80022fc:	f04f 0300 	mov.w	r3, #0
 8002300:	00cb      	lsls	r3, r1, #3
 8002302:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8002306:	00c2      	lsls	r2, r0, #3
 8002308:	4623      	mov	r3, r4
 800230a:	3307      	adds	r3, #7
 800230c:	08db      	lsrs	r3, r3, #3
 800230e:	00db      	lsls	r3, r3, #3
 8002310:	ebad 0d03 	sub.w	sp, sp, r3
 8002314:	466b      	mov	r3, sp
 8002316:	3300      	adds	r3, #0
 8002318:	60bb      	str	r3, [r7, #8]
		HAL_SPI_Receive_IT(&hspi2, Data_array, Data_length);
 800231a:	68bb      	ldr	r3, [r7, #8]
 800231c:	4a12      	ldr	r2, [pc, #72]	; (8002368 <ReadPacket+0xfc>)
 800231e:	7812      	ldrb	r2, [r2, #0]
 8002320:	b292      	uxth	r2, r2
 8002322:	4619      	mov	r1, r3
 8002324:	480d      	ldr	r0, [pc, #52]	; (800235c <ReadPacket+0xf0>)
 8002326:	f005 fcad 	bl	8007c84 <HAL_SPI_Receive_IT>
 800232a:	46ad      	mov	sp, r5
	}


	HAL_SPI_Receive_IT(&hspi2, &RSSI, 1);
 800232c:	2201      	movs	r2, #1
 800232e:	4910      	ldr	r1, [pc, #64]	; (8002370 <ReadPacket+0x104>)
 8002330:	480a      	ldr	r0, [pc, #40]	; (800235c <ReadPacket+0xf0>)
 8002332:	f005 fca7 	bl	8007c84 <HAL_SPI_Receive_IT>

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8002336:	2201      	movs	r2, #1
 8002338:	2104      	movs	r1, #4
 800233a:	4807      	ldr	r0, [pc, #28]	; (8002358 <ReadPacket+0xec>)
 800233c:	f002 f9c2 	bl	80046c4 <HAL_GPIO_WritePin>

	while (ADF_SPI_READY() == 0);
 8002340:	bf00      	nop
 8002342:	f7fe faf3 	bl	800092c <ADF_SPI_READY>
 8002346:	4603      	mov	r3, r0
 8002348:	2b00      	cmp	r3, #0
 800234a:	d0fa      	beq.n	8002342 <ReadPacket+0xd6>
	// Debug
	uint32_t address0 = 0x08012000 + (4*(RSSI_counter-1));
	Write_Flash(address0, (uint32_t) RSSI);
	*/

	return RSSI;
 800234c:	4b08      	ldr	r3, [pc, #32]	; (8002370 <ReadPacket+0x104>)
 800234e:	781b      	ldrb	r3, [r3, #0]
}
 8002350:	4618      	mov	r0, r3
 8002352:	3710      	adds	r7, #16
 8002354:	46bd      	mov	sp, r7
 8002356:	bdb0      	pop	{r4, r5, r7, pc}
 8002358:	40020000 	.word	0x40020000
 800235c:	20000874 	.word	0x20000874
 8002360:	20000f2d 	.word	0x20000f2d
 8002364:	20000dc3 	.word	0x20000dc3
 8002368:	20000a04 	.word	0x20000a04
 800236c:	20000a10 	.word	0x20000a10
 8002370:	20000bd4 	.word	0x20000bd4

08002374 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002374:	b480      	push	{r7}
 8002376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002378:	bf00      	nop
 800237a:	46bd      	mov	sp, r7
 800237c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002380:	4770      	bx	lr

08002382 <ssh1106_Reset>:
#include <math.h>
#include <ssh1106.h>
#include <stdlib.h>
#include <string.h>  // For memcpy

void ssh1106_Reset(void) {
 8002382:	b480      	push	{r7}
 8002384:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8002386:	bf00      	nop
 8002388:	46bd      	mov	sp, r7
 800238a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238e:	4770      	bx	lr

08002390 <ssh1106_WriteCommand>:

// Send a byte to the command register
void ssh1106_WriteCommand(uint8_t byte) {
 8002390:	b580      	push	{r7, lr}
 8002392:	b086      	sub	sp, #24
 8002394:	af04      	add	r7, sp, #16
 8002396:	4603      	mov	r3, r0
 8002398:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSH1106_I2C_PORT, SSH1106_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800239a:	f04f 33ff 	mov.w	r3, #4294967295
 800239e:	9302      	str	r3, [sp, #8]
 80023a0:	2301      	movs	r3, #1
 80023a2:	9301      	str	r3, [sp, #4]
 80023a4:	1dfb      	adds	r3, r7, #7
 80023a6:	9300      	str	r3, [sp, #0]
 80023a8:	2301      	movs	r3, #1
 80023aa:	2200      	movs	r2, #0
 80023ac:	2178      	movs	r1, #120	; 0x78
 80023ae:	4803      	ldr	r0, [pc, #12]	; (80023bc <ssh1106_WriteCommand+0x2c>)
 80023b0:	f002 fafe 	bl	80049b0 <HAL_I2C_Mem_Write>
}
 80023b4:	bf00      	nop
 80023b6:	3708      	adds	r7, #8
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}
 80023bc:	20000974 	.word	0x20000974

080023c0 <ssh1106_WriteData>:

// Send data
void ssh1106_WriteData(uint8_t* buffer, size_t buff_size) {
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b086      	sub	sp, #24
 80023c4:	af04      	add	r7, sp, #16
 80023c6:	6078      	str	r0, [r7, #4]
 80023c8:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSH1106_I2C_PORT, SSH1106_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	b29b      	uxth	r3, r3
 80023ce:	f04f 32ff 	mov.w	r2, #4294967295
 80023d2:	9202      	str	r2, [sp, #8]
 80023d4:	9301      	str	r3, [sp, #4]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	9300      	str	r3, [sp, #0]
 80023da:	2301      	movs	r3, #1
 80023dc:	2240      	movs	r2, #64	; 0x40
 80023de:	2178      	movs	r1, #120	; 0x78
 80023e0:	4803      	ldr	r0, [pc, #12]	; (80023f0 <ssh1106_WriteData+0x30>)
 80023e2:	f002 fae5 	bl	80049b0 <HAL_I2C_Mem_Write>
}
 80023e6:	bf00      	nop
 80023e8:	3708      	adds	r7, #8
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	20000974 	.word	0x20000974

080023f4 <ssh1106_Init>:
    }
    return ret;
}

// Initialize the oled screen
void ssh1106_Init(void) {
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0
    // Reset OLED
    ssh1106_Reset();
 80023f8:	f7ff ffc3 	bl	8002382 <ssh1106_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80023fc:	2064      	movs	r0, #100	; 0x64
 80023fe:	f000 ffc5 	bl	800338c <HAL_Delay>

    // Init OLED
    ssh1106_SetDisplayOn(0); //display off
 8002402:	2000      	movs	r0, #0
 8002404:	f000 f9e6 	bl	80027d4 <ssh1106_SetDisplayOn>

    ssh1106_WriteCommand(0x20); //Set Memory Addressing Mode
 8002408:	2020      	movs	r0, #32
 800240a:	f7ff ffc1 	bl	8002390 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800240e:	2000      	movs	r0, #0
 8002410:	f7ff ffbe 	bl	8002390 <ssh1106_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssh1106_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002414:	20b0      	movs	r0, #176	; 0xb0
 8002416:	f7ff ffbb 	bl	8002390 <ssh1106_WriteCommand>

#ifdef SSH1106_MIRROR_VERT
    ssh1106_WriteCommand(0xC0); // Mirror vertically
#else
    ssh1106_WriteCommand(0xC8); //Set COM Output Scan Direction
 800241a:	20c8      	movs	r0, #200	; 0xc8
 800241c:	f7ff ffb8 	bl	8002390 <ssh1106_WriteCommand>
#endif

    ssh1106_WriteCommand(0x00); //---set low column address
 8002420:	2000      	movs	r0, #0
 8002422:	f7ff ffb5 	bl	8002390 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x10); //---set high column address
 8002426:	2010      	movs	r0, #16
 8002428:	f7ff ffb2 	bl	8002390 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0x40); //--set start line address - CHECK
 800242c:	2040      	movs	r0, #64	; 0x40
 800242e:	f7ff ffaf 	bl	8002390 <ssh1106_WriteCommand>

    ssh1106_SetContrast(0xFF);
 8002432:	20ff      	movs	r0, #255	; 0xff
 8002434:	f000 f9ba 	bl	80027ac <ssh1106_SetContrast>

#ifdef SSH1106_MIRROR_HORIZ
    ssh1106_WriteCommand(0xA0); // Mirror horizontally
#else
    ssh1106_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002438:	20a1      	movs	r0, #161	; 0xa1
 800243a:	f7ff ffa9 	bl	8002390 <ssh1106_WriteCommand>
#endif

#ifdef SSH1106_INVERSE_COLOR
    ssh1106_WriteCommand(0xA7); //--set inverse color
#else
    ssh1106_WriteCommand(0xA6); //--set normal color
 800243e:	20a6      	movs	r0, #166	; 0xa6
 8002440:	f7ff ffa6 	bl	8002390 <ssh1106_WriteCommand>
// Set multiplex ratio.
#if (SSH1106_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssh1106_WriteCommand(0xFF);
#else
    ssh1106_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8002444:	20a8      	movs	r0, #168	; 0xa8
 8002446:	f7ff ffa3 	bl	8002390 <ssh1106_WriteCommand>
#endif

#if (SSH1106_HEIGHT == 32)
    ssh1106_WriteCommand(0x1F); //
#elif (SSH1106_HEIGHT == 64)
    ssh1106_WriteCommand(0x3F); //
 800244a:	203f      	movs	r0, #63	; 0x3f
 800244c:	f7ff ffa0 	bl	8002390 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssh1106_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002450:	20a4      	movs	r0, #164	; 0xa4
 8002452:	f7ff ff9d 	bl	8002390 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0xD3); //-set display offset - CHECK
 8002456:	20d3      	movs	r0, #211	; 0xd3
 8002458:	f7ff ff9a 	bl	8002390 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x00); //-not offset
 800245c:	2000      	movs	r0, #0
 800245e:	f7ff ff97 	bl	8002390 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8002462:	20d5      	movs	r0, #213	; 0xd5
 8002464:	f7ff ff94 	bl	8002390 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0xF0); //--set divide ratio
 8002468:	20f0      	movs	r0, #240	; 0xf0
 800246a:	f7ff ff91 	bl	8002390 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0xD9); //--set pre-charge period
 800246e:	20d9      	movs	r0, #217	; 0xd9
 8002470:	f7ff ff8e 	bl	8002390 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x22); //
 8002474:	2022      	movs	r0, #34	; 0x22
 8002476:	f7ff ff8b 	bl	8002390 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800247a:	20da      	movs	r0, #218	; 0xda
 800247c:	f7ff ff88 	bl	8002390 <ssh1106_WriteCommand>
#if (SSH1106_HEIGHT == 32)
    ssh1106_WriteCommand(0x02);
#elif (SSH1106_HEIGHT == 64)
    ssh1106_WriteCommand(0x12);
 8002480:	2012      	movs	r0, #18
 8002482:	f7ff ff85 	bl	8002390 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssh1106_WriteCommand(0xDB); //--set vcomh
 8002486:	20db      	movs	r0, #219	; 0xdb
 8002488:	f7ff ff82 	bl	8002390 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x20); //0x20,0.77xVcc
 800248c:	2020      	movs	r0, #32
 800248e:	f7ff ff7f 	bl	8002390 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0x8D); //--set DC-DC enable
 8002492:	208d      	movs	r0, #141	; 0x8d
 8002494:	f7ff ff7c 	bl	8002390 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x14); //
 8002498:	2014      	movs	r0, #20
 800249a:	f7ff ff79 	bl	8002390 <ssh1106_WriteCommand>
    ssh1106_SetDisplayOn(1); //--turn on SSH1106 panel
 800249e:	2001      	movs	r0, #1
 80024a0:	f000 f998 	bl	80027d4 <ssh1106_SetDisplayOn>

    // Clear screen
    ssh1106_Fill(Black);
 80024a4:	2000      	movs	r0, #0
 80024a6:	f000 f80f 	bl	80024c8 <ssh1106_Fill>

    // Flush buffer to screen
    ssh1106_UpdateScreen();
 80024aa:	f000 f831 	bl	8002510 <ssh1106_UpdateScreen>

    // Set default values for screen object
    SSH1106.CurrentX = 0;
 80024ae:	4b05      	ldr	r3, [pc, #20]	; (80024c4 <ssh1106_Init+0xd0>)
 80024b0:	2200      	movs	r2, #0
 80024b2:	801a      	strh	r2, [r3, #0]
    SSH1106.CurrentY = 0;
 80024b4:	4b03      	ldr	r3, [pc, #12]	; (80024c4 <ssh1106_Init+0xd0>)
 80024b6:	2200      	movs	r2, #0
 80024b8:	805a      	strh	r2, [r3, #2]

    SSH1106.Initialized = 1;
 80024ba:	4b02      	ldr	r3, [pc, #8]	; (80024c4 <ssh1106_Init+0xd0>)
 80024bc:	2201      	movs	r2, #1
 80024be:	715a      	strb	r2, [r3, #5]
}
 80024c0:	bf00      	nop
 80024c2:	bd80      	pop	{r7, pc}
 80024c4:	20000634 	.word	0x20000634

080024c8 <ssh1106_Fill>:

// Fill the whole screen with the given color
void ssh1106_Fill(SSH1106_COLOR color) {
 80024c8:	b480      	push	{r7}
 80024ca:	b085      	sub	sp, #20
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	4603      	mov	r3, r0
 80024d0:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSH1106_Buffer); i++) {
 80024d2:	2300      	movs	r3, #0
 80024d4:	60fb      	str	r3, [r7, #12]
 80024d6:	e00d      	b.n	80024f4 <ssh1106_Fill+0x2c>
        SSH1106_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 80024d8:	79fb      	ldrb	r3, [r7, #7]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d101      	bne.n	80024e2 <ssh1106_Fill+0x1a>
 80024de:	2100      	movs	r1, #0
 80024e0:	e000      	b.n	80024e4 <ssh1106_Fill+0x1c>
 80024e2:	21ff      	movs	r1, #255	; 0xff
 80024e4:	4a09      	ldr	r2, [pc, #36]	; (800250c <ssh1106_Fill+0x44>)
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	4413      	add	r3, r2
 80024ea:	460a      	mov	r2, r1
 80024ec:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSH1106_Buffer); i++) {
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	3301      	adds	r3, #1
 80024f2:	60fb      	str	r3, [r7, #12]
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80024fa:	d3ed      	bcc.n	80024d8 <ssh1106_Fill+0x10>
    }
}
 80024fc:	bf00      	nop
 80024fe:	bf00      	nop
 8002500:	3714      	adds	r7, #20
 8002502:	46bd      	mov	sp, r7
 8002504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002508:	4770      	bx	lr
 800250a:	bf00      	nop
 800250c:	20000234 	.word	0x20000234

08002510 <ssh1106_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssh1106_UpdateScreen(void) {
 8002510:	b580      	push	{r7, lr}
 8002512:	b082      	sub	sp, #8
 8002514:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSH1106_HEIGHT/8; i++) {
 8002516:	2300      	movs	r3, #0
 8002518:	71fb      	strb	r3, [r7, #7]
 800251a:	e016      	b.n	800254a <ssh1106_UpdateScreen+0x3a>
        ssh1106_WriteCommand(0xB0 + i); // Set the current RAM page address.
 800251c:	79fb      	ldrb	r3, [r7, #7]
 800251e:	3b50      	subs	r3, #80	; 0x50
 8002520:	b2db      	uxtb	r3, r3
 8002522:	4618      	mov	r0, r3
 8002524:	f7ff ff34 	bl	8002390 <ssh1106_WriteCommand>
        ssh1106_WriteCommand(0x00);
 8002528:	2000      	movs	r0, #0
 800252a:	f7ff ff31 	bl	8002390 <ssh1106_WriteCommand>
        ssh1106_WriteCommand(0x10);
 800252e:	2010      	movs	r0, #16
 8002530:	f7ff ff2e 	bl	8002390 <ssh1106_WriteCommand>
        ssh1106_WriteData(&SSH1106_Buffer[SSH1106_WIDTH*i],SSH1106_WIDTH);
 8002534:	79fb      	ldrb	r3, [r7, #7]
 8002536:	01db      	lsls	r3, r3, #7
 8002538:	4a08      	ldr	r2, [pc, #32]	; (800255c <ssh1106_UpdateScreen+0x4c>)
 800253a:	4413      	add	r3, r2
 800253c:	2180      	movs	r1, #128	; 0x80
 800253e:	4618      	mov	r0, r3
 8002540:	f7ff ff3e 	bl	80023c0 <ssh1106_WriteData>
    for(uint8_t i = 0; i < SSH1106_HEIGHT/8; i++) {
 8002544:	79fb      	ldrb	r3, [r7, #7]
 8002546:	3301      	adds	r3, #1
 8002548:	71fb      	strb	r3, [r7, #7]
 800254a:	79fb      	ldrb	r3, [r7, #7]
 800254c:	2b07      	cmp	r3, #7
 800254e:	d9e5      	bls.n	800251c <ssh1106_UpdateScreen+0xc>
    }
}
 8002550:	bf00      	nop
 8002552:	bf00      	nop
 8002554:	3708      	adds	r7, #8
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	20000234 	.word	0x20000234

08002560 <ssh1106_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssh1106_DrawPixel(uint8_t x, uint8_t y, SSH1106_COLOR color) {
 8002560:	b480      	push	{r7}
 8002562:	b083      	sub	sp, #12
 8002564:	af00      	add	r7, sp, #0
 8002566:	4603      	mov	r3, r0
 8002568:	71fb      	strb	r3, [r7, #7]
 800256a:	460b      	mov	r3, r1
 800256c:	71bb      	strb	r3, [r7, #6]
 800256e:	4613      	mov	r3, r2
 8002570:	717b      	strb	r3, [r7, #5]
    if(x >= SSH1106_WIDTH || y >= SSH1106_HEIGHT) {
 8002572:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002576:	2b00      	cmp	r3, #0
 8002578:	db48      	blt.n	800260c <ssh1106_DrawPixel+0xac>
 800257a:	79bb      	ldrb	r3, [r7, #6]
 800257c:	2b3f      	cmp	r3, #63	; 0x3f
 800257e:	d845      	bhi.n	800260c <ssh1106_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }

    // Check if pixel should be inverted
    if(SSH1106.Inverted) {
 8002580:	4b25      	ldr	r3, [pc, #148]	; (8002618 <ssh1106_DrawPixel+0xb8>)
 8002582:	791b      	ldrb	r3, [r3, #4]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d006      	beq.n	8002596 <ssh1106_DrawPixel+0x36>
        color = (SSH1106_COLOR)!color;
 8002588:	797b      	ldrb	r3, [r7, #5]
 800258a:	2b00      	cmp	r3, #0
 800258c:	bf0c      	ite	eq
 800258e:	2301      	moveq	r3, #1
 8002590:	2300      	movne	r3, #0
 8002592:	b2db      	uxtb	r3, r3
 8002594:	717b      	strb	r3, [r7, #5]
    }

    // Draw in the right color
    if(color == White) {
 8002596:	797b      	ldrb	r3, [r7, #5]
 8002598:	2b01      	cmp	r3, #1
 800259a:	d11a      	bne.n	80025d2 <ssh1106_DrawPixel+0x72>
        SSH1106_Buffer[x + (y / 8) * SSH1106_WIDTH] |= 1 << (y % 8);
 800259c:	79fa      	ldrb	r2, [r7, #7]
 800259e:	79bb      	ldrb	r3, [r7, #6]
 80025a0:	08db      	lsrs	r3, r3, #3
 80025a2:	b2d8      	uxtb	r0, r3
 80025a4:	4603      	mov	r3, r0
 80025a6:	01db      	lsls	r3, r3, #7
 80025a8:	4413      	add	r3, r2
 80025aa:	4a1c      	ldr	r2, [pc, #112]	; (800261c <ssh1106_DrawPixel+0xbc>)
 80025ac:	5cd3      	ldrb	r3, [r2, r3]
 80025ae:	b25a      	sxtb	r2, r3
 80025b0:	79bb      	ldrb	r3, [r7, #6]
 80025b2:	f003 0307 	and.w	r3, r3, #7
 80025b6:	2101      	movs	r1, #1
 80025b8:	fa01 f303 	lsl.w	r3, r1, r3
 80025bc:	b25b      	sxtb	r3, r3
 80025be:	4313      	orrs	r3, r2
 80025c0:	b259      	sxtb	r1, r3
 80025c2:	79fa      	ldrb	r2, [r7, #7]
 80025c4:	4603      	mov	r3, r0
 80025c6:	01db      	lsls	r3, r3, #7
 80025c8:	4413      	add	r3, r2
 80025ca:	b2c9      	uxtb	r1, r1
 80025cc:	4a13      	ldr	r2, [pc, #76]	; (800261c <ssh1106_DrawPixel+0xbc>)
 80025ce:	54d1      	strb	r1, [r2, r3]
 80025d0:	e01d      	b.n	800260e <ssh1106_DrawPixel+0xae>
    } else {
        SSH1106_Buffer[x + (y / 8) * SSH1106_WIDTH] &= ~(1 << (y % 8));
 80025d2:	79fa      	ldrb	r2, [r7, #7]
 80025d4:	79bb      	ldrb	r3, [r7, #6]
 80025d6:	08db      	lsrs	r3, r3, #3
 80025d8:	b2d8      	uxtb	r0, r3
 80025da:	4603      	mov	r3, r0
 80025dc:	01db      	lsls	r3, r3, #7
 80025de:	4413      	add	r3, r2
 80025e0:	4a0e      	ldr	r2, [pc, #56]	; (800261c <ssh1106_DrawPixel+0xbc>)
 80025e2:	5cd3      	ldrb	r3, [r2, r3]
 80025e4:	b25a      	sxtb	r2, r3
 80025e6:	79bb      	ldrb	r3, [r7, #6]
 80025e8:	f003 0307 	and.w	r3, r3, #7
 80025ec:	2101      	movs	r1, #1
 80025ee:	fa01 f303 	lsl.w	r3, r1, r3
 80025f2:	b25b      	sxtb	r3, r3
 80025f4:	43db      	mvns	r3, r3
 80025f6:	b25b      	sxtb	r3, r3
 80025f8:	4013      	ands	r3, r2
 80025fa:	b259      	sxtb	r1, r3
 80025fc:	79fa      	ldrb	r2, [r7, #7]
 80025fe:	4603      	mov	r3, r0
 8002600:	01db      	lsls	r3, r3, #7
 8002602:	4413      	add	r3, r2
 8002604:	b2c9      	uxtb	r1, r1
 8002606:	4a05      	ldr	r2, [pc, #20]	; (800261c <ssh1106_DrawPixel+0xbc>)
 8002608:	54d1      	strb	r1, [r2, r3]
 800260a:	e000      	b.n	800260e <ssh1106_DrawPixel+0xae>
        return;
 800260c:	bf00      	nop
    }
}
 800260e:	370c      	adds	r7, #12
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr
 8002618:	20000634 	.word	0x20000634
 800261c:	20000234 	.word	0x20000234

08002620 <ssh1106_WriteChar>:

// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => Black or White
char ssh1106_WriteChar(char ch, FontDef Font, SSH1106_COLOR color) {
 8002620:	b590      	push	{r4, r7, lr}
 8002622:	b089      	sub	sp, #36	; 0x24
 8002624:	af00      	add	r7, sp, #0
 8002626:	4604      	mov	r4, r0
 8002628:	1d38      	adds	r0, r7, #4
 800262a:	e880 0006 	stmia.w	r0, {r1, r2}
 800262e:	461a      	mov	r2, r3
 8002630:	4623      	mov	r3, r4
 8002632:	73fb      	strb	r3, [r7, #15]
 8002634:	4613      	mov	r3, r2
 8002636:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;

    // Check if character is valid
    if (ch < 32 || ch > 126)
 8002638:	7bfb      	ldrb	r3, [r7, #15]
 800263a:	2b1f      	cmp	r3, #31
 800263c:	d902      	bls.n	8002644 <ssh1106_WriteChar+0x24>
 800263e:	7bfb      	ldrb	r3, [r7, #15]
 8002640:	2b7e      	cmp	r3, #126	; 0x7e
 8002642:	d901      	bls.n	8002648 <ssh1106_WriteChar+0x28>
        return 0;
 8002644:	2300      	movs	r3, #0
 8002646:	e06d      	b.n	8002724 <ssh1106_WriteChar+0x104>

    // Check remaining space on current line
    if (SSH1106_WIDTH < (SSH1106.CurrentX + Font.FontWidth) ||
 8002648:	4b38      	ldr	r3, [pc, #224]	; (800272c <ssh1106_WriteChar+0x10c>)
 800264a:	881b      	ldrh	r3, [r3, #0]
 800264c:	461a      	mov	r2, r3
 800264e:	793b      	ldrb	r3, [r7, #4]
 8002650:	4413      	add	r3, r2
 8002652:	2b80      	cmp	r3, #128	; 0x80
 8002654:	dc06      	bgt.n	8002664 <ssh1106_WriteChar+0x44>
        SSH1106_HEIGHT < (SSH1106.CurrentY + Font.FontHeight))
 8002656:	4b35      	ldr	r3, [pc, #212]	; (800272c <ssh1106_WriteChar+0x10c>)
 8002658:	885b      	ldrh	r3, [r3, #2]
 800265a:	461a      	mov	r2, r3
 800265c:	797b      	ldrb	r3, [r7, #5]
 800265e:	4413      	add	r3, r2
    if (SSH1106_WIDTH < (SSH1106.CurrentX + Font.FontWidth) ||
 8002660:	2b40      	cmp	r3, #64	; 0x40
 8002662:	dd01      	ble.n	8002668 <ssh1106_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8002664:	2300      	movs	r3, #0
 8002666:	e05d      	b.n	8002724 <ssh1106_WriteChar+0x104>
    }

    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8002668:	2300      	movs	r3, #0
 800266a:	61fb      	str	r3, [r7, #28]
 800266c:	e04c      	b.n	8002708 <ssh1106_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 800266e:	68ba      	ldr	r2, [r7, #8]
 8002670:	7bfb      	ldrb	r3, [r7, #15]
 8002672:	3b20      	subs	r3, #32
 8002674:	7979      	ldrb	r1, [r7, #5]
 8002676:	fb01 f303 	mul.w	r3, r1, r3
 800267a:	4619      	mov	r1, r3
 800267c:	69fb      	ldr	r3, [r7, #28]
 800267e:	440b      	add	r3, r1
 8002680:	005b      	lsls	r3, r3, #1
 8002682:	4413      	add	r3, r2
 8002684:	881b      	ldrh	r3, [r3, #0]
 8002686:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8002688:	2300      	movs	r3, #0
 800268a:	61bb      	str	r3, [r7, #24]
 800268c:	e034      	b.n	80026f8 <ssh1106_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 800268e:	697a      	ldr	r2, [r7, #20]
 8002690:	69bb      	ldr	r3, [r7, #24]
 8002692:	fa02 f303 	lsl.w	r3, r2, r3
 8002696:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800269a:	2b00      	cmp	r3, #0
 800269c:	d012      	beq.n	80026c4 <ssh1106_WriteChar+0xa4>
                ssh1106_DrawPixel(SSH1106.CurrentX + j, (SSH1106.CurrentY + i), (SSH1106_COLOR) color);
 800269e:	4b23      	ldr	r3, [pc, #140]	; (800272c <ssh1106_WriteChar+0x10c>)
 80026a0:	881b      	ldrh	r3, [r3, #0]
 80026a2:	b2da      	uxtb	r2, r3
 80026a4:	69bb      	ldr	r3, [r7, #24]
 80026a6:	b2db      	uxtb	r3, r3
 80026a8:	4413      	add	r3, r2
 80026aa:	b2d8      	uxtb	r0, r3
 80026ac:	4b1f      	ldr	r3, [pc, #124]	; (800272c <ssh1106_WriteChar+0x10c>)
 80026ae:	885b      	ldrh	r3, [r3, #2]
 80026b0:	b2da      	uxtb	r2, r3
 80026b2:	69fb      	ldr	r3, [r7, #28]
 80026b4:	b2db      	uxtb	r3, r3
 80026b6:	4413      	add	r3, r2
 80026b8:	b2db      	uxtb	r3, r3
 80026ba:	7bba      	ldrb	r2, [r7, #14]
 80026bc:	4619      	mov	r1, r3
 80026be:	f7ff ff4f 	bl	8002560 <ssh1106_DrawPixel>
 80026c2:	e016      	b.n	80026f2 <ssh1106_WriteChar+0xd2>
            } else {
                ssh1106_DrawPixel(SSH1106.CurrentX + j, (SSH1106.CurrentY + i), (SSH1106_COLOR)!color);
 80026c4:	4b19      	ldr	r3, [pc, #100]	; (800272c <ssh1106_WriteChar+0x10c>)
 80026c6:	881b      	ldrh	r3, [r3, #0]
 80026c8:	b2da      	uxtb	r2, r3
 80026ca:	69bb      	ldr	r3, [r7, #24]
 80026cc:	b2db      	uxtb	r3, r3
 80026ce:	4413      	add	r3, r2
 80026d0:	b2d8      	uxtb	r0, r3
 80026d2:	4b16      	ldr	r3, [pc, #88]	; (800272c <ssh1106_WriteChar+0x10c>)
 80026d4:	885b      	ldrh	r3, [r3, #2]
 80026d6:	b2da      	uxtb	r2, r3
 80026d8:	69fb      	ldr	r3, [r7, #28]
 80026da:	b2db      	uxtb	r3, r3
 80026dc:	4413      	add	r3, r2
 80026de:	b2d9      	uxtb	r1, r3
 80026e0:	7bbb      	ldrb	r3, [r7, #14]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	bf0c      	ite	eq
 80026e6:	2301      	moveq	r3, #1
 80026e8:	2300      	movne	r3, #0
 80026ea:	b2db      	uxtb	r3, r3
 80026ec:	461a      	mov	r2, r3
 80026ee:	f7ff ff37 	bl	8002560 <ssh1106_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 80026f2:	69bb      	ldr	r3, [r7, #24]
 80026f4:	3301      	adds	r3, #1
 80026f6:	61bb      	str	r3, [r7, #24]
 80026f8:	793b      	ldrb	r3, [r7, #4]
 80026fa:	461a      	mov	r2, r3
 80026fc:	69bb      	ldr	r3, [r7, #24]
 80026fe:	4293      	cmp	r3, r2
 8002700:	d3c5      	bcc.n	800268e <ssh1106_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8002702:	69fb      	ldr	r3, [r7, #28]
 8002704:	3301      	adds	r3, #1
 8002706:	61fb      	str	r3, [r7, #28]
 8002708:	797b      	ldrb	r3, [r7, #5]
 800270a:	461a      	mov	r2, r3
 800270c:	69fb      	ldr	r3, [r7, #28]
 800270e:	4293      	cmp	r3, r2
 8002710:	d3ad      	bcc.n	800266e <ssh1106_WriteChar+0x4e>
            }
        }
    }

    // The current space is now taken
    SSH1106.CurrentX += Font.FontWidth;
 8002712:	4b06      	ldr	r3, [pc, #24]	; (800272c <ssh1106_WriteChar+0x10c>)
 8002714:	881a      	ldrh	r2, [r3, #0]
 8002716:	793b      	ldrb	r3, [r7, #4]
 8002718:	b29b      	uxth	r3, r3
 800271a:	4413      	add	r3, r2
 800271c:	b29a      	uxth	r2, r3
 800271e:	4b03      	ldr	r3, [pc, #12]	; (800272c <ssh1106_WriteChar+0x10c>)
 8002720:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 8002722:	7bfb      	ldrb	r3, [r7, #15]
}
 8002724:	4618      	mov	r0, r3
 8002726:	3724      	adds	r7, #36	; 0x24
 8002728:	46bd      	mov	sp, r7
 800272a:	bd90      	pop	{r4, r7, pc}
 800272c:	20000634 	.word	0x20000634

08002730 <ssh1106_WriteString>:

// Write full string to screenbuffer
char ssh1106_WriteString(char* str, FontDef Font, SSH1106_COLOR color) {
 8002730:	b580      	push	{r7, lr}
 8002732:	b084      	sub	sp, #16
 8002734:	af00      	add	r7, sp, #0
 8002736:	60f8      	str	r0, [r7, #12]
 8002738:	1d38      	adds	r0, r7, #4
 800273a:	e880 0006 	stmia.w	r0, {r1, r2}
 800273e:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str) {
 8002740:	e012      	b.n	8002768 <ssh1106_WriteString+0x38>
        if (ssh1106_WriteChar(*str, Font, color) != *str) {
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	7818      	ldrb	r0, [r3, #0]
 8002746:	78fb      	ldrb	r3, [r7, #3]
 8002748:	1d3a      	adds	r2, r7, #4
 800274a:	ca06      	ldmia	r2, {r1, r2}
 800274c:	f7ff ff68 	bl	8002620 <ssh1106_WriteChar>
 8002750:	4603      	mov	r3, r0
 8002752:	461a      	mov	r2, r3
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	781b      	ldrb	r3, [r3, #0]
 8002758:	429a      	cmp	r2, r3
 800275a:	d002      	beq.n	8002762 <ssh1106_WriteString+0x32>
            // Char could not be written
            return *str;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	781b      	ldrb	r3, [r3, #0]
 8002760:	e008      	b.n	8002774 <ssh1106_WriteString+0x44>
        }

        // Next char
        str++;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	3301      	adds	r3, #1
 8002766:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	781b      	ldrb	r3, [r3, #0]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d1e8      	bne.n	8002742 <ssh1106_WriteString+0x12>
    }

    // Everything ok
    return *str;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	781b      	ldrb	r3, [r3, #0]
}
 8002774:	4618      	mov	r0, r3
 8002776:	3710      	adds	r7, #16
 8002778:	46bd      	mov	sp, r7
 800277a:	bd80      	pop	{r7, pc}

0800277c <ssh1106_SetCursor>:

// Position the cursor
void ssh1106_SetCursor(uint8_t x, uint8_t y) {
 800277c:	b480      	push	{r7}
 800277e:	b083      	sub	sp, #12
 8002780:	af00      	add	r7, sp, #0
 8002782:	4603      	mov	r3, r0
 8002784:	460a      	mov	r2, r1
 8002786:	71fb      	strb	r3, [r7, #7]
 8002788:	4613      	mov	r3, r2
 800278a:	71bb      	strb	r3, [r7, #6]
    SSH1106.CurrentX = x;
 800278c:	79fb      	ldrb	r3, [r7, #7]
 800278e:	b29a      	uxth	r2, r3
 8002790:	4b05      	ldr	r3, [pc, #20]	; (80027a8 <ssh1106_SetCursor+0x2c>)
 8002792:	801a      	strh	r2, [r3, #0]
    SSH1106.CurrentY = y;
 8002794:	79bb      	ldrb	r3, [r7, #6]
 8002796:	b29a      	uxth	r2, r3
 8002798:	4b03      	ldr	r3, [pc, #12]	; (80027a8 <ssh1106_SetCursor+0x2c>)
 800279a:	805a      	strh	r2, [r3, #2]
}
 800279c:	bf00      	nop
 800279e:	370c      	adds	r7, #12
 80027a0:	46bd      	mov	sp, r7
 80027a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a6:	4770      	bx	lr
 80027a8:	20000634 	.word	0x20000634

080027ac <ssh1106_SetContrast>:
  ssh1106_Line(x1,y2,x1,y1,color);

  return;
}

void ssh1106_SetContrast(const uint8_t value) {
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b084      	sub	sp, #16
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	4603      	mov	r3, r0
 80027b4:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 80027b6:	2381      	movs	r3, #129	; 0x81
 80027b8:	73fb      	strb	r3, [r7, #15]
    ssh1106_WriteCommand(kSetContrastControlRegister);
 80027ba:	7bfb      	ldrb	r3, [r7, #15]
 80027bc:	4618      	mov	r0, r3
 80027be:	f7ff fde7 	bl	8002390 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(value);
 80027c2:	79fb      	ldrb	r3, [r7, #7]
 80027c4:	4618      	mov	r0, r3
 80027c6:	f7ff fde3 	bl	8002390 <ssh1106_WriteCommand>
}
 80027ca:	bf00      	nop
 80027cc:	3710      	adds	r7, #16
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}
	...

080027d4 <ssh1106_SetDisplayOn>:

void ssh1106_SetDisplayOn(const uint8_t on) {
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b084      	sub	sp, #16
 80027d8:	af00      	add	r7, sp, #0
 80027da:	4603      	mov	r3, r0
 80027dc:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 80027de:	79fb      	ldrb	r3, [r7, #7]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d005      	beq.n	80027f0 <ssh1106_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 80027e4:	23af      	movs	r3, #175	; 0xaf
 80027e6:	73fb      	strb	r3, [r7, #15]
        SSH1106.DisplayOn = 1;
 80027e8:	4b08      	ldr	r3, [pc, #32]	; (800280c <ssh1106_SetDisplayOn+0x38>)
 80027ea:	2201      	movs	r2, #1
 80027ec:	719a      	strb	r2, [r3, #6]
 80027ee:	e004      	b.n	80027fa <ssh1106_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 80027f0:	23ae      	movs	r3, #174	; 0xae
 80027f2:	73fb      	strb	r3, [r7, #15]
        SSH1106.DisplayOn = 0;
 80027f4:	4b05      	ldr	r3, [pc, #20]	; (800280c <ssh1106_SetDisplayOn+0x38>)
 80027f6:	2200      	movs	r2, #0
 80027f8:	719a      	strb	r2, [r3, #6]
    }
    ssh1106_WriteCommand(value);
 80027fa:	7bfb      	ldrb	r3, [r7, #15]
 80027fc:	4618      	mov	r0, r3
 80027fe:	f7ff fdc7 	bl	8002390 <ssh1106_WriteCommand>
}
 8002802:	bf00      	nop
 8002804:	3710      	adds	r7, #16
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}
 800280a:	bf00      	nop
 800280c:	20000634 	.word	0x20000634

08002810 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002810:	b480      	push	{r7}
 8002812:	b083      	sub	sp, #12
 8002814:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002816:	2300      	movs	r3, #0
 8002818:	607b      	str	r3, [r7, #4]
 800281a:	4b10      	ldr	r3, [pc, #64]	; (800285c <HAL_MspInit+0x4c>)
 800281c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800281e:	4a0f      	ldr	r2, [pc, #60]	; (800285c <HAL_MspInit+0x4c>)
 8002820:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002824:	6453      	str	r3, [r2, #68]	; 0x44
 8002826:	4b0d      	ldr	r3, [pc, #52]	; (800285c <HAL_MspInit+0x4c>)
 8002828:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800282a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800282e:	607b      	str	r3, [r7, #4]
 8002830:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002832:	2300      	movs	r3, #0
 8002834:	603b      	str	r3, [r7, #0]
 8002836:	4b09      	ldr	r3, [pc, #36]	; (800285c <HAL_MspInit+0x4c>)
 8002838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800283a:	4a08      	ldr	r2, [pc, #32]	; (800285c <HAL_MspInit+0x4c>)
 800283c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002840:	6413      	str	r3, [r2, #64]	; 0x40
 8002842:	4b06      	ldr	r3, [pc, #24]	; (800285c <HAL_MspInit+0x4c>)
 8002844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002846:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800284a:	603b      	str	r3, [r7, #0]
 800284c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800284e:	bf00      	nop
 8002850:	370c      	adds	r7, #12
 8002852:	46bd      	mov	sp, r7
 8002854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002858:	4770      	bx	lr
 800285a:	bf00      	nop
 800285c:	40023800 	.word	0x40023800

08002860 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b08a      	sub	sp, #40	; 0x28
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002868:	f107 0314 	add.w	r3, r7, #20
 800286c:	2200      	movs	r2, #0
 800286e:	601a      	str	r2, [r3, #0]
 8002870:	605a      	str	r2, [r3, #4]
 8002872:	609a      	str	r2, [r3, #8]
 8002874:	60da      	str	r2, [r3, #12]
 8002876:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a1b      	ldr	r2, [pc, #108]	; (80028ec <HAL_ADC_MspInit+0x8c>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d12f      	bne.n	80028e2 <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002882:	2300      	movs	r3, #0
 8002884:	613b      	str	r3, [r7, #16]
 8002886:	4b1a      	ldr	r3, [pc, #104]	; (80028f0 <HAL_ADC_MspInit+0x90>)
 8002888:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800288a:	4a19      	ldr	r2, [pc, #100]	; (80028f0 <HAL_ADC_MspInit+0x90>)
 800288c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002890:	6453      	str	r3, [r2, #68]	; 0x44
 8002892:	4b17      	ldr	r3, [pc, #92]	; (80028f0 <HAL_ADC_MspInit+0x90>)
 8002894:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002896:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800289a:	613b      	str	r3, [r7, #16]
 800289c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800289e:	2300      	movs	r3, #0
 80028a0:	60fb      	str	r3, [r7, #12]
 80028a2:	4b13      	ldr	r3, [pc, #76]	; (80028f0 <HAL_ADC_MspInit+0x90>)
 80028a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028a6:	4a12      	ldr	r2, [pc, #72]	; (80028f0 <HAL_ADC_MspInit+0x90>)
 80028a8:	f043 0301 	orr.w	r3, r3, #1
 80028ac:	6313      	str	r3, [r2, #48]	; 0x30
 80028ae:	4b10      	ldr	r3, [pc, #64]	; (80028f0 <HAL_ADC_MspInit+0x90>)
 80028b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b2:	f003 0301 	and.w	r3, r3, #1
 80028b6:	60fb      	str	r3, [r7, #12]
 80028b8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80028ba:	2308      	movs	r3, #8
 80028bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80028be:	2303      	movs	r3, #3
 80028c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c2:	2300      	movs	r3, #0
 80028c4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028c6:	f107 0314 	add.w	r3, r7, #20
 80028ca:	4619      	mov	r1, r3
 80028cc:	4809      	ldr	r0, [pc, #36]	; (80028f4 <HAL_ADC_MspInit+0x94>)
 80028ce:	f001 fd45 	bl	800435c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80028d2:	2200      	movs	r2, #0
 80028d4:	2100      	movs	r1, #0
 80028d6:	2012      	movs	r0, #18
 80028d8:	f001 fb3d 	bl	8003f56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80028dc:	2012      	movs	r0, #18
 80028de:	f001 fb56 	bl	8003f8e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80028e2:	bf00      	nop
 80028e4:	3728      	adds	r7, #40	; 0x28
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	40012000 	.word	0x40012000
 80028f0:	40023800 	.word	0x40023800
 80028f4:	40020000 	.word	0x40020000

080028f8 <HAL_CRYP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcryp: CRYP handle pointer
* @retval None
*/
void HAL_CRYP_MspInit(CRYP_HandleTypeDef* hcryp)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b085      	sub	sp, #20
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  if(hcryp->Instance==CRYP)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a0b      	ldr	r2, [pc, #44]	; (8002934 <HAL_CRYP_MspInit+0x3c>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d10d      	bne.n	8002926 <HAL_CRYP_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRYP_MspInit 0 */

  /* USER CODE END CRYP_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRYP_CLK_ENABLE();
 800290a:	2300      	movs	r3, #0
 800290c:	60fb      	str	r3, [r7, #12]
 800290e:	4b0a      	ldr	r3, [pc, #40]	; (8002938 <HAL_CRYP_MspInit+0x40>)
 8002910:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002912:	4a09      	ldr	r2, [pc, #36]	; (8002938 <HAL_CRYP_MspInit+0x40>)
 8002914:	f043 0310 	orr.w	r3, r3, #16
 8002918:	6353      	str	r3, [r2, #52]	; 0x34
 800291a:	4b07      	ldr	r3, [pc, #28]	; (8002938 <HAL_CRYP_MspInit+0x40>)
 800291c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800291e:	f003 0310 	and.w	r3, r3, #16
 8002922:	60fb      	str	r3, [r7, #12]
 8002924:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRYP_MspInit 1 */

  /* USER CODE END CRYP_MspInit 1 */
  }

}
 8002926:	bf00      	nop
 8002928:	3714      	adds	r7, #20
 800292a:	46bd      	mov	sp, r7
 800292c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002930:	4770      	bx	lr
 8002932:	bf00      	nop
 8002934:	50060000 	.word	0x50060000
 8002938:	40023800 	.word	0x40023800

0800293c <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b08a      	sub	sp, #40	; 0x28
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002944:	f107 0314 	add.w	r3, r7, #20
 8002948:	2200      	movs	r2, #0
 800294a:	601a      	str	r2, [r3, #0]
 800294c:	605a      	str	r2, [r3, #4]
 800294e:	609a      	str	r2, [r3, #8]
 8002950:	60da      	str	r2, [r3, #12]
 8002952:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a1b      	ldr	r2, [pc, #108]	; (80029c8 <HAL_DAC_MspInit+0x8c>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d12f      	bne.n	80029be <HAL_DAC_MspInit+0x82>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800295e:	2300      	movs	r3, #0
 8002960:	613b      	str	r3, [r7, #16]
 8002962:	4b1a      	ldr	r3, [pc, #104]	; (80029cc <HAL_DAC_MspInit+0x90>)
 8002964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002966:	4a19      	ldr	r2, [pc, #100]	; (80029cc <HAL_DAC_MspInit+0x90>)
 8002968:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800296c:	6413      	str	r3, [r2, #64]	; 0x40
 800296e:	4b17      	ldr	r3, [pc, #92]	; (80029cc <HAL_DAC_MspInit+0x90>)
 8002970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002972:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002976:	613b      	str	r3, [r7, #16]
 8002978:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800297a:	2300      	movs	r3, #0
 800297c:	60fb      	str	r3, [r7, #12]
 800297e:	4b13      	ldr	r3, [pc, #76]	; (80029cc <HAL_DAC_MspInit+0x90>)
 8002980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002982:	4a12      	ldr	r2, [pc, #72]	; (80029cc <HAL_DAC_MspInit+0x90>)
 8002984:	f043 0301 	orr.w	r3, r3, #1
 8002988:	6313      	str	r3, [r2, #48]	; 0x30
 800298a:	4b10      	ldr	r3, [pc, #64]	; (80029cc <HAL_DAC_MspInit+0x90>)
 800298c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800298e:	f003 0301 	and.w	r3, r3, #1
 8002992:	60fb      	str	r3, [r7, #12]
 8002994:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002996:	2310      	movs	r3, #16
 8002998:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800299a:	2303      	movs	r3, #3
 800299c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800299e:	2300      	movs	r3, #0
 80029a0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029a2:	f107 0314 	add.w	r3, r7, #20
 80029a6:	4619      	mov	r1, r3
 80029a8:	4809      	ldr	r0, [pc, #36]	; (80029d0 <HAL_DAC_MspInit+0x94>)
 80029aa:	f001 fcd7 	bl	800435c <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80029ae:	2200      	movs	r2, #0
 80029b0:	2101      	movs	r1, #1
 80029b2:	2036      	movs	r0, #54	; 0x36
 80029b4:	f001 facf 	bl	8003f56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80029b8:	2036      	movs	r0, #54	; 0x36
 80029ba:	f001 fae8 	bl	8003f8e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80029be:	bf00      	nop
 80029c0:	3728      	adds	r7, #40	; 0x28
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	40007400 	.word	0x40007400
 80029cc:	40023800 	.word	0x40023800
 80029d0:	40020000 	.word	0x40020000

080029d4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b08a      	sub	sp, #40	; 0x28
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029dc:	f107 0314 	add.w	r3, r7, #20
 80029e0:	2200      	movs	r2, #0
 80029e2:	601a      	str	r2, [r3, #0]
 80029e4:	605a      	str	r2, [r3, #4]
 80029e6:	609a      	str	r2, [r3, #8]
 80029e8:	60da      	str	r2, [r3, #12]
 80029ea:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a19      	ldr	r2, [pc, #100]	; (8002a58 <HAL_I2C_MspInit+0x84>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d12b      	bne.n	8002a4e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029f6:	2300      	movs	r3, #0
 80029f8:	613b      	str	r3, [r7, #16]
 80029fa:	4b18      	ldr	r3, [pc, #96]	; (8002a5c <HAL_I2C_MspInit+0x88>)
 80029fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029fe:	4a17      	ldr	r2, [pc, #92]	; (8002a5c <HAL_I2C_MspInit+0x88>)
 8002a00:	f043 0302 	orr.w	r3, r3, #2
 8002a04:	6313      	str	r3, [r2, #48]	; 0x30
 8002a06:	4b15      	ldr	r3, [pc, #84]	; (8002a5c <HAL_I2C_MspInit+0x88>)
 8002a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a0a:	f003 0302 	and.w	r3, r3, #2
 8002a0e:	613b      	str	r3, [r7, #16]
 8002a10:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002a12:	23c0      	movs	r3, #192	; 0xc0
 8002a14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a16:	2312      	movs	r3, #18
 8002a18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a1e:	2303      	movs	r3, #3
 8002a20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002a22:	2304      	movs	r3, #4
 8002a24:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a26:	f107 0314 	add.w	r3, r7, #20
 8002a2a:	4619      	mov	r1, r3
 8002a2c:	480c      	ldr	r0, [pc, #48]	; (8002a60 <HAL_I2C_MspInit+0x8c>)
 8002a2e:	f001 fc95 	bl	800435c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002a32:	2300      	movs	r3, #0
 8002a34:	60fb      	str	r3, [r7, #12]
 8002a36:	4b09      	ldr	r3, [pc, #36]	; (8002a5c <HAL_I2C_MspInit+0x88>)
 8002a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a3a:	4a08      	ldr	r2, [pc, #32]	; (8002a5c <HAL_I2C_MspInit+0x88>)
 8002a3c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002a40:	6413      	str	r3, [r2, #64]	; 0x40
 8002a42:	4b06      	ldr	r3, [pc, #24]	; (8002a5c <HAL_I2C_MspInit+0x88>)
 8002a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a46:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a4a:	60fb      	str	r3, [r7, #12]
 8002a4c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002a4e:	bf00      	nop
 8002a50:	3728      	adds	r7, #40	; 0x28
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}
 8002a56:	bf00      	nop
 8002a58:	40005400 	.word	0x40005400
 8002a5c:	40023800 	.word	0x40023800
 8002a60:	40020400 	.word	0x40020400

08002a64 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a05      	ldr	r2, [pc, #20]	; (8002a88 <HAL_RTC_MspInit+0x24>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d102      	bne.n	8002a7c <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002a76:	4b05      	ldr	r3, [pc, #20]	; (8002a8c <HAL_RTC_MspInit+0x28>)
 8002a78:	2201      	movs	r2, #1
 8002a7a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002a7c:	bf00      	nop
 8002a7e:	370c      	adds	r7, #12
 8002a80:	46bd      	mov	sp, r7
 8002a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a86:	4770      	bx	lr
 8002a88:	40002800 	.word	0x40002800
 8002a8c:	42470e3c 	.word	0x42470e3c

08002a90 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b08c      	sub	sp, #48	; 0x30
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a98:	f107 031c 	add.w	r3, r7, #28
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	601a      	str	r2, [r3, #0]
 8002aa0:	605a      	str	r2, [r3, #4]
 8002aa2:	609a      	str	r2, [r3, #8]
 8002aa4:	60da      	str	r2, [r3, #12]
 8002aa6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a45      	ldr	r2, [pc, #276]	; (8002bc4 <HAL_SPI_MspInit+0x134>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d134      	bne.n	8002b1c <HAL_SPI_MspInit+0x8c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	61bb      	str	r3, [r7, #24]
 8002ab6:	4b44      	ldr	r3, [pc, #272]	; (8002bc8 <HAL_SPI_MspInit+0x138>)
 8002ab8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aba:	4a43      	ldr	r2, [pc, #268]	; (8002bc8 <HAL_SPI_MspInit+0x138>)
 8002abc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002ac0:	6453      	str	r3, [r2, #68]	; 0x44
 8002ac2:	4b41      	ldr	r3, [pc, #260]	; (8002bc8 <HAL_SPI_MspInit+0x138>)
 8002ac4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ac6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002aca:	61bb      	str	r3, [r7, #24]
 8002acc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ace:	2300      	movs	r3, #0
 8002ad0:	617b      	str	r3, [r7, #20]
 8002ad2:	4b3d      	ldr	r3, [pc, #244]	; (8002bc8 <HAL_SPI_MspInit+0x138>)
 8002ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ad6:	4a3c      	ldr	r2, [pc, #240]	; (8002bc8 <HAL_SPI_MspInit+0x138>)
 8002ad8:	f043 0301 	orr.w	r3, r3, #1
 8002adc:	6313      	str	r3, [r2, #48]	; 0x30
 8002ade:	4b3a      	ldr	r3, [pc, #232]	; (8002bc8 <HAL_SPI_MspInit+0x138>)
 8002ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ae2:	f003 0301 	and.w	r3, r3, #1
 8002ae6:	617b      	str	r3, [r7, #20]
 8002ae8:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ADF7242_SCK_Pin|ADF7242_MISO_Pin|ADF7242_MOSI_Pin;
 8002aea:	23e0      	movs	r3, #224	; 0xe0
 8002aec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aee:	2302      	movs	r3, #2
 8002af0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002af2:	2300      	movs	r3, #0
 8002af4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002af6:	2303      	movs	r3, #3
 8002af8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002afa:	2305      	movs	r3, #5
 8002afc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002afe:	f107 031c 	add.w	r3, r7, #28
 8002b02:	4619      	mov	r1, r3
 8002b04:	4831      	ldr	r0, [pc, #196]	; (8002bcc <HAL_SPI_MspInit+0x13c>)
 8002b06:	f001 fc29 	bl	800435c <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	2100      	movs	r1, #0
 8002b0e:	2023      	movs	r0, #35	; 0x23
 8002b10:	f001 fa21 	bl	8003f56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8002b14:	2023      	movs	r0, #35	; 0x23
 8002b16:	f001 fa3a 	bl	8003f8e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002b1a:	e04f      	b.n	8002bbc <HAL_SPI_MspInit+0x12c>
  else if(hspi->Instance==SPI2)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a2b      	ldr	r2, [pc, #172]	; (8002bd0 <HAL_SPI_MspInit+0x140>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d14a      	bne.n	8002bbc <HAL_SPI_MspInit+0x12c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002b26:	2300      	movs	r3, #0
 8002b28:	613b      	str	r3, [r7, #16]
 8002b2a:	4b27      	ldr	r3, [pc, #156]	; (8002bc8 <HAL_SPI_MspInit+0x138>)
 8002b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b2e:	4a26      	ldr	r2, [pc, #152]	; (8002bc8 <HAL_SPI_MspInit+0x138>)
 8002b30:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b34:	6413      	str	r3, [r2, #64]	; 0x40
 8002b36:	4b24      	ldr	r3, [pc, #144]	; (8002bc8 <HAL_SPI_MspInit+0x138>)
 8002b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b3a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b3e:	613b      	str	r3, [r7, #16]
 8002b40:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b42:	2300      	movs	r3, #0
 8002b44:	60fb      	str	r3, [r7, #12]
 8002b46:	4b20      	ldr	r3, [pc, #128]	; (8002bc8 <HAL_SPI_MspInit+0x138>)
 8002b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b4a:	4a1f      	ldr	r2, [pc, #124]	; (8002bc8 <HAL_SPI_MspInit+0x138>)
 8002b4c:	f043 0304 	orr.w	r3, r3, #4
 8002b50:	6313      	str	r3, [r2, #48]	; 0x30
 8002b52:	4b1d      	ldr	r3, [pc, #116]	; (8002bc8 <HAL_SPI_MspInit+0x138>)
 8002b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b56:	f003 0304 	and.w	r3, r3, #4
 8002b5a:	60fb      	str	r3, [r7, #12]
 8002b5c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b5e:	2300      	movs	r3, #0
 8002b60:	60bb      	str	r3, [r7, #8]
 8002b62:	4b19      	ldr	r3, [pc, #100]	; (8002bc8 <HAL_SPI_MspInit+0x138>)
 8002b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b66:	4a18      	ldr	r2, [pc, #96]	; (8002bc8 <HAL_SPI_MspInit+0x138>)
 8002b68:	f043 0302 	orr.w	r3, r3, #2
 8002b6c:	6313      	str	r3, [r2, #48]	; 0x30
 8002b6e:	4b16      	ldr	r3, [pc, #88]	; (8002bc8 <HAL_SPI_MspInit+0x138>)
 8002b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b72:	f003 0302 	and.w	r3, r3, #2
 8002b76:	60bb      	str	r3, [r7, #8]
 8002b78:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = DPOT_MOSI_Pin;
 8002b7a:	2308      	movs	r3, #8
 8002b7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b7e:	2302      	movs	r3, #2
 8002b80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b82:	2300      	movs	r3, #0
 8002b84:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b86:	2303      	movs	r3, #3
 8002b88:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002b8a:	2305      	movs	r3, #5
 8002b8c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DPOT_MOSI_GPIO_Port, &GPIO_InitStruct);
 8002b8e:	f107 031c 	add.w	r3, r7, #28
 8002b92:	4619      	mov	r1, r3
 8002b94:	480f      	ldr	r0, [pc, #60]	; (8002bd4 <HAL_SPI_MspInit+0x144>)
 8002b96:	f001 fbe1 	bl	800435c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = DPOT_SCK_Pin;
 8002b9a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002b9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ba0:	2302      	movs	r3, #2
 8002ba2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ba8:	2303      	movs	r3, #3
 8002baa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002bac:	2305      	movs	r3, #5
 8002bae:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DPOT_SCK_GPIO_Port, &GPIO_InitStruct);
 8002bb0:	f107 031c 	add.w	r3, r7, #28
 8002bb4:	4619      	mov	r1, r3
 8002bb6:	4808      	ldr	r0, [pc, #32]	; (8002bd8 <HAL_SPI_MspInit+0x148>)
 8002bb8:	f001 fbd0 	bl	800435c <HAL_GPIO_Init>
}
 8002bbc:	bf00      	nop
 8002bbe:	3730      	adds	r7, #48	; 0x30
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}
 8002bc4:	40013000 	.word	0x40013000
 8002bc8:	40023800 	.word	0x40023800
 8002bcc:	40020000 	.word	0x40020000
 8002bd0:	40003800 	.word	0x40003800
 8002bd4:	40020800 	.word	0x40020800
 8002bd8:	40020400 	.word	0x40020400

08002bdc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b08a      	sub	sp, #40	; 0x28
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4a62      	ldr	r2, [pc, #392]	; (8002d74 <HAL_TIM_Base_MspInit+0x198>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d126      	bne.n	8002c3c <HAL_TIM_Base_MspInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002bee:	2300      	movs	r3, #0
 8002bf0:	627b      	str	r3, [r7, #36]	; 0x24
 8002bf2:	4b61      	ldr	r3, [pc, #388]	; (8002d78 <HAL_TIM_Base_MspInit+0x19c>)
 8002bf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bf6:	4a60      	ldr	r2, [pc, #384]	; (8002d78 <HAL_TIM_Base_MspInit+0x19c>)
 8002bf8:	f043 0301 	orr.w	r3, r3, #1
 8002bfc:	6453      	str	r3, [r2, #68]	; 0x44
 8002bfe:	4b5e      	ldr	r3, [pc, #376]	; (8002d78 <HAL_TIM_Base_MspInit+0x19c>)
 8002c00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c02:	f003 0301 	and.w	r3, r3, #1
 8002c06:	627b      	str	r3, [r7, #36]	; 0x24
 8002c08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	2100      	movs	r1, #0
 8002c0e:	2018      	movs	r0, #24
 8002c10:	f001 f9a1 	bl	8003f56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002c14:	2018      	movs	r0, #24
 8002c16:	f001 f9ba 	bl	8003f8e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	2100      	movs	r1, #0
 8002c1e:	2019      	movs	r0, #25
 8002c20:	f001 f999 	bl	8003f56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002c24:	2019      	movs	r0, #25
 8002c26:	f001 f9b2 	bl	8003f8e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 1, 0);
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	2101      	movs	r1, #1
 8002c2e:	201a      	movs	r0, #26
 8002c30:	f001 f991 	bl	8003f56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002c34:	201a      	movs	r0, #26
 8002c36:	f001 f9aa 	bl	8003f8e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8002c3a:	e096      	b.n	8002d6a <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM2)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c44:	d116      	bne.n	8002c74 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002c46:	2300      	movs	r3, #0
 8002c48:	623b      	str	r3, [r7, #32]
 8002c4a:	4b4b      	ldr	r3, [pc, #300]	; (8002d78 <HAL_TIM_Base_MspInit+0x19c>)
 8002c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c4e:	4a4a      	ldr	r2, [pc, #296]	; (8002d78 <HAL_TIM_Base_MspInit+0x19c>)
 8002c50:	f043 0301 	orr.w	r3, r3, #1
 8002c54:	6413      	str	r3, [r2, #64]	; 0x40
 8002c56:	4b48      	ldr	r3, [pc, #288]	; (8002d78 <HAL_TIM_Base_MspInit+0x19c>)
 8002c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c5a:	f003 0301 	and.w	r3, r3, #1
 8002c5e:	623b      	str	r3, [r7, #32]
 8002c60:	6a3b      	ldr	r3, [r7, #32]
    HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 8002c62:	2200      	movs	r2, #0
 8002c64:	2103      	movs	r1, #3
 8002c66:	201c      	movs	r0, #28
 8002c68:	f001 f975 	bl	8003f56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002c6c:	201c      	movs	r0, #28
 8002c6e:	f001 f98e 	bl	8003f8e <HAL_NVIC_EnableIRQ>
}
 8002c72:	e07a      	b.n	8002d6a <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM3)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a40      	ldr	r2, [pc, #256]	; (8002d7c <HAL_TIM_Base_MspInit+0x1a0>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d10e      	bne.n	8002c9c <HAL_TIM_Base_MspInit+0xc0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002c7e:	2300      	movs	r3, #0
 8002c80:	61fb      	str	r3, [r7, #28]
 8002c82:	4b3d      	ldr	r3, [pc, #244]	; (8002d78 <HAL_TIM_Base_MspInit+0x19c>)
 8002c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c86:	4a3c      	ldr	r2, [pc, #240]	; (8002d78 <HAL_TIM_Base_MspInit+0x19c>)
 8002c88:	f043 0302 	orr.w	r3, r3, #2
 8002c8c:	6413      	str	r3, [r2, #64]	; 0x40
 8002c8e:	4b3a      	ldr	r3, [pc, #232]	; (8002d78 <HAL_TIM_Base_MspInit+0x19c>)
 8002c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c92:	f003 0302 	and.w	r3, r3, #2
 8002c96:	61fb      	str	r3, [r7, #28]
 8002c98:	69fb      	ldr	r3, [r7, #28]
}
 8002c9a:	e066      	b.n	8002d6a <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM5)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a37      	ldr	r2, [pc, #220]	; (8002d80 <HAL_TIM_Base_MspInit+0x1a4>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d116      	bne.n	8002cd4 <HAL_TIM_Base_MspInit+0xf8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	61bb      	str	r3, [r7, #24]
 8002caa:	4b33      	ldr	r3, [pc, #204]	; (8002d78 <HAL_TIM_Base_MspInit+0x19c>)
 8002cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cae:	4a32      	ldr	r2, [pc, #200]	; (8002d78 <HAL_TIM_Base_MspInit+0x19c>)
 8002cb0:	f043 0308 	orr.w	r3, r3, #8
 8002cb4:	6413      	str	r3, [r2, #64]	; 0x40
 8002cb6:	4b30      	ldr	r3, [pc, #192]	; (8002d78 <HAL_TIM_Base_MspInit+0x19c>)
 8002cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cba:	f003 0308 	and.w	r3, r3, #8
 8002cbe:	61bb      	str	r3, [r7, #24]
 8002cc0:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM5_IRQn, 3, 0);
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	2103      	movs	r1, #3
 8002cc6:	2032      	movs	r0, #50	; 0x32
 8002cc8:	f001 f945 	bl	8003f56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002ccc:	2032      	movs	r0, #50	; 0x32
 8002cce:	f001 f95e 	bl	8003f8e <HAL_NVIC_EnableIRQ>
}
 8002cd2:	e04a      	b.n	8002d6a <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM7)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	4a2a      	ldr	r2, [pc, #168]	; (8002d84 <HAL_TIM_Base_MspInit+0x1a8>)
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d10e      	bne.n	8002cfc <HAL_TIM_Base_MspInit+0x120>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002cde:	2300      	movs	r3, #0
 8002ce0:	617b      	str	r3, [r7, #20]
 8002ce2:	4b25      	ldr	r3, [pc, #148]	; (8002d78 <HAL_TIM_Base_MspInit+0x19c>)
 8002ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce6:	4a24      	ldr	r2, [pc, #144]	; (8002d78 <HAL_TIM_Base_MspInit+0x19c>)
 8002ce8:	f043 0320 	orr.w	r3, r3, #32
 8002cec:	6413      	str	r3, [r2, #64]	; 0x40
 8002cee:	4b22      	ldr	r3, [pc, #136]	; (8002d78 <HAL_TIM_Base_MspInit+0x19c>)
 8002cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cf2:	f003 0320 	and.w	r3, r3, #32
 8002cf6:	617b      	str	r3, [r7, #20]
 8002cf8:	697b      	ldr	r3, [r7, #20]
}
 8002cfa:	e036      	b.n	8002d6a <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM9)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a21      	ldr	r2, [pc, #132]	; (8002d88 <HAL_TIM_Base_MspInit+0x1ac>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d116      	bne.n	8002d34 <HAL_TIM_Base_MspInit+0x158>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8002d06:	2300      	movs	r3, #0
 8002d08:	613b      	str	r3, [r7, #16]
 8002d0a:	4b1b      	ldr	r3, [pc, #108]	; (8002d78 <HAL_TIM_Base_MspInit+0x19c>)
 8002d0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d0e:	4a1a      	ldr	r2, [pc, #104]	; (8002d78 <HAL_TIM_Base_MspInit+0x19c>)
 8002d10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d14:	6453      	str	r3, [r2, #68]	; 0x44
 8002d16:	4b18      	ldr	r3, [pc, #96]	; (8002d78 <HAL_TIM_Base_MspInit+0x19c>)
 8002d18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d1e:	613b      	str	r3, [r7, #16]
 8002d20:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8002d22:	2200      	movs	r2, #0
 8002d24:	2100      	movs	r1, #0
 8002d26:	2018      	movs	r0, #24
 8002d28:	f001 f915 	bl	8003f56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002d2c:	2018      	movs	r0, #24
 8002d2e:	f001 f92e 	bl	8003f8e <HAL_NVIC_EnableIRQ>
}
 8002d32:	e01a      	b.n	8002d6a <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM11)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4a14      	ldr	r2, [pc, #80]	; (8002d8c <HAL_TIM_Base_MspInit+0x1b0>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d115      	bne.n	8002d6a <HAL_TIM_Base_MspInit+0x18e>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002d3e:	2300      	movs	r3, #0
 8002d40:	60fb      	str	r3, [r7, #12]
 8002d42:	4b0d      	ldr	r3, [pc, #52]	; (8002d78 <HAL_TIM_Base_MspInit+0x19c>)
 8002d44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d46:	4a0c      	ldr	r2, [pc, #48]	; (8002d78 <HAL_TIM_Base_MspInit+0x19c>)
 8002d48:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d4c:	6453      	str	r3, [r2, #68]	; 0x44
 8002d4e:	4b0a      	ldr	r3, [pc, #40]	; (8002d78 <HAL_TIM_Base_MspInit+0x19c>)
 8002d50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d52:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d56:	60fb      	str	r3, [r7, #12]
 8002d58:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 1, 0);
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	2101      	movs	r1, #1
 8002d5e:	201a      	movs	r0, #26
 8002d60:	f001 f8f9 	bl	8003f56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002d64:	201a      	movs	r0, #26
 8002d66:	f001 f912 	bl	8003f8e <HAL_NVIC_EnableIRQ>
}
 8002d6a:	bf00      	nop
 8002d6c:	3728      	adds	r7, #40	; 0x28
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	bf00      	nop
 8002d74:	40010000 	.word	0x40010000
 8002d78:	40023800 	.word	0x40023800
 8002d7c:	40000400 	.word	0x40000400
 8002d80:	40000c00 	.word	0x40000c00
 8002d84:	40001400 	.word	0x40001400
 8002d88:	40014000 	.word	0x40014000
 8002d8c:	40014800 	.word	0x40014800

08002d90 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b08a      	sub	sp, #40	; 0x28
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d98:	f107 0314 	add.w	r3, r7, #20
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	601a      	str	r2, [r3, #0]
 8002da0:	605a      	str	r2, [r3, #4]
 8002da2:	609a      	str	r2, [r3, #8]
 8002da4:	60da      	str	r2, [r3, #12]
 8002da6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a25      	ldr	r2, [pc, #148]	; (8002e44 <HAL_TIM_MspPostInit+0xb4>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d11f      	bne.n	8002df2 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002db2:	2300      	movs	r3, #0
 8002db4:	613b      	str	r3, [r7, #16]
 8002db6:	4b24      	ldr	r3, [pc, #144]	; (8002e48 <HAL_TIM_MspPostInit+0xb8>)
 8002db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dba:	4a23      	ldr	r2, [pc, #140]	; (8002e48 <HAL_TIM_MspPostInit+0xb8>)
 8002dbc:	f043 0301 	orr.w	r3, r3, #1
 8002dc0:	6313      	str	r3, [r2, #48]	; 0x30
 8002dc2:	4b21      	ldr	r3, [pc, #132]	; (8002e48 <HAL_TIM_MspPostInit+0xb8>)
 8002dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dc6:	f003 0301 	and.w	r3, r3, #1
 8002dca:	613b      	str	r3, [r7, #16]
 8002dcc:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = LED_RGB_RED_Pin;
 8002dce:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002dd2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dd4:	2302      	movs	r3, #2
 8002dd6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002de0:	2301      	movs	r3, #1
 8002de2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(LED_RGB_RED_GPIO_Port, &GPIO_InitStruct);
 8002de4:	f107 0314 	add.w	r3, r7, #20
 8002de8:	4619      	mov	r1, r3
 8002dea:	4818      	ldr	r0, [pc, #96]	; (8002e4c <HAL_TIM_MspPostInit+0xbc>)
 8002dec:	f001 fab6 	bl	800435c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002df0:	e023      	b.n	8002e3a <HAL_TIM_MspPostInit+0xaa>
  else if(htim->Instance==TIM3)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4a16      	ldr	r2, [pc, #88]	; (8002e50 <HAL_TIM_MspPostInit+0xc0>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d11e      	bne.n	8002e3a <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	60fb      	str	r3, [r7, #12]
 8002e00:	4b11      	ldr	r3, [pc, #68]	; (8002e48 <HAL_TIM_MspPostInit+0xb8>)
 8002e02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e04:	4a10      	ldr	r2, [pc, #64]	; (8002e48 <HAL_TIM_MspPostInit+0xb8>)
 8002e06:	f043 0304 	orr.w	r3, r3, #4
 8002e0a:	6313      	str	r3, [r2, #48]	; 0x30
 8002e0c:	4b0e      	ldr	r3, [pc, #56]	; (8002e48 <HAL_TIM_MspPostInit+0xb8>)
 8002e0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e10:	f003 0304 	and.w	r3, r3, #4
 8002e14:	60fb      	str	r3, [r7, #12]
 8002e16:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LED_RGB_BLUE_Pin|LED_RGB_GREEN_Pin;
 8002e18:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002e1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e1e:	2302      	movs	r3, #2
 8002e20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e22:	2300      	movs	r3, #0
 8002e24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e26:	2300      	movs	r3, #0
 8002e28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002e2a:	2302      	movs	r3, #2
 8002e2c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e2e:	f107 0314 	add.w	r3, r7, #20
 8002e32:	4619      	mov	r1, r3
 8002e34:	4807      	ldr	r0, [pc, #28]	; (8002e54 <HAL_TIM_MspPostInit+0xc4>)
 8002e36:	f001 fa91 	bl	800435c <HAL_GPIO_Init>
}
 8002e3a:	bf00      	nop
 8002e3c:	3728      	adds	r7, #40	; 0x28
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}
 8002e42:	bf00      	nop
 8002e44:	40010000 	.word	0x40010000
 8002e48:	40023800 	.word	0x40023800
 8002e4c:	40020000 	.word	0x40020000
 8002e50:	40000400 	.word	0x40000400
 8002e54:	40020800 	.word	0x40020800

08002e58 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b08a      	sub	sp, #40	; 0x28
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e60:	f107 0314 	add.w	r3, r7, #20
 8002e64:	2200      	movs	r2, #0
 8002e66:	601a      	str	r2, [r3, #0]
 8002e68:	605a      	str	r2, [r3, #4]
 8002e6a:	609a      	str	r2, [r3, #8]
 8002e6c:	60da      	str	r2, [r3, #12]
 8002e6e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a28      	ldr	r2, [pc, #160]	; (8002f18 <HAL_UART_MspInit+0xc0>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d14a      	bne.n	8002f10 <HAL_UART_MspInit+0xb8>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	613b      	str	r3, [r7, #16]
 8002e7e:	4b27      	ldr	r3, [pc, #156]	; (8002f1c <HAL_UART_MspInit+0xc4>)
 8002e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e82:	4a26      	ldr	r2, [pc, #152]	; (8002f1c <HAL_UART_MspInit+0xc4>)
 8002e84:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002e88:	6413      	str	r3, [r2, #64]	; 0x40
 8002e8a:	4b24      	ldr	r3, [pc, #144]	; (8002f1c <HAL_UART_MspInit+0xc4>)
 8002e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e8e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e92:	613b      	str	r3, [r7, #16]
 8002e94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e96:	2300      	movs	r3, #0
 8002e98:	60fb      	str	r3, [r7, #12]
 8002e9a:	4b20      	ldr	r3, [pc, #128]	; (8002f1c <HAL_UART_MspInit+0xc4>)
 8002e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e9e:	4a1f      	ldr	r2, [pc, #124]	; (8002f1c <HAL_UART_MspInit+0xc4>)
 8002ea0:	f043 0304 	orr.w	r3, r3, #4
 8002ea4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ea6:	4b1d      	ldr	r3, [pc, #116]	; (8002f1c <HAL_UART_MspInit+0xc4>)
 8002ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eaa:	f003 0304 	and.w	r3, r3, #4
 8002eae:	60fb      	str	r3, [r7, #12]
 8002eb0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	60bb      	str	r3, [r7, #8]
 8002eb6:	4b19      	ldr	r3, [pc, #100]	; (8002f1c <HAL_UART_MspInit+0xc4>)
 8002eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eba:	4a18      	ldr	r2, [pc, #96]	; (8002f1c <HAL_UART_MspInit+0xc4>)
 8002ebc:	f043 0308 	orr.w	r3, r3, #8
 8002ec0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ec2:	4b16      	ldr	r3, [pc, #88]	; (8002f1c <HAL_UART_MspInit+0xc4>)
 8002ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ec6:	f003 0308 	and.w	r3, r3, #8
 8002eca:	60bb      	str	r3, [r7, #8]
 8002ecc:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002ece:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ed2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ed4:	2302      	movs	r3, #2
 8002ed6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002edc:	2303      	movs	r3, #3
 8002ede:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002ee0:	2308      	movs	r3, #8
 8002ee2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ee4:	f107 0314 	add.w	r3, r7, #20
 8002ee8:	4619      	mov	r1, r3
 8002eea:	480d      	ldr	r0, [pc, #52]	; (8002f20 <HAL_UART_MspInit+0xc8>)
 8002eec:	f001 fa36 	bl	800435c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002ef0:	2304      	movs	r3, #4
 8002ef2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ef4:	2302      	movs	r3, #2
 8002ef6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ef8:	2301      	movs	r3, #1
 8002efa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002efc:	2303      	movs	r3, #3
 8002efe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002f00:	2308      	movs	r3, #8
 8002f02:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002f04:	f107 0314 	add.w	r3, r7, #20
 8002f08:	4619      	mov	r1, r3
 8002f0a:	4806      	ldr	r0, [pc, #24]	; (8002f24 <HAL_UART_MspInit+0xcc>)
 8002f0c:	f001 fa26 	bl	800435c <HAL_GPIO_Init>
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }

}
 8002f10:	bf00      	nop
 8002f12:	3728      	adds	r7, #40	; 0x28
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}
 8002f18:	40005000 	.word	0x40005000
 8002f1c:	40023800 	.word	0x40023800
 8002f20:	40020800 	.word	0x40020800
 8002f24:	40020c00 	.word	0x40020c00

08002f28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8002f2c:	f003 fe42 	bl	8006bb4 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002f30:	e7fe      	b.n	8002f30 <NMI_Handler+0x8>

08002f32 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f32:	b480      	push	{r7}
 8002f34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f36:	e7fe      	b.n	8002f36 <HardFault_Handler+0x4>

08002f38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f3c:	e7fe      	b.n	8002f3c <MemManage_Handler+0x4>

08002f3e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f3e:	b480      	push	{r7}
 8002f40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f42:	e7fe      	b.n	8002f42 <BusFault_Handler+0x4>

08002f44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002f44:	b480      	push	{r7}
 8002f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002f48:	e7fe      	b.n	8002f48 <UsageFault_Handler+0x4>

08002f4a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002f4a:	b480      	push	{r7}
 8002f4c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002f4e:	bf00      	nop
 8002f50:	46bd      	mov	sp, r7
 8002f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f56:	4770      	bx	lr

08002f58 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f5c:	bf00      	nop
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f64:	4770      	bx	lr

08002f66 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002f66:	b480      	push	{r7}
 8002f68:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002f6a:	bf00      	nop
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f72:	4770      	bx	lr

08002f74 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002f78:	f000 f9e8 	bl	800334c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002f7c:	bf00      	nop
 8002f7e:	bd80      	pop	{r7, pc}

08002f80 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8002f84:	2002      	movs	r0, #2
 8002f86:	f001 fbb7 	bl	80046f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002f8a:	bf00      	nop
 8002f8c:	bd80      	pop	{r7, pc}

08002f8e <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002f8e:	b580      	push	{r7, lr}
 8002f90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8002f92:	2010      	movs	r0, #16
 8002f94:	f001 fbb0 	bl	80046f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8002f98:	bf00      	nop
 8002f9a:	bd80      	pop	{r7, pc}

08002f9c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002fa0:	4802      	ldr	r0, [pc, #8]	; (8002fac <ADC_IRQHandler+0x10>)
 8002fa2:	f000 fb76 	bl	8003692 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002fa6:	bf00      	nop
 8002fa8:	bd80      	pop	{r7, pc}
 8002faa:	bf00      	nop
 8002fac:	20000b0c 	.word	0x20000b0c

08002fb0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8002fb4:	2040      	movs	r0, #64	; 0x40
 8002fb6:	f001 fb9f 	bl	80046f8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8002fba:	2080      	movs	r0, #128	; 0x80
 8002fbc:	f001 fb9c 	bl	80046f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002fc0:	bf00      	nop
 8002fc2:	bd80      	pop	{r7, pc}

08002fc4 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002fc8:	4803      	ldr	r0, [pc, #12]	; (8002fd8 <TIM1_BRK_TIM9_IRQHandler+0x14>)
 8002fca:	f005 ffff 	bl	8008fcc <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 8002fce:	4803      	ldr	r0, [pc, #12]	; (8002fdc <TIM1_BRK_TIM9_IRQHandler+0x18>)
 8002fd0:	f005 fffc 	bl	8008fcc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8002fd4:	bf00      	nop
 8002fd6:	bd80      	pop	{r7, pc}
 8002fd8:	20000d24 	.word	0x20000d24
 8002fdc:	20000d74 	.word	0x20000d74

08002fe0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002fe4:	4802      	ldr	r0, [pc, #8]	; (8002ff0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002fe6:	f005 fff1 	bl	8008fcc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002fea:	bf00      	nop
 8002fec:	bd80      	pop	{r7, pc}
 8002fee:	bf00      	nop
 8002ff0:	20000d24 	.word	0x20000d24

08002ff4 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002ff8:	4803      	ldr	r0, [pc, #12]	; (8003008 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8002ffa:	f005 ffe7 	bl	8008fcc <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 8002ffe:	4803      	ldr	r0, [pc, #12]	; (800300c <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8003000:	f005 ffe4 	bl	8008fcc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8003004:	bf00      	nop
 8003006:	bd80      	pop	{r7, pc}
 8003008:	20000d24 	.word	0x20000d24
 800300c:	20000be4 	.word	0x20000be4

08003010 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003014:	4802      	ldr	r0, [pc, #8]	; (8003020 <TIM2_IRQHandler+0x10>)
 8003016:	f005 ffd9 	bl	8008fcc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800301a:	bf00      	nop
 800301c:	bd80      	pop	{r7, pc}
 800301e:	bf00      	nop
 8003020:	20000e50 	.word	0x20000e50

08003024 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8003028:	4802      	ldr	r0, [pc, #8]	; (8003034 <SPI1_IRQHandler+0x10>)
 800302a:	f004 ff5d 	bl	8007ee8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800302e:	bf00      	nop
 8003030:	bd80      	pop	{r7, pc}
 8003032:	bf00      	nop
 8003034:	20000df8 	.word	0x20000df8

08003038 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 800303c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003040:	f001 fb5a 	bl	80046f8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8003044:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003048:	f001 fb56 	bl	80046f8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 800304c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003050:	f001 fb52 	bl	80046f8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8003054:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003058:	f001 fb4e 	bl	80046f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800305c:	bf00      	nop
 800305e:	bd80      	pop	{r7, pc}

08003060 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8003064:	4802      	ldr	r0, [pc, #8]	; (8003070 <TIM5_IRQHandler+0x10>)
 8003066:	f005 ffb1 	bl	8008fcc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800306a:	bf00      	nop
 800306c:	bd80      	pop	{r7, pc}
 800306e:	bf00      	nop
 8003070:	20000a24 	.word	0x20000a24

08003074 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 8003078:	4802      	ldr	r0, [pc, #8]	; (8003084 <TIM6_DAC_IRQHandler+0x10>)
 800307a:	f001 f86b 	bl	8004154 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800307e:	bf00      	nop
 8003080:	bd80      	pop	{r7, pc}
 8003082:	bf00      	nop
 8003084:	20000c2c 	.word	0x20000c2c

08003088 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800308c:	4802      	ldr	r0, [pc, #8]	; (8003098 <OTG_FS_IRQHandler+0x10>)
 800308e:	f002 f8f6 	bl	800527e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8003092:	bf00      	nop
 8003094:	bd80      	pop	{r7, pc}
 8003096:	bf00      	nop
 8003098:	200024d0 	.word	0x200024d0

0800309c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800309c:	b480      	push	{r7}
 800309e:	af00      	add	r7, sp, #0
	return 1;
 80030a0:	2301      	movs	r3, #1
}
 80030a2:	4618      	mov	r0, r3
 80030a4:	46bd      	mov	sp, r7
 80030a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030aa:	4770      	bx	lr

080030ac <_kill>:

int _kill(int pid, int sig)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b082      	sub	sp, #8
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
 80030b4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80030b6:	f00a fe29 	bl	800dd0c <__errno>
 80030ba:	4603      	mov	r3, r0
 80030bc:	2216      	movs	r2, #22
 80030be:	601a      	str	r2, [r3, #0]
	return -1;
 80030c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	3708      	adds	r7, #8
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bd80      	pop	{r7, pc}

080030cc <_exit>:

void _exit (int status)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b082      	sub	sp, #8
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80030d4:	f04f 31ff 	mov.w	r1, #4294967295
 80030d8:	6878      	ldr	r0, [r7, #4]
 80030da:	f7ff ffe7 	bl	80030ac <_kill>
	while (1) {}		/* Make sure we hang here */
 80030de:	e7fe      	b.n	80030de <_exit+0x12>

080030e0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b086      	sub	sp, #24
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	60f8      	str	r0, [r7, #12]
 80030e8:	60b9      	str	r1, [r7, #8]
 80030ea:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030ec:	2300      	movs	r3, #0
 80030ee:	617b      	str	r3, [r7, #20]
 80030f0:	e00a      	b.n	8003108 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80030f2:	f3af 8000 	nop.w
 80030f6:	4601      	mov	r1, r0
 80030f8:	68bb      	ldr	r3, [r7, #8]
 80030fa:	1c5a      	adds	r2, r3, #1
 80030fc:	60ba      	str	r2, [r7, #8]
 80030fe:	b2ca      	uxtb	r2, r1
 8003100:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003102:	697b      	ldr	r3, [r7, #20]
 8003104:	3301      	adds	r3, #1
 8003106:	617b      	str	r3, [r7, #20]
 8003108:	697a      	ldr	r2, [r7, #20]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	429a      	cmp	r2, r3
 800310e:	dbf0      	blt.n	80030f2 <_read+0x12>
	}

return len;
 8003110:	687b      	ldr	r3, [r7, #4]
}
 8003112:	4618      	mov	r0, r3
 8003114:	3718      	adds	r7, #24
 8003116:	46bd      	mov	sp, r7
 8003118:	bd80      	pop	{r7, pc}

0800311a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800311a:	b580      	push	{r7, lr}
 800311c:	b086      	sub	sp, #24
 800311e:	af00      	add	r7, sp, #0
 8003120:	60f8      	str	r0, [r7, #12]
 8003122:	60b9      	str	r1, [r7, #8]
 8003124:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003126:	2300      	movs	r3, #0
 8003128:	617b      	str	r3, [r7, #20]
 800312a:	e009      	b.n	8003140 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800312c:	68bb      	ldr	r3, [r7, #8]
 800312e:	1c5a      	adds	r2, r3, #1
 8003130:	60ba      	str	r2, [r7, #8]
 8003132:	781b      	ldrb	r3, [r3, #0]
 8003134:	4618      	mov	r0, r3
 8003136:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800313a:	697b      	ldr	r3, [r7, #20]
 800313c:	3301      	adds	r3, #1
 800313e:	617b      	str	r3, [r7, #20]
 8003140:	697a      	ldr	r2, [r7, #20]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	429a      	cmp	r2, r3
 8003146:	dbf1      	blt.n	800312c <_write+0x12>
	}
	return len;
 8003148:	687b      	ldr	r3, [r7, #4]
}
 800314a:	4618      	mov	r0, r3
 800314c:	3718      	adds	r7, #24
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}

08003152 <_close>:

int _close(int file)
{
 8003152:	b480      	push	{r7}
 8003154:	b083      	sub	sp, #12
 8003156:	af00      	add	r7, sp, #0
 8003158:	6078      	str	r0, [r7, #4]
	return -1;
 800315a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800315e:	4618      	mov	r0, r3
 8003160:	370c      	adds	r7, #12
 8003162:	46bd      	mov	sp, r7
 8003164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003168:	4770      	bx	lr

0800316a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800316a:	b480      	push	{r7}
 800316c:	b083      	sub	sp, #12
 800316e:	af00      	add	r7, sp, #0
 8003170:	6078      	str	r0, [r7, #4]
 8003172:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800317a:	605a      	str	r2, [r3, #4]
	return 0;
 800317c:	2300      	movs	r3, #0
}
 800317e:	4618      	mov	r0, r3
 8003180:	370c      	adds	r7, #12
 8003182:	46bd      	mov	sp, r7
 8003184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003188:	4770      	bx	lr

0800318a <_isatty>:

int _isatty(int file)
{
 800318a:	b480      	push	{r7}
 800318c:	b083      	sub	sp, #12
 800318e:	af00      	add	r7, sp, #0
 8003190:	6078      	str	r0, [r7, #4]
	return 1;
 8003192:	2301      	movs	r3, #1
}
 8003194:	4618      	mov	r0, r3
 8003196:	370c      	adds	r7, #12
 8003198:	46bd      	mov	sp, r7
 800319a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319e:	4770      	bx	lr

080031a0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b085      	sub	sp, #20
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	60f8      	str	r0, [r7, #12]
 80031a8:	60b9      	str	r1, [r7, #8]
 80031aa:	607a      	str	r2, [r7, #4]
	return 0;
 80031ac:	2300      	movs	r3, #0
}
 80031ae:	4618      	mov	r0, r3
 80031b0:	3714      	adds	r7, #20
 80031b2:	46bd      	mov	sp, r7
 80031b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b8:	4770      	bx	lr
	...

080031bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b086      	sub	sp, #24
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80031c4:	4a14      	ldr	r2, [pc, #80]	; (8003218 <_sbrk+0x5c>)
 80031c6:	4b15      	ldr	r3, [pc, #84]	; (800321c <_sbrk+0x60>)
 80031c8:	1ad3      	subs	r3, r2, r3
 80031ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80031cc:	697b      	ldr	r3, [r7, #20]
 80031ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80031d0:	4b13      	ldr	r3, [pc, #76]	; (8003220 <_sbrk+0x64>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d102      	bne.n	80031de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80031d8:	4b11      	ldr	r3, [pc, #68]	; (8003220 <_sbrk+0x64>)
 80031da:	4a12      	ldr	r2, [pc, #72]	; (8003224 <_sbrk+0x68>)
 80031dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80031de:	4b10      	ldr	r3, [pc, #64]	; (8003220 <_sbrk+0x64>)
 80031e0:	681a      	ldr	r2, [r3, #0]
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	4413      	add	r3, r2
 80031e6:	693a      	ldr	r2, [r7, #16]
 80031e8:	429a      	cmp	r2, r3
 80031ea:	d207      	bcs.n	80031fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80031ec:	f00a fd8e 	bl	800dd0c <__errno>
 80031f0:	4603      	mov	r3, r0
 80031f2:	220c      	movs	r2, #12
 80031f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80031f6:	f04f 33ff 	mov.w	r3, #4294967295
 80031fa:	e009      	b.n	8003210 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80031fc:	4b08      	ldr	r3, [pc, #32]	; (8003220 <_sbrk+0x64>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003202:	4b07      	ldr	r3, [pc, #28]	; (8003220 <_sbrk+0x64>)
 8003204:	681a      	ldr	r2, [r3, #0]
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	4413      	add	r3, r2
 800320a:	4a05      	ldr	r2, [pc, #20]	; (8003220 <_sbrk+0x64>)
 800320c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800320e:	68fb      	ldr	r3, [r7, #12]
}
 8003210:	4618      	mov	r0, r3
 8003212:	3718      	adds	r7, #24
 8003214:	46bd      	mov	sp, r7
 8003216:	bd80      	pop	{r7, pc}
 8003218:	20020000 	.word	0x20020000
 800321c:	00000400 	.word	0x00000400
 8003220:	2000063c 	.word	0x2000063c
 8003224:	200028e8 	.word	0x200028e8

08003228 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003228:	b480      	push	{r7}
 800322a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800322c:	4b08      	ldr	r3, [pc, #32]	; (8003250 <SystemInit+0x28>)
 800322e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003232:	4a07      	ldr	r2, [pc, #28]	; (8003250 <SystemInit+0x28>)
 8003234:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003238:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800323c:	4b04      	ldr	r3, [pc, #16]	; (8003250 <SystemInit+0x28>)
 800323e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003242:	609a      	str	r2, [r3, #8]
#endif
}
 8003244:	bf00      	nop
 8003246:	46bd      	mov	sp, r7
 8003248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324c:	4770      	bx	lr
 800324e:	bf00      	nop
 8003250:	e000ed00 	.word	0xe000ed00

08003254 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003254:	f8df d034 	ldr.w	sp, [pc, #52]	; 800328c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003258:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800325a:	e003      	b.n	8003264 <LoopCopyDataInit>

0800325c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800325c:	4b0c      	ldr	r3, [pc, #48]	; (8003290 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800325e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003260:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003262:	3104      	adds	r1, #4

08003264 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003264:	480b      	ldr	r0, [pc, #44]	; (8003294 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003266:	4b0c      	ldr	r3, [pc, #48]	; (8003298 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003268:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800326a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800326c:	d3f6      	bcc.n	800325c <CopyDataInit>
  ldr  r2, =_sbss
 800326e:	4a0b      	ldr	r2, [pc, #44]	; (800329c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003270:	e002      	b.n	8003278 <LoopFillZerobss>

08003272 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003272:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003274:	f842 3b04 	str.w	r3, [r2], #4

08003278 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003278:	4b09      	ldr	r3, [pc, #36]	; (80032a0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800327a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800327c:	d3f9      	bcc.n	8003272 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800327e:	f7ff ffd3 	bl	8003228 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003282:	f00a fd5b 	bl	800dd3c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003286:	f7fd fcdb 	bl	8000c40 <main>
  bx  lr    
 800328a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800328c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003290:	0800f6ac 	.word	0x0800f6ac
  ldr  r0, =_sdata
 8003294:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003298:	2000020c 	.word	0x2000020c
  ldr  r2, =_sbss
 800329c:	2000020c 	.word	0x2000020c
  ldr  r3, = _ebss
 80032a0:	200028e8 	.word	0x200028e8

080032a4 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80032a4:	e7fe      	b.n	80032a4 <CAN1_RX0_IRQHandler>
	...

080032a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80032ac:	4b0e      	ldr	r3, [pc, #56]	; (80032e8 <HAL_Init+0x40>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a0d      	ldr	r2, [pc, #52]	; (80032e8 <HAL_Init+0x40>)
 80032b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80032b6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80032b8:	4b0b      	ldr	r3, [pc, #44]	; (80032e8 <HAL_Init+0x40>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	4a0a      	ldr	r2, [pc, #40]	; (80032e8 <HAL_Init+0x40>)
 80032be:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80032c2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80032c4:	4b08      	ldr	r3, [pc, #32]	; (80032e8 <HAL_Init+0x40>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4a07      	ldr	r2, [pc, #28]	; (80032e8 <HAL_Init+0x40>)
 80032ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032ce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80032d0:	2003      	movs	r0, #3
 80032d2:	f000 fe35 	bl	8003f40 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80032d6:	2000      	movs	r0, #0
 80032d8:	f000 f808 	bl	80032ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80032dc:	f7ff fa98 	bl	8002810 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80032e0:	2300      	movs	r3, #0
}
 80032e2:	4618      	mov	r0, r3
 80032e4:	bd80      	pop	{r7, pc}
 80032e6:	bf00      	nop
 80032e8:	40023c00 	.word	0x40023c00

080032ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b082      	sub	sp, #8
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80032f4:	4b12      	ldr	r3, [pc, #72]	; (8003340 <HAL_InitTick+0x54>)
 80032f6:	681a      	ldr	r2, [r3, #0]
 80032f8:	4b12      	ldr	r3, [pc, #72]	; (8003344 <HAL_InitTick+0x58>)
 80032fa:	781b      	ldrb	r3, [r3, #0]
 80032fc:	4619      	mov	r1, r3
 80032fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003302:	fbb3 f3f1 	udiv	r3, r3, r1
 8003306:	fbb2 f3f3 	udiv	r3, r2, r3
 800330a:	4618      	mov	r0, r3
 800330c:	f000 fe4d 	bl	8003faa <HAL_SYSTICK_Config>
 8003310:	4603      	mov	r3, r0
 8003312:	2b00      	cmp	r3, #0
 8003314:	d001      	beq.n	800331a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003316:	2301      	movs	r3, #1
 8003318:	e00e      	b.n	8003338 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2b0f      	cmp	r3, #15
 800331e:	d80a      	bhi.n	8003336 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003320:	2200      	movs	r2, #0
 8003322:	6879      	ldr	r1, [r7, #4]
 8003324:	f04f 30ff 	mov.w	r0, #4294967295
 8003328:	f000 fe15 	bl	8003f56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800332c:	4a06      	ldr	r2, [pc, #24]	; (8003348 <HAL_InitTick+0x5c>)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003332:	2300      	movs	r3, #0
 8003334:	e000      	b.n	8003338 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003336:	2301      	movs	r3, #1
}
 8003338:	4618      	mov	r0, r3
 800333a:	3708      	adds	r7, #8
 800333c:	46bd      	mov	sp, r7
 800333e:	bd80      	pop	{r7, pc}
 8003340:	20000028 	.word	0x20000028
 8003344:	20000030 	.word	0x20000030
 8003348:	2000002c 	.word	0x2000002c

0800334c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800334c:	b480      	push	{r7}
 800334e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003350:	4b06      	ldr	r3, [pc, #24]	; (800336c <HAL_IncTick+0x20>)
 8003352:	781b      	ldrb	r3, [r3, #0]
 8003354:	461a      	mov	r2, r3
 8003356:	4b06      	ldr	r3, [pc, #24]	; (8003370 <HAL_IncTick+0x24>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4413      	add	r3, r2
 800335c:	4a04      	ldr	r2, [pc, #16]	; (8003370 <HAL_IncTick+0x24>)
 800335e:	6013      	str	r3, [r2, #0]
}
 8003360:	bf00      	nop
 8003362:	46bd      	mov	sp, r7
 8003364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003368:	4770      	bx	lr
 800336a:	bf00      	nop
 800336c:	20000030 	.word	0x20000030
 8003370:	20000ff4 	.word	0x20000ff4

08003374 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003374:	b480      	push	{r7}
 8003376:	af00      	add	r7, sp, #0
  return uwTick;
 8003378:	4b03      	ldr	r3, [pc, #12]	; (8003388 <HAL_GetTick+0x14>)
 800337a:	681b      	ldr	r3, [r3, #0]
}
 800337c:	4618      	mov	r0, r3
 800337e:	46bd      	mov	sp, r7
 8003380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003384:	4770      	bx	lr
 8003386:	bf00      	nop
 8003388:	20000ff4 	.word	0x20000ff4

0800338c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b084      	sub	sp, #16
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003394:	f7ff ffee 	bl	8003374 <HAL_GetTick>
 8003398:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033a4:	d005      	beq.n	80033b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80033a6:	4b0a      	ldr	r3, [pc, #40]	; (80033d0 <HAL_Delay+0x44>)
 80033a8:	781b      	ldrb	r3, [r3, #0]
 80033aa:	461a      	mov	r2, r3
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	4413      	add	r3, r2
 80033b0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80033b2:	bf00      	nop
 80033b4:	f7ff ffde 	bl	8003374 <HAL_GetTick>
 80033b8:	4602      	mov	r2, r0
 80033ba:	68bb      	ldr	r3, [r7, #8]
 80033bc:	1ad3      	subs	r3, r2, r3
 80033be:	68fa      	ldr	r2, [r7, #12]
 80033c0:	429a      	cmp	r2, r3
 80033c2:	d8f7      	bhi.n	80033b4 <HAL_Delay+0x28>
  {
  }
}
 80033c4:	bf00      	nop
 80033c6:	bf00      	nop
 80033c8:	3710      	adds	r7, #16
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}
 80033ce:	bf00      	nop
 80033d0:	20000030 	.word	0x20000030

080033d4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b084      	sub	sp, #16
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033dc:	2300      	movs	r3, #0
 80033de:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d101      	bne.n	80033ea <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80033e6:	2301      	movs	r3, #1
 80033e8:	e033      	b.n	8003452 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d109      	bne.n	8003406 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80033f2:	6878      	ldr	r0, [r7, #4]
 80033f4:	f7ff fa34 	bl	8002860 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2200      	movs	r2, #0
 80033fc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2200      	movs	r2, #0
 8003402:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800340a:	f003 0310 	and.w	r3, r3, #16
 800340e:	2b00      	cmp	r3, #0
 8003410:	d118      	bne.n	8003444 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003416:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800341a:	f023 0302 	bic.w	r3, r3, #2
 800341e:	f043 0202 	orr.w	r2, r3, #2
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003426:	6878      	ldr	r0, [r7, #4]
 8003428:	f000 fbb4 	bl	8003b94 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2200      	movs	r2, #0
 8003430:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003436:	f023 0303 	bic.w	r3, r3, #3
 800343a:	f043 0201 	orr.w	r2, r3, #1
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	641a      	str	r2, [r3, #64]	; 0x40
 8003442:	e001      	b.n	8003448 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003444:	2301      	movs	r3, #1
 8003446:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2200      	movs	r2, #0
 800344c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003450:	7bfb      	ldrb	r3, [r7, #15]
}
 8003452:	4618      	mov	r0, r3
 8003454:	3710      	adds	r7, #16
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}
	...

0800345c <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 800345c:	b480      	push	{r7}
 800345e:	b085      	sub	sp, #20
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8003464:	2300      	movs	r3, #0
 8003466:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800346e:	2b01      	cmp	r3, #1
 8003470:	d101      	bne.n	8003476 <HAL_ADC_Start_IT+0x1a>
 8003472:	2302      	movs	r3, #2
 8003474:	e0bd      	b.n	80035f2 <HAL_ADC_Start_IT+0x196>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2201      	movs	r2, #1
 800347a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	689b      	ldr	r3, [r3, #8]
 8003484:	f003 0301 	and.w	r3, r3, #1
 8003488:	2b01      	cmp	r3, #1
 800348a:	d018      	beq.n	80034be <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	689a      	ldr	r2, [r3, #8]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f042 0201 	orr.w	r2, r2, #1
 800349a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800349c:	4b58      	ldr	r3, [pc, #352]	; (8003600 <HAL_ADC_Start_IT+0x1a4>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4a58      	ldr	r2, [pc, #352]	; (8003604 <HAL_ADC_Start_IT+0x1a8>)
 80034a2:	fba2 2303 	umull	r2, r3, r2, r3
 80034a6:	0c9a      	lsrs	r2, r3, #18
 80034a8:	4613      	mov	r3, r2
 80034aa:	005b      	lsls	r3, r3, #1
 80034ac:	4413      	add	r3, r2
 80034ae:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80034b0:	e002      	b.n	80034b8 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 80034b2:	68bb      	ldr	r3, [r7, #8]
 80034b4:	3b01      	subs	r3, #1
 80034b6:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80034b8:	68bb      	ldr	r3, [r7, #8]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d1f9      	bne.n	80034b2 <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	689b      	ldr	r3, [r3, #8]
 80034c4:	f003 0301 	and.w	r3, r3, #1
 80034c8:	2b01      	cmp	r3, #1
 80034ca:	f040 8085 	bne.w	80035d8 <HAL_ADC_Start_IT+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80034d6:	f023 0301 	bic.w	r3, r3, #1
 80034da:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d007      	beq.n	8003500 <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034f4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80034f8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003504:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003508:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800350c:	d106      	bne.n	800351c <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003512:	f023 0206 	bic.w	r2, r3, #6
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	645a      	str	r2, [r3, #68]	; 0x44
 800351a:	e002      	b.n	8003522 <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2200      	movs	r2, #0
 8003520:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2200      	movs	r2, #0
 8003526:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800352a:	4b37      	ldr	r3, [pc, #220]	; (8003608 <HAL_ADC_Start_IT+0x1ac>)
 800352c:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003536:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	687a      	ldr	r2, [r7, #4]
 8003540:	6812      	ldr	r2, [r2, #0]
 8003542:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003546:	f043 0320 	orr.w	r3, r3, #32
 800354a:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	f003 031f 	and.w	r3, r3, #31
 8003554:	2b00      	cmp	r3, #0
 8003556:	d12a      	bne.n	80035ae <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a2b      	ldr	r2, [pc, #172]	; (800360c <HAL_ADC_Start_IT+0x1b0>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d015      	beq.n	800358e <HAL_ADC_Start_IT+0x132>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4a2a      	ldr	r2, [pc, #168]	; (8003610 <HAL_ADC_Start_IT+0x1b4>)
 8003568:	4293      	cmp	r3, r2
 800356a:	d105      	bne.n	8003578 <HAL_ADC_Start_IT+0x11c>
 800356c:	4b26      	ldr	r3, [pc, #152]	; (8003608 <HAL_ADC_Start_IT+0x1ac>)
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	f003 031f 	and.w	r3, r3, #31
 8003574:	2b00      	cmp	r3, #0
 8003576:	d00a      	beq.n	800358e <HAL_ADC_Start_IT+0x132>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4a25      	ldr	r2, [pc, #148]	; (8003614 <HAL_ADC_Start_IT+0x1b8>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d136      	bne.n	80035f0 <HAL_ADC_Start_IT+0x194>
 8003582:	4b21      	ldr	r3, [pc, #132]	; (8003608 <HAL_ADC_Start_IT+0x1ac>)
 8003584:	685b      	ldr	r3, [r3, #4]
 8003586:	f003 0310 	and.w	r3, r3, #16
 800358a:	2b00      	cmp	r3, #0
 800358c:	d130      	bne.n	80035f0 <HAL_ADC_Start_IT+0x194>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	689b      	ldr	r3, [r3, #8]
 8003594:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003598:	2b00      	cmp	r3, #0
 800359a:	d129      	bne.n	80035f0 <HAL_ADC_Start_IT+0x194>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	689a      	ldr	r2, [r3, #8]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80035aa:	609a      	str	r2, [r3, #8]
 80035ac:	e020      	b.n	80035f0 <HAL_ADC_Start_IT+0x194>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	4a16      	ldr	r2, [pc, #88]	; (800360c <HAL_ADC_Start_IT+0x1b0>)
 80035b4:	4293      	cmp	r3, r2
 80035b6:	d11b      	bne.n	80035f0 <HAL_ADC_Start_IT+0x194>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	689b      	ldr	r3, [r3, #8]
 80035be:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d114      	bne.n	80035f0 <HAL_ADC_Start_IT+0x194>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	689a      	ldr	r2, [r3, #8]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80035d4:	609a      	str	r2, [r3, #8]
 80035d6:	e00b      	b.n	80035f0 <HAL_ADC_Start_IT+0x194>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035dc:	f043 0210 	orr.w	r2, r3, #16
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035e8:	f043 0201 	orr.w	r2, r3, #1
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80035f0:	2300      	movs	r3, #0
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	3714      	adds	r7, #20
 80035f6:	46bd      	mov	sp, r7
 80035f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fc:	4770      	bx	lr
 80035fe:	bf00      	nop
 8003600:	20000028 	.word	0x20000028
 8003604:	431bde83 	.word	0x431bde83
 8003608:	40012300 	.word	0x40012300
 800360c:	40012000 	.word	0x40012000
 8003610:	40012100 	.word	0x40012100
 8003614:	40012200 	.word	0x40012200

08003618 <HAL_ADC_Stop_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef* hadc)
{
 8003618:	b480      	push	{r7}
 800361a:	b083      	sub	sp, #12
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003626:	2b01      	cmp	r3, #1
 8003628:	d101      	bne.n	800362e <HAL_ADC_Stop_IT+0x16>
 800362a:	2302      	movs	r3, #2
 800362c:	e02b      	b.n	8003686 <HAL_ADC_Stop_IT+0x6e>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2201      	movs	r2, #1
 8003632:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	689a      	ldr	r2, [r3, #8]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f022 0201 	bic.w	r2, r2, #1
 8003644:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	689b      	ldr	r3, [r3, #8]
 800364c:	f003 0301 	and.w	r3, r3, #1
 8003650:	2b00      	cmp	r3, #0
 8003652:	d113      	bne.n	800367c <HAL_ADC_Stop_IT+0x64>
  {
  	/* Disable ADC end of conversion interrupt for regular group */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	687a      	ldr	r2, [r7, #4]
 800365c:	6812      	ldr	r2, [r2, #0]
 800365e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003662:	f023 0320 	bic.w	r3, r3, #32
 8003666:	6053      	str	r3, [r2, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800366c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003670:	f023 0301 	bic.w	r3, r3, #1
 8003674:	f043 0201 	orr.w	r2, r3, #1
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2200      	movs	r2, #0
 8003680:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003684:	2300      	movs	r3, #0
}
 8003686:	4618      	mov	r0, r3
 8003688:	370c      	adds	r7, #12
 800368a:	46bd      	mov	sp, r7
 800368c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003690:	4770      	bx	lr

08003692 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003692:	b580      	push	{r7, lr}
 8003694:	b084      	sub	sp, #16
 8003696:	af00      	add	r7, sp, #0
 8003698:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800369a:	2300      	movs	r3, #0
 800369c:	60fb      	str	r3, [r7, #12]
 800369e:	2300      	movs	r3, #0
 80036a0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f003 0302 	and.w	r3, r3, #2
 80036ac:	2b02      	cmp	r3, #2
 80036ae:	bf0c      	ite	eq
 80036b0:	2301      	moveq	r3, #1
 80036b2:	2300      	movne	r3, #0
 80036b4:	b2db      	uxtb	r3, r3
 80036b6:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	f003 0320 	and.w	r3, r3, #32
 80036c2:	2b20      	cmp	r3, #32
 80036c4:	bf0c      	ite	eq
 80036c6:	2301      	moveq	r3, #1
 80036c8:	2300      	movne	r3, #0
 80036ca:	b2db      	uxtb	r3, r3
 80036cc:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d049      	beq.n	8003768 <HAL_ADC_IRQHandler+0xd6>
 80036d4:	68bb      	ldr	r3, [r7, #8]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d046      	beq.n	8003768 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036de:	f003 0310 	and.w	r3, r3, #16
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d105      	bne.n	80036f2 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ea:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	689b      	ldr	r3, [r3, #8]
 80036f8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d12b      	bne.n	8003758 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003704:	2b00      	cmp	r3, #0
 8003706:	d127      	bne.n	8003758 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800370e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003712:	2b00      	cmp	r3, #0
 8003714:	d006      	beq.n	8003724 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	689b      	ldr	r3, [r3, #8]
 800371c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003720:	2b00      	cmp	r3, #0
 8003722:	d119      	bne.n	8003758 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	685a      	ldr	r2, [r3, #4]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f022 0220 	bic.w	r2, r2, #32
 8003732:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003738:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003744:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003748:	2b00      	cmp	r3, #0
 800374a:	d105      	bne.n	8003758 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003750:	f043 0201 	orr.w	r2, r3, #1
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003758:	6878      	ldr	r0, [r7, #4]
 800375a:	f000 f8db 	bl	8003914 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f06f 0212 	mvn.w	r2, #18
 8003766:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f003 0304 	and.w	r3, r3, #4
 8003772:	2b04      	cmp	r3, #4
 8003774:	bf0c      	ite	eq
 8003776:	2301      	moveq	r3, #1
 8003778:	2300      	movne	r3, #0
 800377a:	b2db      	uxtb	r3, r3
 800377c:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003788:	2b80      	cmp	r3, #128	; 0x80
 800378a:	bf0c      	ite	eq
 800378c:	2301      	moveq	r3, #1
 800378e:	2300      	movne	r3, #0
 8003790:	b2db      	uxtb	r3, r3
 8003792:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d057      	beq.n	800384a <HAL_ADC_IRQHandler+0x1b8>
 800379a:	68bb      	ldr	r3, [r7, #8]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d054      	beq.n	800384a <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037a4:	f003 0310 	and.w	r3, r3, #16
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d105      	bne.n	80037b8 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b0:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	689b      	ldr	r3, [r3, #8]
 80037be:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d139      	bne.n	800383a <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037cc:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d006      	beq.n	80037e2 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d12b      	bne.n	800383a <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d124      	bne.n	800383a <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	689b      	ldr	r3, [r3, #8]
 80037f6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d11d      	bne.n	800383a <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003802:	2b00      	cmp	r3, #0
 8003804:	d119      	bne.n	800383a <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	685a      	ldr	r2, [r3, #4]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003814:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800381a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003826:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800382a:	2b00      	cmp	r3, #0
 800382c:	d105      	bne.n	800383a <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003832:	f043 0201 	orr.w	r2, r3, #1
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800383a:	6878      	ldr	r0, [r7, #4]
 800383c:	f000 faa6 	bl	8003d8c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f06f 020c 	mvn.w	r2, #12
 8003848:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f003 0301 	and.w	r3, r3, #1
 8003854:	2b01      	cmp	r3, #1
 8003856:	bf0c      	ite	eq
 8003858:	2301      	moveq	r3, #1
 800385a:	2300      	movne	r3, #0
 800385c:	b2db      	uxtb	r3, r3
 800385e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800386a:	2b40      	cmp	r3, #64	; 0x40
 800386c:	bf0c      	ite	eq
 800386e:	2301      	moveq	r3, #1
 8003870:	2300      	movne	r3, #0
 8003872:	b2db      	uxtb	r3, r3
 8003874:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d017      	beq.n	80038ac <HAL_ADC_IRQHandler+0x21a>
 800387c:	68bb      	ldr	r3, [r7, #8]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d014      	beq.n	80038ac <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 0301 	and.w	r3, r3, #1
 800388c:	2b01      	cmp	r3, #1
 800388e:	d10d      	bne.n	80038ac <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003894:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800389c:	6878      	ldr	r0, [r7, #4]
 800389e:	f000 f843 	bl	8003928 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f06f 0201 	mvn.w	r2, #1
 80038aa:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f003 0320 	and.w	r3, r3, #32
 80038b6:	2b20      	cmp	r3, #32
 80038b8:	bf0c      	ite	eq
 80038ba:	2301      	moveq	r3, #1
 80038bc:	2300      	movne	r3, #0
 80038be:	b2db      	uxtb	r3, r3
 80038c0:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80038cc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80038d0:	bf0c      	ite	eq
 80038d2:	2301      	moveq	r3, #1
 80038d4:	2300      	movne	r3, #0
 80038d6:	b2db      	uxtb	r3, r3
 80038d8:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d015      	beq.n	800390c <HAL_ADC_IRQHandler+0x27a>
 80038e0:	68bb      	ldr	r3, [r7, #8]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d012      	beq.n	800390c <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038ea:	f043 0202 	orr.w	r2, r3, #2
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f06f 0220 	mvn.w	r2, #32
 80038fa:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80038fc:	6878      	ldr	r0, [r7, #4]
 80038fe:	f000 f81d 	bl	800393c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f06f 0220 	mvn.w	r2, #32
 800390a:	601a      	str	r2, [r3, #0]
  }
}
 800390c:	bf00      	nop
 800390e:	3710      	adds	r7, #16
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}

08003914 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003914:	b480      	push	{r7}
 8003916:	b083      	sub	sp, #12
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800391c:	bf00      	nop
 800391e:	370c      	adds	r7, #12
 8003920:	46bd      	mov	sp, r7
 8003922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003926:	4770      	bx	lr

08003928 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003928:	b480      	push	{r7}
 800392a:	b083      	sub	sp, #12
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8003930:	bf00      	nop
 8003932:	370c      	adds	r7, #12
 8003934:	46bd      	mov	sp, r7
 8003936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393a:	4770      	bx	lr

0800393c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800393c:	b480      	push	{r7}
 800393e:	b083      	sub	sp, #12
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003944:	bf00      	nop
 8003946:	370c      	adds	r7, #12
 8003948:	46bd      	mov	sp, r7
 800394a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394e:	4770      	bx	lr

08003950 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003950:	b480      	push	{r7}
 8003952:	b085      	sub	sp, #20
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
 8003958:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800395a:	2300      	movs	r3, #0
 800395c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003964:	2b01      	cmp	r3, #1
 8003966:	d101      	bne.n	800396c <HAL_ADC_ConfigChannel+0x1c>
 8003968:	2302      	movs	r3, #2
 800396a:	e105      	b.n	8003b78 <HAL_ADC_ConfigChannel+0x228>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2201      	movs	r2, #1
 8003970:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	2b09      	cmp	r3, #9
 800397a:	d925      	bls.n	80039c8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	68d9      	ldr	r1, [r3, #12]
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	b29b      	uxth	r3, r3
 8003988:	461a      	mov	r2, r3
 800398a:	4613      	mov	r3, r2
 800398c:	005b      	lsls	r3, r3, #1
 800398e:	4413      	add	r3, r2
 8003990:	3b1e      	subs	r3, #30
 8003992:	2207      	movs	r2, #7
 8003994:	fa02 f303 	lsl.w	r3, r2, r3
 8003998:	43da      	mvns	r2, r3
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	400a      	ands	r2, r1
 80039a0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	68d9      	ldr	r1, [r3, #12]
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	689a      	ldr	r2, [r3, #8]
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	b29b      	uxth	r3, r3
 80039b2:	4618      	mov	r0, r3
 80039b4:	4603      	mov	r3, r0
 80039b6:	005b      	lsls	r3, r3, #1
 80039b8:	4403      	add	r3, r0
 80039ba:	3b1e      	subs	r3, #30
 80039bc:	409a      	lsls	r2, r3
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	430a      	orrs	r2, r1
 80039c4:	60da      	str	r2, [r3, #12]
 80039c6:	e022      	b.n	8003a0e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	6919      	ldr	r1, [r3, #16]
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	b29b      	uxth	r3, r3
 80039d4:	461a      	mov	r2, r3
 80039d6:	4613      	mov	r3, r2
 80039d8:	005b      	lsls	r3, r3, #1
 80039da:	4413      	add	r3, r2
 80039dc:	2207      	movs	r2, #7
 80039de:	fa02 f303 	lsl.w	r3, r2, r3
 80039e2:	43da      	mvns	r2, r3
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	400a      	ands	r2, r1
 80039ea:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	6919      	ldr	r1, [r3, #16]
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	689a      	ldr	r2, [r3, #8]
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	b29b      	uxth	r3, r3
 80039fc:	4618      	mov	r0, r3
 80039fe:	4603      	mov	r3, r0
 8003a00:	005b      	lsls	r3, r3, #1
 8003a02:	4403      	add	r3, r0
 8003a04:	409a      	lsls	r2, r3
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	430a      	orrs	r2, r1
 8003a0c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	2b06      	cmp	r3, #6
 8003a14:	d824      	bhi.n	8003a60 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	685a      	ldr	r2, [r3, #4]
 8003a20:	4613      	mov	r3, r2
 8003a22:	009b      	lsls	r3, r3, #2
 8003a24:	4413      	add	r3, r2
 8003a26:	3b05      	subs	r3, #5
 8003a28:	221f      	movs	r2, #31
 8003a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a2e:	43da      	mvns	r2, r3
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	400a      	ands	r2, r1
 8003a36:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	b29b      	uxth	r3, r3
 8003a44:	4618      	mov	r0, r3
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	685a      	ldr	r2, [r3, #4]
 8003a4a:	4613      	mov	r3, r2
 8003a4c:	009b      	lsls	r3, r3, #2
 8003a4e:	4413      	add	r3, r2
 8003a50:	3b05      	subs	r3, #5
 8003a52:	fa00 f203 	lsl.w	r2, r0, r3
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	430a      	orrs	r2, r1
 8003a5c:	635a      	str	r2, [r3, #52]	; 0x34
 8003a5e:	e04c      	b.n	8003afa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	2b0c      	cmp	r3, #12
 8003a66:	d824      	bhi.n	8003ab2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	685a      	ldr	r2, [r3, #4]
 8003a72:	4613      	mov	r3, r2
 8003a74:	009b      	lsls	r3, r3, #2
 8003a76:	4413      	add	r3, r2
 8003a78:	3b23      	subs	r3, #35	; 0x23
 8003a7a:	221f      	movs	r2, #31
 8003a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a80:	43da      	mvns	r2, r3
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	400a      	ands	r2, r1
 8003a88:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	b29b      	uxth	r3, r3
 8003a96:	4618      	mov	r0, r3
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	685a      	ldr	r2, [r3, #4]
 8003a9c:	4613      	mov	r3, r2
 8003a9e:	009b      	lsls	r3, r3, #2
 8003aa0:	4413      	add	r3, r2
 8003aa2:	3b23      	subs	r3, #35	; 0x23
 8003aa4:	fa00 f203 	lsl.w	r2, r0, r3
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	430a      	orrs	r2, r1
 8003aae:	631a      	str	r2, [r3, #48]	; 0x30
 8003ab0:	e023      	b.n	8003afa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	685a      	ldr	r2, [r3, #4]
 8003abc:	4613      	mov	r3, r2
 8003abe:	009b      	lsls	r3, r3, #2
 8003ac0:	4413      	add	r3, r2
 8003ac2:	3b41      	subs	r3, #65	; 0x41
 8003ac4:	221f      	movs	r2, #31
 8003ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8003aca:	43da      	mvns	r2, r3
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	400a      	ands	r2, r1
 8003ad2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	b29b      	uxth	r3, r3
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	685a      	ldr	r2, [r3, #4]
 8003ae6:	4613      	mov	r3, r2
 8003ae8:	009b      	lsls	r3, r3, #2
 8003aea:	4413      	add	r3, r2
 8003aec:	3b41      	subs	r3, #65	; 0x41
 8003aee:	fa00 f203 	lsl.w	r2, r0, r3
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	430a      	orrs	r2, r1
 8003af8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003afa:	4b22      	ldr	r3, [pc, #136]	; (8003b84 <HAL_ADC_ConfigChannel+0x234>)
 8003afc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4a21      	ldr	r2, [pc, #132]	; (8003b88 <HAL_ADC_ConfigChannel+0x238>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d109      	bne.n	8003b1c <HAL_ADC_ConfigChannel+0x1cc>
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	2b12      	cmp	r3, #18
 8003b0e:	d105      	bne.n	8003b1c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a19      	ldr	r2, [pc, #100]	; (8003b88 <HAL_ADC_ConfigChannel+0x238>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d123      	bne.n	8003b6e <HAL_ADC_ConfigChannel+0x21e>
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	2b10      	cmp	r3, #16
 8003b2c:	d003      	beq.n	8003b36 <HAL_ADC_ConfigChannel+0x1e6>
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	2b11      	cmp	r3, #17
 8003b34:	d11b      	bne.n	8003b6e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	2b10      	cmp	r3, #16
 8003b48:	d111      	bne.n	8003b6e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003b4a:	4b10      	ldr	r3, [pc, #64]	; (8003b8c <HAL_ADC_ConfigChannel+0x23c>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4a10      	ldr	r2, [pc, #64]	; (8003b90 <HAL_ADC_ConfigChannel+0x240>)
 8003b50:	fba2 2303 	umull	r2, r3, r2, r3
 8003b54:	0c9a      	lsrs	r2, r3, #18
 8003b56:	4613      	mov	r3, r2
 8003b58:	009b      	lsls	r3, r3, #2
 8003b5a:	4413      	add	r3, r2
 8003b5c:	005b      	lsls	r3, r3, #1
 8003b5e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003b60:	e002      	b.n	8003b68 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003b62:	68bb      	ldr	r3, [r7, #8]
 8003b64:	3b01      	subs	r3, #1
 8003b66:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003b68:	68bb      	ldr	r3, [r7, #8]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d1f9      	bne.n	8003b62 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2200      	movs	r2, #0
 8003b72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003b76:	2300      	movs	r3, #0
}
 8003b78:	4618      	mov	r0, r3
 8003b7a:	3714      	adds	r7, #20
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b82:	4770      	bx	lr
 8003b84:	40012300 	.word	0x40012300
 8003b88:	40012000 	.word	0x40012000
 8003b8c:	20000028 	.word	0x20000028
 8003b90:	431bde83 	.word	0x431bde83

08003b94 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003b94:	b480      	push	{r7}
 8003b96:	b085      	sub	sp, #20
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003b9c:	4b79      	ldr	r3, [pc, #484]	; (8003d84 <ADC_Init+0x1f0>)
 8003b9e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	685a      	ldr	r2, [r3, #4]
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	431a      	orrs	r2, r3
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	685a      	ldr	r2, [r3, #4]
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003bc8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	6859      	ldr	r1, [r3, #4]
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	691b      	ldr	r3, [r3, #16]
 8003bd4:	021a      	lsls	r2, r3, #8
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	430a      	orrs	r2, r1
 8003bdc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	685a      	ldr	r2, [r3, #4]
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003bec:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	6859      	ldr	r1, [r3, #4]
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	689a      	ldr	r2, [r3, #8]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	430a      	orrs	r2, r1
 8003bfe:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	689a      	ldr	r2, [r3, #8]
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c0e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	6899      	ldr	r1, [r3, #8]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	68da      	ldr	r2, [r3, #12]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	430a      	orrs	r2, r1
 8003c20:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c26:	4a58      	ldr	r2, [pc, #352]	; (8003d88 <ADC_Init+0x1f4>)
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	d022      	beq.n	8003c72 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	689a      	ldr	r2, [r3, #8]
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003c3a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	6899      	ldr	r1, [r3, #8]
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	430a      	orrs	r2, r1
 8003c4c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	689a      	ldr	r2, [r3, #8]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003c5c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	6899      	ldr	r1, [r3, #8]
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	430a      	orrs	r2, r1
 8003c6e:	609a      	str	r2, [r3, #8]
 8003c70:	e00f      	b.n	8003c92 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	689a      	ldr	r2, [r3, #8]
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003c80:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	689a      	ldr	r2, [r3, #8]
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003c90:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	689a      	ldr	r2, [r3, #8]
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f022 0202 	bic.w	r2, r2, #2
 8003ca0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	6899      	ldr	r1, [r3, #8]
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	7e1b      	ldrb	r3, [r3, #24]
 8003cac:	005a      	lsls	r2, r3, #1
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	430a      	orrs	r2, r1
 8003cb4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d01b      	beq.n	8003cf8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	685a      	ldr	r2, [r3, #4]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003cce:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	685a      	ldr	r2, [r3, #4]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003cde:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	6859      	ldr	r1, [r3, #4]
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cea:	3b01      	subs	r3, #1
 8003cec:	035a      	lsls	r2, r3, #13
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	430a      	orrs	r2, r1
 8003cf4:	605a      	str	r2, [r3, #4]
 8003cf6:	e007      	b.n	8003d08 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	685a      	ldr	r2, [r3, #4]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d06:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003d16:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	69db      	ldr	r3, [r3, #28]
 8003d22:	3b01      	subs	r3, #1
 8003d24:	051a      	lsls	r2, r3, #20
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	430a      	orrs	r2, r1
 8003d2c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	689a      	ldr	r2, [r3, #8]
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003d3c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	6899      	ldr	r1, [r3, #8]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003d4a:	025a      	lsls	r2, r3, #9
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	430a      	orrs	r2, r1
 8003d52:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	689a      	ldr	r2, [r3, #8]
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d62:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	6899      	ldr	r1, [r3, #8]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	695b      	ldr	r3, [r3, #20]
 8003d6e:	029a      	lsls	r2, r3, #10
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	430a      	orrs	r2, r1
 8003d76:	609a      	str	r2, [r3, #8]
}
 8003d78:	bf00      	nop
 8003d7a:	3714      	adds	r7, #20
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d82:	4770      	bx	lr
 8003d84:	40012300 	.word	0x40012300
 8003d88:	0f000001 	.word	0x0f000001

08003d8c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	b083      	sub	sp, #12
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003d94:	bf00      	nop
 8003d96:	370c      	adds	r7, #12
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9e:	4770      	bx	lr

08003da0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b085      	sub	sp, #20
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	f003 0307 	and.w	r3, r3, #7
 8003dae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003db0:	4b0c      	ldr	r3, [pc, #48]	; (8003de4 <__NVIC_SetPriorityGrouping+0x44>)
 8003db2:	68db      	ldr	r3, [r3, #12]
 8003db4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003db6:	68ba      	ldr	r2, [r7, #8]
 8003db8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003dbc:	4013      	ands	r3, r2
 8003dbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003dc8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003dcc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003dd0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003dd2:	4a04      	ldr	r2, [pc, #16]	; (8003de4 <__NVIC_SetPriorityGrouping+0x44>)
 8003dd4:	68bb      	ldr	r3, [r7, #8]
 8003dd6:	60d3      	str	r3, [r2, #12]
}
 8003dd8:	bf00      	nop
 8003dda:	3714      	adds	r7, #20
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de2:	4770      	bx	lr
 8003de4:	e000ed00 	.word	0xe000ed00

08003de8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003de8:	b480      	push	{r7}
 8003dea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003dec:	4b04      	ldr	r3, [pc, #16]	; (8003e00 <__NVIC_GetPriorityGrouping+0x18>)
 8003dee:	68db      	ldr	r3, [r3, #12]
 8003df0:	0a1b      	lsrs	r3, r3, #8
 8003df2:	f003 0307 	and.w	r3, r3, #7
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfe:	4770      	bx	lr
 8003e00:	e000ed00 	.word	0xe000ed00

08003e04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e04:	b480      	push	{r7}
 8003e06:	b083      	sub	sp, #12
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	db0b      	blt.n	8003e2e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e16:	79fb      	ldrb	r3, [r7, #7]
 8003e18:	f003 021f 	and.w	r2, r3, #31
 8003e1c:	4907      	ldr	r1, [pc, #28]	; (8003e3c <__NVIC_EnableIRQ+0x38>)
 8003e1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e22:	095b      	lsrs	r3, r3, #5
 8003e24:	2001      	movs	r0, #1
 8003e26:	fa00 f202 	lsl.w	r2, r0, r2
 8003e2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003e2e:	bf00      	nop
 8003e30:	370c      	adds	r7, #12
 8003e32:	46bd      	mov	sp, r7
 8003e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e38:	4770      	bx	lr
 8003e3a:	bf00      	nop
 8003e3c:	e000e100 	.word	0xe000e100

08003e40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e40:	b480      	push	{r7}
 8003e42:	b083      	sub	sp, #12
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	4603      	mov	r3, r0
 8003e48:	6039      	str	r1, [r7, #0]
 8003e4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	db0a      	blt.n	8003e6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	b2da      	uxtb	r2, r3
 8003e58:	490c      	ldr	r1, [pc, #48]	; (8003e8c <__NVIC_SetPriority+0x4c>)
 8003e5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e5e:	0112      	lsls	r2, r2, #4
 8003e60:	b2d2      	uxtb	r2, r2
 8003e62:	440b      	add	r3, r1
 8003e64:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e68:	e00a      	b.n	8003e80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	b2da      	uxtb	r2, r3
 8003e6e:	4908      	ldr	r1, [pc, #32]	; (8003e90 <__NVIC_SetPriority+0x50>)
 8003e70:	79fb      	ldrb	r3, [r7, #7]
 8003e72:	f003 030f 	and.w	r3, r3, #15
 8003e76:	3b04      	subs	r3, #4
 8003e78:	0112      	lsls	r2, r2, #4
 8003e7a:	b2d2      	uxtb	r2, r2
 8003e7c:	440b      	add	r3, r1
 8003e7e:	761a      	strb	r2, [r3, #24]
}
 8003e80:	bf00      	nop
 8003e82:	370c      	adds	r7, #12
 8003e84:	46bd      	mov	sp, r7
 8003e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8a:	4770      	bx	lr
 8003e8c:	e000e100 	.word	0xe000e100
 8003e90:	e000ed00 	.word	0xe000ed00

08003e94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e94:	b480      	push	{r7}
 8003e96:	b089      	sub	sp, #36	; 0x24
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	60f8      	str	r0, [r7, #12]
 8003e9c:	60b9      	str	r1, [r7, #8]
 8003e9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	f003 0307 	and.w	r3, r3, #7
 8003ea6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ea8:	69fb      	ldr	r3, [r7, #28]
 8003eaa:	f1c3 0307 	rsb	r3, r3, #7
 8003eae:	2b04      	cmp	r3, #4
 8003eb0:	bf28      	it	cs
 8003eb2:	2304      	movcs	r3, #4
 8003eb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003eb6:	69fb      	ldr	r3, [r7, #28]
 8003eb8:	3304      	adds	r3, #4
 8003eba:	2b06      	cmp	r3, #6
 8003ebc:	d902      	bls.n	8003ec4 <NVIC_EncodePriority+0x30>
 8003ebe:	69fb      	ldr	r3, [r7, #28]
 8003ec0:	3b03      	subs	r3, #3
 8003ec2:	e000      	b.n	8003ec6 <NVIC_EncodePriority+0x32>
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ec8:	f04f 32ff 	mov.w	r2, #4294967295
 8003ecc:	69bb      	ldr	r3, [r7, #24]
 8003ece:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed2:	43da      	mvns	r2, r3
 8003ed4:	68bb      	ldr	r3, [r7, #8]
 8003ed6:	401a      	ands	r2, r3
 8003ed8:	697b      	ldr	r3, [r7, #20]
 8003eda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003edc:	f04f 31ff 	mov.w	r1, #4294967295
 8003ee0:	697b      	ldr	r3, [r7, #20]
 8003ee2:	fa01 f303 	lsl.w	r3, r1, r3
 8003ee6:	43d9      	mvns	r1, r3
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003eec:	4313      	orrs	r3, r2
         );
}
 8003eee:	4618      	mov	r0, r3
 8003ef0:	3724      	adds	r7, #36	; 0x24
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef8:	4770      	bx	lr
	...

08003efc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b082      	sub	sp, #8
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	3b01      	subs	r3, #1
 8003f08:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003f0c:	d301      	bcc.n	8003f12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f0e:	2301      	movs	r3, #1
 8003f10:	e00f      	b.n	8003f32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f12:	4a0a      	ldr	r2, [pc, #40]	; (8003f3c <SysTick_Config+0x40>)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	3b01      	subs	r3, #1
 8003f18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f1a:	210f      	movs	r1, #15
 8003f1c:	f04f 30ff 	mov.w	r0, #4294967295
 8003f20:	f7ff ff8e 	bl	8003e40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f24:	4b05      	ldr	r3, [pc, #20]	; (8003f3c <SysTick_Config+0x40>)
 8003f26:	2200      	movs	r2, #0
 8003f28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f2a:	4b04      	ldr	r3, [pc, #16]	; (8003f3c <SysTick_Config+0x40>)
 8003f2c:	2207      	movs	r2, #7
 8003f2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f30:	2300      	movs	r3, #0
}
 8003f32:	4618      	mov	r0, r3
 8003f34:	3708      	adds	r7, #8
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bd80      	pop	{r7, pc}
 8003f3a:	bf00      	nop
 8003f3c:	e000e010 	.word	0xe000e010

08003f40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b082      	sub	sp, #8
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f48:	6878      	ldr	r0, [r7, #4]
 8003f4a:	f7ff ff29 	bl	8003da0 <__NVIC_SetPriorityGrouping>
}
 8003f4e:	bf00      	nop
 8003f50:	3708      	adds	r7, #8
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}

08003f56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003f56:	b580      	push	{r7, lr}
 8003f58:	b086      	sub	sp, #24
 8003f5a:	af00      	add	r7, sp, #0
 8003f5c:	4603      	mov	r3, r0
 8003f5e:	60b9      	str	r1, [r7, #8]
 8003f60:	607a      	str	r2, [r7, #4]
 8003f62:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003f64:	2300      	movs	r3, #0
 8003f66:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003f68:	f7ff ff3e 	bl	8003de8 <__NVIC_GetPriorityGrouping>
 8003f6c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f6e:	687a      	ldr	r2, [r7, #4]
 8003f70:	68b9      	ldr	r1, [r7, #8]
 8003f72:	6978      	ldr	r0, [r7, #20]
 8003f74:	f7ff ff8e 	bl	8003e94 <NVIC_EncodePriority>
 8003f78:	4602      	mov	r2, r0
 8003f7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f7e:	4611      	mov	r1, r2
 8003f80:	4618      	mov	r0, r3
 8003f82:	f7ff ff5d 	bl	8003e40 <__NVIC_SetPriority>
}
 8003f86:	bf00      	nop
 8003f88:	3718      	adds	r7, #24
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}

08003f8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f8e:	b580      	push	{r7, lr}
 8003f90:	b082      	sub	sp, #8
 8003f92:	af00      	add	r7, sp, #0
 8003f94:	4603      	mov	r3, r0
 8003f96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	f7ff ff31 	bl	8003e04 <__NVIC_EnableIRQ>
}
 8003fa2:	bf00      	nop
 8003fa4:	3708      	adds	r7, #8
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}

08003faa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003faa:	b580      	push	{r7, lr}
 8003fac:	b082      	sub	sp, #8
 8003fae:	af00      	add	r7, sp, #0
 8003fb0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003fb2:	6878      	ldr	r0, [r7, #4]
 8003fb4:	f7ff ffa2 	bl	8003efc <SysTick_Config>
 8003fb8:	4603      	mov	r3, r0
}
 8003fba:	4618      	mov	r0, r3
 8003fbc:	3708      	adds	r7, #8
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd80      	pop	{r7, pc}

08003fc2 <HAL_CRYP_Init>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Init(CRYP_HandleTypeDef *hcryp)
{
 8003fc2:	b580      	push	{r7, lr}
 8003fc4:	b082      	sub	sp, #8
 8003fc6:	af00      	add	r7, sp, #0
 8003fc8:	6078      	str	r0, [r7, #4]
  /* Check the CRYP handle allocation */
  if (hcryp == NULL)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d101      	bne.n	8003fd4 <HAL_CRYP_Init+0x12>
  {
    return HAL_ERROR;
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	e02a      	b.n	800402a <HAL_CRYP_Init+0x68>

    /* Init the low level hardware */
    hcryp->MspInitCallback(hcryp);
  }
#else
  if (hcryp->State == HAL_CRYP_STATE_RESET)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003fda:	b2db      	uxtb	r3, r3
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d106      	bne.n	8003fee <HAL_CRYP_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcryp->Lock = HAL_UNLOCKED;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware */
    HAL_CRYP_MspInit(hcryp);
 8003fe8:	6878      	ldr	r0, [r7, #4]
 8003fea:	f7fe fc85 	bl	80028f8 <HAL_CRYP_MspInit>
#endif /* (USE_HAL_CRYP_REGISTER_CALLBACKS) */

  /* Set the key size(This bit field is dont care in the DES or TDES modes) data type and Algorithm */
#if defined (CRYP)

  MODIFY_REG(hcryp->Instance->CR, CRYP_CR_DATATYPE | CRYP_CR_KEYSIZE | CRYP_CR_ALGOMODE,
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8003ff8:	f423 737e 	bic.w	r3, r3, #1016	; 0x3f8
 8003ffc:	687a      	ldr	r2, [r7, #4]
 8003ffe:	6851      	ldr	r1, [r2, #4]
 8004000:	687a      	ldr	r2, [r7, #4]
 8004002:	6892      	ldr	r2, [r2, #8]
 8004004:	4311      	orrs	r1, r2
 8004006:	687a      	ldr	r2, [r7, #4]
 8004008:	6952      	ldr	r2, [r2, #20]
 800400a:	4311      	orrs	r1, r2
 800400c:	687a      	ldr	r2, [r7, #4]
 800400e:	6812      	ldr	r2, [r2, #0]
 8004010:	430b      	orrs	r3, r1
 8004012:	6013      	str	r3, [r2, #0]
             hcryp->Init.DataType | hcryp->Init.KeySize | hcryp->Init.Algorithm);

#endif  /* End AES or CRYP*/

  /* Reset Error Code field */
  hcryp->ErrorCode = HAL_CRYP_ERROR_NONE;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2200      	movs	r2, #0
 8004018:	655a      	str	r2, [r3, #84]	; 0x54

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2201      	movs	r2, #1
 800401e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Set the default CRYP phase */
  hcryp->Phase = CRYP_PHASE_READY;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2201      	movs	r2, #1
 8004026:	645a      	str	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 8004028:	2300      	movs	r3, #0
}
 800402a:	4618      	mov	r0, r3
 800402c:	3708      	adds	r7, #8
 800402e:	46bd      	mov	sp, r7
 8004030:	bd80      	pop	{r7, pc}

08004032 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8004032:	b580      	push	{r7, lr}
 8004034:	b082      	sub	sp, #8
 8004036:	af00      	add	r7, sp, #0
 8004038:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2b00      	cmp	r3, #0
 800403e:	d101      	bne.n	8004044 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8004040:	2301      	movs	r3, #1
 8004042:	e014      	b.n	800406e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	791b      	ldrb	r3, [r3, #4]
 8004048:	b2db      	uxtb	r3, r3
 800404a:	2b00      	cmp	r3, #0
 800404c:	d105      	bne.n	800405a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2200      	movs	r2, #0
 8004052:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004054:	6878      	ldr	r0, [r7, #4]
 8004056:	f7fe fc71 	bl	800293c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2202      	movs	r2, #2
 800405e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2200      	movs	r2, #0
 8004064:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2201      	movs	r2, #1
 800406a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800406c:	2300      	movs	r3, #0
}
 800406e:	4618      	mov	r0, r3
 8004070:	3708      	adds	r7, #8
 8004072:	46bd      	mov	sp, r7
 8004074:	bd80      	pop	{r7, pc}

08004076 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8004076:	b480      	push	{r7}
 8004078:	b083      	sub	sp, #12
 800407a:	af00      	add	r7, sp, #0
 800407c:	6078      	str	r0, [r7, #4]
 800407e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	795b      	ldrb	r3, [r3, #5]
 8004084:	2b01      	cmp	r3, #1
 8004086:	d101      	bne.n	800408c <HAL_DAC_Start+0x16>
 8004088:	2302      	movs	r3, #2
 800408a:	e040      	b.n	800410e <HAL_DAC_Start+0x98>
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2201      	movs	r2, #1
 8004090:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2202      	movs	r2, #2
 8004096:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	6819      	ldr	r1, [r3, #0]
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	f003 0310 	and.w	r3, r3, #16
 80040a4:	2201      	movs	r2, #1
 80040a6:	409a      	lsls	r2, r3
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	430a      	orrs	r2, r1
 80040ae:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d10f      	bne.n	80040d6 <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 80040c0:	2b3c      	cmp	r3, #60	; 0x3c
 80040c2:	d11d      	bne.n	8004100 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	685a      	ldr	r2, [r3, #4]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f042 0201 	orr.w	r2, r2, #1
 80040d2:	605a      	str	r2, [r3, #4]
 80040d4:	e014      	b.n	8004100 <HAL_DAC_Start+0x8a>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	f003 0310 	and.w	r3, r3, #16
 80040e6:	213c      	movs	r1, #60	; 0x3c
 80040e8:	fa01 f303 	lsl.w	r3, r1, r3
 80040ec:	429a      	cmp	r2, r3
 80040ee:	d107      	bne.n	8004100 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	685a      	ldr	r2, [r3, #4]
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f042 0202 	orr.w	r2, r2, #2
 80040fe:	605a      	str	r2, [r3, #4]
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2201      	movs	r2, #1
 8004104:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2200      	movs	r2, #0
 800410a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800410c:	2300      	movs	r3, #0
}
 800410e:	4618      	mov	r0, r3
 8004110:	370c      	adds	r7, #12
 8004112:	46bd      	mov	sp, r7
 8004114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004118:	4770      	bx	lr

0800411a <HAL_DAC_Stop>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800411a:	b480      	push	{r7}
 800411c:	b083      	sub	sp, #12
 800411e:	af00      	add	r7, sp, #0
 8004120:	6078      	str	r0, [r7, #4]
 8004122:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	6819      	ldr	r1, [r3, #0]
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	f003 0310 	and.w	r3, r3, #16
 8004130:	2201      	movs	r2, #1
 8004132:	fa02 f303 	lsl.w	r3, r2, r3
 8004136:	43da      	mvns	r2, r3
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	400a      	ands	r2, r1
 800413e:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2201      	movs	r2, #1
 8004144:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8004146:	2300      	movs	r3, #0
}
 8004148:	4618      	mov	r0, r3
 800414a:	370c      	adds	r7, #12
 800414c:	46bd      	mov	sp, r7
 800414e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004152:	4770      	bx	lr

08004154 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b082      	sub	sp, #8
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004166:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800416a:	d120      	bne.n	80041ae <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004172:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004176:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800417a:	d118      	bne.n	80041ae <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2204      	movs	r2, #4
 8004180:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	691b      	ldr	r3, [r3, #16]
 8004186:	f043 0201 	orr.w	r2, r3, #1
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004196:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	681a      	ldr	r2, [r3, #0]
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80041a6:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80041a8:	6878      	ldr	r0, [r7, #4]
 80041aa:	f000 f852 	bl	8004252 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

#if defined(DAC_CHANNEL2_SUPPORT)
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80041b8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80041bc:	d120      	bne.n	8004200 <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041c4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80041c8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80041cc:	d118      	bne.n	8004200 <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2204      	movs	r2, #4
 80041d2:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	691b      	ldr	r3, [r3, #16]
 80041d8:	f043 0202 	orr.w	r2, r3, #2
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80041e8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	681a      	ldr	r2, [r3, #0]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80041f8:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80041fa:	6878      	ldr	r0, [r7, #4]
 80041fc:	f000 f882 	bl	8004304 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */
}
 8004200:	bf00      	nop
 8004202:	3708      	adds	r7, #8
 8004204:	46bd      	mov	sp, r7
 8004206:	bd80      	pop	{r7, pc}

08004208 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8004208:	b480      	push	{r7}
 800420a:	b087      	sub	sp, #28
 800420c:	af00      	add	r7, sp, #0
 800420e:	60f8      	str	r0, [r7, #12]
 8004210:	60b9      	str	r1, [r7, #8]
 8004212:	607a      	str	r2, [r7, #4]
 8004214:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8004216:	2300      	movs	r3, #0
 8004218:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8004220:	68bb      	ldr	r3, [r7, #8]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d105      	bne.n	8004232 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8004226:	697a      	ldr	r2, [r7, #20]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	4413      	add	r3, r2
 800422c:	3308      	adds	r3, #8
 800422e:	617b      	str	r3, [r7, #20]
 8004230:	e004      	b.n	800423c <HAL_DAC_SetValue+0x34>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8004232:	697a      	ldr	r2, [r7, #20]
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	4413      	add	r3, r2
 8004238:	3314      	adds	r3, #20
 800423a:	617b      	str	r3, [r7, #20]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800423c:	697b      	ldr	r3, [r7, #20]
 800423e:	461a      	mov	r2, r3
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8004244:	2300      	movs	r3, #0
}
 8004246:	4618      	mov	r0, r3
 8004248:	371c      	adds	r7, #28
 800424a:	46bd      	mov	sp, r7
 800424c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004250:	4770      	bx	lr

08004252 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004252:	b480      	push	{r7}
 8004254:	b083      	sub	sp, #12
 8004256:	af00      	add	r7, sp, #0
 8004258:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 800425a:	bf00      	nop
 800425c:	370c      	adds	r7, #12
 800425e:	46bd      	mov	sp, r7
 8004260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004264:	4770      	bx	lr

08004266 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004266:	b480      	push	{r7}
 8004268:	b087      	sub	sp, #28
 800426a:	af00      	add	r7, sp, #0
 800426c:	60f8      	str	r0, [r7, #12]
 800426e:	60b9      	str	r1, [r7, #8]
 8004270:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	795b      	ldrb	r3, [r3, #5]
 8004276:	2b01      	cmp	r3, #1
 8004278:	d101      	bne.n	800427e <HAL_DAC_ConfigChannel+0x18>
 800427a:	2302      	movs	r3, #2
 800427c:	e03c      	b.n	80042f8 <HAL_DAC_ConfigChannel+0x92>
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	2201      	movs	r2, #1
 8004282:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	2202      	movs	r2, #2
 8004288:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	f003 0310 	and.w	r3, r3, #16
 8004298:	f640 72fe 	movw	r2, #4094	; 0xffe
 800429c:	fa02 f303 	lsl.w	r3, r2, r3
 80042a0:	43db      	mvns	r3, r3
 80042a2:	697a      	ldr	r2, [r7, #20]
 80042a4:	4013      	ands	r3, r2
 80042a6:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80042a8:	68bb      	ldr	r3, [r7, #8]
 80042aa:	681a      	ldr	r2, [r3, #0]
 80042ac:	68bb      	ldr	r3, [r7, #8]
 80042ae:	685b      	ldr	r3, [r3, #4]
 80042b0:	4313      	orrs	r3, r2
 80042b2:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	f003 0310 	and.w	r3, r3, #16
 80042ba:	693a      	ldr	r2, [r7, #16]
 80042bc:	fa02 f303 	lsl.w	r3, r2, r3
 80042c0:	697a      	ldr	r2, [r7, #20]
 80042c2:	4313      	orrs	r3, r2
 80042c4:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	697a      	ldr	r2, [r7, #20]
 80042cc:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	6819      	ldr	r1, [r3, #0]
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	f003 0310 	and.w	r3, r3, #16
 80042da:	22c0      	movs	r2, #192	; 0xc0
 80042dc:	fa02 f303 	lsl.w	r3, r2, r3
 80042e0:	43da      	mvns	r2, r3
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	400a      	ands	r2, r1
 80042e8:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	2201      	movs	r2, #1
 80042ee:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	2200      	movs	r2, #0
 80042f4:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80042f6:	2300      	movs	r3, #0
}
 80042f8:	4618      	mov	r0, r3
 80042fa:	371c      	adds	r7, #28
 80042fc:	46bd      	mov	sp, r7
 80042fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004302:	4770      	bx	lr

08004304 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8004304:	b480      	push	{r7}
 8004306:	b083      	sub	sp, #12
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 800430c:	bf00      	nop
 800430e:	370c      	adds	r7, #12
 8004310:	46bd      	mov	sp, r7
 8004312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004316:	4770      	bx	lr

08004318 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004318:	b480      	push	{r7}
 800431a:	b083      	sub	sp, #12
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004326:	b2db      	uxtb	r3, r3
 8004328:	2b02      	cmp	r3, #2
 800432a:	d004      	beq.n	8004336 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2280      	movs	r2, #128	; 0x80
 8004330:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004332:	2301      	movs	r3, #1
 8004334:	e00c      	b.n	8004350 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2205      	movs	r2, #5
 800433a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	681a      	ldr	r2, [r3, #0]
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f022 0201 	bic.w	r2, r2, #1
 800434c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800434e:	2300      	movs	r3, #0
}
 8004350:	4618      	mov	r0, r3
 8004352:	370c      	adds	r7, #12
 8004354:	46bd      	mov	sp, r7
 8004356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435a:	4770      	bx	lr

0800435c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800435c:	b480      	push	{r7}
 800435e:	b089      	sub	sp, #36	; 0x24
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
 8004364:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004366:	2300      	movs	r3, #0
 8004368:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800436a:	2300      	movs	r3, #0
 800436c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800436e:	2300      	movs	r3, #0
 8004370:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004372:	2300      	movs	r3, #0
 8004374:	61fb      	str	r3, [r7, #28]
 8004376:	e16b      	b.n	8004650 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004378:	2201      	movs	r2, #1
 800437a:	69fb      	ldr	r3, [r7, #28]
 800437c:	fa02 f303 	lsl.w	r3, r2, r3
 8004380:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	697a      	ldr	r2, [r7, #20]
 8004388:	4013      	ands	r3, r2
 800438a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800438c:	693a      	ldr	r2, [r7, #16]
 800438e:	697b      	ldr	r3, [r7, #20]
 8004390:	429a      	cmp	r2, r3
 8004392:	f040 815a 	bne.w	800464a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	685b      	ldr	r3, [r3, #4]
 800439a:	f003 0303 	and.w	r3, r3, #3
 800439e:	2b01      	cmp	r3, #1
 80043a0:	d005      	beq.n	80043ae <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80043aa:	2b02      	cmp	r3, #2
 80043ac:	d130      	bne.n	8004410 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	689b      	ldr	r3, [r3, #8]
 80043b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80043b4:	69fb      	ldr	r3, [r7, #28]
 80043b6:	005b      	lsls	r3, r3, #1
 80043b8:	2203      	movs	r2, #3
 80043ba:	fa02 f303 	lsl.w	r3, r2, r3
 80043be:	43db      	mvns	r3, r3
 80043c0:	69ba      	ldr	r2, [r7, #24]
 80043c2:	4013      	ands	r3, r2
 80043c4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	68da      	ldr	r2, [r3, #12]
 80043ca:	69fb      	ldr	r3, [r7, #28]
 80043cc:	005b      	lsls	r3, r3, #1
 80043ce:	fa02 f303 	lsl.w	r3, r2, r3
 80043d2:	69ba      	ldr	r2, [r7, #24]
 80043d4:	4313      	orrs	r3, r2
 80043d6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	69ba      	ldr	r2, [r7, #24]
 80043dc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80043e4:	2201      	movs	r2, #1
 80043e6:	69fb      	ldr	r3, [r7, #28]
 80043e8:	fa02 f303 	lsl.w	r3, r2, r3
 80043ec:	43db      	mvns	r3, r3
 80043ee:	69ba      	ldr	r2, [r7, #24]
 80043f0:	4013      	ands	r3, r2
 80043f2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	091b      	lsrs	r3, r3, #4
 80043fa:	f003 0201 	and.w	r2, r3, #1
 80043fe:	69fb      	ldr	r3, [r7, #28]
 8004400:	fa02 f303 	lsl.w	r3, r2, r3
 8004404:	69ba      	ldr	r2, [r7, #24]
 8004406:	4313      	orrs	r3, r2
 8004408:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	69ba      	ldr	r2, [r7, #24]
 800440e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	f003 0303 	and.w	r3, r3, #3
 8004418:	2b03      	cmp	r3, #3
 800441a:	d017      	beq.n	800444c <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	68db      	ldr	r3, [r3, #12]
 8004420:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004422:	69fb      	ldr	r3, [r7, #28]
 8004424:	005b      	lsls	r3, r3, #1
 8004426:	2203      	movs	r2, #3
 8004428:	fa02 f303 	lsl.w	r3, r2, r3
 800442c:	43db      	mvns	r3, r3
 800442e:	69ba      	ldr	r2, [r7, #24]
 8004430:	4013      	ands	r3, r2
 8004432:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	689a      	ldr	r2, [r3, #8]
 8004438:	69fb      	ldr	r3, [r7, #28]
 800443a:	005b      	lsls	r3, r3, #1
 800443c:	fa02 f303 	lsl.w	r3, r2, r3
 8004440:	69ba      	ldr	r2, [r7, #24]
 8004442:	4313      	orrs	r3, r2
 8004444:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	69ba      	ldr	r2, [r7, #24]
 800444a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	f003 0303 	and.w	r3, r3, #3
 8004454:	2b02      	cmp	r3, #2
 8004456:	d123      	bne.n	80044a0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004458:	69fb      	ldr	r3, [r7, #28]
 800445a:	08da      	lsrs	r2, r3, #3
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	3208      	adds	r2, #8
 8004460:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004464:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004466:	69fb      	ldr	r3, [r7, #28]
 8004468:	f003 0307 	and.w	r3, r3, #7
 800446c:	009b      	lsls	r3, r3, #2
 800446e:	220f      	movs	r2, #15
 8004470:	fa02 f303 	lsl.w	r3, r2, r3
 8004474:	43db      	mvns	r3, r3
 8004476:	69ba      	ldr	r2, [r7, #24]
 8004478:	4013      	ands	r3, r2
 800447a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	691a      	ldr	r2, [r3, #16]
 8004480:	69fb      	ldr	r3, [r7, #28]
 8004482:	f003 0307 	and.w	r3, r3, #7
 8004486:	009b      	lsls	r3, r3, #2
 8004488:	fa02 f303 	lsl.w	r3, r2, r3
 800448c:	69ba      	ldr	r2, [r7, #24]
 800448e:	4313      	orrs	r3, r2
 8004490:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004492:	69fb      	ldr	r3, [r7, #28]
 8004494:	08da      	lsrs	r2, r3, #3
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	3208      	adds	r2, #8
 800449a:	69b9      	ldr	r1, [r7, #24]
 800449c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80044a6:	69fb      	ldr	r3, [r7, #28]
 80044a8:	005b      	lsls	r3, r3, #1
 80044aa:	2203      	movs	r2, #3
 80044ac:	fa02 f303 	lsl.w	r3, r2, r3
 80044b0:	43db      	mvns	r3, r3
 80044b2:	69ba      	ldr	r2, [r7, #24]
 80044b4:	4013      	ands	r3, r2
 80044b6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	685b      	ldr	r3, [r3, #4]
 80044bc:	f003 0203 	and.w	r2, r3, #3
 80044c0:	69fb      	ldr	r3, [r7, #28]
 80044c2:	005b      	lsls	r3, r3, #1
 80044c4:	fa02 f303 	lsl.w	r3, r2, r3
 80044c8:	69ba      	ldr	r2, [r7, #24]
 80044ca:	4313      	orrs	r3, r2
 80044cc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	69ba      	ldr	r2, [r7, #24]
 80044d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	685b      	ldr	r3, [r3, #4]
 80044d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044dc:	2b00      	cmp	r3, #0
 80044de:	f000 80b4 	beq.w	800464a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044e2:	2300      	movs	r3, #0
 80044e4:	60fb      	str	r3, [r7, #12]
 80044e6:	4b60      	ldr	r3, [pc, #384]	; (8004668 <HAL_GPIO_Init+0x30c>)
 80044e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044ea:	4a5f      	ldr	r2, [pc, #380]	; (8004668 <HAL_GPIO_Init+0x30c>)
 80044ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80044f0:	6453      	str	r3, [r2, #68]	; 0x44
 80044f2:	4b5d      	ldr	r3, [pc, #372]	; (8004668 <HAL_GPIO_Init+0x30c>)
 80044f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80044fa:	60fb      	str	r3, [r7, #12]
 80044fc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80044fe:	4a5b      	ldr	r2, [pc, #364]	; (800466c <HAL_GPIO_Init+0x310>)
 8004500:	69fb      	ldr	r3, [r7, #28]
 8004502:	089b      	lsrs	r3, r3, #2
 8004504:	3302      	adds	r3, #2
 8004506:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800450a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800450c:	69fb      	ldr	r3, [r7, #28]
 800450e:	f003 0303 	and.w	r3, r3, #3
 8004512:	009b      	lsls	r3, r3, #2
 8004514:	220f      	movs	r2, #15
 8004516:	fa02 f303 	lsl.w	r3, r2, r3
 800451a:	43db      	mvns	r3, r3
 800451c:	69ba      	ldr	r2, [r7, #24]
 800451e:	4013      	ands	r3, r2
 8004520:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	4a52      	ldr	r2, [pc, #328]	; (8004670 <HAL_GPIO_Init+0x314>)
 8004526:	4293      	cmp	r3, r2
 8004528:	d02b      	beq.n	8004582 <HAL_GPIO_Init+0x226>
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	4a51      	ldr	r2, [pc, #324]	; (8004674 <HAL_GPIO_Init+0x318>)
 800452e:	4293      	cmp	r3, r2
 8004530:	d025      	beq.n	800457e <HAL_GPIO_Init+0x222>
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	4a50      	ldr	r2, [pc, #320]	; (8004678 <HAL_GPIO_Init+0x31c>)
 8004536:	4293      	cmp	r3, r2
 8004538:	d01f      	beq.n	800457a <HAL_GPIO_Init+0x21e>
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	4a4f      	ldr	r2, [pc, #316]	; (800467c <HAL_GPIO_Init+0x320>)
 800453e:	4293      	cmp	r3, r2
 8004540:	d019      	beq.n	8004576 <HAL_GPIO_Init+0x21a>
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	4a4e      	ldr	r2, [pc, #312]	; (8004680 <HAL_GPIO_Init+0x324>)
 8004546:	4293      	cmp	r3, r2
 8004548:	d013      	beq.n	8004572 <HAL_GPIO_Init+0x216>
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	4a4d      	ldr	r2, [pc, #308]	; (8004684 <HAL_GPIO_Init+0x328>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d00d      	beq.n	800456e <HAL_GPIO_Init+0x212>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	4a4c      	ldr	r2, [pc, #304]	; (8004688 <HAL_GPIO_Init+0x32c>)
 8004556:	4293      	cmp	r3, r2
 8004558:	d007      	beq.n	800456a <HAL_GPIO_Init+0x20e>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	4a4b      	ldr	r2, [pc, #300]	; (800468c <HAL_GPIO_Init+0x330>)
 800455e:	4293      	cmp	r3, r2
 8004560:	d101      	bne.n	8004566 <HAL_GPIO_Init+0x20a>
 8004562:	2307      	movs	r3, #7
 8004564:	e00e      	b.n	8004584 <HAL_GPIO_Init+0x228>
 8004566:	2308      	movs	r3, #8
 8004568:	e00c      	b.n	8004584 <HAL_GPIO_Init+0x228>
 800456a:	2306      	movs	r3, #6
 800456c:	e00a      	b.n	8004584 <HAL_GPIO_Init+0x228>
 800456e:	2305      	movs	r3, #5
 8004570:	e008      	b.n	8004584 <HAL_GPIO_Init+0x228>
 8004572:	2304      	movs	r3, #4
 8004574:	e006      	b.n	8004584 <HAL_GPIO_Init+0x228>
 8004576:	2303      	movs	r3, #3
 8004578:	e004      	b.n	8004584 <HAL_GPIO_Init+0x228>
 800457a:	2302      	movs	r3, #2
 800457c:	e002      	b.n	8004584 <HAL_GPIO_Init+0x228>
 800457e:	2301      	movs	r3, #1
 8004580:	e000      	b.n	8004584 <HAL_GPIO_Init+0x228>
 8004582:	2300      	movs	r3, #0
 8004584:	69fa      	ldr	r2, [r7, #28]
 8004586:	f002 0203 	and.w	r2, r2, #3
 800458a:	0092      	lsls	r2, r2, #2
 800458c:	4093      	lsls	r3, r2
 800458e:	69ba      	ldr	r2, [r7, #24]
 8004590:	4313      	orrs	r3, r2
 8004592:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004594:	4935      	ldr	r1, [pc, #212]	; (800466c <HAL_GPIO_Init+0x310>)
 8004596:	69fb      	ldr	r3, [r7, #28]
 8004598:	089b      	lsrs	r3, r3, #2
 800459a:	3302      	adds	r3, #2
 800459c:	69ba      	ldr	r2, [r7, #24]
 800459e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80045a2:	4b3b      	ldr	r3, [pc, #236]	; (8004690 <HAL_GPIO_Init+0x334>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045a8:	693b      	ldr	r3, [r7, #16]
 80045aa:	43db      	mvns	r3, r3
 80045ac:	69ba      	ldr	r2, [r7, #24]
 80045ae:	4013      	ands	r3, r2
 80045b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	685b      	ldr	r3, [r3, #4]
 80045b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d003      	beq.n	80045c6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80045be:	69ba      	ldr	r2, [r7, #24]
 80045c0:	693b      	ldr	r3, [r7, #16]
 80045c2:	4313      	orrs	r3, r2
 80045c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80045c6:	4a32      	ldr	r2, [pc, #200]	; (8004690 <HAL_GPIO_Init+0x334>)
 80045c8:	69bb      	ldr	r3, [r7, #24]
 80045ca:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80045cc:	4b30      	ldr	r3, [pc, #192]	; (8004690 <HAL_GPIO_Init+0x334>)
 80045ce:	685b      	ldr	r3, [r3, #4]
 80045d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045d2:	693b      	ldr	r3, [r7, #16]
 80045d4:	43db      	mvns	r3, r3
 80045d6:	69ba      	ldr	r2, [r7, #24]
 80045d8:	4013      	ands	r3, r2
 80045da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	685b      	ldr	r3, [r3, #4]
 80045e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d003      	beq.n	80045f0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80045e8:	69ba      	ldr	r2, [r7, #24]
 80045ea:	693b      	ldr	r3, [r7, #16]
 80045ec:	4313      	orrs	r3, r2
 80045ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80045f0:	4a27      	ldr	r2, [pc, #156]	; (8004690 <HAL_GPIO_Init+0x334>)
 80045f2:	69bb      	ldr	r3, [r7, #24]
 80045f4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80045f6:	4b26      	ldr	r3, [pc, #152]	; (8004690 <HAL_GPIO_Init+0x334>)
 80045f8:	689b      	ldr	r3, [r3, #8]
 80045fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045fc:	693b      	ldr	r3, [r7, #16]
 80045fe:	43db      	mvns	r3, r3
 8004600:	69ba      	ldr	r2, [r7, #24]
 8004602:	4013      	ands	r3, r2
 8004604:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800460e:	2b00      	cmp	r3, #0
 8004610:	d003      	beq.n	800461a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004612:	69ba      	ldr	r2, [r7, #24]
 8004614:	693b      	ldr	r3, [r7, #16]
 8004616:	4313      	orrs	r3, r2
 8004618:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800461a:	4a1d      	ldr	r2, [pc, #116]	; (8004690 <HAL_GPIO_Init+0x334>)
 800461c:	69bb      	ldr	r3, [r7, #24]
 800461e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004620:	4b1b      	ldr	r3, [pc, #108]	; (8004690 <HAL_GPIO_Init+0x334>)
 8004622:	68db      	ldr	r3, [r3, #12]
 8004624:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	43db      	mvns	r3, r3
 800462a:	69ba      	ldr	r2, [r7, #24]
 800462c:	4013      	ands	r3, r2
 800462e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004638:	2b00      	cmp	r3, #0
 800463a:	d003      	beq.n	8004644 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800463c:	69ba      	ldr	r2, [r7, #24]
 800463e:	693b      	ldr	r3, [r7, #16]
 8004640:	4313      	orrs	r3, r2
 8004642:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004644:	4a12      	ldr	r2, [pc, #72]	; (8004690 <HAL_GPIO_Init+0x334>)
 8004646:	69bb      	ldr	r3, [r7, #24]
 8004648:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800464a:	69fb      	ldr	r3, [r7, #28]
 800464c:	3301      	adds	r3, #1
 800464e:	61fb      	str	r3, [r7, #28]
 8004650:	69fb      	ldr	r3, [r7, #28]
 8004652:	2b0f      	cmp	r3, #15
 8004654:	f67f ae90 	bls.w	8004378 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004658:	bf00      	nop
 800465a:	bf00      	nop
 800465c:	3724      	adds	r7, #36	; 0x24
 800465e:	46bd      	mov	sp, r7
 8004660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004664:	4770      	bx	lr
 8004666:	bf00      	nop
 8004668:	40023800 	.word	0x40023800
 800466c:	40013800 	.word	0x40013800
 8004670:	40020000 	.word	0x40020000
 8004674:	40020400 	.word	0x40020400
 8004678:	40020800 	.word	0x40020800
 800467c:	40020c00 	.word	0x40020c00
 8004680:	40021000 	.word	0x40021000
 8004684:	40021400 	.word	0x40021400
 8004688:	40021800 	.word	0x40021800
 800468c:	40021c00 	.word	0x40021c00
 8004690:	40013c00 	.word	0x40013c00

08004694 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004694:	b480      	push	{r7}
 8004696:	b085      	sub	sp, #20
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
 800469c:	460b      	mov	r3, r1
 800469e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	691a      	ldr	r2, [r3, #16]
 80046a4:	887b      	ldrh	r3, [r7, #2]
 80046a6:	4013      	ands	r3, r2
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d002      	beq.n	80046b2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80046ac:	2301      	movs	r3, #1
 80046ae:	73fb      	strb	r3, [r7, #15]
 80046b0:	e001      	b.n	80046b6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80046b2:	2300      	movs	r3, #0
 80046b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80046b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80046b8:	4618      	mov	r0, r3
 80046ba:	3714      	adds	r7, #20
 80046bc:	46bd      	mov	sp, r7
 80046be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c2:	4770      	bx	lr

080046c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b083      	sub	sp, #12
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
 80046cc:	460b      	mov	r3, r1
 80046ce:	807b      	strh	r3, [r7, #2]
 80046d0:	4613      	mov	r3, r2
 80046d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80046d4:	787b      	ldrb	r3, [r7, #1]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d003      	beq.n	80046e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80046da:	887a      	ldrh	r2, [r7, #2]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80046e0:	e003      	b.n	80046ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80046e2:	887b      	ldrh	r3, [r7, #2]
 80046e4:	041a      	lsls	r2, r3, #16
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	619a      	str	r2, [r3, #24]
}
 80046ea:	bf00      	nop
 80046ec:	370c      	adds	r7, #12
 80046ee:	46bd      	mov	sp, r7
 80046f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f4:	4770      	bx	lr
	...

080046f8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b082      	sub	sp, #8
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	4603      	mov	r3, r0
 8004700:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004702:	4b08      	ldr	r3, [pc, #32]	; (8004724 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004704:	695a      	ldr	r2, [r3, #20]
 8004706:	88fb      	ldrh	r3, [r7, #6]
 8004708:	4013      	ands	r3, r2
 800470a:	2b00      	cmp	r3, #0
 800470c:	d006      	beq.n	800471c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800470e:	4a05      	ldr	r2, [pc, #20]	; (8004724 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004710:	88fb      	ldrh	r3, [r7, #6]
 8004712:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004714:	88fb      	ldrh	r3, [r7, #6]
 8004716:	4618      	mov	r0, r3
 8004718:	f7fd f94c 	bl	80019b4 <HAL_GPIO_EXTI_Callback>
  }
}
 800471c:	bf00      	nop
 800471e:	3708      	adds	r7, #8
 8004720:	46bd      	mov	sp, r7
 8004722:	bd80      	pop	{r7, pc}
 8004724:	40013c00 	.word	0x40013c00

08004728 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b084      	sub	sp, #16
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d101      	bne.n	800473a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004736:	2301      	movs	r3, #1
 8004738:	e12b      	b.n	8004992 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004740:	b2db      	uxtb	r3, r3
 8004742:	2b00      	cmp	r3, #0
 8004744:	d106      	bne.n	8004754 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2200      	movs	r2, #0
 800474a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800474e:	6878      	ldr	r0, [r7, #4]
 8004750:	f7fe f940 	bl	80029d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2224      	movs	r2, #36	; 0x24
 8004758:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	681a      	ldr	r2, [r3, #0]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f022 0201 	bic.w	r2, r2, #1
 800476a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800477a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	681a      	ldr	r2, [r3, #0]
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800478a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800478c:	f002 f9ea 	bl	8006b64 <HAL_RCC_GetPCLK1Freq>
 8004790:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	685b      	ldr	r3, [r3, #4]
 8004796:	4a81      	ldr	r2, [pc, #516]	; (800499c <HAL_I2C_Init+0x274>)
 8004798:	4293      	cmp	r3, r2
 800479a:	d807      	bhi.n	80047ac <HAL_I2C_Init+0x84>
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	4a80      	ldr	r2, [pc, #512]	; (80049a0 <HAL_I2C_Init+0x278>)
 80047a0:	4293      	cmp	r3, r2
 80047a2:	bf94      	ite	ls
 80047a4:	2301      	movls	r3, #1
 80047a6:	2300      	movhi	r3, #0
 80047a8:	b2db      	uxtb	r3, r3
 80047aa:	e006      	b.n	80047ba <HAL_I2C_Init+0x92>
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	4a7d      	ldr	r2, [pc, #500]	; (80049a4 <HAL_I2C_Init+0x27c>)
 80047b0:	4293      	cmp	r3, r2
 80047b2:	bf94      	ite	ls
 80047b4:	2301      	movls	r3, #1
 80047b6:	2300      	movhi	r3, #0
 80047b8:	b2db      	uxtb	r3, r3
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d001      	beq.n	80047c2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80047be:	2301      	movs	r3, #1
 80047c0:	e0e7      	b.n	8004992 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	4a78      	ldr	r2, [pc, #480]	; (80049a8 <HAL_I2C_Init+0x280>)
 80047c6:	fba2 2303 	umull	r2, r3, r2, r3
 80047ca:	0c9b      	lsrs	r3, r3, #18
 80047cc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	68ba      	ldr	r2, [r7, #8]
 80047de:	430a      	orrs	r2, r1
 80047e0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	6a1b      	ldr	r3, [r3, #32]
 80047e8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	4a6a      	ldr	r2, [pc, #424]	; (800499c <HAL_I2C_Init+0x274>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d802      	bhi.n	80047fc <HAL_I2C_Init+0xd4>
 80047f6:	68bb      	ldr	r3, [r7, #8]
 80047f8:	3301      	adds	r3, #1
 80047fa:	e009      	b.n	8004810 <HAL_I2C_Init+0xe8>
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004802:	fb02 f303 	mul.w	r3, r2, r3
 8004806:	4a69      	ldr	r2, [pc, #420]	; (80049ac <HAL_I2C_Init+0x284>)
 8004808:	fba2 2303 	umull	r2, r3, r2, r3
 800480c:	099b      	lsrs	r3, r3, #6
 800480e:	3301      	adds	r3, #1
 8004810:	687a      	ldr	r2, [r7, #4]
 8004812:	6812      	ldr	r2, [r2, #0]
 8004814:	430b      	orrs	r3, r1
 8004816:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	69db      	ldr	r3, [r3, #28]
 800481e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004822:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	685b      	ldr	r3, [r3, #4]
 800482a:	495c      	ldr	r1, [pc, #368]	; (800499c <HAL_I2C_Init+0x274>)
 800482c:	428b      	cmp	r3, r1
 800482e:	d819      	bhi.n	8004864 <HAL_I2C_Init+0x13c>
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	1e59      	subs	r1, r3, #1
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	005b      	lsls	r3, r3, #1
 800483a:	fbb1 f3f3 	udiv	r3, r1, r3
 800483e:	1c59      	adds	r1, r3, #1
 8004840:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004844:	400b      	ands	r3, r1
 8004846:	2b00      	cmp	r3, #0
 8004848:	d00a      	beq.n	8004860 <HAL_I2C_Init+0x138>
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	1e59      	subs	r1, r3, #1
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	685b      	ldr	r3, [r3, #4]
 8004852:	005b      	lsls	r3, r3, #1
 8004854:	fbb1 f3f3 	udiv	r3, r1, r3
 8004858:	3301      	adds	r3, #1
 800485a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800485e:	e051      	b.n	8004904 <HAL_I2C_Init+0x1dc>
 8004860:	2304      	movs	r3, #4
 8004862:	e04f      	b.n	8004904 <HAL_I2C_Init+0x1dc>
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	689b      	ldr	r3, [r3, #8]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d111      	bne.n	8004890 <HAL_I2C_Init+0x168>
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	1e58      	subs	r0, r3, #1
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6859      	ldr	r1, [r3, #4]
 8004874:	460b      	mov	r3, r1
 8004876:	005b      	lsls	r3, r3, #1
 8004878:	440b      	add	r3, r1
 800487a:	fbb0 f3f3 	udiv	r3, r0, r3
 800487e:	3301      	adds	r3, #1
 8004880:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004884:	2b00      	cmp	r3, #0
 8004886:	bf0c      	ite	eq
 8004888:	2301      	moveq	r3, #1
 800488a:	2300      	movne	r3, #0
 800488c:	b2db      	uxtb	r3, r3
 800488e:	e012      	b.n	80048b6 <HAL_I2C_Init+0x18e>
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	1e58      	subs	r0, r3, #1
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6859      	ldr	r1, [r3, #4]
 8004898:	460b      	mov	r3, r1
 800489a:	009b      	lsls	r3, r3, #2
 800489c:	440b      	add	r3, r1
 800489e:	0099      	lsls	r1, r3, #2
 80048a0:	440b      	add	r3, r1
 80048a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80048a6:	3301      	adds	r3, #1
 80048a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	bf0c      	ite	eq
 80048b0:	2301      	moveq	r3, #1
 80048b2:	2300      	movne	r3, #0
 80048b4:	b2db      	uxtb	r3, r3
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d001      	beq.n	80048be <HAL_I2C_Init+0x196>
 80048ba:	2301      	movs	r3, #1
 80048bc:	e022      	b.n	8004904 <HAL_I2C_Init+0x1dc>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	689b      	ldr	r3, [r3, #8]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d10e      	bne.n	80048e4 <HAL_I2C_Init+0x1bc>
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	1e58      	subs	r0, r3, #1
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6859      	ldr	r1, [r3, #4]
 80048ce:	460b      	mov	r3, r1
 80048d0:	005b      	lsls	r3, r3, #1
 80048d2:	440b      	add	r3, r1
 80048d4:	fbb0 f3f3 	udiv	r3, r0, r3
 80048d8:	3301      	adds	r3, #1
 80048da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80048e2:	e00f      	b.n	8004904 <HAL_I2C_Init+0x1dc>
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	1e58      	subs	r0, r3, #1
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6859      	ldr	r1, [r3, #4]
 80048ec:	460b      	mov	r3, r1
 80048ee:	009b      	lsls	r3, r3, #2
 80048f0:	440b      	add	r3, r1
 80048f2:	0099      	lsls	r1, r3, #2
 80048f4:	440b      	add	r3, r1
 80048f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80048fa:	3301      	adds	r3, #1
 80048fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004900:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004904:	6879      	ldr	r1, [r7, #4]
 8004906:	6809      	ldr	r1, [r1, #0]
 8004908:	4313      	orrs	r3, r2
 800490a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	69da      	ldr	r2, [r3, #28]
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6a1b      	ldr	r3, [r3, #32]
 800491e:	431a      	orrs	r2, r3
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	430a      	orrs	r2, r1
 8004926:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	689b      	ldr	r3, [r3, #8]
 800492e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004932:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004936:	687a      	ldr	r2, [r7, #4]
 8004938:	6911      	ldr	r1, [r2, #16]
 800493a:	687a      	ldr	r2, [r7, #4]
 800493c:	68d2      	ldr	r2, [r2, #12]
 800493e:	4311      	orrs	r1, r2
 8004940:	687a      	ldr	r2, [r7, #4]
 8004942:	6812      	ldr	r2, [r2, #0]
 8004944:	430b      	orrs	r3, r1
 8004946:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	68db      	ldr	r3, [r3, #12]
 800494e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	695a      	ldr	r2, [r3, #20]
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	699b      	ldr	r3, [r3, #24]
 800495a:	431a      	orrs	r2, r3
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	430a      	orrs	r2, r1
 8004962:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	681a      	ldr	r2, [r3, #0]
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f042 0201 	orr.w	r2, r2, #1
 8004972:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2200      	movs	r2, #0
 8004978:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2220      	movs	r2, #32
 800497e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2200      	movs	r2, #0
 8004986:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2200      	movs	r2, #0
 800498c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004990:	2300      	movs	r3, #0
}
 8004992:	4618      	mov	r0, r3
 8004994:	3710      	adds	r7, #16
 8004996:	46bd      	mov	sp, r7
 8004998:	bd80      	pop	{r7, pc}
 800499a:	bf00      	nop
 800499c:	000186a0 	.word	0x000186a0
 80049a0:	001e847f 	.word	0x001e847f
 80049a4:	003d08ff 	.word	0x003d08ff
 80049a8:	431bde83 	.word	0x431bde83
 80049ac:	10624dd3 	.word	0x10624dd3

080049b0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b088      	sub	sp, #32
 80049b4:	af02      	add	r7, sp, #8
 80049b6:	60f8      	str	r0, [r7, #12]
 80049b8:	4608      	mov	r0, r1
 80049ba:	4611      	mov	r1, r2
 80049bc:	461a      	mov	r2, r3
 80049be:	4603      	mov	r3, r0
 80049c0:	817b      	strh	r3, [r7, #10]
 80049c2:	460b      	mov	r3, r1
 80049c4:	813b      	strh	r3, [r7, #8]
 80049c6:	4613      	mov	r3, r2
 80049c8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80049ca:	f7fe fcd3 	bl	8003374 <HAL_GetTick>
 80049ce:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049d6:	b2db      	uxtb	r3, r3
 80049d8:	2b20      	cmp	r3, #32
 80049da:	f040 80d9 	bne.w	8004b90 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80049de:	697b      	ldr	r3, [r7, #20]
 80049e0:	9300      	str	r3, [sp, #0]
 80049e2:	2319      	movs	r3, #25
 80049e4:	2201      	movs	r2, #1
 80049e6:	496d      	ldr	r1, [pc, #436]	; (8004b9c <HAL_I2C_Mem_Write+0x1ec>)
 80049e8:	68f8      	ldr	r0, [r7, #12]
 80049ea:	f000 f971 	bl	8004cd0 <I2C_WaitOnFlagUntilTimeout>
 80049ee:	4603      	mov	r3, r0
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d001      	beq.n	80049f8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80049f4:	2302      	movs	r3, #2
 80049f6:	e0cc      	b.n	8004b92 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049fe:	2b01      	cmp	r3, #1
 8004a00:	d101      	bne.n	8004a06 <HAL_I2C_Mem_Write+0x56>
 8004a02:	2302      	movs	r3, #2
 8004a04:	e0c5      	b.n	8004b92 <HAL_I2C_Mem_Write+0x1e2>
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	2201      	movs	r2, #1
 8004a0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f003 0301 	and.w	r3, r3, #1
 8004a18:	2b01      	cmp	r3, #1
 8004a1a:	d007      	beq.n	8004a2c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	681a      	ldr	r2, [r3, #0]
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f042 0201 	orr.w	r2, r2, #1
 8004a2a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	681a      	ldr	r2, [r3, #0]
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004a3a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	2221      	movs	r2, #33	; 0x21
 8004a40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	2240      	movs	r2, #64	; 0x40
 8004a48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	2200      	movs	r2, #0
 8004a50:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	6a3a      	ldr	r2, [r7, #32]
 8004a56:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004a5c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a62:	b29a      	uxth	r2, r3
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	4a4d      	ldr	r2, [pc, #308]	; (8004ba0 <HAL_I2C_Mem_Write+0x1f0>)
 8004a6c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004a6e:	88f8      	ldrh	r0, [r7, #6]
 8004a70:	893a      	ldrh	r2, [r7, #8]
 8004a72:	8979      	ldrh	r1, [r7, #10]
 8004a74:	697b      	ldr	r3, [r7, #20]
 8004a76:	9301      	str	r3, [sp, #4]
 8004a78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a7a:	9300      	str	r3, [sp, #0]
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	68f8      	ldr	r0, [r7, #12]
 8004a80:	f000 f890 	bl	8004ba4 <I2C_RequestMemoryWrite>
 8004a84:	4603      	mov	r3, r0
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d052      	beq.n	8004b30 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	e081      	b.n	8004b92 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a8e:	697a      	ldr	r2, [r7, #20]
 8004a90:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004a92:	68f8      	ldr	r0, [r7, #12]
 8004a94:	f000 f9f2 	bl	8004e7c <I2C_WaitOnTXEFlagUntilTimeout>
 8004a98:	4603      	mov	r3, r0
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d00d      	beq.n	8004aba <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aa2:	2b04      	cmp	r3, #4
 8004aa4:	d107      	bne.n	8004ab6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	681a      	ldr	r2, [r3, #0]
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ab4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	e06b      	b.n	8004b92 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004abe:	781a      	ldrb	r2, [r3, #0]
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aca:	1c5a      	adds	r2, r3, #1
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ad4:	3b01      	subs	r3, #1
 8004ad6:	b29a      	uxth	r2, r3
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ae0:	b29b      	uxth	r3, r3
 8004ae2:	3b01      	subs	r3, #1
 8004ae4:	b29a      	uxth	r2, r3
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	695b      	ldr	r3, [r3, #20]
 8004af0:	f003 0304 	and.w	r3, r3, #4
 8004af4:	2b04      	cmp	r3, #4
 8004af6:	d11b      	bne.n	8004b30 <HAL_I2C_Mem_Write+0x180>
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d017      	beq.n	8004b30 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b04:	781a      	ldrb	r2, [r3, #0]
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b10:	1c5a      	adds	r2, r3, #1
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b1a:	3b01      	subs	r3, #1
 8004b1c:	b29a      	uxth	r2, r3
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b26:	b29b      	uxth	r3, r3
 8004b28:	3b01      	subs	r3, #1
 8004b2a:	b29a      	uxth	r2, r3
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d1aa      	bne.n	8004a8e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b38:	697a      	ldr	r2, [r7, #20]
 8004b3a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004b3c:	68f8      	ldr	r0, [r7, #12]
 8004b3e:	f000 f9de 	bl	8004efe <I2C_WaitOnBTFFlagUntilTimeout>
 8004b42:	4603      	mov	r3, r0
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d00d      	beq.n	8004b64 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b4c:	2b04      	cmp	r3, #4
 8004b4e:	d107      	bne.n	8004b60 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	681a      	ldr	r2, [r3, #0]
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b5e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004b60:	2301      	movs	r3, #1
 8004b62:	e016      	b.n	8004b92 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	681a      	ldr	r2, [r3, #0]
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b72:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	2220      	movs	r2, #32
 8004b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	2200      	movs	r2, #0
 8004b80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	2200      	movs	r2, #0
 8004b88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	e000      	b.n	8004b92 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004b90:	2302      	movs	r3, #2
  }
}
 8004b92:	4618      	mov	r0, r3
 8004b94:	3718      	adds	r7, #24
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bd80      	pop	{r7, pc}
 8004b9a:	bf00      	nop
 8004b9c:	00100002 	.word	0x00100002
 8004ba0:	ffff0000 	.word	0xffff0000

08004ba4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b088      	sub	sp, #32
 8004ba8:	af02      	add	r7, sp, #8
 8004baa:	60f8      	str	r0, [r7, #12]
 8004bac:	4608      	mov	r0, r1
 8004bae:	4611      	mov	r1, r2
 8004bb0:	461a      	mov	r2, r3
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	817b      	strh	r3, [r7, #10]
 8004bb6:	460b      	mov	r3, r1
 8004bb8:	813b      	strh	r3, [r7, #8]
 8004bba:	4613      	mov	r3, r2
 8004bbc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	681a      	ldr	r2, [r3, #0]
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004bcc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bd0:	9300      	str	r3, [sp, #0]
 8004bd2:	6a3b      	ldr	r3, [r7, #32]
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004bda:	68f8      	ldr	r0, [r7, #12]
 8004bdc:	f000 f878 	bl	8004cd0 <I2C_WaitOnFlagUntilTimeout>
 8004be0:	4603      	mov	r3, r0
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d00d      	beq.n	8004c02 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bf0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004bf4:	d103      	bne.n	8004bfe <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004bfc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004bfe:	2303      	movs	r3, #3
 8004c00:	e05f      	b.n	8004cc2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004c02:	897b      	ldrh	r3, [r7, #10]
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	461a      	mov	r2, r3
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004c10:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c14:	6a3a      	ldr	r2, [r7, #32]
 8004c16:	492d      	ldr	r1, [pc, #180]	; (8004ccc <I2C_RequestMemoryWrite+0x128>)
 8004c18:	68f8      	ldr	r0, [r7, #12]
 8004c1a:	f000 f8b0 	bl	8004d7e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c1e:	4603      	mov	r3, r0
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d001      	beq.n	8004c28 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004c24:	2301      	movs	r3, #1
 8004c26:	e04c      	b.n	8004cc2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c28:	2300      	movs	r3, #0
 8004c2a:	617b      	str	r3, [r7, #20]
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	695b      	ldr	r3, [r3, #20]
 8004c32:	617b      	str	r3, [r7, #20]
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	699b      	ldr	r3, [r3, #24]
 8004c3a:	617b      	str	r3, [r7, #20]
 8004c3c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c40:	6a39      	ldr	r1, [r7, #32]
 8004c42:	68f8      	ldr	r0, [r7, #12]
 8004c44:	f000 f91a 	bl	8004e7c <I2C_WaitOnTXEFlagUntilTimeout>
 8004c48:	4603      	mov	r3, r0
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d00d      	beq.n	8004c6a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c52:	2b04      	cmp	r3, #4
 8004c54:	d107      	bne.n	8004c66 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	681a      	ldr	r2, [r3, #0]
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c64:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004c66:	2301      	movs	r3, #1
 8004c68:	e02b      	b.n	8004cc2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004c6a:	88fb      	ldrh	r3, [r7, #6]
 8004c6c:	2b01      	cmp	r3, #1
 8004c6e:	d105      	bne.n	8004c7c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004c70:	893b      	ldrh	r3, [r7, #8]
 8004c72:	b2da      	uxtb	r2, r3
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	611a      	str	r2, [r3, #16]
 8004c7a:	e021      	b.n	8004cc0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004c7c:	893b      	ldrh	r3, [r7, #8]
 8004c7e:	0a1b      	lsrs	r3, r3, #8
 8004c80:	b29b      	uxth	r3, r3
 8004c82:	b2da      	uxtb	r2, r3
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c8c:	6a39      	ldr	r1, [r7, #32]
 8004c8e:	68f8      	ldr	r0, [r7, #12]
 8004c90:	f000 f8f4 	bl	8004e7c <I2C_WaitOnTXEFlagUntilTimeout>
 8004c94:	4603      	mov	r3, r0
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d00d      	beq.n	8004cb6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c9e:	2b04      	cmp	r3, #4
 8004ca0:	d107      	bne.n	8004cb2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	681a      	ldr	r2, [r3, #0]
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004cb0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	e005      	b.n	8004cc2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004cb6:	893b      	ldrh	r3, [r7, #8]
 8004cb8:	b2da      	uxtb	r2, r3
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004cc0:	2300      	movs	r3, #0
}
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	3718      	adds	r7, #24
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	bd80      	pop	{r7, pc}
 8004cca:	bf00      	nop
 8004ccc:	00010002 	.word	0x00010002

08004cd0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b084      	sub	sp, #16
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	60f8      	str	r0, [r7, #12]
 8004cd8:	60b9      	str	r1, [r7, #8]
 8004cda:	603b      	str	r3, [r7, #0]
 8004cdc:	4613      	mov	r3, r2
 8004cde:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004ce0:	e025      	b.n	8004d2e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ce8:	d021      	beq.n	8004d2e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cea:	f7fe fb43 	bl	8003374 <HAL_GetTick>
 8004cee:	4602      	mov	r2, r0
 8004cf0:	69bb      	ldr	r3, [r7, #24]
 8004cf2:	1ad3      	subs	r3, r2, r3
 8004cf4:	683a      	ldr	r2, [r7, #0]
 8004cf6:	429a      	cmp	r2, r3
 8004cf8:	d302      	bcc.n	8004d00 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d116      	bne.n	8004d2e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	2200      	movs	r2, #0
 8004d04:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	2220      	movs	r2, #32
 8004d0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	2200      	movs	r2, #0
 8004d12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d1a:	f043 0220 	orr.w	r2, r3, #32
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	2200      	movs	r2, #0
 8004d26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	e023      	b.n	8004d76 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004d2e:	68bb      	ldr	r3, [r7, #8]
 8004d30:	0c1b      	lsrs	r3, r3, #16
 8004d32:	b2db      	uxtb	r3, r3
 8004d34:	2b01      	cmp	r3, #1
 8004d36:	d10d      	bne.n	8004d54 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	695b      	ldr	r3, [r3, #20]
 8004d3e:	43da      	mvns	r2, r3
 8004d40:	68bb      	ldr	r3, [r7, #8]
 8004d42:	4013      	ands	r3, r2
 8004d44:	b29b      	uxth	r3, r3
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	bf0c      	ite	eq
 8004d4a:	2301      	moveq	r3, #1
 8004d4c:	2300      	movne	r3, #0
 8004d4e:	b2db      	uxtb	r3, r3
 8004d50:	461a      	mov	r2, r3
 8004d52:	e00c      	b.n	8004d6e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	699b      	ldr	r3, [r3, #24]
 8004d5a:	43da      	mvns	r2, r3
 8004d5c:	68bb      	ldr	r3, [r7, #8]
 8004d5e:	4013      	ands	r3, r2
 8004d60:	b29b      	uxth	r3, r3
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	bf0c      	ite	eq
 8004d66:	2301      	moveq	r3, #1
 8004d68:	2300      	movne	r3, #0
 8004d6a:	b2db      	uxtb	r3, r3
 8004d6c:	461a      	mov	r2, r3
 8004d6e:	79fb      	ldrb	r3, [r7, #7]
 8004d70:	429a      	cmp	r2, r3
 8004d72:	d0b6      	beq.n	8004ce2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004d74:	2300      	movs	r3, #0
}
 8004d76:	4618      	mov	r0, r3
 8004d78:	3710      	adds	r7, #16
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	bd80      	pop	{r7, pc}

08004d7e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004d7e:	b580      	push	{r7, lr}
 8004d80:	b084      	sub	sp, #16
 8004d82:	af00      	add	r7, sp, #0
 8004d84:	60f8      	str	r0, [r7, #12]
 8004d86:	60b9      	str	r1, [r7, #8]
 8004d88:	607a      	str	r2, [r7, #4]
 8004d8a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004d8c:	e051      	b.n	8004e32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	695b      	ldr	r3, [r3, #20]
 8004d94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d9c:	d123      	bne.n	8004de6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	681a      	ldr	r2, [r3, #0]
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004dac:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004db6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	2200      	movs	r2, #0
 8004dbc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	2220      	movs	r2, #32
 8004dc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dd2:	f043 0204 	orr.w	r2, r3, #4
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	2200      	movs	r2, #0
 8004dde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004de2:	2301      	movs	r3, #1
 8004de4:	e046      	b.n	8004e74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dec:	d021      	beq.n	8004e32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004dee:	f7fe fac1 	bl	8003374 <HAL_GetTick>
 8004df2:	4602      	mov	r2, r0
 8004df4:	683b      	ldr	r3, [r7, #0]
 8004df6:	1ad3      	subs	r3, r2, r3
 8004df8:	687a      	ldr	r2, [r7, #4]
 8004dfa:	429a      	cmp	r2, r3
 8004dfc:	d302      	bcc.n	8004e04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d116      	bne.n	8004e32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2200      	movs	r2, #0
 8004e08:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	2220      	movs	r2, #32
 8004e0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	2200      	movs	r2, #0
 8004e16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e1e:	f043 0220 	orr.w	r2, r3, #32
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	2200      	movs	r2, #0
 8004e2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004e2e:	2301      	movs	r3, #1
 8004e30:	e020      	b.n	8004e74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004e32:	68bb      	ldr	r3, [r7, #8]
 8004e34:	0c1b      	lsrs	r3, r3, #16
 8004e36:	b2db      	uxtb	r3, r3
 8004e38:	2b01      	cmp	r3, #1
 8004e3a:	d10c      	bne.n	8004e56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	695b      	ldr	r3, [r3, #20]
 8004e42:	43da      	mvns	r2, r3
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	4013      	ands	r3, r2
 8004e48:	b29b      	uxth	r3, r3
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	bf14      	ite	ne
 8004e4e:	2301      	movne	r3, #1
 8004e50:	2300      	moveq	r3, #0
 8004e52:	b2db      	uxtb	r3, r3
 8004e54:	e00b      	b.n	8004e6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	699b      	ldr	r3, [r3, #24]
 8004e5c:	43da      	mvns	r2, r3
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	4013      	ands	r3, r2
 8004e62:	b29b      	uxth	r3, r3
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	bf14      	ite	ne
 8004e68:	2301      	movne	r3, #1
 8004e6a:	2300      	moveq	r3, #0
 8004e6c:	b2db      	uxtb	r3, r3
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d18d      	bne.n	8004d8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004e72:	2300      	movs	r3, #0
}
 8004e74:	4618      	mov	r0, r3
 8004e76:	3710      	adds	r7, #16
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bd80      	pop	{r7, pc}

08004e7c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b084      	sub	sp, #16
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	60f8      	str	r0, [r7, #12]
 8004e84:	60b9      	str	r1, [r7, #8]
 8004e86:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004e88:	e02d      	b.n	8004ee6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004e8a:	68f8      	ldr	r0, [r7, #12]
 8004e8c:	f000 f878 	bl	8004f80 <I2C_IsAcknowledgeFailed>
 8004e90:	4603      	mov	r3, r0
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d001      	beq.n	8004e9a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004e96:	2301      	movs	r3, #1
 8004e98:	e02d      	b.n	8004ef6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e9a:	68bb      	ldr	r3, [r7, #8]
 8004e9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ea0:	d021      	beq.n	8004ee6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ea2:	f7fe fa67 	bl	8003374 <HAL_GetTick>
 8004ea6:	4602      	mov	r2, r0
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	1ad3      	subs	r3, r2, r3
 8004eac:	68ba      	ldr	r2, [r7, #8]
 8004eae:	429a      	cmp	r2, r3
 8004eb0:	d302      	bcc.n	8004eb8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004eb2:	68bb      	ldr	r3, [r7, #8]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d116      	bne.n	8004ee6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	2220      	movs	r2, #32
 8004ec2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ed2:	f043 0220 	orr.w	r2, r3, #32
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	2200      	movs	r2, #0
 8004ede:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	e007      	b.n	8004ef6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	695b      	ldr	r3, [r3, #20]
 8004eec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ef0:	2b80      	cmp	r3, #128	; 0x80
 8004ef2:	d1ca      	bne.n	8004e8a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004ef4:	2300      	movs	r3, #0
}
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	3710      	adds	r7, #16
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bd80      	pop	{r7, pc}

08004efe <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004efe:	b580      	push	{r7, lr}
 8004f00:	b084      	sub	sp, #16
 8004f02:	af00      	add	r7, sp, #0
 8004f04:	60f8      	str	r0, [r7, #12]
 8004f06:	60b9      	str	r1, [r7, #8]
 8004f08:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004f0a:	e02d      	b.n	8004f68 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004f0c:	68f8      	ldr	r0, [r7, #12]
 8004f0e:	f000 f837 	bl	8004f80 <I2C_IsAcknowledgeFailed>
 8004f12:	4603      	mov	r3, r0
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d001      	beq.n	8004f1c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004f18:	2301      	movs	r3, #1
 8004f1a:	e02d      	b.n	8004f78 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f1c:	68bb      	ldr	r3, [r7, #8]
 8004f1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f22:	d021      	beq.n	8004f68 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f24:	f7fe fa26 	bl	8003374 <HAL_GetTick>
 8004f28:	4602      	mov	r2, r0
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	1ad3      	subs	r3, r2, r3
 8004f2e:	68ba      	ldr	r2, [r7, #8]
 8004f30:	429a      	cmp	r2, r3
 8004f32:	d302      	bcc.n	8004f3a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d116      	bne.n	8004f68 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	2220      	movs	r2, #32
 8004f44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f54:	f043 0220 	orr.w	r2, r3, #32
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	2200      	movs	r2, #0
 8004f60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004f64:	2301      	movs	r3, #1
 8004f66:	e007      	b.n	8004f78 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	695b      	ldr	r3, [r3, #20]
 8004f6e:	f003 0304 	and.w	r3, r3, #4
 8004f72:	2b04      	cmp	r3, #4
 8004f74:	d1ca      	bne.n	8004f0c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004f76:	2300      	movs	r3, #0
}
 8004f78:	4618      	mov	r0, r3
 8004f7a:	3710      	adds	r7, #16
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	bd80      	pop	{r7, pc}

08004f80 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004f80:	b480      	push	{r7}
 8004f82:	b083      	sub	sp, #12
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	695b      	ldr	r3, [r3, #20]
 8004f8e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f92:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f96:	d11b      	bne.n	8004fd0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004fa0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2220      	movs	r2, #32
 8004fac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fbc:	f043 0204 	orr.w	r2, r3, #4
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004fcc:	2301      	movs	r3, #1
 8004fce:	e000      	b.n	8004fd2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004fd0:	2300      	movs	r3, #0
}
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	370c      	adds	r7, #12
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fdc:	4770      	bx	lr

08004fde <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004fde:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004fe0:	b08f      	sub	sp, #60	; 0x3c
 8004fe2:	af0a      	add	r7, sp, #40	; 0x28
 8004fe4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d101      	bne.n	8004ff0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004fec:	2301      	movs	r3, #1
 8004fee:	e10f      	b.n	8005210 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8004ffc:	b2db      	uxtb	r3, r3
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d106      	bne.n	8005010 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2200      	movs	r2, #0
 8005006:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800500a:	6878      	ldr	r0, [r7, #4]
 800500c:	f008 fb3e 	bl	800d68c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2203      	movs	r2, #3
 8005014:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8005018:	68bb      	ldr	r3, [r7, #8]
 800501a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800501c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005020:	2b00      	cmp	r3, #0
 8005022:	d102      	bne.n	800502a <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2200      	movs	r2, #0
 8005028:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	4618      	mov	r0, r3
 8005030:	f005 f9f3 	bl	800a41a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	603b      	str	r3, [r7, #0]
 800503a:	687e      	ldr	r6, [r7, #4]
 800503c:	466d      	mov	r5, sp
 800503e:	f106 0410 	add.w	r4, r6, #16
 8005042:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005044:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005046:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005048:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800504a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800504e:	e885 0003 	stmia.w	r5, {r0, r1}
 8005052:	1d33      	adds	r3, r6, #4
 8005054:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005056:	6838      	ldr	r0, [r7, #0]
 8005058:	f005 f8ca 	bl	800a1f0 <USB_CoreInit>
 800505c:	4603      	mov	r3, r0
 800505e:	2b00      	cmp	r3, #0
 8005060:	d005      	beq.n	800506e <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2202      	movs	r2, #2
 8005066:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800506a:	2301      	movs	r3, #1
 800506c:	e0d0      	b.n	8005210 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	2100      	movs	r1, #0
 8005074:	4618      	mov	r0, r3
 8005076:	f005 f9e1 	bl	800a43c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800507a:	2300      	movs	r3, #0
 800507c:	73fb      	strb	r3, [r7, #15]
 800507e:	e04a      	b.n	8005116 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005080:	7bfa      	ldrb	r2, [r7, #15]
 8005082:	6879      	ldr	r1, [r7, #4]
 8005084:	4613      	mov	r3, r2
 8005086:	00db      	lsls	r3, r3, #3
 8005088:	1a9b      	subs	r3, r3, r2
 800508a:	009b      	lsls	r3, r3, #2
 800508c:	440b      	add	r3, r1
 800508e:	333d      	adds	r3, #61	; 0x3d
 8005090:	2201      	movs	r2, #1
 8005092:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005094:	7bfa      	ldrb	r2, [r7, #15]
 8005096:	6879      	ldr	r1, [r7, #4]
 8005098:	4613      	mov	r3, r2
 800509a:	00db      	lsls	r3, r3, #3
 800509c:	1a9b      	subs	r3, r3, r2
 800509e:	009b      	lsls	r3, r3, #2
 80050a0:	440b      	add	r3, r1
 80050a2:	333c      	adds	r3, #60	; 0x3c
 80050a4:	7bfa      	ldrb	r2, [r7, #15]
 80050a6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80050a8:	7bfa      	ldrb	r2, [r7, #15]
 80050aa:	7bfb      	ldrb	r3, [r7, #15]
 80050ac:	b298      	uxth	r0, r3
 80050ae:	6879      	ldr	r1, [r7, #4]
 80050b0:	4613      	mov	r3, r2
 80050b2:	00db      	lsls	r3, r3, #3
 80050b4:	1a9b      	subs	r3, r3, r2
 80050b6:	009b      	lsls	r3, r3, #2
 80050b8:	440b      	add	r3, r1
 80050ba:	3342      	adds	r3, #66	; 0x42
 80050bc:	4602      	mov	r2, r0
 80050be:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80050c0:	7bfa      	ldrb	r2, [r7, #15]
 80050c2:	6879      	ldr	r1, [r7, #4]
 80050c4:	4613      	mov	r3, r2
 80050c6:	00db      	lsls	r3, r3, #3
 80050c8:	1a9b      	subs	r3, r3, r2
 80050ca:	009b      	lsls	r3, r3, #2
 80050cc:	440b      	add	r3, r1
 80050ce:	333f      	adds	r3, #63	; 0x3f
 80050d0:	2200      	movs	r2, #0
 80050d2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80050d4:	7bfa      	ldrb	r2, [r7, #15]
 80050d6:	6879      	ldr	r1, [r7, #4]
 80050d8:	4613      	mov	r3, r2
 80050da:	00db      	lsls	r3, r3, #3
 80050dc:	1a9b      	subs	r3, r3, r2
 80050de:	009b      	lsls	r3, r3, #2
 80050e0:	440b      	add	r3, r1
 80050e2:	3344      	adds	r3, #68	; 0x44
 80050e4:	2200      	movs	r2, #0
 80050e6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80050e8:	7bfa      	ldrb	r2, [r7, #15]
 80050ea:	6879      	ldr	r1, [r7, #4]
 80050ec:	4613      	mov	r3, r2
 80050ee:	00db      	lsls	r3, r3, #3
 80050f0:	1a9b      	subs	r3, r3, r2
 80050f2:	009b      	lsls	r3, r3, #2
 80050f4:	440b      	add	r3, r1
 80050f6:	3348      	adds	r3, #72	; 0x48
 80050f8:	2200      	movs	r2, #0
 80050fa:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80050fc:	7bfa      	ldrb	r2, [r7, #15]
 80050fe:	6879      	ldr	r1, [r7, #4]
 8005100:	4613      	mov	r3, r2
 8005102:	00db      	lsls	r3, r3, #3
 8005104:	1a9b      	subs	r3, r3, r2
 8005106:	009b      	lsls	r3, r3, #2
 8005108:	440b      	add	r3, r1
 800510a:	3350      	adds	r3, #80	; 0x50
 800510c:	2200      	movs	r2, #0
 800510e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005110:	7bfb      	ldrb	r3, [r7, #15]
 8005112:	3301      	adds	r3, #1
 8005114:	73fb      	strb	r3, [r7, #15]
 8005116:	7bfa      	ldrb	r2, [r7, #15]
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	685b      	ldr	r3, [r3, #4]
 800511c:	429a      	cmp	r2, r3
 800511e:	d3af      	bcc.n	8005080 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005120:	2300      	movs	r3, #0
 8005122:	73fb      	strb	r3, [r7, #15]
 8005124:	e044      	b.n	80051b0 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005126:	7bfa      	ldrb	r2, [r7, #15]
 8005128:	6879      	ldr	r1, [r7, #4]
 800512a:	4613      	mov	r3, r2
 800512c:	00db      	lsls	r3, r3, #3
 800512e:	1a9b      	subs	r3, r3, r2
 8005130:	009b      	lsls	r3, r3, #2
 8005132:	440b      	add	r3, r1
 8005134:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8005138:	2200      	movs	r2, #0
 800513a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800513c:	7bfa      	ldrb	r2, [r7, #15]
 800513e:	6879      	ldr	r1, [r7, #4]
 8005140:	4613      	mov	r3, r2
 8005142:	00db      	lsls	r3, r3, #3
 8005144:	1a9b      	subs	r3, r3, r2
 8005146:	009b      	lsls	r3, r3, #2
 8005148:	440b      	add	r3, r1
 800514a:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800514e:	7bfa      	ldrb	r2, [r7, #15]
 8005150:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005152:	7bfa      	ldrb	r2, [r7, #15]
 8005154:	6879      	ldr	r1, [r7, #4]
 8005156:	4613      	mov	r3, r2
 8005158:	00db      	lsls	r3, r3, #3
 800515a:	1a9b      	subs	r3, r3, r2
 800515c:	009b      	lsls	r3, r3, #2
 800515e:	440b      	add	r3, r1
 8005160:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8005164:	2200      	movs	r2, #0
 8005166:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005168:	7bfa      	ldrb	r2, [r7, #15]
 800516a:	6879      	ldr	r1, [r7, #4]
 800516c:	4613      	mov	r3, r2
 800516e:	00db      	lsls	r3, r3, #3
 8005170:	1a9b      	subs	r3, r3, r2
 8005172:	009b      	lsls	r3, r3, #2
 8005174:	440b      	add	r3, r1
 8005176:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800517a:	2200      	movs	r2, #0
 800517c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800517e:	7bfa      	ldrb	r2, [r7, #15]
 8005180:	6879      	ldr	r1, [r7, #4]
 8005182:	4613      	mov	r3, r2
 8005184:	00db      	lsls	r3, r3, #3
 8005186:	1a9b      	subs	r3, r3, r2
 8005188:	009b      	lsls	r3, r3, #2
 800518a:	440b      	add	r3, r1
 800518c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8005190:	2200      	movs	r2, #0
 8005192:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005194:	7bfa      	ldrb	r2, [r7, #15]
 8005196:	6879      	ldr	r1, [r7, #4]
 8005198:	4613      	mov	r3, r2
 800519a:	00db      	lsls	r3, r3, #3
 800519c:	1a9b      	subs	r3, r3, r2
 800519e:	009b      	lsls	r3, r3, #2
 80051a0:	440b      	add	r3, r1
 80051a2:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80051a6:	2200      	movs	r2, #0
 80051a8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80051aa:	7bfb      	ldrb	r3, [r7, #15]
 80051ac:	3301      	adds	r3, #1
 80051ae:	73fb      	strb	r3, [r7, #15]
 80051b0:	7bfa      	ldrb	r2, [r7, #15]
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	685b      	ldr	r3, [r3, #4]
 80051b6:	429a      	cmp	r2, r3
 80051b8:	d3b5      	bcc.n	8005126 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	603b      	str	r3, [r7, #0]
 80051c0:	687e      	ldr	r6, [r7, #4]
 80051c2:	466d      	mov	r5, sp
 80051c4:	f106 0410 	add.w	r4, r6, #16
 80051c8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80051ca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80051cc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80051ce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80051d0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80051d4:	e885 0003 	stmia.w	r5, {r0, r1}
 80051d8:	1d33      	adds	r3, r6, #4
 80051da:	cb0e      	ldmia	r3, {r1, r2, r3}
 80051dc:	6838      	ldr	r0, [r7, #0]
 80051de:	f005 f957 	bl	800a490 <USB_DevInit>
 80051e2:	4603      	mov	r3, r0
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d005      	beq.n	80051f4 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2202      	movs	r2, #2
 80051ec:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80051f0:	2301      	movs	r3, #1
 80051f2:	e00d      	b.n	8005210 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2200      	movs	r2, #0
 80051f8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2201      	movs	r2, #1
 8005200:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	4618      	mov	r0, r3
 800520a:	f006 f99f 	bl	800b54c <USB_DevDisconnect>

  return HAL_OK;
 800520e:	2300      	movs	r3, #0
}
 8005210:	4618      	mov	r0, r3
 8005212:	3714      	adds	r7, #20
 8005214:	46bd      	mov	sp, r7
 8005216:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005218 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b084      	sub	sp, #16
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800522c:	2b01      	cmp	r3, #1
 800522e:	d101      	bne.n	8005234 <HAL_PCD_Start+0x1c>
 8005230:	2302      	movs	r3, #2
 8005232:	e020      	b.n	8005276 <HAL_PCD_Start+0x5e>
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2201      	movs	r2, #1
 8005238:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005240:	2b01      	cmp	r3, #1
 8005242:	d109      	bne.n	8005258 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8005248:	2b01      	cmp	r3, #1
 800524a:	d005      	beq.n	8005258 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005250:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	4618      	mov	r0, r3
 800525e:	f005 f8cb 	bl	800a3f8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	4618      	mov	r0, r3
 8005268:	f006 f94f 	bl	800b50a <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2200      	movs	r2, #0
 8005270:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005274:	2300      	movs	r3, #0
}
 8005276:	4618      	mov	r0, r3
 8005278:	3710      	adds	r7, #16
 800527a:	46bd      	mov	sp, r7
 800527c:	bd80      	pop	{r7, pc}

0800527e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800527e:	b590      	push	{r4, r7, lr}
 8005280:	b08d      	sub	sp, #52	; 0x34
 8005282:	af00      	add	r7, sp, #0
 8005284:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800528c:	6a3b      	ldr	r3, [r7, #32]
 800528e:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	4618      	mov	r0, r3
 8005296:	f006 fa0d 	bl	800b6b4 <USB_GetMode>
 800529a:	4603      	mov	r3, r0
 800529c:	2b00      	cmp	r3, #0
 800529e:	f040 839d 	bne.w	80059dc <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	4618      	mov	r0, r3
 80052a8:	f006 f971 	bl	800b58e <USB_ReadInterrupts>
 80052ac:	4603      	mov	r3, r0
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	f000 8393 	beq.w	80059da <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	4618      	mov	r0, r3
 80052ba:	f006 f968 	bl	800b58e <USB_ReadInterrupts>
 80052be:	4603      	mov	r3, r0
 80052c0:	f003 0302 	and.w	r3, r3, #2
 80052c4:	2b02      	cmp	r3, #2
 80052c6:	d107      	bne.n	80052d8 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	695a      	ldr	r2, [r3, #20]
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f002 0202 	and.w	r2, r2, #2
 80052d6:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4618      	mov	r0, r3
 80052de:	f006 f956 	bl	800b58e <USB_ReadInterrupts>
 80052e2:	4603      	mov	r3, r0
 80052e4:	f003 0310 	and.w	r3, r3, #16
 80052e8:	2b10      	cmp	r3, #16
 80052ea:	d161      	bne.n	80053b0 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	699a      	ldr	r2, [r3, #24]
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f022 0210 	bic.w	r2, r2, #16
 80052fa:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 80052fc:	6a3b      	ldr	r3, [r7, #32]
 80052fe:	6a1b      	ldr	r3, [r3, #32]
 8005300:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8005302:	69bb      	ldr	r3, [r7, #24]
 8005304:	f003 020f 	and.w	r2, r3, #15
 8005308:	4613      	mov	r3, r2
 800530a:	00db      	lsls	r3, r3, #3
 800530c:	1a9b      	subs	r3, r3, r2
 800530e:	009b      	lsls	r3, r3, #2
 8005310:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005314:	687a      	ldr	r2, [r7, #4]
 8005316:	4413      	add	r3, r2
 8005318:	3304      	adds	r3, #4
 800531a:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800531c:	69bb      	ldr	r3, [r7, #24]
 800531e:	0c5b      	lsrs	r3, r3, #17
 8005320:	f003 030f 	and.w	r3, r3, #15
 8005324:	2b02      	cmp	r3, #2
 8005326:	d124      	bne.n	8005372 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8005328:	69ba      	ldr	r2, [r7, #24]
 800532a:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800532e:	4013      	ands	r3, r2
 8005330:	2b00      	cmp	r3, #0
 8005332:	d035      	beq.n	80053a0 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005334:	697b      	ldr	r3, [r7, #20]
 8005336:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8005338:	69bb      	ldr	r3, [r7, #24]
 800533a:	091b      	lsrs	r3, r3, #4
 800533c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800533e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005342:	b29b      	uxth	r3, r3
 8005344:	461a      	mov	r2, r3
 8005346:	6a38      	ldr	r0, [r7, #32]
 8005348:	f005 ffbc 	bl	800b2c4 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800534c:	697b      	ldr	r3, [r7, #20]
 800534e:	68da      	ldr	r2, [r3, #12]
 8005350:	69bb      	ldr	r3, [r7, #24]
 8005352:	091b      	lsrs	r3, r3, #4
 8005354:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005358:	441a      	add	r2, r3
 800535a:	697b      	ldr	r3, [r7, #20]
 800535c:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800535e:	697b      	ldr	r3, [r7, #20]
 8005360:	699a      	ldr	r2, [r3, #24]
 8005362:	69bb      	ldr	r3, [r7, #24]
 8005364:	091b      	lsrs	r3, r3, #4
 8005366:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800536a:	441a      	add	r2, r3
 800536c:	697b      	ldr	r3, [r7, #20]
 800536e:	619a      	str	r2, [r3, #24]
 8005370:	e016      	b.n	80053a0 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8005372:	69bb      	ldr	r3, [r7, #24]
 8005374:	0c5b      	lsrs	r3, r3, #17
 8005376:	f003 030f 	and.w	r3, r3, #15
 800537a:	2b06      	cmp	r3, #6
 800537c:	d110      	bne.n	80053a0 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005384:	2208      	movs	r2, #8
 8005386:	4619      	mov	r1, r3
 8005388:	6a38      	ldr	r0, [r7, #32]
 800538a:	f005 ff9b 	bl	800b2c4 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800538e:	697b      	ldr	r3, [r7, #20]
 8005390:	699a      	ldr	r2, [r3, #24]
 8005392:	69bb      	ldr	r3, [r7, #24]
 8005394:	091b      	lsrs	r3, r3, #4
 8005396:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800539a:	441a      	add	r2, r3
 800539c:	697b      	ldr	r3, [r7, #20]
 800539e:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	699a      	ldr	r2, [r3, #24]
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f042 0210 	orr.w	r2, r2, #16
 80053ae:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	4618      	mov	r0, r3
 80053b6:	f006 f8ea 	bl	800b58e <USB_ReadInterrupts>
 80053ba:	4603      	mov	r3, r0
 80053bc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80053c0:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80053c4:	d16e      	bne.n	80054a4 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 80053c6:	2300      	movs	r3, #0
 80053c8:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	4618      	mov	r0, r3
 80053d0:	f006 f8f0 	bl	800b5b4 <USB_ReadDevAllOutEpInterrupt>
 80053d4:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80053d6:	e062      	b.n	800549e <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 80053d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053da:	f003 0301 	and.w	r3, r3, #1
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d057      	beq.n	8005492 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053e8:	b2d2      	uxtb	r2, r2
 80053ea:	4611      	mov	r1, r2
 80053ec:	4618      	mov	r0, r3
 80053ee:	f006 f915 	bl	800b61c <USB_ReadDevOutEPInterrupt>
 80053f2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80053f4:	693b      	ldr	r3, [r7, #16]
 80053f6:	f003 0301 	and.w	r3, r3, #1
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d00c      	beq.n	8005418 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80053fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005400:	015a      	lsls	r2, r3, #5
 8005402:	69fb      	ldr	r3, [r7, #28]
 8005404:	4413      	add	r3, r2
 8005406:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800540a:	461a      	mov	r2, r3
 800540c:	2301      	movs	r3, #1
 800540e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8005410:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005412:	6878      	ldr	r0, [r7, #4]
 8005414:	f000 fdb0 	bl	8005f78 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005418:	693b      	ldr	r3, [r7, #16]
 800541a:	f003 0308 	and.w	r3, r3, #8
 800541e:	2b00      	cmp	r3, #0
 8005420:	d00c      	beq.n	800543c <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8005422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005424:	015a      	lsls	r2, r3, #5
 8005426:	69fb      	ldr	r3, [r7, #28]
 8005428:	4413      	add	r3, r2
 800542a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800542e:	461a      	mov	r2, r3
 8005430:	2308      	movs	r3, #8
 8005432:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8005434:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005436:	6878      	ldr	r0, [r7, #4]
 8005438:	f000 feaa 	bl	8006190 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800543c:	693b      	ldr	r3, [r7, #16]
 800543e:	f003 0310 	and.w	r3, r3, #16
 8005442:	2b00      	cmp	r3, #0
 8005444:	d008      	beq.n	8005458 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8005446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005448:	015a      	lsls	r2, r3, #5
 800544a:	69fb      	ldr	r3, [r7, #28]
 800544c:	4413      	add	r3, r2
 800544e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005452:	461a      	mov	r2, r3
 8005454:	2310      	movs	r3, #16
 8005456:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005458:	693b      	ldr	r3, [r7, #16]
 800545a:	f003 0320 	and.w	r3, r3, #32
 800545e:	2b00      	cmp	r3, #0
 8005460:	d008      	beq.n	8005474 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005464:	015a      	lsls	r2, r3, #5
 8005466:	69fb      	ldr	r3, [r7, #28]
 8005468:	4413      	add	r3, r2
 800546a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800546e:	461a      	mov	r2, r3
 8005470:	2320      	movs	r3, #32
 8005472:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005474:	693b      	ldr	r3, [r7, #16]
 8005476:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800547a:	2b00      	cmp	r3, #0
 800547c:	d009      	beq.n	8005492 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800547e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005480:	015a      	lsls	r2, r3, #5
 8005482:	69fb      	ldr	r3, [r7, #28]
 8005484:	4413      	add	r3, r2
 8005486:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800548a:	461a      	mov	r2, r3
 800548c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005490:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8005492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005494:	3301      	adds	r3, #1
 8005496:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8005498:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800549a:	085b      	lsrs	r3, r3, #1
 800549c:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800549e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d199      	bne.n	80053d8 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	4618      	mov	r0, r3
 80054aa:	f006 f870 	bl	800b58e <USB_ReadInterrupts>
 80054ae:	4603      	mov	r3, r0
 80054b0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80054b4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80054b8:	f040 80c0 	bne.w	800563c <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	4618      	mov	r0, r3
 80054c2:	f006 f891 	bl	800b5e8 <USB_ReadDevAllInEpInterrupt>
 80054c6:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80054c8:	2300      	movs	r3, #0
 80054ca:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80054cc:	e0b2      	b.n	8005634 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80054ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054d0:	f003 0301 	and.w	r3, r3, #1
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	f000 80a7 	beq.w	8005628 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80054e0:	b2d2      	uxtb	r2, r2
 80054e2:	4611      	mov	r1, r2
 80054e4:	4618      	mov	r0, r3
 80054e6:	f006 f8b7 	bl	800b658 <USB_ReadDevInEPInterrupt>
 80054ea:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80054ec:	693b      	ldr	r3, [r7, #16]
 80054ee:	f003 0301 	and.w	r3, r3, #1
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d057      	beq.n	80055a6 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80054f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054f8:	f003 030f 	and.w	r3, r3, #15
 80054fc:	2201      	movs	r2, #1
 80054fe:	fa02 f303 	lsl.w	r3, r2, r3
 8005502:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005504:	69fb      	ldr	r3, [r7, #28]
 8005506:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800550a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	43db      	mvns	r3, r3
 8005510:	69f9      	ldr	r1, [r7, #28]
 8005512:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005516:	4013      	ands	r3, r2
 8005518:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800551a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800551c:	015a      	lsls	r2, r3, #5
 800551e:	69fb      	ldr	r3, [r7, #28]
 8005520:	4413      	add	r3, r2
 8005522:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005526:	461a      	mov	r2, r3
 8005528:	2301      	movs	r3, #1
 800552a:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	691b      	ldr	r3, [r3, #16]
 8005530:	2b01      	cmp	r3, #1
 8005532:	d132      	bne.n	800559a <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005534:	6879      	ldr	r1, [r7, #4]
 8005536:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005538:	4613      	mov	r3, r2
 800553a:	00db      	lsls	r3, r3, #3
 800553c:	1a9b      	subs	r3, r3, r2
 800553e:	009b      	lsls	r3, r3, #2
 8005540:	440b      	add	r3, r1
 8005542:	3348      	adds	r3, #72	; 0x48
 8005544:	6819      	ldr	r1, [r3, #0]
 8005546:	6878      	ldr	r0, [r7, #4]
 8005548:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800554a:	4613      	mov	r3, r2
 800554c:	00db      	lsls	r3, r3, #3
 800554e:	1a9b      	subs	r3, r3, r2
 8005550:	009b      	lsls	r3, r3, #2
 8005552:	4403      	add	r3, r0
 8005554:	3344      	adds	r3, #68	; 0x44
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	4419      	add	r1, r3
 800555a:	6878      	ldr	r0, [r7, #4]
 800555c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800555e:	4613      	mov	r3, r2
 8005560:	00db      	lsls	r3, r3, #3
 8005562:	1a9b      	subs	r3, r3, r2
 8005564:	009b      	lsls	r3, r3, #2
 8005566:	4403      	add	r3, r0
 8005568:	3348      	adds	r3, #72	; 0x48
 800556a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800556c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800556e:	2b00      	cmp	r3, #0
 8005570:	d113      	bne.n	800559a <HAL_PCD_IRQHandler+0x31c>
 8005572:	6879      	ldr	r1, [r7, #4]
 8005574:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005576:	4613      	mov	r3, r2
 8005578:	00db      	lsls	r3, r3, #3
 800557a:	1a9b      	subs	r3, r3, r2
 800557c:	009b      	lsls	r3, r3, #2
 800557e:	440b      	add	r3, r1
 8005580:	3350      	adds	r3, #80	; 0x50
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	2b00      	cmp	r3, #0
 8005586:	d108      	bne.n	800559a <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6818      	ldr	r0, [r3, #0]
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005592:	461a      	mov	r2, r3
 8005594:	2101      	movs	r1, #1
 8005596:	f006 f8bf 	bl	800b718 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800559a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800559c:	b2db      	uxtb	r3, r3
 800559e:	4619      	mov	r1, r3
 80055a0:	6878      	ldr	r0, [r7, #4]
 80055a2:	f008 f902 	bl	800d7aa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80055a6:	693b      	ldr	r3, [r7, #16]
 80055a8:	f003 0308 	and.w	r3, r3, #8
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d008      	beq.n	80055c2 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80055b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055b2:	015a      	lsls	r2, r3, #5
 80055b4:	69fb      	ldr	r3, [r7, #28]
 80055b6:	4413      	add	r3, r2
 80055b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80055bc:	461a      	mov	r2, r3
 80055be:	2308      	movs	r3, #8
 80055c0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80055c2:	693b      	ldr	r3, [r7, #16]
 80055c4:	f003 0310 	and.w	r3, r3, #16
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d008      	beq.n	80055de <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80055cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055ce:	015a      	lsls	r2, r3, #5
 80055d0:	69fb      	ldr	r3, [r7, #28]
 80055d2:	4413      	add	r3, r2
 80055d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80055d8:	461a      	mov	r2, r3
 80055da:	2310      	movs	r3, #16
 80055dc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80055de:	693b      	ldr	r3, [r7, #16]
 80055e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d008      	beq.n	80055fa <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80055e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055ea:	015a      	lsls	r2, r3, #5
 80055ec:	69fb      	ldr	r3, [r7, #28]
 80055ee:	4413      	add	r3, r2
 80055f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80055f4:	461a      	mov	r2, r3
 80055f6:	2340      	movs	r3, #64	; 0x40
 80055f8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80055fa:	693b      	ldr	r3, [r7, #16]
 80055fc:	f003 0302 	and.w	r3, r3, #2
 8005600:	2b00      	cmp	r3, #0
 8005602:	d008      	beq.n	8005616 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005606:	015a      	lsls	r2, r3, #5
 8005608:	69fb      	ldr	r3, [r7, #28]
 800560a:	4413      	add	r3, r2
 800560c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005610:	461a      	mov	r2, r3
 8005612:	2302      	movs	r3, #2
 8005614:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005616:	693b      	ldr	r3, [r7, #16]
 8005618:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800561c:	2b00      	cmp	r3, #0
 800561e:	d003      	beq.n	8005628 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005620:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005622:	6878      	ldr	r0, [r7, #4]
 8005624:	f000 fc1b 	bl	8005e5e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800562a:	3301      	adds	r3, #1
 800562c:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800562e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005630:	085b      	lsrs	r3, r3, #1
 8005632:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8005634:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005636:	2b00      	cmp	r3, #0
 8005638:	f47f af49 	bne.w	80054ce <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4618      	mov	r0, r3
 8005642:	f005 ffa4 	bl	800b58e <USB_ReadInterrupts>
 8005646:	4603      	mov	r3, r0
 8005648:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800564c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005650:	d122      	bne.n	8005698 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005652:	69fb      	ldr	r3, [r7, #28]
 8005654:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005658:	685b      	ldr	r3, [r3, #4]
 800565a:	69fa      	ldr	r2, [r7, #28]
 800565c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005660:	f023 0301 	bic.w	r3, r3, #1
 8005664:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 800566c:	2b01      	cmp	r3, #1
 800566e:	d108      	bne.n	8005682 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2200      	movs	r2, #0
 8005674:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005678:	2100      	movs	r1, #0
 800567a:	6878      	ldr	r0, [r7, #4]
 800567c:	f000 fe26 	bl	80062cc <HAL_PCDEx_LPM_Callback>
 8005680:	e002      	b.n	8005688 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8005682:	6878      	ldr	r0, [r7, #4]
 8005684:	f008 f908 	bl	800d898 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	695a      	ldr	r2, [r3, #20]
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8005696:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	4618      	mov	r0, r3
 800569e:	f005 ff76 	bl	800b58e <USB_ReadInterrupts>
 80056a2:	4603      	mov	r3, r0
 80056a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80056a8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80056ac:	d112      	bne.n	80056d4 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80056ae:	69fb      	ldr	r3, [r7, #28]
 80056b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80056b4:	689b      	ldr	r3, [r3, #8]
 80056b6:	f003 0301 	and.w	r3, r3, #1
 80056ba:	2b01      	cmp	r3, #1
 80056bc:	d102      	bne.n	80056c4 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80056be:	6878      	ldr	r0, [r7, #4]
 80056c0:	f008 f8c4 	bl	800d84c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	695a      	ldr	r2, [r3, #20]
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80056d2:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4618      	mov	r0, r3
 80056da:	f005 ff58 	bl	800b58e <USB_ReadInterrupts>
 80056de:	4603      	mov	r3, r0
 80056e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80056e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056e8:	f040 80c7 	bne.w	800587a <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80056ec:	69fb      	ldr	r3, [r7, #28]
 80056ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80056f2:	685b      	ldr	r3, [r3, #4]
 80056f4:	69fa      	ldr	r2, [r7, #28]
 80056f6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80056fa:	f023 0301 	bic.w	r3, r3, #1
 80056fe:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	2110      	movs	r1, #16
 8005706:	4618      	mov	r0, r3
 8005708:	f005 f826 	bl	800a758 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800570c:	2300      	movs	r3, #0
 800570e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005710:	e056      	b.n	80057c0 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005712:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005714:	015a      	lsls	r2, r3, #5
 8005716:	69fb      	ldr	r3, [r7, #28]
 8005718:	4413      	add	r3, r2
 800571a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800571e:	461a      	mov	r2, r3
 8005720:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005724:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005726:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005728:	015a      	lsls	r2, r3, #5
 800572a:	69fb      	ldr	r3, [r7, #28]
 800572c:	4413      	add	r3, r2
 800572e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005736:	0151      	lsls	r1, r2, #5
 8005738:	69fa      	ldr	r2, [r7, #28]
 800573a:	440a      	add	r2, r1
 800573c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005740:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005744:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005746:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005748:	015a      	lsls	r2, r3, #5
 800574a:	69fb      	ldr	r3, [r7, #28]
 800574c:	4413      	add	r3, r2
 800574e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005756:	0151      	lsls	r1, r2, #5
 8005758:	69fa      	ldr	r2, [r7, #28]
 800575a:	440a      	add	r2, r1
 800575c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005760:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005764:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8005766:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005768:	015a      	lsls	r2, r3, #5
 800576a:	69fb      	ldr	r3, [r7, #28]
 800576c:	4413      	add	r3, r2
 800576e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005772:	461a      	mov	r2, r3
 8005774:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005778:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800577a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800577c:	015a      	lsls	r2, r3, #5
 800577e:	69fb      	ldr	r3, [r7, #28]
 8005780:	4413      	add	r3, r2
 8005782:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800578a:	0151      	lsls	r1, r2, #5
 800578c:	69fa      	ldr	r2, [r7, #28]
 800578e:	440a      	add	r2, r1
 8005790:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005794:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005798:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800579a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800579c:	015a      	lsls	r2, r3, #5
 800579e:	69fb      	ldr	r3, [r7, #28]
 80057a0:	4413      	add	r3, r2
 80057a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80057aa:	0151      	lsls	r1, r2, #5
 80057ac:	69fa      	ldr	r2, [r7, #28]
 80057ae:	440a      	add	r2, r1
 80057b0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80057b4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80057b8:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80057ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057bc:	3301      	adds	r3, #1
 80057be:	62fb      	str	r3, [r7, #44]	; 0x2c
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	685b      	ldr	r3, [r3, #4]
 80057c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80057c6:	429a      	cmp	r2, r3
 80057c8:	d3a3      	bcc.n	8005712 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80057ca:	69fb      	ldr	r3, [r7, #28]
 80057cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80057d0:	69db      	ldr	r3, [r3, #28]
 80057d2:	69fa      	ldr	r2, [r7, #28]
 80057d4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80057d8:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80057dc:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d016      	beq.n	8005814 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80057e6:	69fb      	ldr	r3, [r7, #28]
 80057e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80057ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80057f0:	69fa      	ldr	r2, [r7, #28]
 80057f2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80057f6:	f043 030b 	orr.w	r3, r3, #11
 80057fa:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80057fe:	69fb      	ldr	r3, [r7, #28]
 8005800:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005804:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005806:	69fa      	ldr	r2, [r7, #28]
 8005808:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800580c:	f043 030b 	orr.w	r3, r3, #11
 8005810:	6453      	str	r3, [r2, #68]	; 0x44
 8005812:	e015      	b.n	8005840 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005814:	69fb      	ldr	r3, [r7, #28]
 8005816:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800581a:	695b      	ldr	r3, [r3, #20]
 800581c:	69fa      	ldr	r2, [r7, #28]
 800581e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005822:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005826:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800582a:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800582c:	69fb      	ldr	r3, [r7, #28]
 800582e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005832:	691b      	ldr	r3, [r3, #16]
 8005834:	69fa      	ldr	r2, [r7, #28]
 8005836:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800583a:	f043 030b 	orr.w	r3, r3, #11
 800583e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005840:	69fb      	ldr	r3, [r7, #28]
 8005842:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	69fa      	ldr	r2, [r7, #28]
 800584a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800584e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8005852:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	6818      	ldr	r0, [r3, #0]
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	691b      	ldr	r3, [r3, #16]
 800585c:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005864:	461a      	mov	r2, r3
 8005866:	f005 ff57 	bl	800b718 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	695a      	ldr	r2, [r3, #20]
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8005878:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	4618      	mov	r0, r3
 8005880:	f005 fe85 	bl	800b58e <USB_ReadInterrupts>
 8005884:	4603      	mov	r3, r0
 8005886:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800588a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800588e:	d124      	bne.n	80058da <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	4618      	mov	r0, r3
 8005896:	f005 ff1b 	bl	800b6d0 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	4618      	mov	r0, r3
 80058a0:	f004 ffbb 	bl	800a81a <USB_GetDevSpeed>
 80058a4:	4603      	mov	r3, r0
 80058a6:	461a      	mov	r2, r3
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681c      	ldr	r4, [r3, #0]
 80058b0:	f001 f94c 	bl	8006b4c <HAL_RCC_GetHCLKFreq>
 80058b4:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80058ba:	b2db      	uxtb	r3, r3
 80058bc:	461a      	mov	r2, r3
 80058be:	4620      	mov	r0, r4
 80058c0:	f004 fcf8 	bl	800a2b4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80058c4:	6878      	ldr	r0, [r7, #4]
 80058c6:	f007 ff98 	bl	800d7fa <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	695a      	ldr	r2, [r3, #20]
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80058d8:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	4618      	mov	r0, r3
 80058e0:	f005 fe55 	bl	800b58e <USB_ReadInterrupts>
 80058e4:	4603      	mov	r3, r0
 80058e6:	f003 0308 	and.w	r3, r3, #8
 80058ea:	2b08      	cmp	r3, #8
 80058ec:	d10a      	bne.n	8005904 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80058ee:	6878      	ldr	r0, [r7, #4]
 80058f0:	f007 ff75 	bl	800d7de <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	695a      	ldr	r2, [r3, #20]
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f002 0208 	and.w	r2, r2, #8
 8005902:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	4618      	mov	r0, r3
 800590a:	f005 fe40 	bl	800b58e <USB_ReadInterrupts>
 800590e:	4603      	mov	r3, r0
 8005910:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005914:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005918:	d10f      	bne.n	800593a <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800591a:	2300      	movs	r3, #0
 800591c:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800591e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005920:	b2db      	uxtb	r3, r3
 8005922:	4619      	mov	r1, r3
 8005924:	6878      	ldr	r0, [r7, #4]
 8005926:	f007 ffd7 	bl	800d8d8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	695a      	ldr	r2, [r3, #20]
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8005938:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	4618      	mov	r0, r3
 8005940:	f005 fe25 	bl	800b58e <USB_ReadInterrupts>
 8005944:	4603      	mov	r3, r0
 8005946:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800594a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800594e:	d10f      	bne.n	8005970 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8005950:	2300      	movs	r3, #0
 8005952:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8005954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005956:	b2db      	uxtb	r3, r3
 8005958:	4619      	mov	r1, r3
 800595a:	6878      	ldr	r0, [r7, #4]
 800595c:	f007 ffaa 	bl	800d8b4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	695a      	ldr	r2, [r3, #20]
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800596e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4618      	mov	r0, r3
 8005976:	f005 fe0a 	bl	800b58e <USB_ReadInterrupts>
 800597a:	4603      	mov	r3, r0
 800597c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005980:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005984:	d10a      	bne.n	800599c <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005986:	6878      	ldr	r0, [r7, #4]
 8005988:	f007 ffb8 	bl	800d8fc <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	695a      	ldr	r2, [r3, #20]
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800599a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	4618      	mov	r0, r3
 80059a2:	f005 fdf4 	bl	800b58e <USB_ReadInterrupts>
 80059a6:	4603      	mov	r3, r0
 80059a8:	f003 0304 	and.w	r3, r3, #4
 80059ac:	2b04      	cmp	r3, #4
 80059ae:	d115      	bne.n	80059dc <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	685b      	ldr	r3, [r3, #4]
 80059b6:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80059b8:	69bb      	ldr	r3, [r7, #24]
 80059ba:	f003 0304 	and.w	r3, r3, #4
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d002      	beq.n	80059c8 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80059c2:	6878      	ldr	r0, [r7, #4]
 80059c4:	f007 ffa8 	bl	800d918 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	6859      	ldr	r1, [r3, #4]
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	69ba      	ldr	r2, [r7, #24]
 80059d4:	430a      	orrs	r2, r1
 80059d6:	605a      	str	r2, [r3, #4]
 80059d8:	e000      	b.n	80059dc <HAL_PCD_IRQHandler+0x75e>
      return;
 80059da:	bf00      	nop
    }
  }
}
 80059dc:	3734      	adds	r7, #52	; 0x34
 80059de:	46bd      	mov	sp, r7
 80059e0:	bd90      	pop	{r4, r7, pc}

080059e2 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80059e2:	b580      	push	{r7, lr}
 80059e4:	b082      	sub	sp, #8
 80059e6:	af00      	add	r7, sp, #0
 80059e8:	6078      	str	r0, [r7, #4]
 80059ea:	460b      	mov	r3, r1
 80059ec:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80059f4:	2b01      	cmp	r3, #1
 80059f6:	d101      	bne.n	80059fc <HAL_PCD_SetAddress+0x1a>
 80059f8:	2302      	movs	r3, #2
 80059fa:	e013      	b.n	8005a24 <HAL_PCD_SetAddress+0x42>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2201      	movs	r2, #1
 8005a00:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	78fa      	ldrb	r2, [r7, #3]
 8005a08:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	78fa      	ldrb	r2, [r7, #3]
 8005a12:	4611      	mov	r1, r2
 8005a14:	4618      	mov	r0, r3
 8005a16:	f005 fd52 	bl	800b4be <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005a22:	2300      	movs	r3, #0
}
 8005a24:	4618      	mov	r0, r3
 8005a26:	3708      	adds	r7, #8
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	bd80      	pop	{r7, pc}

08005a2c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b084      	sub	sp, #16
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
 8005a34:	4608      	mov	r0, r1
 8005a36:	4611      	mov	r1, r2
 8005a38:	461a      	mov	r2, r3
 8005a3a:	4603      	mov	r3, r0
 8005a3c:	70fb      	strb	r3, [r7, #3]
 8005a3e:	460b      	mov	r3, r1
 8005a40:	803b      	strh	r3, [r7, #0]
 8005a42:	4613      	mov	r3, r2
 8005a44:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8005a46:	2300      	movs	r3, #0
 8005a48:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005a4a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	da0f      	bge.n	8005a72 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005a52:	78fb      	ldrb	r3, [r7, #3]
 8005a54:	f003 020f 	and.w	r2, r3, #15
 8005a58:	4613      	mov	r3, r2
 8005a5a:	00db      	lsls	r3, r3, #3
 8005a5c:	1a9b      	subs	r3, r3, r2
 8005a5e:	009b      	lsls	r3, r3, #2
 8005a60:	3338      	adds	r3, #56	; 0x38
 8005a62:	687a      	ldr	r2, [r7, #4]
 8005a64:	4413      	add	r3, r2
 8005a66:	3304      	adds	r3, #4
 8005a68:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	2201      	movs	r2, #1
 8005a6e:	705a      	strb	r2, [r3, #1]
 8005a70:	e00f      	b.n	8005a92 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005a72:	78fb      	ldrb	r3, [r7, #3]
 8005a74:	f003 020f 	and.w	r2, r3, #15
 8005a78:	4613      	mov	r3, r2
 8005a7a:	00db      	lsls	r3, r3, #3
 8005a7c:	1a9b      	subs	r3, r3, r2
 8005a7e:	009b      	lsls	r3, r3, #2
 8005a80:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005a84:	687a      	ldr	r2, [r7, #4]
 8005a86:	4413      	add	r3, r2
 8005a88:	3304      	adds	r3, #4
 8005a8a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	2200      	movs	r2, #0
 8005a90:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005a92:	78fb      	ldrb	r3, [r7, #3]
 8005a94:	f003 030f 	and.w	r3, r3, #15
 8005a98:	b2da      	uxtb	r2, r3
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8005a9e:	883a      	ldrh	r2, [r7, #0]
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	78ba      	ldrb	r2, [r7, #2]
 8005aa8:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	785b      	ldrb	r3, [r3, #1]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d004      	beq.n	8005abc <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	781b      	ldrb	r3, [r3, #0]
 8005ab6:	b29a      	uxth	r2, r3
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005abc:	78bb      	ldrb	r3, [r7, #2]
 8005abe:	2b02      	cmp	r3, #2
 8005ac0:	d102      	bne.n	8005ac8 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005ace:	2b01      	cmp	r3, #1
 8005ad0:	d101      	bne.n	8005ad6 <HAL_PCD_EP_Open+0xaa>
 8005ad2:	2302      	movs	r3, #2
 8005ad4:	e00e      	b.n	8005af4 <HAL_PCD_EP_Open+0xc8>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2201      	movs	r2, #1
 8005ada:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	68f9      	ldr	r1, [r7, #12]
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	f004 febd 	bl	800a864 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2200      	movs	r2, #0
 8005aee:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8005af2:	7afb      	ldrb	r3, [r7, #11]
}
 8005af4:	4618      	mov	r0, r3
 8005af6:	3710      	adds	r7, #16
 8005af8:	46bd      	mov	sp, r7
 8005afa:	bd80      	pop	{r7, pc}

08005afc <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b084      	sub	sp, #16
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
 8005b04:	460b      	mov	r3, r1
 8005b06:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005b08:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	da0f      	bge.n	8005b30 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005b10:	78fb      	ldrb	r3, [r7, #3]
 8005b12:	f003 020f 	and.w	r2, r3, #15
 8005b16:	4613      	mov	r3, r2
 8005b18:	00db      	lsls	r3, r3, #3
 8005b1a:	1a9b      	subs	r3, r3, r2
 8005b1c:	009b      	lsls	r3, r3, #2
 8005b1e:	3338      	adds	r3, #56	; 0x38
 8005b20:	687a      	ldr	r2, [r7, #4]
 8005b22:	4413      	add	r3, r2
 8005b24:	3304      	adds	r3, #4
 8005b26:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	2201      	movs	r2, #1
 8005b2c:	705a      	strb	r2, [r3, #1]
 8005b2e:	e00f      	b.n	8005b50 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005b30:	78fb      	ldrb	r3, [r7, #3]
 8005b32:	f003 020f 	and.w	r2, r3, #15
 8005b36:	4613      	mov	r3, r2
 8005b38:	00db      	lsls	r3, r3, #3
 8005b3a:	1a9b      	subs	r3, r3, r2
 8005b3c:	009b      	lsls	r3, r3, #2
 8005b3e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005b42:	687a      	ldr	r2, [r7, #4]
 8005b44:	4413      	add	r3, r2
 8005b46:	3304      	adds	r3, #4
 8005b48:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8005b50:	78fb      	ldrb	r3, [r7, #3]
 8005b52:	f003 030f 	and.w	r3, r3, #15
 8005b56:	b2da      	uxtb	r2, r3
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005b62:	2b01      	cmp	r3, #1
 8005b64:	d101      	bne.n	8005b6a <HAL_PCD_EP_Close+0x6e>
 8005b66:	2302      	movs	r3, #2
 8005b68:	e00e      	b.n	8005b88 <HAL_PCD_EP_Close+0x8c>
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2201      	movs	r2, #1
 8005b6e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	68f9      	ldr	r1, [r7, #12]
 8005b78:	4618      	mov	r0, r3
 8005b7a:	f004 fefb 	bl	800a974 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2200      	movs	r2, #0
 8005b82:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8005b86:	2300      	movs	r3, #0
}
 8005b88:	4618      	mov	r0, r3
 8005b8a:	3710      	adds	r7, #16
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	bd80      	pop	{r7, pc}

08005b90 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005b90:	b580      	push	{r7, lr}
 8005b92:	b086      	sub	sp, #24
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	60f8      	str	r0, [r7, #12]
 8005b98:	607a      	str	r2, [r7, #4]
 8005b9a:	603b      	str	r3, [r7, #0]
 8005b9c:	460b      	mov	r3, r1
 8005b9e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005ba0:	7afb      	ldrb	r3, [r7, #11]
 8005ba2:	f003 020f 	and.w	r2, r3, #15
 8005ba6:	4613      	mov	r3, r2
 8005ba8:	00db      	lsls	r3, r3, #3
 8005baa:	1a9b      	subs	r3, r3, r2
 8005bac:	009b      	lsls	r3, r3, #2
 8005bae:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005bb2:	68fa      	ldr	r2, [r7, #12]
 8005bb4:	4413      	add	r3, r2
 8005bb6:	3304      	adds	r3, #4
 8005bb8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005bba:	697b      	ldr	r3, [r7, #20]
 8005bbc:	687a      	ldr	r2, [r7, #4]
 8005bbe:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005bc0:	697b      	ldr	r3, [r7, #20]
 8005bc2:	683a      	ldr	r2, [r7, #0]
 8005bc4:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8005bc6:	697b      	ldr	r3, [r7, #20]
 8005bc8:	2200      	movs	r2, #0
 8005bca:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8005bcc:	697b      	ldr	r3, [r7, #20]
 8005bce:	2200      	movs	r2, #0
 8005bd0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005bd2:	7afb      	ldrb	r3, [r7, #11]
 8005bd4:	f003 030f 	and.w	r3, r3, #15
 8005bd8:	b2da      	uxtb	r2, r3
 8005bda:	697b      	ldr	r3, [r7, #20]
 8005bdc:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	691b      	ldr	r3, [r3, #16]
 8005be2:	2b01      	cmp	r3, #1
 8005be4:	d102      	bne.n	8005bec <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005be6:	687a      	ldr	r2, [r7, #4]
 8005be8:	697b      	ldr	r3, [r7, #20]
 8005bea:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005bec:	7afb      	ldrb	r3, [r7, #11]
 8005bee:	f003 030f 	and.w	r3, r3, #15
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d109      	bne.n	8005c0a <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	6818      	ldr	r0, [r3, #0]
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	691b      	ldr	r3, [r3, #16]
 8005bfe:	b2db      	uxtb	r3, r3
 8005c00:	461a      	mov	r2, r3
 8005c02:	6979      	ldr	r1, [r7, #20]
 8005c04:	f005 f9d6 	bl	800afb4 <USB_EP0StartXfer>
 8005c08:	e008      	b.n	8005c1c <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	6818      	ldr	r0, [r3, #0]
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	691b      	ldr	r3, [r3, #16]
 8005c12:	b2db      	uxtb	r3, r3
 8005c14:	461a      	mov	r2, r3
 8005c16:	6979      	ldr	r1, [r7, #20]
 8005c18:	f004 ff88 	bl	800ab2c <USB_EPStartXfer>
  }

  return HAL_OK;
 8005c1c:	2300      	movs	r3, #0
}
 8005c1e:	4618      	mov	r0, r3
 8005c20:	3718      	adds	r7, #24
 8005c22:	46bd      	mov	sp, r7
 8005c24:	bd80      	pop	{r7, pc}

08005c26 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005c26:	b480      	push	{r7}
 8005c28:	b083      	sub	sp, #12
 8005c2a:	af00      	add	r7, sp, #0
 8005c2c:	6078      	str	r0, [r7, #4]
 8005c2e:	460b      	mov	r3, r1
 8005c30:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005c32:	78fb      	ldrb	r3, [r7, #3]
 8005c34:	f003 020f 	and.w	r2, r3, #15
 8005c38:	6879      	ldr	r1, [r7, #4]
 8005c3a:	4613      	mov	r3, r2
 8005c3c:	00db      	lsls	r3, r3, #3
 8005c3e:	1a9b      	subs	r3, r3, r2
 8005c40:	009b      	lsls	r3, r3, #2
 8005c42:	440b      	add	r3, r1
 8005c44:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8005c48:	681b      	ldr	r3, [r3, #0]
}
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	370c      	adds	r7, #12
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c54:	4770      	bx	lr

08005c56 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005c56:	b580      	push	{r7, lr}
 8005c58:	b086      	sub	sp, #24
 8005c5a:	af00      	add	r7, sp, #0
 8005c5c:	60f8      	str	r0, [r7, #12]
 8005c5e:	607a      	str	r2, [r7, #4]
 8005c60:	603b      	str	r3, [r7, #0]
 8005c62:	460b      	mov	r3, r1
 8005c64:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005c66:	7afb      	ldrb	r3, [r7, #11]
 8005c68:	f003 020f 	and.w	r2, r3, #15
 8005c6c:	4613      	mov	r3, r2
 8005c6e:	00db      	lsls	r3, r3, #3
 8005c70:	1a9b      	subs	r3, r3, r2
 8005c72:	009b      	lsls	r3, r3, #2
 8005c74:	3338      	adds	r3, #56	; 0x38
 8005c76:	68fa      	ldr	r2, [r7, #12]
 8005c78:	4413      	add	r3, r2
 8005c7a:	3304      	adds	r3, #4
 8005c7c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005c7e:	697b      	ldr	r3, [r7, #20]
 8005c80:	687a      	ldr	r2, [r7, #4]
 8005c82:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005c84:	697b      	ldr	r3, [r7, #20]
 8005c86:	683a      	ldr	r2, [r7, #0]
 8005c88:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8005c8a:	697b      	ldr	r3, [r7, #20]
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8005c90:	697b      	ldr	r3, [r7, #20]
 8005c92:	2201      	movs	r2, #1
 8005c94:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005c96:	7afb      	ldrb	r3, [r7, #11]
 8005c98:	f003 030f 	and.w	r3, r3, #15
 8005c9c:	b2da      	uxtb	r2, r3
 8005c9e:	697b      	ldr	r3, [r7, #20]
 8005ca0:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	691b      	ldr	r3, [r3, #16]
 8005ca6:	2b01      	cmp	r3, #1
 8005ca8:	d102      	bne.n	8005cb0 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005caa:	687a      	ldr	r2, [r7, #4]
 8005cac:	697b      	ldr	r3, [r7, #20]
 8005cae:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005cb0:	7afb      	ldrb	r3, [r7, #11]
 8005cb2:	f003 030f 	and.w	r3, r3, #15
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d109      	bne.n	8005cce <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	6818      	ldr	r0, [r3, #0]
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	691b      	ldr	r3, [r3, #16]
 8005cc2:	b2db      	uxtb	r3, r3
 8005cc4:	461a      	mov	r2, r3
 8005cc6:	6979      	ldr	r1, [r7, #20]
 8005cc8:	f005 f974 	bl	800afb4 <USB_EP0StartXfer>
 8005ccc:	e008      	b.n	8005ce0 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	6818      	ldr	r0, [r3, #0]
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	691b      	ldr	r3, [r3, #16]
 8005cd6:	b2db      	uxtb	r3, r3
 8005cd8:	461a      	mov	r2, r3
 8005cda:	6979      	ldr	r1, [r7, #20]
 8005cdc:	f004 ff26 	bl	800ab2c <USB_EPStartXfer>
  }

  return HAL_OK;
 8005ce0:	2300      	movs	r3, #0
}
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	3718      	adds	r7, #24
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	bd80      	pop	{r7, pc}

08005cea <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005cea:	b580      	push	{r7, lr}
 8005cec:	b084      	sub	sp, #16
 8005cee:	af00      	add	r7, sp, #0
 8005cf0:	6078      	str	r0, [r7, #4]
 8005cf2:	460b      	mov	r3, r1
 8005cf4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005cf6:	78fb      	ldrb	r3, [r7, #3]
 8005cf8:	f003 020f 	and.w	r2, r3, #15
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	685b      	ldr	r3, [r3, #4]
 8005d00:	429a      	cmp	r2, r3
 8005d02:	d901      	bls.n	8005d08 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005d04:	2301      	movs	r3, #1
 8005d06:	e050      	b.n	8005daa <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005d08:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	da0f      	bge.n	8005d30 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005d10:	78fb      	ldrb	r3, [r7, #3]
 8005d12:	f003 020f 	and.w	r2, r3, #15
 8005d16:	4613      	mov	r3, r2
 8005d18:	00db      	lsls	r3, r3, #3
 8005d1a:	1a9b      	subs	r3, r3, r2
 8005d1c:	009b      	lsls	r3, r3, #2
 8005d1e:	3338      	adds	r3, #56	; 0x38
 8005d20:	687a      	ldr	r2, [r7, #4]
 8005d22:	4413      	add	r3, r2
 8005d24:	3304      	adds	r3, #4
 8005d26:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	2201      	movs	r2, #1
 8005d2c:	705a      	strb	r2, [r3, #1]
 8005d2e:	e00d      	b.n	8005d4c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005d30:	78fa      	ldrb	r2, [r7, #3]
 8005d32:	4613      	mov	r3, r2
 8005d34:	00db      	lsls	r3, r3, #3
 8005d36:	1a9b      	subs	r3, r3, r2
 8005d38:	009b      	lsls	r3, r3, #2
 8005d3a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005d3e:	687a      	ldr	r2, [r7, #4]
 8005d40:	4413      	add	r3, r2
 8005d42:	3304      	adds	r3, #4
 8005d44:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	2200      	movs	r2, #0
 8005d4a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	2201      	movs	r2, #1
 8005d50:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005d52:	78fb      	ldrb	r3, [r7, #3]
 8005d54:	f003 030f 	and.w	r3, r3, #15
 8005d58:	b2da      	uxtb	r2, r3
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005d64:	2b01      	cmp	r3, #1
 8005d66:	d101      	bne.n	8005d6c <HAL_PCD_EP_SetStall+0x82>
 8005d68:	2302      	movs	r3, #2
 8005d6a:	e01e      	b.n	8005daa <HAL_PCD_EP_SetStall+0xc0>
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2201      	movs	r2, #1
 8005d70:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	68f9      	ldr	r1, [r7, #12]
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	f005 facb 	bl	800b316 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005d80:	78fb      	ldrb	r3, [r7, #3]
 8005d82:	f003 030f 	and.w	r3, r3, #15
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d10a      	bne.n	8005da0 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6818      	ldr	r0, [r3, #0]
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	691b      	ldr	r3, [r3, #16]
 8005d92:	b2d9      	uxtb	r1, r3
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005d9a:	461a      	mov	r2, r3
 8005d9c:	f005 fcbc 	bl	800b718 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2200      	movs	r2, #0
 8005da4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005da8:	2300      	movs	r3, #0
}
 8005daa:	4618      	mov	r0, r3
 8005dac:	3710      	adds	r7, #16
 8005dae:	46bd      	mov	sp, r7
 8005db0:	bd80      	pop	{r7, pc}

08005db2 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005db2:	b580      	push	{r7, lr}
 8005db4:	b084      	sub	sp, #16
 8005db6:	af00      	add	r7, sp, #0
 8005db8:	6078      	str	r0, [r7, #4]
 8005dba:	460b      	mov	r3, r1
 8005dbc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005dbe:	78fb      	ldrb	r3, [r7, #3]
 8005dc0:	f003 020f 	and.w	r2, r3, #15
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	685b      	ldr	r3, [r3, #4]
 8005dc8:	429a      	cmp	r2, r3
 8005dca:	d901      	bls.n	8005dd0 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005dcc:	2301      	movs	r3, #1
 8005dce:	e042      	b.n	8005e56 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005dd0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	da0f      	bge.n	8005df8 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005dd8:	78fb      	ldrb	r3, [r7, #3]
 8005dda:	f003 020f 	and.w	r2, r3, #15
 8005dde:	4613      	mov	r3, r2
 8005de0:	00db      	lsls	r3, r3, #3
 8005de2:	1a9b      	subs	r3, r3, r2
 8005de4:	009b      	lsls	r3, r3, #2
 8005de6:	3338      	adds	r3, #56	; 0x38
 8005de8:	687a      	ldr	r2, [r7, #4]
 8005dea:	4413      	add	r3, r2
 8005dec:	3304      	adds	r3, #4
 8005dee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	2201      	movs	r2, #1
 8005df4:	705a      	strb	r2, [r3, #1]
 8005df6:	e00f      	b.n	8005e18 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005df8:	78fb      	ldrb	r3, [r7, #3]
 8005dfa:	f003 020f 	and.w	r2, r3, #15
 8005dfe:	4613      	mov	r3, r2
 8005e00:	00db      	lsls	r3, r3, #3
 8005e02:	1a9b      	subs	r3, r3, r2
 8005e04:	009b      	lsls	r3, r3, #2
 8005e06:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005e0a:	687a      	ldr	r2, [r7, #4]
 8005e0c:	4413      	add	r3, r2
 8005e0e:	3304      	adds	r3, #4
 8005e10:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	2200      	movs	r2, #0
 8005e16:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005e1e:	78fb      	ldrb	r3, [r7, #3]
 8005e20:	f003 030f 	and.w	r3, r3, #15
 8005e24:	b2da      	uxtb	r2, r3
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005e30:	2b01      	cmp	r3, #1
 8005e32:	d101      	bne.n	8005e38 <HAL_PCD_EP_ClrStall+0x86>
 8005e34:	2302      	movs	r3, #2
 8005e36:	e00e      	b.n	8005e56 <HAL_PCD_EP_ClrStall+0xa4>
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2201      	movs	r2, #1
 8005e3c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	68f9      	ldr	r1, [r7, #12]
 8005e46:	4618      	mov	r0, r3
 8005e48:	f005 fad3 	bl	800b3f2 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2200      	movs	r2, #0
 8005e50:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005e54:	2300      	movs	r3, #0
}
 8005e56:	4618      	mov	r0, r3
 8005e58:	3710      	adds	r7, #16
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	bd80      	pop	{r7, pc}

08005e5e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005e5e:	b580      	push	{r7, lr}
 8005e60:	b08a      	sub	sp, #40	; 0x28
 8005e62:	af02      	add	r7, sp, #8
 8005e64:	6078      	str	r0, [r7, #4]
 8005e66:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e6e:	697b      	ldr	r3, [r7, #20]
 8005e70:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005e72:	683a      	ldr	r2, [r7, #0]
 8005e74:	4613      	mov	r3, r2
 8005e76:	00db      	lsls	r3, r3, #3
 8005e78:	1a9b      	subs	r3, r3, r2
 8005e7a:	009b      	lsls	r3, r3, #2
 8005e7c:	3338      	adds	r3, #56	; 0x38
 8005e7e:	687a      	ldr	r2, [r7, #4]
 8005e80:	4413      	add	r3, r2
 8005e82:	3304      	adds	r3, #4
 8005e84:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	699a      	ldr	r2, [r3, #24]
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	695b      	ldr	r3, [r3, #20]
 8005e8e:	429a      	cmp	r2, r3
 8005e90:	d901      	bls.n	8005e96 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005e92:	2301      	movs	r3, #1
 8005e94:	e06c      	b.n	8005f70 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	695a      	ldr	r2, [r3, #20]
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	699b      	ldr	r3, [r3, #24]
 8005e9e:	1ad3      	subs	r3, r2, r3
 8005ea0:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	689b      	ldr	r3, [r3, #8]
 8005ea6:	69fa      	ldr	r2, [r7, #28]
 8005ea8:	429a      	cmp	r2, r3
 8005eaa:	d902      	bls.n	8005eb2 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	689b      	ldr	r3, [r3, #8]
 8005eb0:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005eb2:	69fb      	ldr	r3, [r7, #28]
 8005eb4:	3303      	adds	r3, #3
 8005eb6:	089b      	lsrs	r3, r3, #2
 8005eb8:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005eba:	e02b      	b.n	8005f14 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	695a      	ldr	r2, [r3, #20]
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	699b      	ldr	r3, [r3, #24]
 8005ec4:	1ad3      	subs	r3, r2, r3
 8005ec6:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	689b      	ldr	r3, [r3, #8]
 8005ecc:	69fa      	ldr	r2, [r7, #28]
 8005ece:	429a      	cmp	r2, r3
 8005ed0:	d902      	bls.n	8005ed8 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	689b      	ldr	r3, [r3, #8]
 8005ed6:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005ed8:	69fb      	ldr	r3, [r7, #28]
 8005eda:	3303      	adds	r3, #3
 8005edc:	089b      	lsrs	r3, r3, #2
 8005ede:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	68d9      	ldr	r1, [r3, #12]
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	b2da      	uxtb	r2, r3
 8005ee8:	69fb      	ldr	r3, [r7, #28]
 8005eea:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005ef0:	b2db      	uxtb	r3, r3
 8005ef2:	9300      	str	r3, [sp, #0]
 8005ef4:	4603      	mov	r3, r0
 8005ef6:	6978      	ldr	r0, [r7, #20]
 8005ef8:	f005 f9af 	bl	800b25a <USB_WritePacket>

    ep->xfer_buff  += len;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	68da      	ldr	r2, [r3, #12]
 8005f00:	69fb      	ldr	r3, [r7, #28]
 8005f02:	441a      	add	r2, r3
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	699a      	ldr	r2, [r3, #24]
 8005f0c:	69fb      	ldr	r3, [r7, #28]
 8005f0e:	441a      	add	r2, r3
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	015a      	lsls	r2, r3, #5
 8005f18:	693b      	ldr	r3, [r7, #16]
 8005f1a:	4413      	add	r3, r2
 8005f1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f20:	699b      	ldr	r3, [r3, #24]
 8005f22:	b29b      	uxth	r3, r3
 8005f24:	69ba      	ldr	r2, [r7, #24]
 8005f26:	429a      	cmp	r2, r3
 8005f28:	d809      	bhi.n	8005f3e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	699a      	ldr	r2, [r3, #24]
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005f32:	429a      	cmp	r2, r3
 8005f34:	d203      	bcs.n	8005f3e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	695b      	ldr	r3, [r3, #20]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d1be      	bne.n	8005ebc <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	695a      	ldr	r2, [r3, #20]
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	699b      	ldr	r3, [r3, #24]
 8005f46:	429a      	cmp	r2, r3
 8005f48:	d811      	bhi.n	8005f6e <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	f003 030f 	and.w	r3, r3, #15
 8005f50:	2201      	movs	r2, #1
 8005f52:	fa02 f303 	lsl.w	r3, r2, r3
 8005f56:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005f58:	693b      	ldr	r3, [r7, #16]
 8005f5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f5e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005f60:	68bb      	ldr	r3, [r7, #8]
 8005f62:	43db      	mvns	r3, r3
 8005f64:	6939      	ldr	r1, [r7, #16]
 8005f66:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005f6a:	4013      	ands	r3, r2
 8005f6c:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8005f6e:	2300      	movs	r3, #0
}
 8005f70:	4618      	mov	r0, r3
 8005f72:	3720      	adds	r7, #32
 8005f74:	46bd      	mov	sp, r7
 8005f76:	bd80      	pop	{r7, pc}

08005f78 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b086      	sub	sp, #24
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
 8005f80:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f88:	697b      	ldr	r3, [r7, #20]
 8005f8a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005f8c:	697b      	ldr	r3, [r7, #20]
 8005f8e:	333c      	adds	r3, #60	; 0x3c
 8005f90:	3304      	adds	r3, #4
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	015a      	lsls	r2, r3, #5
 8005f9a:	693b      	ldr	r3, [r7, #16]
 8005f9c:	4413      	add	r3, r2
 8005f9e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fa2:	689b      	ldr	r3, [r3, #8]
 8005fa4:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	691b      	ldr	r3, [r3, #16]
 8005faa:	2b01      	cmp	r3, #1
 8005fac:	f040 80a0 	bne.w	80060f0 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005fb0:	68bb      	ldr	r3, [r7, #8]
 8005fb2:	f003 0308 	and.w	r3, r3, #8
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d015      	beq.n	8005fe6 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	4a72      	ldr	r2, [pc, #456]	; (8006188 <PCD_EP_OutXfrComplete_int+0x210>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	f240 80dd 	bls.w	800617e <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005fc4:	68bb      	ldr	r3, [r7, #8]
 8005fc6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	f000 80d7 	beq.w	800617e <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005fd0:	683b      	ldr	r3, [r7, #0]
 8005fd2:	015a      	lsls	r2, r3, #5
 8005fd4:	693b      	ldr	r3, [r7, #16]
 8005fd6:	4413      	add	r3, r2
 8005fd8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fdc:	461a      	mov	r2, r3
 8005fde:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005fe2:	6093      	str	r3, [r2, #8]
 8005fe4:	e0cb      	b.n	800617e <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005fe6:	68bb      	ldr	r3, [r7, #8]
 8005fe8:	f003 0320 	and.w	r3, r3, #32
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d009      	beq.n	8006004 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005ff0:	683b      	ldr	r3, [r7, #0]
 8005ff2:	015a      	lsls	r2, r3, #5
 8005ff4:	693b      	ldr	r3, [r7, #16]
 8005ff6:	4413      	add	r3, r2
 8005ff8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ffc:	461a      	mov	r2, r3
 8005ffe:	2320      	movs	r3, #32
 8006000:	6093      	str	r3, [r2, #8]
 8006002:	e0bc      	b.n	800617e <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8006004:	68bb      	ldr	r3, [r7, #8]
 8006006:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800600a:	2b00      	cmp	r3, #0
 800600c:	f040 80b7 	bne.w	800617e <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	4a5d      	ldr	r2, [pc, #372]	; (8006188 <PCD_EP_OutXfrComplete_int+0x210>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d90f      	bls.n	8006038 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006018:	68bb      	ldr	r3, [r7, #8]
 800601a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800601e:	2b00      	cmp	r3, #0
 8006020:	d00a      	beq.n	8006038 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	015a      	lsls	r2, r3, #5
 8006026:	693b      	ldr	r3, [r7, #16]
 8006028:	4413      	add	r3, r2
 800602a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800602e:	461a      	mov	r2, r3
 8006030:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006034:	6093      	str	r3, [r2, #8]
 8006036:	e0a2      	b.n	800617e <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8006038:	6879      	ldr	r1, [r7, #4]
 800603a:	683a      	ldr	r2, [r7, #0]
 800603c:	4613      	mov	r3, r2
 800603e:	00db      	lsls	r3, r3, #3
 8006040:	1a9b      	subs	r3, r3, r2
 8006042:	009b      	lsls	r3, r3, #2
 8006044:	440b      	add	r3, r1
 8006046:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800604a:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	0159      	lsls	r1, r3, #5
 8006050:	693b      	ldr	r3, [r7, #16]
 8006052:	440b      	add	r3, r1
 8006054:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006058:	691b      	ldr	r3, [r3, #16]
 800605a:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 800605e:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8006060:	6878      	ldr	r0, [r7, #4]
 8006062:	683a      	ldr	r2, [r7, #0]
 8006064:	4613      	mov	r3, r2
 8006066:	00db      	lsls	r3, r3, #3
 8006068:	1a9b      	subs	r3, r3, r2
 800606a:	009b      	lsls	r3, r3, #2
 800606c:	4403      	add	r3, r0
 800606e:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8006072:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8006074:	6879      	ldr	r1, [r7, #4]
 8006076:	683a      	ldr	r2, [r7, #0]
 8006078:	4613      	mov	r3, r2
 800607a:	00db      	lsls	r3, r3, #3
 800607c:	1a9b      	subs	r3, r3, r2
 800607e:	009b      	lsls	r3, r3, #2
 8006080:	440b      	add	r3, r1
 8006082:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8006086:	6819      	ldr	r1, [r3, #0]
 8006088:	6878      	ldr	r0, [r7, #4]
 800608a:	683a      	ldr	r2, [r7, #0]
 800608c:	4613      	mov	r3, r2
 800608e:	00db      	lsls	r3, r3, #3
 8006090:	1a9b      	subs	r3, r3, r2
 8006092:	009b      	lsls	r3, r3, #2
 8006094:	4403      	add	r3, r0
 8006096:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	4419      	add	r1, r3
 800609e:	6878      	ldr	r0, [r7, #4]
 80060a0:	683a      	ldr	r2, [r7, #0]
 80060a2:	4613      	mov	r3, r2
 80060a4:	00db      	lsls	r3, r3, #3
 80060a6:	1a9b      	subs	r3, r3, r2
 80060a8:	009b      	lsls	r3, r3, #2
 80060aa:	4403      	add	r3, r0
 80060ac:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80060b0:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d114      	bne.n	80060e2 <PCD_EP_OutXfrComplete_int+0x16a>
 80060b8:	6879      	ldr	r1, [r7, #4]
 80060ba:	683a      	ldr	r2, [r7, #0]
 80060bc:	4613      	mov	r3, r2
 80060be:	00db      	lsls	r3, r3, #3
 80060c0:	1a9b      	subs	r3, r3, r2
 80060c2:	009b      	lsls	r3, r3, #2
 80060c4:	440b      	add	r3, r1
 80060c6:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d108      	bne.n	80060e2 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6818      	ldr	r0, [r3, #0]
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80060da:	461a      	mov	r2, r3
 80060dc:	2101      	movs	r1, #1
 80060de:	f005 fb1b 	bl	800b718 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80060e2:	683b      	ldr	r3, [r7, #0]
 80060e4:	b2db      	uxtb	r3, r3
 80060e6:	4619      	mov	r1, r3
 80060e8:	6878      	ldr	r0, [r7, #4]
 80060ea:	f007 fb43 	bl	800d774 <HAL_PCD_DataOutStageCallback>
 80060ee:	e046      	b.n	800617e <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	4a26      	ldr	r2, [pc, #152]	; (800618c <PCD_EP_OutXfrComplete_int+0x214>)
 80060f4:	4293      	cmp	r3, r2
 80060f6:	d124      	bne.n	8006142 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80060f8:	68bb      	ldr	r3, [r7, #8]
 80060fa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d00a      	beq.n	8006118 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006102:	683b      	ldr	r3, [r7, #0]
 8006104:	015a      	lsls	r2, r3, #5
 8006106:	693b      	ldr	r3, [r7, #16]
 8006108:	4413      	add	r3, r2
 800610a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800610e:	461a      	mov	r2, r3
 8006110:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006114:	6093      	str	r3, [r2, #8]
 8006116:	e032      	b.n	800617e <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	f003 0320 	and.w	r3, r3, #32
 800611e:	2b00      	cmp	r3, #0
 8006120:	d008      	beq.n	8006134 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	015a      	lsls	r2, r3, #5
 8006126:	693b      	ldr	r3, [r7, #16]
 8006128:	4413      	add	r3, r2
 800612a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800612e:	461a      	mov	r2, r3
 8006130:	2320      	movs	r3, #32
 8006132:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	b2db      	uxtb	r3, r3
 8006138:	4619      	mov	r1, r3
 800613a:	6878      	ldr	r0, [r7, #4]
 800613c:	f007 fb1a 	bl	800d774 <HAL_PCD_DataOutStageCallback>
 8006140:	e01d      	b.n	800617e <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d114      	bne.n	8006172 <PCD_EP_OutXfrComplete_int+0x1fa>
 8006148:	6879      	ldr	r1, [r7, #4]
 800614a:	683a      	ldr	r2, [r7, #0]
 800614c:	4613      	mov	r3, r2
 800614e:	00db      	lsls	r3, r3, #3
 8006150:	1a9b      	subs	r3, r3, r2
 8006152:	009b      	lsls	r3, r3, #2
 8006154:	440b      	add	r3, r1
 8006156:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	2b00      	cmp	r3, #0
 800615e:	d108      	bne.n	8006172 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	6818      	ldr	r0, [r3, #0]
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800616a:	461a      	mov	r2, r3
 800616c:	2100      	movs	r1, #0
 800616e:	f005 fad3 	bl	800b718 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	b2db      	uxtb	r3, r3
 8006176:	4619      	mov	r1, r3
 8006178:	6878      	ldr	r0, [r7, #4]
 800617a:	f007 fafb 	bl	800d774 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800617e:	2300      	movs	r3, #0
}
 8006180:	4618      	mov	r0, r3
 8006182:	3718      	adds	r7, #24
 8006184:	46bd      	mov	sp, r7
 8006186:	bd80      	pop	{r7, pc}
 8006188:	4f54300a 	.word	0x4f54300a
 800618c:	4f54310a 	.word	0x4f54310a

08006190 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006190:	b580      	push	{r7, lr}
 8006192:	b086      	sub	sp, #24
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
 8006198:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061a0:	697b      	ldr	r3, [r7, #20]
 80061a2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80061a4:	697b      	ldr	r3, [r7, #20]
 80061a6:	333c      	adds	r3, #60	; 0x3c
 80061a8:	3304      	adds	r3, #4
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	015a      	lsls	r2, r3, #5
 80061b2:	693b      	ldr	r3, [r7, #16]
 80061b4:	4413      	add	r3, r2
 80061b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80061ba:	689b      	ldr	r3, [r3, #8]
 80061bc:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	4a15      	ldr	r2, [pc, #84]	; (8006218 <PCD_EP_OutSetupPacket_int+0x88>)
 80061c2:	4293      	cmp	r3, r2
 80061c4:	d90e      	bls.n	80061e4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d009      	beq.n	80061e4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	015a      	lsls	r2, r3, #5
 80061d4:	693b      	ldr	r3, [r7, #16]
 80061d6:	4413      	add	r3, r2
 80061d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80061dc:	461a      	mov	r2, r3
 80061de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80061e2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80061e4:	6878      	ldr	r0, [r7, #4]
 80061e6:	f007 fab3 	bl	800d750 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	4a0a      	ldr	r2, [pc, #40]	; (8006218 <PCD_EP_OutSetupPacket_int+0x88>)
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d90c      	bls.n	800620c <PCD_EP_OutSetupPacket_int+0x7c>
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	691b      	ldr	r3, [r3, #16]
 80061f6:	2b01      	cmp	r3, #1
 80061f8:	d108      	bne.n	800620c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6818      	ldr	r0, [r3, #0]
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006204:	461a      	mov	r2, r3
 8006206:	2101      	movs	r1, #1
 8006208:	f005 fa86 	bl	800b718 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800620c:	2300      	movs	r3, #0
}
 800620e:	4618      	mov	r0, r3
 8006210:	3718      	adds	r7, #24
 8006212:	46bd      	mov	sp, r7
 8006214:	bd80      	pop	{r7, pc}
 8006216:	bf00      	nop
 8006218:	4f54300a 	.word	0x4f54300a

0800621c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800621c:	b480      	push	{r7}
 800621e:	b085      	sub	sp, #20
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]
 8006224:	460b      	mov	r3, r1
 8006226:	70fb      	strb	r3, [r7, #3]
 8006228:	4613      	mov	r3, r2
 800622a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006232:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8006234:	78fb      	ldrb	r3, [r7, #3]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d107      	bne.n	800624a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800623a:	883b      	ldrh	r3, [r7, #0]
 800623c:	0419      	lsls	r1, r3, #16
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	68ba      	ldr	r2, [r7, #8]
 8006244:	430a      	orrs	r2, r1
 8006246:	629a      	str	r2, [r3, #40]	; 0x28
 8006248:	e028      	b.n	800629c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006250:	0c1b      	lsrs	r3, r3, #16
 8006252:	68ba      	ldr	r2, [r7, #8]
 8006254:	4413      	add	r3, r2
 8006256:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006258:	2300      	movs	r3, #0
 800625a:	73fb      	strb	r3, [r7, #15]
 800625c:	e00d      	b.n	800627a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681a      	ldr	r2, [r3, #0]
 8006262:	7bfb      	ldrb	r3, [r7, #15]
 8006264:	3340      	adds	r3, #64	; 0x40
 8006266:	009b      	lsls	r3, r3, #2
 8006268:	4413      	add	r3, r2
 800626a:	685b      	ldr	r3, [r3, #4]
 800626c:	0c1b      	lsrs	r3, r3, #16
 800626e:	68ba      	ldr	r2, [r7, #8]
 8006270:	4413      	add	r3, r2
 8006272:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006274:	7bfb      	ldrb	r3, [r7, #15]
 8006276:	3301      	adds	r3, #1
 8006278:	73fb      	strb	r3, [r7, #15]
 800627a:	7bfa      	ldrb	r2, [r7, #15]
 800627c:	78fb      	ldrb	r3, [r7, #3]
 800627e:	3b01      	subs	r3, #1
 8006280:	429a      	cmp	r2, r3
 8006282:	d3ec      	bcc.n	800625e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006284:	883b      	ldrh	r3, [r7, #0]
 8006286:	0418      	lsls	r0, r3, #16
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	6819      	ldr	r1, [r3, #0]
 800628c:	78fb      	ldrb	r3, [r7, #3]
 800628e:	3b01      	subs	r3, #1
 8006290:	68ba      	ldr	r2, [r7, #8]
 8006292:	4302      	orrs	r2, r0
 8006294:	3340      	adds	r3, #64	; 0x40
 8006296:	009b      	lsls	r3, r3, #2
 8006298:	440b      	add	r3, r1
 800629a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800629c:	2300      	movs	r3, #0
}
 800629e:	4618      	mov	r0, r3
 80062a0:	3714      	adds	r7, #20
 80062a2:	46bd      	mov	sp, r7
 80062a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a8:	4770      	bx	lr

080062aa <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80062aa:	b480      	push	{r7}
 80062ac:	b083      	sub	sp, #12
 80062ae:	af00      	add	r7, sp, #0
 80062b0:	6078      	str	r0, [r7, #4]
 80062b2:	460b      	mov	r3, r1
 80062b4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	887a      	ldrh	r2, [r7, #2]
 80062bc:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80062be:	2300      	movs	r3, #0
}
 80062c0:	4618      	mov	r0, r3
 80062c2:	370c      	adds	r7, #12
 80062c4:	46bd      	mov	sp, r7
 80062c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ca:	4770      	bx	lr

080062cc <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80062cc:	b480      	push	{r7}
 80062ce:	b083      	sub	sp, #12
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
 80062d4:	460b      	mov	r3, r1
 80062d6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80062d8:	bf00      	nop
 80062da:	370c      	adds	r7, #12
 80062dc:	46bd      	mov	sp, r7
 80062de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e2:	4770      	bx	lr

080062e4 <HAL_PWR_DisableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 80062e4:	b480      	push	{r7}
 80062e6:	b083      	sub	sp, #12
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));  

  /* Disable the wake up pin */
  CLEAR_BIT(PWR->CSR, WakeUpPinx);
 80062ec:	4b06      	ldr	r3, [pc, #24]	; (8006308 <HAL_PWR_DisableWakeUpPin+0x24>)
 80062ee:	685a      	ldr	r2, [r3, #4]
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	43db      	mvns	r3, r3
 80062f4:	4904      	ldr	r1, [pc, #16]	; (8006308 <HAL_PWR_DisableWakeUpPin+0x24>)
 80062f6:	4013      	ands	r3, r2
 80062f8:	604b      	str	r3, [r1, #4]
}
 80062fa:	bf00      	nop
 80062fc:	370c      	adds	r7, #12
 80062fe:	46bd      	mov	sp, r7
 8006300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006304:	4770      	bx	lr
 8006306:	bf00      	nop
 8006308:	40007000 	.word	0x40007000

0800630c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800630c:	b580      	push	{r7, lr}
 800630e:	b086      	sub	sp, #24
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2b00      	cmp	r3, #0
 8006318:	d101      	bne.n	800631e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800631a:	2301      	movs	r3, #1
 800631c:	e264      	b.n	80067e8 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f003 0301 	and.w	r3, r3, #1
 8006326:	2b00      	cmp	r3, #0
 8006328:	d075      	beq.n	8006416 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800632a:	4ba3      	ldr	r3, [pc, #652]	; (80065b8 <HAL_RCC_OscConfig+0x2ac>)
 800632c:	689b      	ldr	r3, [r3, #8]
 800632e:	f003 030c 	and.w	r3, r3, #12
 8006332:	2b04      	cmp	r3, #4
 8006334:	d00c      	beq.n	8006350 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006336:	4ba0      	ldr	r3, [pc, #640]	; (80065b8 <HAL_RCC_OscConfig+0x2ac>)
 8006338:	689b      	ldr	r3, [r3, #8]
 800633a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800633e:	2b08      	cmp	r3, #8
 8006340:	d112      	bne.n	8006368 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006342:	4b9d      	ldr	r3, [pc, #628]	; (80065b8 <HAL_RCC_OscConfig+0x2ac>)
 8006344:	685b      	ldr	r3, [r3, #4]
 8006346:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800634a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800634e:	d10b      	bne.n	8006368 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006350:	4b99      	ldr	r3, [pc, #612]	; (80065b8 <HAL_RCC_OscConfig+0x2ac>)
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006358:	2b00      	cmp	r3, #0
 800635a:	d05b      	beq.n	8006414 <HAL_RCC_OscConfig+0x108>
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	685b      	ldr	r3, [r3, #4]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d157      	bne.n	8006414 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006364:	2301      	movs	r3, #1
 8006366:	e23f      	b.n	80067e8 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	685b      	ldr	r3, [r3, #4]
 800636c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006370:	d106      	bne.n	8006380 <HAL_RCC_OscConfig+0x74>
 8006372:	4b91      	ldr	r3, [pc, #580]	; (80065b8 <HAL_RCC_OscConfig+0x2ac>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	4a90      	ldr	r2, [pc, #576]	; (80065b8 <HAL_RCC_OscConfig+0x2ac>)
 8006378:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800637c:	6013      	str	r3, [r2, #0]
 800637e:	e01d      	b.n	80063bc <HAL_RCC_OscConfig+0xb0>
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	685b      	ldr	r3, [r3, #4]
 8006384:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006388:	d10c      	bne.n	80063a4 <HAL_RCC_OscConfig+0x98>
 800638a:	4b8b      	ldr	r3, [pc, #556]	; (80065b8 <HAL_RCC_OscConfig+0x2ac>)
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	4a8a      	ldr	r2, [pc, #552]	; (80065b8 <HAL_RCC_OscConfig+0x2ac>)
 8006390:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006394:	6013      	str	r3, [r2, #0]
 8006396:	4b88      	ldr	r3, [pc, #544]	; (80065b8 <HAL_RCC_OscConfig+0x2ac>)
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	4a87      	ldr	r2, [pc, #540]	; (80065b8 <HAL_RCC_OscConfig+0x2ac>)
 800639c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80063a0:	6013      	str	r3, [r2, #0]
 80063a2:	e00b      	b.n	80063bc <HAL_RCC_OscConfig+0xb0>
 80063a4:	4b84      	ldr	r3, [pc, #528]	; (80065b8 <HAL_RCC_OscConfig+0x2ac>)
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	4a83      	ldr	r2, [pc, #524]	; (80065b8 <HAL_RCC_OscConfig+0x2ac>)
 80063aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80063ae:	6013      	str	r3, [r2, #0]
 80063b0:	4b81      	ldr	r3, [pc, #516]	; (80065b8 <HAL_RCC_OscConfig+0x2ac>)
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	4a80      	ldr	r2, [pc, #512]	; (80065b8 <HAL_RCC_OscConfig+0x2ac>)
 80063b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80063ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	685b      	ldr	r3, [r3, #4]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d013      	beq.n	80063ec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063c4:	f7fc ffd6 	bl	8003374 <HAL_GetTick>
 80063c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80063ca:	e008      	b.n	80063de <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80063cc:	f7fc ffd2 	bl	8003374 <HAL_GetTick>
 80063d0:	4602      	mov	r2, r0
 80063d2:	693b      	ldr	r3, [r7, #16]
 80063d4:	1ad3      	subs	r3, r2, r3
 80063d6:	2b64      	cmp	r3, #100	; 0x64
 80063d8:	d901      	bls.n	80063de <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80063da:	2303      	movs	r3, #3
 80063dc:	e204      	b.n	80067e8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80063de:	4b76      	ldr	r3, [pc, #472]	; (80065b8 <HAL_RCC_OscConfig+0x2ac>)
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d0f0      	beq.n	80063cc <HAL_RCC_OscConfig+0xc0>
 80063ea:	e014      	b.n	8006416 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063ec:	f7fc ffc2 	bl	8003374 <HAL_GetTick>
 80063f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80063f2:	e008      	b.n	8006406 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80063f4:	f7fc ffbe 	bl	8003374 <HAL_GetTick>
 80063f8:	4602      	mov	r2, r0
 80063fa:	693b      	ldr	r3, [r7, #16]
 80063fc:	1ad3      	subs	r3, r2, r3
 80063fe:	2b64      	cmp	r3, #100	; 0x64
 8006400:	d901      	bls.n	8006406 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006402:	2303      	movs	r3, #3
 8006404:	e1f0      	b.n	80067e8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006406:	4b6c      	ldr	r3, [pc, #432]	; (80065b8 <HAL_RCC_OscConfig+0x2ac>)
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800640e:	2b00      	cmp	r3, #0
 8006410:	d1f0      	bne.n	80063f4 <HAL_RCC_OscConfig+0xe8>
 8006412:	e000      	b.n	8006416 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006414:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f003 0302 	and.w	r3, r3, #2
 800641e:	2b00      	cmp	r3, #0
 8006420:	d063      	beq.n	80064ea <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006422:	4b65      	ldr	r3, [pc, #404]	; (80065b8 <HAL_RCC_OscConfig+0x2ac>)
 8006424:	689b      	ldr	r3, [r3, #8]
 8006426:	f003 030c 	and.w	r3, r3, #12
 800642a:	2b00      	cmp	r3, #0
 800642c:	d00b      	beq.n	8006446 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800642e:	4b62      	ldr	r3, [pc, #392]	; (80065b8 <HAL_RCC_OscConfig+0x2ac>)
 8006430:	689b      	ldr	r3, [r3, #8]
 8006432:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006436:	2b08      	cmp	r3, #8
 8006438:	d11c      	bne.n	8006474 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800643a:	4b5f      	ldr	r3, [pc, #380]	; (80065b8 <HAL_RCC_OscConfig+0x2ac>)
 800643c:	685b      	ldr	r3, [r3, #4]
 800643e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006442:	2b00      	cmp	r3, #0
 8006444:	d116      	bne.n	8006474 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006446:	4b5c      	ldr	r3, [pc, #368]	; (80065b8 <HAL_RCC_OscConfig+0x2ac>)
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f003 0302 	and.w	r3, r3, #2
 800644e:	2b00      	cmp	r3, #0
 8006450:	d005      	beq.n	800645e <HAL_RCC_OscConfig+0x152>
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	68db      	ldr	r3, [r3, #12]
 8006456:	2b01      	cmp	r3, #1
 8006458:	d001      	beq.n	800645e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800645a:	2301      	movs	r3, #1
 800645c:	e1c4      	b.n	80067e8 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800645e:	4b56      	ldr	r3, [pc, #344]	; (80065b8 <HAL_RCC_OscConfig+0x2ac>)
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	691b      	ldr	r3, [r3, #16]
 800646a:	00db      	lsls	r3, r3, #3
 800646c:	4952      	ldr	r1, [pc, #328]	; (80065b8 <HAL_RCC_OscConfig+0x2ac>)
 800646e:	4313      	orrs	r3, r2
 8006470:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006472:	e03a      	b.n	80064ea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	68db      	ldr	r3, [r3, #12]
 8006478:	2b00      	cmp	r3, #0
 800647a:	d020      	beq.n	80064be <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800647c:	4b4f      	ldr	r3, [pc, #316]	; (80065bc <HAL_RCC_OscConfig+0x2b0>)
 800647e:	2201      	movs	r2, #1
 8006480:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006482:	f7fc ff77 	bl	8003374 <HAL_GetTick>
 8006486:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006488:	e008      	b.n	800649c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800648a:	f7fc ff73 	bl	8003374 <HAL_GetTick>
 800648e:	4602      	mov	r2, r0
 8006490:	693b      	ldr	r3, [r7, #16]
 8006492:	1ad3      	subs	r3, r2, r3
 8006494:	2b02      	cmp	r3, #2
 8006496:	d901      	bls.n	800649c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006498:	2303      	movs	r3, #3
 800649a:	e1a5      	b.n	80067e8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800649c:	4b46      	ldr	r3, [pc, #280]	; (80065b8 <HAL_RCC_OscConfig+0x2ac>)
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f003 0302 	and.w	r3, r3, #2
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d0f0      	beq.n	800648a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80064a8:	4b43      	ldr	r3, [pc, #268]	; (80065b8 <HAL_RCC_OscConfig+0x2ac>)
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	691b      	ldr	r3, [r3, #16]
 80064b4:	00db      	lsls	r3, r3, #3
 80064b6:	4940      	ldr	r1, [pc, #256]	; (80065b8 <HAL_RCC_OscConfig+0x2ac>)
 80064b8:	4313      	orrs	r3, r2
 80064ba:	600b      	str	r3, [r1, #0]
 80064bc:	e015      	b.n	80064ea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80064be:	4b3f      	ldr	r3, [pc, #252]	; (80065bc <HAL_RCC_OscConfig+0x2b0>)
 80064c0:	2200      	movs	r2, #0
 80064c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064c4:	f7fc ff56 	bl	8003374 <HAL_GetTick>
 80064c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80064ca:	e008      	b.n	80064de <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80064cc:	f7fc ff52 	bl	8003374 <HAL_GetTick>
 80064d0:	4602      	mov	r2, r0
 80064d2:	693b      	ldr	r3, [r7, #16]
 80064d4:	1ad3      	subs	r3, r2, r3
 80064d6:	2b02      	cmp	r3, #2
 80064d8:	d901      	bls.n	80064de <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80064da:	2303      	movs	r3, #3
 80064dc:	e184      	b.n	80067e8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80064de:	4b36      	ldr	r3, [pc, #216]	; (80065b8 <HAL_RCC_OscConfig+0x2ac>)
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f003 0302 	and.w	r3, r3, #2
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d1f0      	bne.n	80064cc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f003 0308 	and.w	r3, r3, #8
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d030      	beq.n	8006558 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	695b      	ldr	r3, [r3, #20]
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d016      	beq.n	800652c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80064fe:	4b30      	ldr	r3, [pc, #192]	; (80065c0 <HAL_RCC_OscConfig+0x2b4>)
 8006500:	2201      	movs	r2, #1
 8006502:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006504:	f7fc ff36 	bl	8003374 <HAL_GetTick>
 8006508:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800650a:	e008      	b.n	800651e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800650c:	f7fc ff32 	bl	8003374 <HAL_GetTick>
 8006510:	4602      	mov	r2, r0
 8006512:	693b      	ldr	r3, [r7, #16]
 8006514:	1ad3      	subs	r3, r2, r3
 8006516:	2b02      	cmp	r3, #2
 8006518:	d901      	bls.n	800651e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800651a:	2303      	movs	r3, #3
 800651c:	e164      	b.n	80067e8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800651e:	4b26      	ldr	r3, [pc, #152]	; (80065b8 <HAL_RCC_OscConfig+0x2ac>)
 8006520:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006522:	f003 0302 	and.w	r3, r3, #2
 8006526:	2b00      	cmp	r3, #0
 8006528:	d0f0      	beq.n	800650c <HAL_RCC_OscConfig+0x200>
 800652a:	e015      	b.n	8006558 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800652c:	4b24      	ldr	r3, [pc, #144]	; (80065c0 <HAL_RCC_OscConfig+0x2b4>)
 800652e:	2200      	movs	r2, #0
 8006530:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006532:	f7fc ff1f 	bl	8003374 <HAL_GetTick>
 8006536:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006538:	e008      	b.n	800654c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800653a:	f7fc ff1b 	bl	8003374 <HAL_GetTick>
 800653e:	4602      	mov	r2, r0
 8006540:	693b      	ldr	r3, [r7, #16]
 8006542:	1ad3      	subs	r3, r2, r3
 8006544:	2b02      	cmp	r3, #2
 8006546:	d901      	bls.n	800654c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006548:	2303      	movs	r3, #3
 800654a:	e14d      	b.n	80067e8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800654c:	4b1a      	ldr	r3, [pc, #104]	; (80065b8 <HAL_RCC_OscConfig+0x2ac>)
 800654e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006550:	f003 0302 	and.w	r3, r3, #2
 8006554:	2b00      	cmp	r3, #0
 8006556:	d1f0      	bne.n	800653a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	f003 0304 	and.w	r3, r3, #4
 8006560:	2b00      	cmp	r3, #0
 8006562:	f000 80a0 	beq.w	80066a6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006566:	2300      	movs	r3, #0
 8006568:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800656a:	4b13      	ldr	r3, [pc, #76]	; (80065b8 <HAL_RCC_OscConfig+0x2ac>)
 800656c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800656e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006572:	2b00      	cmp	r3, #0
 8006574:	d10f      	bne.n	8006596 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006576:	2300      	movs	r3, #0
 8006578:	60bb      	str	r3, [r7, #8]
 800657a:	4b0f      	ldr	r3, [pc, #60]	; (80065b8 <HAL_RCC_OscConfig+0x2ac>)
 800657c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800657e:	4a0e      	ldr	r2, [pc, #56]	; (80065b8 <HAL_RCC_OscConfig+0x2ac>)
 8006580:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006584:	6413      	str	r3, [r2, #64]	; 0x40
 8006586:	4b0c      	ldr	r3, [pc, #48]	; (80065b8 <HAL_RCC_OscConfig+0x2ac>)
 8006588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800658a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800658e:	60bb      	str	r3, [r7, #8]
 8006590:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006592:	2301      	movs	r3, #1
 8006594:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006596:	4b0b      	ldr	r3, [pc, #44]	; (80065c4 <HAL_RCC_OscConfig+0x2b8>)
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d121      	bne.n	80065e6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80065a2:	4b08      	ldr	r3, [pc, #32]	; (80065c4 <HAL_RCC_OscConfig+0x2b8>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	4a07      	ldr	r2, [pc, #28]	; (80065c4 <HAL_RCC_OscConfig+0x2b8>)
 80065a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80065ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80065ae:	f7fc fee1 	bl	8003374 <HAL_GetTick>
 80065b2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065b4:	e011      	b.n	80065da <HAL_RCC_OscConfig+0x2ce>
 80065b6:	bf00      	nop
 80065b8:	40023800 	.word	0x40023800
 80065bc:	42470000 	.word	0x42470000
 80065c0:	42470e80 	.word	0x42470e80
 80065c4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80065c8:	f7fc fed4 	bl	8003374 <HAL_GetTick>
 80065cc:	4602      	mov	r2, r0
 80065ce:	693b      	ldr	r3, [r7, #16]
 80065d0:	1ad3      	subs	r3, r2, r3
 80065d2:	2b02      	cmp	r3, #2
 80065d4:	d901      	bls.n	80065da <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80065d6:	2303      	movs	r3, #3
 80065d8:	e106      	b.n	80067e8 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065da:	4b85      	ldr	r3, [pc, #532]	; (80067f0 <HAL_RCC_OscConfig+0x4e4>)
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d0f0      	beq.n	80065c8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	689b      	ldr	r3, [r3, #8]
 80065ea:	2b01      	cmp	r3, #1
 80065ec:	d106      	bne.n	80065fc <HAL_RCC_OscConfig+0x2f0>
 80065ee:	4b81      	ldr	r3, [pc, #516]	; (80067f4 <HAL_RCC_OscConfig+0x4e8>)
 80065f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065f2:	4a80      	ldr	r2, [pc, #512]	; (80067f4 <HAL_RCC_OscConfig+0x4e8>)
 80065f4:	f043 0301 	orr.w	r3, r3, #1
 80065f8:	6713      	str	r3, [r2, #112]	; 0x70
 80065fa:	e01c      	b.n	8006636 <HAL_RCC_OscConfig+0x32a>
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	689b      	ldr	r3, [r3, #8]
 8006600:	2b05      	cmp	r3, #5
 8006602:	d10c      	bne.n	800661e <HAL_RCC_OscConfig+0x312>
 8006604:	4b7b      	ldr	r3, [pc, #492]	; (80067f4 <HAL_RCC_OscConfig+0x4e8>)
 8006606:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006608:	4a7a      	ldr	r2, [pc, #488]	; (80067f4 <HAL_RCC_OscConfig+0x4e8>)
 800660a:	f043 0304 	orr.w	r3, r3, #4
 800660e:	6713      	str	r3, [r2, #112]	; 0x70
 8006610:	4b78      	ldr	r3, [pc, #480]	; (80067f4 <HAL_RCC_OscConfig+0x4e8>)
 8006612:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006614:	4a77      	ldr	r2, [pc, #476]	; (80067f4 <HAL_RCC_OscConfig+0x4e8>)
 8006616:	f043 0301 	orr.w	r3, r3, #1
 800661a:	6713      	str	r3, [r2, #112]	; 0x70
 800661c:	e00b      	b.n	8006636 <HAL_RCC_OscConfig+0x32a>
 800661e:	4b75      	ldr	r3, [pc, #468]	; (80067f4 <HAL_RCC_OscConfig+0x4e8>)
 8006620:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006622:	4a74      	ldr	r2, [pc, #464]	; (80067f4 <HAL_RCC_OscConfig+0x4e8>)
 8006624:	f023 0301 	bic.w	r3, r3, #1
 8006628:	6713      	str	r3, [r2, #112]	; 0x70
 800662a:	4b72      	ldr	r3, [pc, #456]	; (80067f4 <HAL_RCC_OscConfig+0x4e8>)
 800662c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800662e:	4a71      	ldr	r2, [pc, #452]	; (80067f4 <HAL_RCC_OscConfig+0x4e8>)
 8006630:	f023 0304 	bic.w	r3, r3, #4
 8006634:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	689b      	ldr	r3, [r3, #8]
 800663a:	2b00      	cmp	r3, #0
 800663c:	d015      	beq.n	800666a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800663e:	f7fc fe99 	bl	8003374 <HAL_GetTick>
 8006642:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006644:	e00a      	b.n	800665c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006646:	f7fc fe95 	bl	8003374 <HAL_GetTick>
 800664a:	4602      	mov	r2, r0
 800664c:	693b      	ldr	r3, [r7, #16]
 800664e:	1ad3      	subs	r3, r2, r3
 8006650:	f241 3288 	movw	r2, #5000	; 0x1388
 8006654:	4293      	cmp	r3, r2
 8006656:	d901      	bls.n	800665c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8006658:	2303      	movs	r3, #3
 800665a:	e0c5      	b.n	80067e8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800665c:	4b65      	ldr	r3, [pc, #404]	; (80067f4 <HAL_RCC_OscConfig+0x4e8>)
 800665e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006660:	f003 0302 	and.w	r3, r3, #2
 8006664:	2b00      	cmp	r3, #0
 8006666:	d0ee      	beq.n	8006646 <HAL_RCC_OscConfig+0x33a>
 8006668:	e014      	b.n	8006694 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800666a:	f7fc fe83 	bl	8003374 <HAL_GetTick>
 800666e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006670:	e00a      	b.n	8006688 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006672:	f7fc fe7f 	bl	8003374 <HAL_GetTick>
 8006676:	4602      	mov	r2, r0
 8006678:	693b      	ldr	r3, [r7, #16]
 800667a:	1ad3      	subs	r3, r2, r3
 800667c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006680:	4293      	cmp	r3, r2
 8006682:	d901      	bls.n	8006688 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8006684:	2303      	movs	r3, #3
 8006686:	e0af      	b.n	80067e8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006688:	4b5a      	ldr	r3, [pc, #360]	; (80067f4 <HAL_RCC_OscConfig+0x4e8>)
 800668a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800668c:	f003 0302 	and.w	r3, r3, #2
 8006690:	2b00      	cmp	r3, #0
 8006692:	d1ee      	bne.n	8006672 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006694:	7dfb      	ldrb	r3, [r7, #23]
 8006696:	2b01      	cmp	r3, #1
 8006698:	d105      	bne.n	80066a6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800669a:	4b56      	ldr	r3, [pc, #344]	; (80067f4 <HAL_RCC_OscConfig+0x4e8>)
 800669c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800669e:	4a55      	ldr	r2, [pc, #340]	; (80067f4 <HAL_RCC_OscConfig+0x4e8>)
 80066a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80066a4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	699b      	ldr	r3, [r3, #24]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	f000 809b 	beq.w	80067e6 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80066b0:	4b50      	ldr	r3, [pc, #320]	; (80067f4 <HAL_RCC_OscConfig+0x4e8>)
 80066b2:	689b      	ldr	r3, [r3, #8]
 80066b4:	f003 030c 	and.w	r3, r3, #12
 80066b8:	2b08      	cmp	r3, #8
 80066ba:	d05c      	beq.n	8006776 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	699b      	ldr	r3, [r3, #24]
 80066c0:	2b02      	cmp	r3, #2
 80066c2:	d141      	bne.n	8006748 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80066c4:	4b4c      	ldr	r3, [pc, #304]	; (80067f8 <HAL_RCC_OscConfig+0x4ec>)
 80066c6:	2200      	movs	r2, #0
 80066c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066ca:	f7fc fe53 	bl	8003374 <HAL_GetTick>
 80066ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80066d0:	e008      	b.n	80066e4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80066d2:	f7fc fe4f 	bl	8003374 <HAL_GetTick>
 80066d6:	4602      	mov	r2, r0
 80066d8:	693b      	ldr	r3, [r7, #16]
 80066da:	1ad3      	subs	r3, r2, r3
 80066dc:	2b02      	cmp	r3, #2
 80066de:	d901      	bls.n	80066e4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80066e0:	2303      	movs	r3, #3
 80066e2:	e081      	b.n	80067e8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80066e4:	4b43      	ldr	r3, [pc, #268]	; (80067f4 <HAL_RCC_OscConfig+0x4e8>)
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d1f0      	bne.n	80066d2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	69da      	ldr	r2, [r3, #28]
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	6a1b      	ldr	r3, [r3, #32]
 80066f8:	431a      	orrs	r2, r3
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066fe:	019b      	lsls	r3, r3, #6
 8006700:	431a      	orrs	r2, r3
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006706:	085b      	lsrs	r3, r3, #1
 8006708:	3b01      	subs	r3, #1
 800670a:	041b      	lsls	r3, r3, #16
 800670c:	431a      	orrs	r2, r3
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006712:	061b      	lsls	r3, r3, #24
 8006714:	4937      	ldr	r1, [pc, #220]	; (80067f4 <HAL_RCC_OscConfig+0x4e8>)
 8006716:	4313      	orrs	r3, r2
 8006718:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800671a:	4b37      	ldr	r3, [pc, #220]	; (80067f8 <HAL_RCC_OscConfig+0x4ec>)
 800671c:	2201      	movs	r2, #1
 800671e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006720:	f7fc fe28 	bl	8003374 <HAL_GetTick>
 8006724:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006726:	e008      	b.n	800673a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006728:	f7fc fe24 	bl	8003374 <HAL_GetTick>
 800672c:	4602      	mov	r2, r0
 800672e:	693b      	ldr	r3, [r7, #16]
 8006730:	1ad3      	subs	r3, r2, r3
 8006732:	2b02      	cmp	r3, #2
 8006734:	d901      	bls.n	800673a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8006736:	2303      	movs	r3, #3
 8006738:	e056      	b.n	80067e8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800673a:	4b2e      	ldr	r3, [pc, #184]	; (80067f4 <HAL_RCC_OscConfig+0x4e8>)
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006742:	2b00      	cmp	r3, #0
 8006744:	d0f0      	beq.n	8006728 <HAL_RCC_OscConfig+0x41c>
 8006746:	e04e      	b.n	80067e6 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006748:	4b2b      	ldr	r3, [pc, #172]	; (80067f8 <HAL_RCC_OscConfig+0x4ec>)
 800674a:	2200      	movs	r2, #0
 800674c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800674e:	f7fc fe11 	bl	8003374 <HAL_GetTick>
 8006752:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006754:	e008      	b.n	8006768 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006756:	f7fc fe0d 	bl	8003374 <HAL_GetTick>
 800675a:	4602      	mov	r2, r0
 800675c:	693b      	ldr	r3, [r7, #16]
 800675e:	1ad3      	subs	r3, r2, r3
 8006760:	2b02      	cmp	r3, #2
 8006762:	d901      	bls.n	8006768 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8006764:	2303      	movs	r3, #3
 8006766:	e03f      	b.n	80067e8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006768:	4b22      	ldr	r3, [pc, #136]	; (80067f4 <HAL_RCC_OscConfig+0x4e8>)
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006770:	2b00      	cmp	r3, #0
 8006772:	d1f0      	bne.n	8006756 <HAL_RCC_OscConfig+0x44a>
 8006774:	e037      	b.n	80067e6 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	699b      	ldr	r3, [r3, #24]
 800677a:	2b01      	cmp	r3, #1
 800677c:	d101      	bne.n	8006782 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800677e:	2301      	movs	r3, #1
 8006780:	e032      	b.n	80067e8 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006782:	4b1c      	ldr	r3, [pc, #112]	; (80067f4 <HAL_RCC_OscConfig+0x4e8>)
 8006784:	685b      	ldr	r3, [r3, #4]
 8006786:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	699b      	ldr	r3, [r3, #24]
 800678c:	2b01      	cmp	r3, #1
 800678e:	d028      	beq.n	80067e2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800679a:	429a      	cmp	r2, r3
 800679c:	d121      	bne.n	80067e2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80067a8:	429a      	cmp	r2, r3
 80067aa:	d11a      	bne.n	80067e2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80067ac:	68fa      	ldr	r2, [r7, #12]
 80067ae:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80067b2:	4013      	ands	r3, r2
 80067b4:	687a      	ldr	r2, [r7, #4]
 80067b6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80067b8:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80067ba:	4293      	cmp	r3, r2
 80067bc:	d111      	bne.n	80067e2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067c8:	085b      	lsrs	r3, r3, #1
 80067ca:	3b01      	subs	r3, #1
 80067cc:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80067ce:	429a      	cmp	r2, r3
 80067d0:	d107      	bne.n	80067e2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067dc:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80067de:	429a      	cmp	r2, r3
 80067e0:	d001      	beq.n	80067e6 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80067e2:	2301      	movs	r3, #1
 80067e4:	e000      	b.n	80067e8 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80067e6:	2300      	movs	r3, #0
}
 80067e8:	4618      	mov	r0, r3
 80067ea:	3718      	adds	r7, #24
 80067ec:	46bd      	mov	sp, r7
 80067ee:	bd80      	pop	{r7, pc}
 80067f0:	40007000 	.word	0x40007000
 80067f4:	40023800 	.word	0x40023800
 80067f8:	42470060 	.word	0x42470060

080067fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b084      	sub	sp, #16
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]
 8006804:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d101      	bne.n	8006810 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800680c:	2301      	movs	r3, #1
 800680e:	e0cc      	b.n	80069aa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006810:	4b68      	ldr	r3, [pc, #416]	; (80069b4 <HAL_RCC_ClockConfig+0x1b8>)
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f003 0307 	and.w	r3, r3, #7
 8006818:	683a      	ldr	r2, [r7, #0]
 800681a:	429a      	cmp	r2, r3
 800681c:	d90c      	bls.n	8006838 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800681e:	4b65      	ldr	r3, [pc, #404]	; (80069b4 <HAL_RCC_ClockConfig+0x1b8>)
 8006820:	683a      	ldr	r2, [r7, #0]
 8006822:	b2d2      	uxtb	r2, r2
 8006824:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006826:	4b63      	ldr	r3, [pc, #396]	; (80069b4 <HAL_RCC_ClockConfig+0x1b8>)
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	f003 0307 	and.w	r3, r3, #7
 800682e:	683a      	ldr	r2, [r7, #0]
 8006830:	429a      	cmp	r2, r3
 8006832:	d001      	beq.n	8006838 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006834:	2301      	movs	r3, #1
 8006836:	e0b8      	b.n	80069aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f003 0302 	and.w	r3, r3, #2
 8006840:	2b00      	cmp	r3, #0
 8006842:	d020      	beq.n	8006886 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f003 0304 	and.w	r3, r3, #4
 800684c:	2b00      	cmp	r3, #0
 800684e:	d005      	beq.n	800685c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006850:	4b59      	ldr	r3, [pc, #356]	; (80069b8 <HAL_RCC_ClockConfig+0x1bc>)
 8006852:	689b      	ldr	r3, [r3, #8]
 8006854:	4a58      	ldr	r2, [pc, #352]	; (80069b8 <HAL_RCC_ClockConfig+0x1bc>)
 8006856:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800685a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	f003 0308 	and.w	r3, r3, #8
 8006864:	2b00      	cmp	r3, #0
 8006866:	d005      	beq.n	8006874 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006868:	4b53      	ldr	r3, [pc, #332]	; (80069b8 <HAL_RCC_ClockConfig+0x1bc>)
 800686a:	689b      	ldr	r3, [r3, #8]
 800686c:	4a52      	ldr	r2, [pc, #328]	; (80069b8 <HAL_RCC_ClockConfig+0x1bc>)
 800686e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006872:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006874:	4b50      	ldr	r3, [pc, #320]	; (80069b8 <HAL_RCC_ClockConfig+0x1bc>)
 8006876:	689b      	ldr	r3, [r3, #8]
 8006878:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	689b      	ldr	r3, [r3, #8]
 8006880:	494d      	ldr	r1, [pc, #308]	; (80069b8 <HAL_RCC_ClockConfig+0x1bc>)
 8006882:	4313      	orrs	r3, r2
 8006884:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f003 0301 	and.w	r3, r3, #1
 800688e:	2b00      	cmp	r3, #0
 8006890:	d044      	beq.n	800691c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	685b      	ldr	r3, [r3, #4]
 8006896:	2b01      	cmp	r3, #1
 8006898:	d107      	bne.n	80068aa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800689a:	4b47      	ldr	r3, [pc, #284]	; (80069b8 <HAL_RCC_ClockConfig+0x1bc>)
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d119      	bne.n	80068da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80068a6:	2301      	movs	r3, #1
 80068a8:	e07f      	b.n	80069aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	685b      	ldr	r3, [r3, #4]
 80068ae:	2b02      	cmp	r3, #2
 80068b0:	d003      	beq.n	80068ba <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80068b6:	2b03      	cmp	r3, #3
 80068b8:	d107      	bne.n	80068ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80068ba:	4b3f      	ldr	r3, [pc, #252]	; (80069b8 <HAL_RCC_ClockConfig+0x1bc>)
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d109      	bne.n	80068da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80068c6:	2301      	movs	r3, #1
 80068c8:	e06f      	b.n	80069aa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80068ca:	4b3b      	ldr	r3, [pc, #236]	; (80069b8 <HAL_RCC_ClockConfig+0x1bc>)
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f003 0302 	and.w	r3, r3, #2
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d101      	bne.n	80068da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80068d6:	2301      	movs	r3, #1
 80068d8:	e067      	b.n	80069aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80068da:	4b37      	ldr	r3, [pc, #220]	; (80069b8 <HAL_RCC_ClockConfig+0x1bc>)
 80068dc:	689b      	ldr	r3, [r3, #8]
 80068de:	f023 0203 	bic.w	r2, r3, #3
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	685b      	ldr	r3, [r3, #4]
 80068e6:	4934      	ldr	r1, [pc, #208]	; (80069b8 <HAL_RCC_ClockConfig+0x1bc>)
 80068e8:	4313      	orrs	r3, r2
 80068ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80068ec:	f7fc fd42 	bl	8003374 <HAL_GetTick>
 80068f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80068f2:	e00a      	b.n	800690a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80068f4:	f7fc fd3e 	bl	8003374 <HAL_GetTick>
 80068f8:	4602      	mov	r2, r0
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	1ad3      	subs	r3, r2, r3
 80068fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8006902:	4293      	cmp	r3, r2
 8006904:	d901      	bls.n	800690a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006906:	2303      	movs	r3, #3
 8006908:	e04f      	b.n	80069aa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800690a:	4b2b      	ldr	r3, [pc, #172]	; (80069b8 <HAL_RCC_ClockConfig+0x1bc>)
 800690c:	689b      	ldr	r3, [r3, #8]
 800690e:	f003 020c 	and.w	r2, r3, #12
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	685b      	ldr	r3, [r3, #4]
 8006916:	009b      	lsls	r3, r3, #2
 8006918:	429a      	cmp	r2, r3
 800691a:	d1eb      	bne.n	80068f4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800691c:	4b25      	ldr	r3, [pc, #148]	; (80069b4 <HAL_RCC_ClockConfig+0x1b8>)
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	f003 0307 	and.w	r3, r3, #7
 8006924:	683a      	ldr	r2, [r7, #0]
 8006926:	429a      	cmp	r2, r3
 8006928:	d20c      	bcs.n	8006944 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800692a:	4b22      	ldr	r3, [pc, #136]	; (80069b4 <HAL_RCC_ClockConfig+0x1b8>)
 800692c:	683a      	ldr	r2, [r7, #0]
 800692e:	b2d2      	uxtb	r2, r2
 8006930:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006932:	4b20      	ldr	r3, [pc, #128]	; (80069b4 <HAL_RCC_ClockConfig+0x1b8>)
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f003 0307 	and.w	r3, r3, #7
 800693a:	683a      	ldr	r2, [r7, #0]
 800693c:	429a      	cmp	r2, r3
 800693e:	d001      	beq.n	8006944 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006940:	2301      	movs	r3, #1
 8006942:	e032      	b.n	80069aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f003 0304 	and.w	r3, r3, #4
 800694c:	2b00      	cmp	r3, #0
 800694e:	d008      	beq.n	8006962 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006950:	4b19      	ldr	r3, [pc, #100]	; (80069b8 <HAL_RCC_ClockConfig+0x1bc>)
 8006952:	689b      	ldr	r3, [r3, #8]
 8006954:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	68db      	ldr	r3, [r3, #12]
 800695c:	4916      	ldr	r1, [pc, #88]	; (80069b8 <HAL_RCC_ClockConfig+0x1bc>)
 800695e:	4313      	orrs	r3, r2
 8006960:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f003 0308 	and.w	r3, r3, #8
 800696a:	2b00      	cmp	r3, #0
 800696c:	d009      	beq.n	8006982 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800696e:	4b12      	ldr	r3, [pc, #72]	; (80069b8 <HAL_RCC_ClockConfig+0x1bc>)
 8006970:	689b      	ldr	r3, [r3, #8]
 8006972:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	691b      	ldr	r3, [r3, #16]
 800697a:	00db      	lsls	r3, r3, #3
 800697c:	490e      	ldr	r1, [pc, #56]	; (80069b8 <HAL_RCC_ClockConfig+0x1bc>)
 800697e:	4313      	orrs	r3, r2
 8006980:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006982:	f000 f82d 	bl	80069e0 <HAL_RCC_GetSysClockFreq>
 8006986:	4602      	mov	r2, r0
 8006988:	4b0b      	ldr	r3, [pc, #44]	; (80069b8 <HAL_RCC_ClockConfig+0x1bc>)
 800698a:	689b      	ldr	r3, [r3, #8]
 800698c:	091b      	lsrs	r3, r3, #4
 800698e:	f003 030f 	and.w	r3, r3, #15
 8006992:	490a      	ldr	r1, [pc, #40]	; (80069bc <HAL_RCC_ClockConfig+0x1c0>)
 8006994:	5ccb      	ldrb	r3, [r1, r3]
 8006996:	fa22 f303 	lsr.w	r3, r2, r3
 800699a:	4a09      	ldr	r2, [pc, #36]	; (80069c0 <HAL_RCC_ClockConfig+0x1c4>)
 800699c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800699e:	4b09      	ldr	r3, [pc, #36]	; (80069c4 <HAL_RCC_ClockConfig+0x1c8>)
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	4618      	mov	r0, r3
 80069a4:	f7fc fca2 	bl	80032ec <HAL_InitTick>

  return HAL_OK;
 80069a8:	2300      	movs	r3, #0
}
 80069aa:	4618      	mov	r0, r3
 80069ac:	3710      	adds	r7, #16
 80069ae:	46bd      	mov	sp, r7
 80069b0:	bd80      	pop	{r7, pc}
 80069b2:	bf00      	nop
 80069b4:	40023c00 	.word	0x40023c00
 80069b8:	40023800 	.word	0x40023800
 80069bc:	0800f5b0 	.word	0x0800f5b0
 80069c0:	20000028 	.word	0x20000028
 80069c4:	2000002c 	.word	0x2000002c

080069c8 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 80069c8:	b480      	push	{r7}
 80069ca:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 80069cc:	4b03      	ldr	r3, [pc, #12]	; (80069dc <HAL_RCC_EnableCSS+0x14>)
 80069ce:	2201      	movs	r2, #1
 80069d0:	601a      	str	r2, [r3, #0]
}
 80069d2:	bf00      	nop
 80069d4:	46bd      	mov	sp, r7
 80069d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069da:	4770      	bx	lr
 80069dc:	4247004c 	.word	0x4247004c

080069e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80069e0:	b5b0      	push	{r4, r5, r7, lr}
 80069e2:	b084      	sub	sp, #16
 80069e4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80069e6:	2100      	movs	r1, #0
 80069e8:	6079      	str	r1, [r7, #4]
 80069ea:	2100      	movs	r1, #0
 80069ec:	60f9      	str	r1, [r7, #12]
 80069ee:	2100      	movs	r1, #0
 80069f0:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80069f2:	2100      	movs	r1, #0
 80069f4:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80069f6:	4952      	ldr	r1, [pc, #328]	; (8006b40 <HAL_RCC_GetSysClockFreq+0x160>)
 80069f8:	6889      	ldr	r1, [r1, #8]
 80069fa:	f001 010c 	and.w	r1, r1, #12
 80069fe:	2908      	cmp	r1, #8
 8006a00:	d00d      	beq.n	8006a1e <HAL_RCC_GetSysClockFreq+0x3e>
 8006a02:	2908      	cmp	r1, #8
 8006a04:	f200 8094 	bhi.w	8006b30 <HAL_RCC_GetSysClockFreq+0x150>
 8006a08:	2900      	cmp	r1, #0
 8006a0a:	d002      	beq.n	8006a12 <HAL_RCC_GetSysClockFreq+0x32>
 8006a0c:	2904      	cmp	r1, #4
 8006a0e:	d003      	beq.n	8006a18 <HAL_RCC_GetSysClockFreq+0x38>
 8006a10:	e08e      	b.n	8006b30 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006a12:	4b4c      	ldr	r3, [pc, #304]	; (8006b44 <HAL_RCC_GetSysClockFreq+0x164>)
 8006a14:	60bb      	str	r3, [r7, #8]
       break;
 8006a16:	e08e      	b.n	8006b36 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006a18:	4b4b      	ldr	r3, [pc, #300]	; (8006b48 <HAL_RCC_GetSysClockFreq+0x168>)
 8006a1a:	60bb      	str	r3, [r7, #8]
      break;
 8006a1c:	e08b      	b.n	8006b36 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006a1e:	4948      	ldr	r1, [pc, #288]	; (8006b40 <HAL_RCC_GetSysClockFreq+0x160>)
 8006a20:	6849      	ldr	r1, [r1, #4]
 8006a22:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8006a26:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006a28:	4945      	ldr	r1, [pc, #276]	; (8006b40 <HAL_RCC_GetSysClockFreq+0x160>)
 8006a2a:	6849      	ldr	r1, [r1, #4]
 8006a2c:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8006a30:	2900      	cmp	r1, #0
 8006a32:	d024      	beq.n	8006a7e <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006a34:	4942      	ldr	r1, [pc, #264]	; (8006b40 <HAL_RCC_GetSysClockFreq+0x160>)
 8006a36:	6849      	ldr	r1, [r1, #4]
 8006a38:	0989      	lsrs	r1, r1, #6
 8006a3a:	4608      	mov	r0, r1
 8006a3c:	f04f 0100 	mov.w	r1, #0
 8006a40:	f240 14ff 	movw	r4, #511	; 0x1ff
 8006a44:	f04f 0500 	mov.w	r5, #0
 8006a48:	ea00 0204 	and.w	r2, r0, r4
 8006a4c:	ea01 0305 	and.w	r3, r1, r5
 8006a50:	493d      	ldr	r1, [pc, #244]	; (8006b48 <HAL_RCC_GetSysClockFreq+0x168>)
 8006a52:	fb01 f003 	mul.w	r0, r1, r3
 8006a56:	2100      	movs	r1, #0
 8006a58:	fb01 f102 	mul.w	r1, r1, r2
 8006a5c:	1844      	adds	r4, r0, r1
 8006a5e:	493a      	ldr	r1, [pc, #232]	; (8006b48 <HAL_RCC_GetSysClockFreq+0x168>)
 8006a60:	fba2 0101 	umull	r0, r1, r2, r1
 8006a64:	1863      	adds	r3, r4, r1
 8006a66:	4619      	mov	r1, r3
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	461a      	mov	r2, r3
 8006a6c:	f04f 0300 	mov.w	r3, #0
 8006a70:	f7f9 fbfe 	bl	8000270 <__aeabi_uldivmod>
 8006a74:	4602      	mov	r2, r0
 8006a76:	460b      	mov	r3, r1
 8006a78:	4613      	mov	r3, r2
 8006a7a:	60fb      	str	r3, [r7, #12]
 8006a7c:	e04a      	b.n	8006b14 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006a7e:	4b30      	ldr	r3, [pc, #192]	; (8006b40 <HAL_RCC_GetSysClockFreq+0x160>)
 8006a80:	685b      	ldr	r3, [r3, #4]
 8006a82:	099b      	lsrs	r3, r3, #6
 8006a84:	461a      	mov	r2, r3
 8006a86:	f04f 0300 	mov.w	r3, #0
 8006a8a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006a8e:	f04f 0100 	mov.w	r1, #0
 8006a92:	ea02 0400 	and.w	r4, r2, r0
 8006a96:	ea03 0501 	and.w	r5, r3, r1
 8006a9a:	4620      	mov	r0, r4
 8006a9c:	4629      	mov	r1, r5
 8006a9e:	f04f 0200 	mov.w	r2, #0
 8006aa2:	f04f 0300 	mov.w	r3, #0
 8006aa6:	014b      	lsls	r3, r1, #5
 8006aa8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006aac:	0142      	lsls	r2, r0, #5
 8006aae:	4610      	mov	r0, r2
 8006ab0:	4619      	mov	r1, r3
 8006ab2:	1b00      	subs	r0, r0, r4
 8006ab4:	eb61 0105 	sbc.w	r1, r1, r5
 8006ab8:	f04f 0200 	mov.w	r2, #0
 8006abc:	f04f 0300 	mov.w	r3, #0
 8006ac0:	018b      	lsls	r3, r1, #6
 8006ac2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006ac6:	0182      	lsls	r2, r0, #6
 8006ac8:	1a12      	subs	r2, r2, r0
 8006aca:	eb63 0301 	sbc.w	r3, r3, r1
 8006ace:	f04f 0000 	mov.w	r0, #0
 8006ad2:	f04f 0100 	mov.w	r1, #0
 8006ad6:	00d9      	lsls	r1, r3, #3
 8006ad8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006adc:	00d0      	lsls	r0, r2, #3
 8006ade:	4602      	mov	r2, r0
 8006ae0:	460b      	mov	r3, r1
 8006ae2:	1912      	adds	r2, r2, r4
 8006ae4:	eb45 0303 	adc.w	r3, r5, r3
 8006ae8:	f04f 0000 	mov.w	r0, #0
 8006aec:	f04f 0100 	mov.w	r1, #0
 8006af0:	0299      	lsls	r1, r3, #10
 8006af2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006af6:	0290      	lsls	r0, r2, #10
 8006af8:	4602      	mov	r2, r0
 8006afa:	460b      	mov	r3, r1
 8006afc:	4610      	mov	r0, r2
 8006afe:	4619      	mov	r1, r3
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	461a      	mov	r2, r3
 8006b04:	f04f 0300 	mov.w	r3, #0
 8006b08:	f7f9 fbb2 	bl	8000270 <__aeabi_uldivmod>
 8006b0c:	4602      	mov	r2, r0
 8006b0e:	460b      	mov	r3, r1
 8006b10:	4613      	mov	r3, r2
 8006b12:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006b14:	4b0a      	ldr	r3, [pc, #40]	; (8006b40 <HAL_RCC_GetSysClockFreq+0x160>)
 8006b16:	685b      	ldr	r3, [r3, #4]
 8006b18:	0c1b      	lsrs	r3, r3, #16
 8006b1a:	f003 0303 	and.w	r3, r3, #3
 8006b1e:	3301      	adds	r3, #1
 8006b20:	005b      	lsls	r3, r3, #1
 8006b22:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006b24:	68fa      	ldr	r2, [r7, #12]
 8006b26:	683b      	ldr	r3, [r7, #0]
 8006b28:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b2c:	60bb      	str	r3, [r7, #8]
      break;
 8006b2e:	e002      	b.n	8006b36 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006b30:	4b04      	ldr	r3, [pc, #16]	; (8006b44 <HAL_RCC_GetSysClockFreq+0x164>)
 8006b32:	60bb      	str	r3, [r7, #8]
      break;
 8006b34:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006b36:	68bb      	ldr	r3, [r7, #8]
}
 8006b38:	4618      	mov	r0, r3
 8006b3a:	3710      	adds	r7, #16
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	bdb0      	pop	{r4, r5, r7, pc}
 8006b40:	40023800 	.word	0x40023800
 8006b44:	00f42400 	.word	0x00f42400
 8006b48:	017d7840 	.word	0x017d7840

08006b4c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006b4c:	b480      	push	{r7}
 8006b4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006b50:	4b03      	ldr	r3, [pc, #12]	; (8006b60 <HAL_RCC_GetHCLKFreq+0x14>)
 8006b52:	681b      	ldr	r3, [r3, #0]
}
 8006b54:	4618      	mov	r0, r3
 8006b56:	46bd      	mov	sp, r7
 8006b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5c:	4770      	bx	lr
 8006b5e:	bf00      	nop
 8006b60:	20000028 	.word	0x20000028

08006b64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006b64:	b580      	push	{r7, lr}
 8006b66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006b68:	f7ff fff0 	bl	8006b4c <HAL_RCC_GetHCLKFreq>
 8006b6c:	4602      	mov	r2, r0
 8006b6e:	4b05      	ldr	r3, [pc, #20]	; (8006b84 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006b70:	689b      	ldr	r3, [r3, #8]
 8006b72:	0a9b      	lsrs	r3, r3, #10
 8006b74:	f003 0307 	and.w	r3, r3, #7
 8006b78:	4903      	ldr	r1, [pc, #12]	; (8006b88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006b7a:	5ccb      	ldrb	r3, [r1, r3]
 8006b7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006b80:	4618      	mov	r0, r3
 8006b82:	bd80      	pop	{r7, pc}
 8006b84:	40023800 	.word	0x40023800
 8006b88:	0800f5c0 	.word	0x0800f5c0

08006b8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006b8c:	b580      	push	{r7, lr}
 8006b8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006b90:	f7ff ffdc 	bl	8006b4c <HAL_RCC_GetHCLKFreq>
 8006b94:	4602      	mov	r2, r0
 8006b96:	4b05      	ldr	r3, [pc, #20]	; (8006bac <HAL_RCC_GetPCLK2Freq+0x20>)
 8006b98:	689b      	ldr	r3, [r3, #8]
 8006b9a:	0b5b      	lsrs	r3, r3, #13
 8006b9c:	f003 0307 	and.w	r3, r3, #7
 8006ba0:	4903      	ldr	r1, [pc, #12]	; (8006bb0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006ba2:	5ccb      	ldrb	r3, [r1, r3]
 8006ba4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006ba8:	4618      	mov	r0, r3
 8006baa:	bd80      	pop	{r7, pc}
 8006bac:	40023800 	.word	0x40023800
 8006bb0:	0800f5c0 	.word	0x0800f5c0

08006bb4 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8006bb4:	b580      	push	{r7, lr}
 8006bb6:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 8006bb8:	4b06      	ldr	r3, [pc, #24]	; (8006bd4 <HAL_RCC_NMI_IRQHandler+0x20>)
 8006bba:	68db      	ldr	r3, [r3, #12]
 8006bbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bc0:	2b80      	cmp	r3, #128	; 0x80
 8006bc2:	d104      	bne.n	8006bce <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8006bc4:	f000 f80a 	bl	8006bdc <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8006bc8:	4b03      	ldr	r3, [pc, #12]	; (8006bd8 <HAL_RCC_NMI_IRQHandler+0x24>)
 8006bca:	2280      	movs	r2, #128	; 0x80
 8006bcc:	701a      	strb	r2, [r3, #0]
  }
}
 8006bce:	bf00      	nop
 8006bd0:	bd80      	pop	{r7, pc}
 8006bd2:	bf00      	nop
 8006bd4:	40023800 	.word	0x40023800
 8006bd8:	4002380e 	.word	0x4002380e

08006bdc <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8006bdc:	b480      	push	{r7}
 8006bde:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 8006be0:	bf00      	nop
 8006be2:	46bd      	mov	sp, r7
 8006be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be8:	4770      	bx	lr
	...

08006bec <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006bec:	b580      	push	{r7, lr}
 8006bee:	b086      	sub	sp, #24
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006bf8:	2300      	movs	r3, #0
 8006bfa:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f003 0301 	and.w	r3, r3, #1
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d105      	bne.n	8006c14 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d035      	beq.n	8006c80 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006c14:	4b62      	ldr	r3, [pc, #392]	; (8006da0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006c16:	2200      	movs	r2, #0
 8006c18:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006c1a:	f7fc fbab 	bl	8003374 <HAL_GetTick>
 8006c1e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006c20:	e008      	b.n	8006c34 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006c22:	f7fc fba7 	bl	8003374 <HAL_GetTick>
 8006c26:	4602      	mov	r2, r0
 8006c28:	697b      	ldr	r3, [r7, #20]
 8006c2a:	1ad3      	subs	r3, r2, r3
 8006c2c:	2b02      	cmp	r3, #2
 8006c2e:	d901      	bls.n	8006c34 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006c30:	2303      	movs	r3, #3
 8006c32:	e0b0      	b.n	8006d96 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006c34:	4b5b      	ldr	r3, [pc, #364]	; (8006da4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d1f0      	bne.n	8006c22 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	685b      	ldr	r3, [r3, #4]
 8006c44:	019a      	lsls	r2, r3, #6
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	689b      	ldr	r3, [r3, #8]
 8006c4a:	071b      	lsls	r3, r3, #28
 8006c4c:	4955      	ldr	r1, [pc, #340]	; (8006da4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006c4e:	4313      	orrs	r3, r2
 8006c50:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006c54:	4b52      	ldr	r3, [pc, #328]	; (8006da0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006c56:	2201      	movs	r2, #1
 8006c58:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006c5a:	f7fc fb8b 	bl	8003374 <HAL_GetTick>
 8006c5e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006c60:	e008      	b.n	8006c74 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006c62:	f7fc fb87 	bl	8003374 <HAL_GetTick>
 8006c66:	4602      	mov	r2, r0
 8006c68:	697b      	ldr	r3, [r7, #20]
 8006c6a:	1ad3      	subs	r3, r2, r3
 8006c6c:	2b02      	cmp	r3, #2
 8006c6e:	d901      	bls.n	8006c74 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006c70:	2303      	movs	r3, #3
 8006c72:	e090      	b.n	8006d96 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006c74:	4b4b      	ldr	r3, [pc, #300]	; (8006da4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d0f0      	beq.n	8006c62 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f003 0302 	and.w	r3, r3, #2
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	f000 8083 	beq.w	8006d94 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006c8e:	2300      	movs	r3, #0
 8006c90:	60fb      	str	r3, [r7, #12]
 8006c92:	4b44      	ldr	r3, [pc, #272]	; (8006da4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c96:	4a43      	ldr	r2, [pc, #268]	; (8006da4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006c98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006c9c:	6413      	str	r3, [r2, #64]	; 0x40
 8006c9e:	4b41      	ldr	r3, [pc, #260]	; (8006da4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ca2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ca6:	60fb      	str	r3, [r7, #12]
 8006ca8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006caa:	4b3f      	ldr	r3, [pc, #252]	; (8006da8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	4a3e      	ldr	r2, [pc, #248]	; (8006da8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006cb0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006cb4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006cb6:	f7fc fb5d 	bl	8003374 <HAL_GetTick>
 8006cba:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006cbc:	e008      	b.n	8006cd0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006cbe:	f7fc fb59 	bl	8003374 <HAL_GetTick>
 8006cc2:	4602      	mov	r2, r0
 8006cc4:	697b      	ldr	r3, [r7, #20]
 8006cc6:	1ad3      	subs	r3, r2, r3
 8006cc8:	2b02      	cmp	r3, #2
 8006cca:	d901      	bls.n	8006cd0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8006ccc:	2303      	movs	r3, #3
 8006cce:	e062      	b.n	8006d96 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006cd0:	4b35      	ldr	r3, [pc, #212]	; (8006da8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d0f0      	beq.n	8006cbe <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006cdc:	4b31      	ldr	r3, [pc, #196]	; (8006da4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006cde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ce0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ce4:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006ce6:	693b      	ldr	r3, [r7, #16]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d02f      	beq.n	8006d4c <HAL_RCCEx_PeriphCLKConfig+0x160>
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	68db      	ldr	r3, [r3, #12]
 8006cf0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006cf4:	693a      	ldr	r2, [r7, #16]
 8006cf6:	429a      	cmp	r2, r3
 8006cf8:	d028      	beq.n	8006d4c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006cfa:	4b2a      	ldr	r3, [pc, #168]	; (8006da4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006cfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cfe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d02:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006d04:	4b29      	ldr	r3, [pc, #164]	; (8006dac <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006d06:	2201      	movs	r2, #1
 8006d08:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006d0a:	4b28      	ldr	r3, [pc, #160]	; (8006dac <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006d10:	4a24      	ldr	r2, [pc, #144]	; (8006da4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006d12:	693b      	ldr	r3, [r7, #16]
 8006d14:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006d16:	4b23      	ldr	r3, [pc, #140]	; (8006da4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006d18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d1a:	f003 0301 	and.w	r3, r3, #1
 8006d1e:	2b01      	cmp	r3, #1
 8006d20:	d114      	bne.n	8006d4c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006d22:	f7fc fb27 	bl	8003374 <HAL_GetTick>
 8006d26:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d28:	e00a      	b.n	8006d40 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006d2a:	f7fc fb23 	bl	8003374 <HAL_GetTick>
 8006d2e:	4602      	mov	r2, r0
 8006d30:	697b      	ldr	r3, [r7, #20]
 8006d32:	1ad3      	subs	r3, r2, r3
 8006d34:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d38:	4293      	cmp	r3, r2
 8006d3a:	d901      	bls.n	8006d40 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8006d3c:	2303      	movs	r3, #3
 8006d3e:	e02a      	b.n	8006d96 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d40:	4b18      	ldr	r3, [pc, #96]	; (8006da4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006d42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d44:	f003 0302 	and.w	r3, r3, #2
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d0ee      	beq.n	8006d2a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	68db      	ldr	r3, [r3, #12]
 8006d50:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d54:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006d58:	d10d      	bne.n	8006d76 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8006d5a:	4b12      	ldr	r3, [pc, #72]	; (8006da4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006d5c:	689b      	ldr	r3, [r3, #8]
 8006d5e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	68db      	ldr	r3, [r3, #12]
 8006d66:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006d6a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d6e:	490d      	ldr	r1, [pc, #52]	; (8006da4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006d70:	4313      	orrs	r3, r2
 8006d72:	608b      	str	r3, [r1, #8]
 8006d74:	e005      	b.n	8006d82 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8006d76:	4b0b      	ldr	r3, [pc, #44]	; (8006da4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006d78:	689b      	ldr	r3, [r3, #8]
 8006d7a:	4a0a      	ldr	r2, [pc, #40]	; (8006da4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006d7c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006d80:	6093      	str	r3, [r2, #8]
 8006d82:	4b08      	ldr	r3, [pc, #32]	; (8006da4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006d84:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	68db      	ldr	r3, [r3, #12]
 8006d8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006d8e:	4905      	ldr	r1, [pc, #20]	; (8006da4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006d90:	4313      	orrs	r3, r2
 8006d92:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8006d94:	2300      	movs	r3, #0
}
 8006d96:	4618      	mov	r0, r3
 8006d98:	3718      	adds	r7, #24
 8006d9a:	46bd      	mov	sp, r7
 8006d9c:	bd80      	pop	{r7, pc}
 8006d9e:	bf00      	nop
 8006da0:	42470068 	.word	0x42470068
 8006da4:	40023800 	.word	0x40023800
 8006da8:	40007000 	.word	0x40007000
 8006dac:	42470e40 	.word	0x42470e40

08006db0 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b082      	sub	sp, #8
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d101      	bne.n	8006dc2 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	e083      	b.n	8006eca <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	7f5b      	ldrb	r3, [r3, #29]
 8006dc6:	b2db      	uxtb	r3, r3
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d105      	bne.n	8006dd8 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2200      	movs	r2, #0
 8006dd0:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8006dd2:	6878      	ldr	r0, [r7, #4]
 8006dd4:	f7fb fe46 	bl	8002a64 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2202      	movs	r2, #2
 8006ddc:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	22ca      	movs	r2, #202	; 0xca
 8006de4:	625a      	str	r2, [r3, #36]	; 0x24
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	2253      	movs	r2, #83	; 0x53
 8006dec:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8006dee:	6878      	ldr	r0, [r7, #4]
 8006df0:	f000 f9fb 	bl	80071ea <RTC_EnterInitMode>
 8006df4:	4603      	mov	r3, r0
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d008      	beq.n	8006e0c <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	22ff      	movs	r2, #255	; 0xff
 8006e00:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	2204      	movs	r2, #4
 8006e06:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8006e08:	2301      	movs	r3, #1
 8006e0a:	e05e      	b.n	8006eca <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	689b      	ldr	r3, [r3, #8]
 8006e12:	687a      	ldr	r2, [r7, #4]
 8006e14:	6812      	ldr	r2, [r2, #0]
 8006e16:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006e1a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e1e:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	6899      	ldr	r1, [r3, #8]
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	685a      	ldr	r2, [r3, #4]
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	691b      	ldr	r3, [r3, #16]
 8006e2e:	431a      	orrs	r2, r3
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	695b      	ldr	r3, [r3, #20]
 8006e34:	431a      	orrs	r2, r3
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	430a      	orrs	r2, r1
 8006e3c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	687a      	ldr	r2, [r7, #4]
 8006e44:	68d2      	ldr	r2, [r2, #12]
 8006e46:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	6919      	ldr	r1, [r3, #16]
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	689b      	ldr	r3, [r3, #8]
 8006e52:	041a      	lsls	r2, r3, #16
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	430a      	orrs	r2, r1
 8006e5a:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	68da      	ldr	r2, [r3, #12]
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006e6a:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	689b      	ldr	r3, [r3, #8]
 8006e72:	f003 0320 	and.w	r3, r3, #32
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d10e      	bne.n	8006e98 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006e7a:	6878      	ldr	r0, [r7, #4]
 8006e7c:	f000 f98d 	bl	800719a <HAL_RTC_WaitForSynchro>
 8006e80:	4603      	mov	r3, r0
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d008      	beq.n	8006e98 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	22ff      	movs	r2, #255	; 0xff
 8006e8c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	2204      	movs	r2, #4
 8006e92:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8006e94:	2301      	movs	r3, #1
 8006e96:	e018      	b.n	8006eca <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006ea6:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	699a      	ldr	r2, [r3, #24]
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	430a      	orrs	r2, r1
 8006eb8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	22ff      	movs	r2, #255	; 0xff
 8006ec0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2201      	movs	r2, #1
 8006ec6:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8006ec8:	2300      	movs	r3, #0
  }
}
 8006eca:	4618      	mov	r0, r3
 8006ecc:	3708      	adds	r7, #8
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	bd80      	pop	{r7, pc}

08006ed2 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006ed2:	b590      	push	{r4, r7, lr}
 8006ed4:	b087      	sub	sp, #28
 8006ed6:	af00      	add	r7, sp, #0
 8006ed8:	60f8      	str	r0, [r7, #12]
 8006eda:	60b9      	str	r1, [r7, #8]
 8006edc:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006ede:	2300      	movs	r3, #0
 8006ee0:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	7f1b      	ldrb	r3, [r3, #28]
 8006ee6:	2b01      	cmp	r3, #1
 8006ee8:	d101      	bne.n	8006eee <HAL_RTC_SetTime+0x1c>
 8006eea:	2302      	movs	r3, #2
 8006eec:	e0aa      	b.n	8007044 <HAL_RTC_SetTime+0x172>
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	2201      	movs	r2, #1
 8006ef2:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	2202      	movs	r2, #2
 8006ef8:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d126      	bne.n	8006f4e <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	689b      	ldr	r3, [r3, #8]
 8006f06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d102      	bne.n	8006f14 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006f0e:	68bb      	ldr	r3, [r7, #8]
 8006f10:	2200      	movs	r2, #0
 8006f12:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8006f14:	68bb      	ldr	r3, [r7, #8]
 8006f16:	781b      	ldrb	r3, [r3, #0]
 8006f18:	4618      	mov	r0, r3
 8006f1a:	f000 f992 	bl	8007242 <RTC_ByteToBcd2>
 8006f1e:	4603      	mov	r3, r0
 8006f20:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8006f22:	68bb      	ldr	r3, [r7, #8]
 8006f24:	785b      	ldrb	r3, [r3, #1]
 8006f26:	4618      	mov	r0, r3
 8006f28:	f000 f98b 	bl	8007242 <RTC_ByteToBcd2>
 8006f2c:	4603      	mov	r3, r0
 8006f2e:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8006f30:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8006f32:	68bb      	ldr	r3, [r7, #8]
 8006f34:	789b      	ldrb	r3, [r3, #2]
 8006f36:	4618      	mov	r0, r3
 8006f38:	f000 f983 	bl	8007242 <RTC_ByteToBcd2>
 8006f3c:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8006f3e:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8006f42:	68bb      	ldr	r3, [r7, #8]
 8006f44:	78db      	ldrb	r3, [r3, #3]
 8006f46:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8006f48:	4313      	orrs	r3, r2
 8006f4a:	617b      	str	r3, [r7, #20]
 8006f4c:	e018      	b.n	8006f80 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	689b      	ldr	r3, [r3, #8]
 8006f54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d102      	bne.n	8006f62 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006f5c:	68bb      	ldr	r3, [r7, #8]
 8006f5e:	2200      	movs	r2, #0
 8006f60:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8006f62:	68bb      	ldr	r3, [r7, #8]
 8006f64:	781b      	ldrb	r3, [r3, #0]
 8006f66:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8006f68:	68bb      	ldr	r3, [r7, #8]
 8006f6a:	785b      	ldrb	r3, [r3, #1]
 8006f6c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8006f6e:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8006f70:	68ba      	ldr	r2, [r7, #8]
 8006f72:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8006f74:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8006f76:	68bb      	ldr	r3, [r7, #8]
 8006f78:	78db      	ldrb	r3, [r3, #3]
 8006f7a:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8006f7c:	4313      	orrs	r3, r2
 8006f7e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	22ca      	movs	r2, #202	; 0xca
 8006f86:	625a      	str	r2, [r3, #36]	; 0x24
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	2253      	movs	r2, #83	; 0x53
 8006f8e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8006f90:	68f8      	ldr	r0, [r7, #12]
 8006f92:	f000 f92a 	bl	80071ea <RTC_EnterInitMode>
 8006f96:	4603      	mov	r3, r0
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d00b      	beq.n	8006fb4 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	22ff      	movs	r2, #255	; 0xff
 8006fa2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	2204      	movs	r2, #4
 8006fa8:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	2200      	movs	r2, #0
 8006fae:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8006fb0:	2301      	movs	r3, #1
 8006fb2:	e047      	b.n	8007044 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	681a      	ldr	r2, [r3, #0]
 8006fb8:	697b      	ldr	r3, [r7, #20]
 8006fba:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8006fbe:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006fc2:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	689a      	ldr	r2, [r3, #8]
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006fd2:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	6899      	ldr	r1, [r3, #8]
 8006fda:	68bb      	ldr	r3, [r7, #8]
 8006fdc:	68da      	ldr	r2, [r3, #12]
 8006fde:	68bb      	ldr	r3, [r7, #8]
 8006fe0:	691b      	ldr	r3, [r3, #16]
 8006fe2:	431a      	orrs	r2, r3
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	430a      	orrs	r2, r1
 8006fea:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	68da      	ldr	r2, [r3, #12]
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006ffa:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	689b      	ldr	r3, [r3, #8]
 8007002:	f003 0320 	and.w	r3, r3, #32
 8007006:	2b00      	cmp	r3, #0
 8007008:	d111      	bne.n	800702e <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800700a:	68f8      	ldr	r0, [r7, #12]
 800700c:	f000 f8c5 	bl	800719a <HAL_RTC_WaitForSynchro>
 8007010:	4603      	mov	r3, r0
 8007012:	2b00      	cmp	r3, #0
 8007014:	d00b      	beq.n	800702e <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	22ff      	movs	r2, #255	; 0xff
 800701c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	2204      	movs	r2, #4
 8007022:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	2200      	movs	r2, #0
 8007028:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800702a:	2301      	movs	r3, #1
 800702c:	e00a      	b.n	8007044 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	22ff      	movs	r2, #255	; 0xff
 8007034:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	2201      	movs	r2, #1
 800703a:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	2200      	movs	r2, #0
 8007040:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 8007042:	2300      	movs	r3, #0
  }
}
 8007044:	4618      	mov	r0, r3
 8007046:	371c      	adds	r7, #28
 8007048:	46bd      	mov	sp, r7
 800704a:	bd90      	pop	{r4, r7, pc}

0800704c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800704c:	b590      	push	{r4, r7, lr}
 800704e:	b087      	sub	sp, #28
 8007050:	af00      	add	r7, sp, #0
 8007052:	60f8      	str	r0, [r7, #12]
 8007054:	60b9      	str	r1, [r7, #8]
 8007056:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8007058:	2300      	movs	r3, #0
 800705a:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	7f1b      	ldrb	r3, [r3, #28]
 8007060:	2b01      	cmp	r3, #1
 8007062:	d101      	bne.n	8007068 <HAL_RTC_SetDate+0x1c>
 8007064:	2302      	movs	r3, #2
 8007066:	e094      	b.n	8007192 <HAL_RTC_SetDate+0x146>
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	2201      	movs	r2, #1
 800706c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	2202      	movs	r2, #2
 8007072:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2b00      	cmp	r3, #0
 8007078:	d10e      	bne.n	8007098 <HAL_RTC_SetDate+0x4c>
 800707a:	68bb      	ldr	r3, [r7, #8]
 800707c:	785b      	ldrb	r3, [r3, #1]
 800707e:	f003 0310 	and.w	r3, r3, #16
 8007082:	2b00      	cmp	r3, #0
 8007084:	d008      	beq.n	8007098 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8007086:	68bb      	ldr	r3, [r7, #8]
 8007088:	785b      	ldrb	r3, [r3, #1]
 800708a:	f023 0310 	bic.w	r3, r3, #16
 800708e:	b2db      	uxtb	r3, r3
 8007090:	330a      	adds	r3, #10
 8007092:	b2da      	uxtb	r2, r3
 8007094:	68bb      	ldr	r3, [r7, #8]
 8007096:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2b00      	cmp	r3, #0
 800709c:	d11c      	bne.n	80070d8 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800709e:	68bb      	ldr	r3, [r7, #8]
 80070a0:	78db      	ldrb	r3, [r3, #3]
 80070a2:	4618      	mov	r0, r3
 80070a4:	f000 f8cd 	bl	8007242 <RTC_ByteToBcd2>
 80070a8:	4603      	mov	r3, r0
 80070aa:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80070ac:	68bb      	ldr	r3, [r7, #8]
 80070ae:	785b      	ldrb	r3, [r3, #1]
 80070b0:	4618      	mov	r0, r3
 80070b2:	f000 f8c6 	bl	8007242 <RTC_ByteToBcd2>
 80070b6:	4603      	mov	r3, r0
 80070b8:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80070ba:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80070bc:	68bb      	ldr	r3, [r7, #8]
 80070be:	789b      	ldrb	r3, [r3, #2]
 80070c0:	4618      	mov	r0, r3
 80070c2:	f000 f8be 	bl	8007242 <RTC_ByteToBcd2>
 80070c6:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80070c8:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 80070cc:	68bb      	ldr	r3, [r7, #8]
 80070ce:	781b      	ldrb	r3, [r3, #0]
 80070d0:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80070d2:	4313      	orrs	r3, r2
 80070d4:	617b      	str	r3, [r7, #20]
 80070d6:	e00e      	b.n	80070f6 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	78db      	ldrb	r3, [r3, #3]
 80070dc:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 80070de:	68bb      	ldr	r3, [r7, #8]
 80070e0:	785b      	ldrb	r3, [r3, #1]
 80070e2:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80070e4:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 80070e6:	68ba      	ldr	r2, [r7, #8]
 80070e8:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 80070ea:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 80070ec:	68bb      	ldr	r3, [r7, #8]
 80070ee:	781b      	ldrb	r3, [r3, #0]
 80070f0:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80070f2:	4313      	orrs	r3, r2
 80070f4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	22ca      	movs	r2, #202	; 0xca
 80070fc:	625a      	str	r2, [r3, #36]	; 0x24
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	2253      	movs	r2, #83	; 0x53
 8007104:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8007106:	68f8      	ldr	r0, [r7, #12]
 8007108:	f000 f86f 	bl	80071ea <RTC_EnterInitMode>
 800710c:	4603      	mov	r3, r0
 800710e:	2b00      	cmp	r3, #0
 8007110:	d00b      	beq.n	800712a <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	22ff      	movs	r2, #255	; 0xff
 8007118:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	2204      	movs	r2, #4
 800711e:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	2200      	movs	r2, #0
 8007124:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8007126:	2301      	movs	r3, #1
 8007128:	e033      	b.n	8007192 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	681a      	ldr	r2, [r3, #0]
 800712e:	697b      	ldr	r3, [r7, #20]
 8007130:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007134:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007138:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	68da      	ldr	r2, [r3, #12]
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007148:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	689b      	ldr	r3, [r3, #8]
 8007150:	f003 0320 	and.w	r3, r3, #32
 8007154:	2b00      	cmp	r3, #0
 8007156:	d111      	bne.n	800717c <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007158:	68f8      	ldr	r0, [r7, #12]
 800715a:	f000 f81e 	bl	800719a <HAL_RTC_WaitForSynchro>
 800715e:	4603      	mov	r3, r0
 8007160:	2b00      	cmp	r3, #0
 8007162:	d00b      	beq.n	800717c <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	22ff      	movs	r2, #255	; 0xff
 800716a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	2204      	movs	r2, #4
 8007170:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	2200      	movs	r2, #0
 8007176:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8007178:	2301      	movs	r3, #1
 800717a:	e00a      	b.n	8007192 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	22ff      	movs	r2, #255	; 0xff
 8007182:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	2201      	movs	r2, #1
 8007188:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	2200      	movs	r2, #0
 800718e:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8007190:	2300      	movs	r3, #0
  }
}
 8007192:	4618      	mov	r0, r3
 8007194:	371c      	adds	r7, #28
 8007196:	46bd      	mov	sp, r7
 8007198:	bd90      	pop	{r4, r7, pc}

0800719a <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800719a:	b580      	push	{r7, lr}
 800719c:	b084      	sub	sp, #16
 800719e:	af00      	add	r7, sp, #0
 80071a0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80071a2:	2300      	movs	r3, #0
 80071a4:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	68da      	ldr	r2, [r3, #12]
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80071b4:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80071b6:	f7fc f8dd 	bl	8003374 <HAL_GetTick>
 80071ba:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80071bc:	e009      	b.n	80071d2 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80071be:	f7fc f8d9 	bl	8003374 <HAL_GetTick>
 80071c2:	4602      	mov	r2, r0
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	1ad3      	subs	r3, r2, r3
 80071c8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80071cc:	d901      	bls.n	80071d2 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80071ce:	2303      	movs	r3, #3
 80071d0:	e007      	b.n	80071e2 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	68db      	ldr	r3, [r3, #12]
 80071d8:	f003 0320 	and.w	r3, r3, #32
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d0ee      	beq.n	80071be <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 80071e0:	2300      	movs	r3, #0
}
 80071e2:	4618      	mov	r0, r3
 80071e4:	3710      	adds	r7, #16
 80071e6:	46bd      	mov	sp, r7
 80071e8:	bd80      	pop	{r7, pc}

080071ea <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80071ea:	b580      	push	{r7, lr}
 80071ec:	b084      	sub	sp, #16
 80071ee:	af00      	add	r7, sp, #0
 80071f0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80071f2:	2300      	movs	r3, #0
 80071f4:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	68db      	ldr	r3, [r3, #12]
 80071fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007200:	2b00      	cmp	r3, #0
 8007202:	d119      	bne.n	8007238 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	f04f 32ff 	mov.w	r2, #4294967295
 800720c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800720e:	f7fc f8b1 	bl	8003374 <HAL_GetTick>
 8007212:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8007214:	e009      	b.n	800722a <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8007216:	f7fc f8ad 	bl	8003374 <HAL_GetTick>
 800721a:	4602      	mov	r2, r0
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	1ad3      	subs	r3, r2, r3
 8007220:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007224:	d901      	bls.n	800722a <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8007226:	2303      	movs	r3, #3
 8007228:	e007      	b.n	800723a <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	68db      	ldr	r3, [r3, #12]
 8007230:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007234:	2b00      	cmp	r3, #0
 8007236:	d0ee      	beq.n	8007216 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8007238:	2300      	movs	r3, #0
}
 800723a:	4618      	mov	r0, r3
 800723c:	3710      	adds	r7, #16
 800723e:	46bd      	mov	sp, r7
 8007240:	bd80      	pop	{r7, pc}

08007242 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8007242:	b480      	push	{r7}
 8007244:	b085      	sub	sp, #20
 8007246:	af00      	add	r7, sp, #0
 8007248:	4603      	mov	r3, r0
 800724a:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800724c:	2300      	movs	r3, #0
 800724e:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 8007250:	e005      	b.n	800725e <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	3301      	adds	r3, #1
 8007256:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8007258:	79fb      	ldrb	r3, [r7, #7]
 800725a:	3b0a      	subs	r3, #10
 800725c:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 800725e:	79fb      	ldrb	r3, [r7, #7]
 8007260:	2b09      	cmp	r3, #9
 8007262:	d8f6      	bhi.n	8007252 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	b2db      	uxtb	r3, r3
 8007268:	011b      	lsls	r3, r3, #4
 800726a:	b2da      	uxtb	r2, r3
 800726c:	79fb      	ldrb	r3, [r7, #7]
 800726e:	4313      	orrs	r3, r2
 8007270:	b2db      	uxtb	r3, r3
}
 8007272:	4618      	mov	r0, r3
 8007274:	3714      	adds	r7, #20
 8007276:	46bd      	mov	sp, r7
 8007278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727c:	4770      	bx	lr

0800727e <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800727e:	b580      	push	{r7, lr}
 8007280:	b082      	sub	sp, #8
 8007282:	af00      	add	r7, sp, #0
 8007284:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	2b00      	cmp	r3, #0
 800728a:	d101      	bne.n	8007290 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800728c:	2301      	movs	r3, #1
 800728e:	e07b      	b.n	8007388 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007294:	2b00      	cmp	r3, #0
 8007296:	d108      	bne.n	80072aa <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	685b      	ldr	r3, [r3, #4]
 800729c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80072a0:	d009      	beq.n	80072b6 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	2200      	movs	r2, #0
 80072a6:	61da      	str	r2, [r3, #28]
 80072a8:	e005      	b.n	80072b6 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2200      	movs	r2, #0
 80072ae:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2200      	movs	r2, #0
 80072b4:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	2200      	movs	r2, #0
 80072ba:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80072c2:	b2db      	uxtb	r3, r3
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d106      	bne.n	80072d6 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2200      	movs	r2, #0
 80072cc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80072d0:	6878      	ldr	r0, [r7, #4]
 80072d2:	f7fb fbdd 	bl	8002a90 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	2202      	movs	r2, #2
 80072da:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	681a      	ldr	r2, [r3, #0]
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80072ec:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	685b      	ldr	r3, [r3, #4]
 80072f2:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	689b      	ldr	r3, [r3, #8]
 80072fa:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80072fe:	431a      	orrs	r2, r3
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	68db      	ldr	r3, [r3, #12]
 8007304:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007308:	431a      	orrs	r2, r3
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	691b      	ldr	r3, [r3, #16]
 800730e:	f003 0302 	and.w	r3, r3, #2
 8007312:	431a      	orrs	r2, r3
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	695b      	ldr	r3, [r3, #20]
 8007318:	f003 0301 	and.w	r3, r3, #1
 800731c:	431a      	orrs	r2, r3
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	699b      	ldr	r3, [r3, #24]
 8007322:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007326:	431a      	orrs	r2, r3
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	69db      	ldr	r3, [r3, #28]
 800732c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007330:	431a      	orrs	r2, r3
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	6a1b      	ldr	r3, [r3, #32]
 8007336:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800733a:	ea42 0103 	orr.w	r1, r2, r3
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007342:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	430a      	orrs	r2, r1
 800734c:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	699b      	ldr	r3, [r3, #24]
 8007352:	0c1b      	lsrs	r3, r3, #16
 8007354:	f003 0104 	and.w	r1, r3, #4
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800735c:	f003 0210 	and.w	r2, r3, #16
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	430a      	orrs	r2, r1
 8007366:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	69da      	ldr	r2, [r3, #28]
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007376:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2200      	movs	r2, #0
 800737c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	2201      	movs	r2, #1
 8007382:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007386:	2300      	movs	r3, #0
}
 8007388:	4618      	mov	r0, r3
 800738a:	3708      	adds	r7, #8
 800738c:	46bd      	mov	sp, r7
 800738e:	bd80      	pop	{r7, pc}

08007390 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007390:	b580      	push	{r7, lr}
 8007392:	b088      	sub	sp, #32
 8007394:	af00      	add	r7, sp, #0
 8007396:	60f8      	str	r0, [r7, #12]
 8007398:	60b9      	str	r1, [r7, #8]
 800739a:	603b      	str	r3, [r7, #0]
 800739c:	4613      	mov	r3, r2
 800739e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80073a0:	2300      	movs	r3, #0
 80073a2:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80073aa:	2b01      	cmp	r3, #1
 80073ac:	d101      	bne.n	80073b2 <HAL_SPI_Transmit+0x22>
 80073ae:	2302      	movs	r3, #2
 80073b0:	e126      	b.n	8007600 <HAL_SPI_Transmit+0x270>
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	2201      	movs	r2, #1
 80073b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80073ba:	f7fb ffdb 	bl	8003374 <HAL_GetTick>
 80073be:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80073c0:	88fb      	ldrh	r3, [r7, #6]
 80073c2:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80073ca:	b2db      	uxtb	r3, r3
 80073cc:	2b01      	cmp	r3, #1
 80073ce:	d002      	beq.n	80073d6 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80073d0:	2302      	movs	r3, #2
 80073d2:	77fb      	strb	r3, [r7, #31]
    goto error;
 80073d4:	e10b      	b.n	80075ee <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80073d6:	68bb      	ldr	r3, [r7, #8]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d002      	beq.n	80073e2 <HAL_SPI_Transmit+0x52>
 80073dc:	88fb      	ldrh	r3, [r7, #6]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d102      	bne.n	80073e8 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80073e2:	2301      	movs	r3, #1
 80073e4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80073e6:	e102      	b.n	80075ee <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	2203      	movs	r2, #3
 80073ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	2200      	movs	r2, #0
 80073f4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	68ba      	ldr	r2, [r7, #8]
 80073fa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	88fa      	ldrh	r2, [r7, #6]
 8007400:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	88fa      	ldrh	r2, [r7, #6]
 8007406:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	2200      	movs	r2, #0
 800740c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	2200      	movs	r2, #0
 8007412:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	2200      	movs	r2, #0
 8007418:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	2200      	movs	r2, #0
 800741e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	2200      	movs	r2, #0
 8007424:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	689b      	ldr	r3, [r3, #8]
 800742a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800742e:	d10f      	bne.n	8007450 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	681a      	ldr	r2, [r3, #0]
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800743e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	681a      	ldr	r2, [r3, #0]
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800744e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800745a:	2b40      	cmp	r3, #64	; 0x40
 800745c:	d007      	beq.n	800746e <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	681a      	ldr	r2, [r3, #0]
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800746c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	68db      	ldr	r3, [r3, #12]
 8007472:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007476:	d14b      	bne.n	8007510 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	685b      	ldr	r3, [r3, #4]
 800747c:	2b00      	cmp	r3, #0
 800747e:	d002      	beq.n	8007486 <HAL_SPI_Transmit+0xf6>
 8007480:	8afb      	ldrh	r3, [r7, #22]
 8007482:	2b01      	cmp	r3, #1
 8007484:	d13e      	bne.n	8007504 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800748a:	881a      	ldrh	r2, [r3, #0]
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007496:	1c9a      	adds	r2, r3, #2
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80074a0:	b29b      	uxth	r3, r3
 80074a2:	3b01      	subs	r3, #1
 80074a4:	b29a      	uxth	r2, r3
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80074aa:	e02b      	b.n	8007504 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	689b      	ldr	r3, [r3, #8]
 80074b2:	f003 0302 	and.w	r3, r3, #2
 80074b6:	2b02      	cmp	r3, #2
 80074b8:	d112      	bne.n	80074e0 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074be:	881a      	ldrh	r2, [r3, #0]
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074ca:	1c9a      	adds	r2, r3, #2
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80074d4:	b29b      	uxth	r3, r3
 80074d6:	3b01      	subs	r3, #1
 80074d8:	b29a      	uxth	r2, r3
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	86da      	strh	r2, [r3, #54]	; 0x36
 80074de:	e011      	b.n	8007504 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80074e0:	f7fb ff48 	bl	8003374 <HAL_GetTick>
 80074e4:	4602      	mov	r2, r0
 80074e6:	69bb      	ldr	r3, [r7, #24]
 80074e8:	1ad3      	subs	r3, r2, r3
 80074ea:	683a      	ldr	r2, [r7, #0]
 80074ec:	429a      	cmp	r2, r3
 80074ee:	d803      	bhi.n	80074f8 <HAL_SPI_Transmit+0x168>
 80074f0:	683b      	ldr	r3, [r7, #0]
 80074f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074f6:	d102      	bne.n	80074fe <HAL_SPI_Transmit+0x16e>
 80074f8:	683b      	ldr	r3, [r7, #0]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d102      	bne.n	8007504 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80074fe:	2303      	movs	r3, #3
 8007500:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007502:	e074      	b.n	80075ee <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007508:	b29b      	uxth	r3, r3
 800750a:	2b00      	cmp	r3, #0
 800750c:	d1ce      	bne.n	80074ac <HAL_SPI_Transmit+0x11c>
 800750e:	e04c      	b.n	80075aa <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	685b      	ldr	r3, [r3, #4]
 8007514:	2b00      	cmp	r3, #0
 8007516:	d002      	beq.n	800751e <HAL_SPI_Transmit+0x18e>
 8007518:	8afb      	ldrh	r3, [r7, #22]
 800751a:	2b01      	cmp	r3, #1
 800751c:	d140      	bne.n	80075a0 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	330c      	adds	r3, #12
 8007528:	7812      	ldrb	r2, [r2, #0]
 800752a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007530:	1c5a      	adds	r2, r3, #1
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800753a:	b29b      	uxth	r3, r3
 800753c:	3b01      	subs	r3, #1
 800753e:	b29a      	uxth	r2, r3
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007544:	e02c      	b.n	80075a0 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	689b      	ldr	r3, [r3, #8]
 800754c:	f003 0302 	and.w	r3, r3, #2
 8007550:	2b02      	cmp	r3, #2
 8007552:	d113      	bne.n	800757c <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	330c      	adds	r3, #12
 800755e:	7812      	ldrb	r2, [r2, #0]
 8007560:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007566:	1c5a      	adds	r2, r3, #1
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007570:	b29b      	uxth	r3, r3
 8007572:	3b01      	subs	r3, #1
 8007574:	b29a      	uxth	r2, r3
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	86da      	strh	r2, [r3, #54]	; 0x36
 800757a:	e011      	b.n	80075a0 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800757c:	f7fb fefa 	bl	8003374 <HAL_GetTick>
 8007580:	4602      	mov	r2, r0
 8007582:	69bb      	ldr	r3, [r7, #24]
 8007584:	1ad3      	subs	r3, r2, r3
 8007586:	683a      	ldr	r2, [r7, #0]
 8007588:	429a      	cmp	r2, r3
 800758a:	d803      	bhi.n	8007594 <HAL_SPI_Transmit+0x204>
 800758c:	683b      	ldr	r3, [r7, #0]
 800758e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007592:	d102      	bne.n	800759a <HAL_SPI_Transmit+0x20a>
 8007594:	683b      	ldr	r3, [r7, #0]
 8007596:	2b00      	cmp	r3, #0
 8007598:	d102      	bne.n	80075a0 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800759a:	2303      	movs	r3, #3
 800759c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800759e:	e026      	b.n	80075ee <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80075a4:	b29b      	uxth	r3, r3
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d1cd      	bne.n	8007546 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80075aa:	69ba      	ldr	r2, [r7, #24]
 80075ac:	6839      	ldr	r1, [r7, #0]
 80075ae:	68f8      	ldr	r0, [r7, #12]
 80075b0:	f001 f812 	bl	80085d8 <SPI_EndRxTxTransaction>
 80075b4:	4603      	mov	r3, r0
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d002      	beq.n	80075c0 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	2220      	movs	r2, #32
 80075be:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	689b      	ldr	r3, [r3, #8]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d10a      	bne.n	80075de <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80075c8:	2300      	movs	r3, #0
 80075ca:	613b      	str	r3, [r7, #16]
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	68db      	ldr	r3, [r3, #12]
 80075d2:	613b      	str	r3, [r7, #16]
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	689b      	ldr	r3, [r3, #8]
 80075da:	613b      	str	r3, [r7, #16]
 80075dc:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d002      	beq.n	80075ec <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80075e6:	2301      	movs	r3, #1
 80075e8:	77fb      	strb	r3, [r7, #31]
 80075ea:	e000      	b.n	80075ee <HAL_SPI_Transmit+0x25e>
  }

error:
 80075ec:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	2201      	movs	r2, #1
 80075f2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	2200      	movs	r2, #0
 80075fa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80075fe:	7ffb      	ldrb	r3, [r7, #31]
}
 8007600:	4618      	mov	r0, r3
 8007602:	3720      	adds	r7, #32
 8007604:	46bd      	mov	sp, r7
 8007606:	bd80      	pop	{r7, pc}

08007608 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007608:	b580      	push	{r7, lr}
 800760a:	b088      	sub	sp, #32
 800760c:	af02      	add	r7, sp, #8
 800760e:	60f8      	str	r0, [r7, #12]
 8007610:	60b9      	str	r1, [r7, #8]
 8007612:	603b      	str	r3, [r7, #0]
 8007614:	4613      	mov	r3, r2
 8007616:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007618:	2300      	movs	r3, #0
 800761a:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	685b      	ldr	r3, [r3, #4]
 8007620:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007624:	d112      	bne.n	800764c <HAL_SPI_Receive+0x44>
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	689b      	ldr	r3, [r3, #8]
 800762a:	2b00      	cmp	r3, #0
 800762c:	d10e      	bne.n	800764c <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	2204      	movs	r2, #4
 8007632:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007636:	88fa      	ldrh	r2, [r7, #6]
 8007638:	683b      	ldr	r3, [r7, #0]
 800763a:	9300      	str	r3, [sp, #0]
 800763c:	4613      	mov	r3, r2
 800763e:	68ba      	ldr	r2, [r7, #8]
 8007640:	68b9      	ldr	r1, [r7, #8]
 8007642:	68f8      	ldr	r0, [r7, #12]
 8007644:	f000 f8f1 	bl	800782a <HAL_SPI_TransmitReceive>
 8007648:	4603      	mov	r3, r0
 800764a:	e0ea      	b.n	8007822 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007652:	2b01      	cmp	r3, #1
 8007654:	d101      	bne.n	800765a <HAL_SPI_Receive+0x52>
 8007656:	2302      	movs	r3, #2
 8007658:	e0e3      	b.n	8007822 <HAL_SPI_Receive+0x21a>
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	2201      	movs	r2, #1
 800765e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007662:	f7fb fe87 	bl	8003374 <HAL_GetTick>
 8007666:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800766e:	b2db      	uxtb	r3, r3
 8007670:	2b01      	cmp	r3, #1
 8007672:	d002      	beq.n	800767a <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8007674:	2302      	movs	r3, #2
 8007676:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007678:	e0ca      	b.n	8007810 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 800767a:	68bb      	ldr	r3, [r7, #8]
 800767c:	2b00      	cmp	r3, #0
 800767e:	d002      	beq.n	8007686 <HAL_SPI_Receive+0x7e>
 8007680:	88fb      	ldrh	r3, [r7, #6]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d102      	bne.n	800768c <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8007686:	2301      	movs	r3, #1
 8007688:	75fb      	strb	r3, [r7, #23]
    goto error;
 800768a:	e0c1      	b.n	8007810 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	2204      	movs	r2, #4
 8007690:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	2200      	movs	r2, #0
 8007698:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	68ba      	ldr	r2, [r7, #8]
 800769e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	88fa      	ldrh	r2, [r7, #6]
 80076a4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	88fa      	ldrh	r2, [r7, #6]
 80076aa:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	2200      	movs	r2, #0
 80076b0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	2200      	movs	r2, #0
 80076b6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	2200      	movs	r2, #0
 80076bc:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	2200      	movs	r2, #0
 80076c2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	2200      	movs	r2, #0
 80076c8:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	689b      	ldr	r3, [r3, #8]
 80076ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80076d2:	d10f      	bne.n	80076f4 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	681a      	ldr	r2, [r3, #0]
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80076e2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	681a      	ldr	r2, [r3, #0]
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80076f2:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076fe:	2b40      	cmp	r3, #64	; 0x40
 8007700:	d007      	beq.n	8007712 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	681a      	ldr	r2, [r3, #0]
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007710:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	68db      	ldr	r3, [r3, #12]
 8007716:	2b00      	cmp	r3, #0
 8007718:	d162      	bne.n	80077e0 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800771a:	e02e      	b.n	800777a <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	689b      	ldr	r3, [r3, #8]
 8007722:	f003 0301 	and.w	r3, r3, #1
 8007726:	2b01      	cmp	r3, #1
 8007728:	d115      	bne.n	8007756 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	f103 020c 	add.w	r2, r3, #12
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007736:	7812      	ldrb	r2, [r2, #0]
 8007738:	b2d2      	uxtb	r2, r2
 800773a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007740:	1c5a      	adds	r2, r3, #1
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800774a:	b29b      	uxth	r3, r3
 800774c:	3b01      	subs	r3, #1
 800774e:	b29a      	uxth	r2, r3
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007754:	e011      	b.n	800777a <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007756:	f7fb fe0d 	bl	8003374 <HAL_GetTick>
 800775a:	4602      	mov	r2, r0
 800775c:	693b      	ldr	r3, [r7, #16]
 800775e:	1ad3      	subs	r3, r2, r3
 8007760:	683a      	ldr	r2, [r7, #0]
 8007762:	429a      	cmp	r2, r3
 8007764:	d803      	bhi.n	800776e <HAL_SPI_Receive+0x166>
 8007766:	683b      	ldr	r3, [r7, #0]
 8007768:	f1b3 3fff 	cmp.w	r3, #4294967295
 800776c:	d102      	bne.n	8007774 <HAL_SPI_Receive+0x16c>
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	2b00      	cmp	r3, #0
 8007772:	d102      	bne.n	800777a <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8007774:	2303      	movs	r3, #3
 8007776:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007778:	e04a      	b.n	8007810 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800777e:	b29b      	uxth	r3, r3
 8007780:	2b00      	cmp	r3, #0
 8007782:	d1cb      	bne.n	800771c <HAL_SPI_Receive+0x114>
 8007784:	e031      	b.n	80077ea <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	689b      	ldr	r3, [r3, #8]
 800778c:	f003 0301 	and.w	r3, r3, #1
 8007790:	2b01      	cmp	r3, #1
 8007792:	d113      	bne.n	80077bc <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	68da      	ldr	r2, [r3, #12]
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800779e:	b292      	uxth	r2, r2
 80077a0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077a6:	1c9a      	adds	r2, r3, #2
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80077b0:	b29b      	uxth	r3, r3
 80077b2:	3b01      	subs	r3, #1
 80077b4:	b29a      	uxth	r2, r3
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80077ba:	e011      	b.n	80077e0 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80077bc:	f7fb fdda 	bl	8003374 <HAL_GetTick>
 80077c0:	4602      	mov	r2, r0
 80077c2:	693b      	ldr	r3, [r7, #16]
 80077c4:	1ad3      	subs	r3, r2, r3
 80077c6:	683a      	ldr	r2, [r7, #0]
 80077c8:	429a      	cmp	r2, r3
 80077ca:	d803      	bhi.n	80077d4 <HAL_SPI_Receive+0x1cc>
 80077cc:	683b      	ldr	r3, [r7, #0]
 80077ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077d2:	d102      	bne.n	80077da <HAL_SPI_Receive+0x1d2>
 80077d4:	683b      	ldr	r3, [r7, #0]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d102      	bne.n	80077e0 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 80077da:	2303      	movs	r3, #3
 80077dc:	75fb      	strb	r3, [r7, #23]
          goto error;
 80077de:	e017      	b.n	8007810 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80077e4:	b29b      	uxth	r3, r3
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d1cd      	bne.n	8007786 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80077ea:	693a      	ldr	r2, [r7, #16]
 80077ec:	6839      	ldr	r1, [r7, #0]
 80077ee:	68f8      	ldr	r0, [r7, #12]
 80077f0:	f000 fe8c 	bl	800850c <SPI_EndRxTransaction>
 80077f4:	4603      	mov	r3, r0
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d002      	beq.n	8007800 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	2220      	movs	r2, #32
 80077fe:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007804:	2b00      	cmp	r3, #0
 8007806:	d002      	beq.n	800780e <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8007808:	2301      	movs	r3, #1
 800780a:	75fb      	strb	r3, [r7, #23]
 800780c:	e000      	b.n	8007810 <HAL_SPI_Receive+0x208>
  }

error :
 800780e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	2201      	movs	r2, #1
 8007814:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	2200      	movs	r2, #0
 800781c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007820:	7dfb      	ldrb	r3, [r7, #23]
}
 8007822:	4618      	mov	r0, r3
 8007824:	3718      	adds	r7, #24
 8007826:	46bd      	mov	sp, r7
 8007828:	bd80      	pop	{r7, pc}

0800782a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800782a:	b580      	push	{r7, lr}
 800782c:	b08c      	sub	sp, #48	; 0x30
 800782e:	af00      	add	r7, sp, #0
 8007830:	60f8      	str	r0, [r7, #12]
 8007832:	60b9      	str	r1, [r7, #8]
 8007834:	607a      	str	r2, [r7, #4]
 8007836:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007838:	2301      	movs	r3, #1
 800783a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800783c:	2300      	movs	r3, #0
 800783e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007848:	2b01      	cmp	r3, #1
 800784a:	d101      	bne.n	8007850 <HAL_SPI_TransmitReceive+0x26>
 800784c:	2302      	movs	r3, #2
 800784e:	e18a      	b.n	8007b66 <HAL_SPI_TransmitReceive+0x33c>
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	2201      	movs	r2, #1
 8007854:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007858:	f7fb fd8c 	bl	8003374 <HAL_GetTick>
 800785c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007864:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	685b      	ldr	r3, [r3, #4]
 800786c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800786e:	887b      	ldrh	r3, [r7, #2]
 8007870:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007872:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007876:	2b01      	cmp	r3, #1
 8007878:	d00f      	beq.n	800789a <HAL_SPI_TransmitReceive+0x70>
 800787a:	69fb      	ldr	r3, [r7, #28]
 800787c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007880:	d107      	bne.n	8007892 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	689b      	ldr	r3, [r3, #8]
 8007886:	2b00      	cmp	r3, #0
 8007888:	d103      	bne.n	8007892 <HAL_SPI_TransmitReceive+0x68>
 800788a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800788e:	2b04      	cmp	r3, #4
 8007890:	d003      	beq.n	800789a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007892:	2302      	movs	r3, #2
 8007894:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007898:	e15b      	b.n	8007b52 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800789a:	68bb      	ldr	r3, [r7, #8]
 800789c:	2b00      	cmp	r3, #0
 800789e:	d005      	beq.n	80078ac <HAL_SPI_TransmitReceive+0x82>
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d002      	beq.n	80078ac <HAL_SPI_TransmitReceive+0x82>
 80078a6:	887b      	ldrh	r3, [r7, #2]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d103      	bne.n	80078b4 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80078ac:	2301      	movs	r3, #1
 80078ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80078b2:	e14e      	b.n	8007b52 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80078ba:	b2db      	uxtb	r3, r3
 80078bc:	2b04      	cmp	r3, #4
 80078be:	d003      	beq.n	80078c8 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	2205      	movs	r2, #5
 80078c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	2200      	movs	r2, #0
 80078cc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	687a      	ldr	r2, [r7, #4]
 80078d2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	887a      	ldrh	r2, [r7, #2]
 80078d8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	887a      	ldrh	r2, [r7, #2]
 80078de:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	68ba      	ldr	r2, [r7, #8]
 80078e4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	887a      	ldrh	r2, [r7, #2]
 80078ea:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	887a      	ldrh	r2, [r7, #2]
 80078f0:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	2200      	movs	r2, #0
 80078f6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	2200      	movs	r2, #0
 80078fc:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007908:	2b40      	cmp	r3, #64	; 0x40
 800790a:	d007      	beq.n	800791c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	681a      	ldr	r2, [r3, #0]
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800791a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	68db      	ldr	r3, [r3, #12]
 8007920:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007924:	d178      	bne.n	8007a18 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	685b      	ldr	r3, [r3, #4]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d002      	beq.n	8007934 <HAL_SPI_TransmitReceive+0x10a>
 800792e:	8b7b      	ldrh	r3, [r7, #26]
 8007930:	2b01      	cmp	r3, #1
 8007932:	d166      	bne.n	8007a02 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007938:	881a      	ldrh	r2, [r3, #0]
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007944:	1c9a      	adds	r2, r3, #2
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800794e:	b29b      	uxth	r3, r3
 8007950:	3b01      	subs	r3, #1
 8007952:	b29a      	uxth	r2, r3
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007958:	e053      	b.n	8007a02 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	689b      	ldr	r3, [r3, #8]
 8007960:	f003 0302 	and.w	r3, r3, #2
 8007964:	2b02      	cmp	r3, #2
 8007966:	d11b      	bne.n	80079a0 <HAL_SPI_TransmitReceive+0x176>
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800796c:	b29b      	uxth	r3, r3
 800796e:	2b00      	cmp	r3, #0
 8007970:	d016      	beq.n	80079a0 <HAL_SPI_TransmitReceive+0x176>
 8007972:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007974:	2b01      	cmp	r3, #1
 8007976:	d113      	bne.n	80079a0 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800797c:	881a      	ldrh	r2, [r3, #0]
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007988:	1c9a      	adds	r2, r3, #2
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007992:	b29b      	uxth	r3, r3
 8007994:	3b01      	subs	r3, #1
 8007996:	b29a      	uxth	r2, r3
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800799c:	2300      	movs	r3, #0
 800799e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	689b      	ldr	r3, [r3, #8]
 80079a6:	f003 0301 	and.w	r3, r3, #1
 80079aa:	2b01      	cmp	r3, #1
 80079ac:	d119      	bne.n	80079e2 <HAL_SPI_TransmitReceive+0x1b8>
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80079b2:	b29b      	uxth	r3, r3
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d014      	beq.n	80079e2 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	68da      	ldr	r2, [r3, #12]
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079c2:	b292      	uxth	r2, r2
 80079c4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079ca:	1c9a      	adds	r2, r3, #2
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80079d4:	b29b      	uxth	r3, r3
 80079d6:	3b01      	subs	r3, #1
 80079d8:	b29a      	uxth	r2, r3
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80079de:	2301      	movs	r3, #1
 80079e0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80079e2:	f7fb fcc7 	bl	8003374 <HAL_GetTick>
 80079e6:	4602      	mov	r2, r0
 80079e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079ea:	1ad3      	subs	r3, r2, r3
 80079ec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80079ee:	429a      	cmp	r2, r3
 80079f0:	d807      	bhi.n	8007a02 <HAL_SPI_TransmitReceive+0x1d8>
 80079f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079f8:	d003      	beq.n	8007a02 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80079fa:	2303      	movs	r3, #3
 80079fc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007a00:	e0a7      	b.n	8007b52 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a06:	b29b      	uxth	r3, r3
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d1a6      	bne.n	800795a <HAL_SPI_TransmitReceive+0x130>
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a10:	b29b      	uxth	r3, r3
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d1a1      	bne.n	800795a <HAL_SPI_TransmitReceive+0x130>
 8007a16:	e07c      	b.n	8007b12 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	685b      	ldr	r3, [r3, #4]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d002      	beq.n	8007a26 <HAL_SPI_TransmitReceive+0x1fc>
 8007a20:	8b7b      	ldrh	r3, [r7, #26]
 8007a22:	2b01      	cmp	r3, #1
 8007a24:	d16b      	bne.n	8007afe <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	330c      	adds	r3, #12
 8007a30:	7812      	ldrb	r2, [r2, #0]
 8007a32:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a38:	1c5a      	adds	r2, r3, #1
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a42:	b29b      	uxth	r3, r3
 8007a44:	3b01      	subs	r3, #1
 8007a46:	b29a      	uxth	r2, r3
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007a4c:	e057      	b.n	8007afe <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	689b      	ldr	r3, [r3, #8]
 8007a54:	f003 0302 	and.w	r3, r3, #2
 8007a58:	2b02      	cmp	r3, #2
 8007a5a:	d11c      	bne.n	8007a96 <HAL_SPI_TransmitReceive+0x26c>
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a60:	b29b      	uxth	r3, r3
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d017      	beq.n	8007a96 <HAL_SPI_TransmitReceive+0x26c>
 8007a66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a68:	2b01      	cmp	r3, #1
 8007a6a:	d114      	bne.n	8007a96 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	330c      	adds	r3, #12
 8007a76:	7812      	ldrb	r2, [r2, #0]
 8007a78:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a7e:	1c5a      	adds	r2, r3, #1
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a88:	b29b      	uxth	r3, r3
 8007a8a:	3b01      	subs	r3, #1
 8007a8c:	b29a      	uxth	r2, r3
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007a92:	2300      	movs	r3, #0
 8007a94:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	689b      	ldr	r3, [r3, #8]
 8007a9c:	f003 0301 	and.w	r3, r3, #1
 8007aa0:	2b01      	cmp	r3, #1
 8007aa2:	d119      	bne.n	8007ad8 <HAL_SPI_TransmitReceive+0x2ae>
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007aa8:	b29b      	uxth	r3, r3
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d014      	beq.n	8007ad8 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	68da      	ldr	r2, [r3, #12]
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ab8:	b2d2      	uxtb	r2, r2
 8007aba:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ac0:	1c5a      	adds	r2, r3, #1
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007aca:	b29b      	uxth	r3, r3
 8007acc:	3b01      	subs	r3, #1
 8007ace:	b29a      	uxth	r2, r3
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007ad4:	2301      	movs	r3, #1
 8007ad6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007ad8:	f7fb fc4c 	bl	8003374 <HAL_GetTick>
 8007adc:	4602      	mov	r2, r0
 8007ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ae0:	1ad3      	subs	r3, r2, r3
 8007ae2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007ae4:	429a      	cmp	r2, r3
 8007ae6:	d803      	bhi.n	8007af0 <HAL_SPI_TransmitReceive+0x2c6>
 8007ae8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007aea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007aee:	d102      	bne.n	8007af6 <HAL_SPI_TransmitReceive+0x2cc>
 8007af0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d103      	bne.n	8007afe <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8007af6:	2303      	movs	r3, #3
 8007af8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007afc:	e029      	b.n	8007b52 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b02:	b29b      	uxth	r3, r3
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d1a2      	bne.n	8007a4e <HAL_SPI_TransmitReceive+0x224>
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b0c:	b29b      	uxth	r3, r3
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d19d      	bne.n	8007a4e <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007b12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007b14:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007b16:	68f8      	ldr	r0, [r7, #12]
 8007b18:	f000 fd5e 	bl	80085d8 <SPI_EndRxTxTransaction>
 8007b1c:	4603      	mov	r3, r0
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d006      	beq.n	8007b30 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8007b22:	2301      	movs	r3, #1
 8007b24:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	2220      	movs	r2, #32
 8007b2c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007b2e:	e010      	b.n	8007b52 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	689b      	ldr	r3, [r3, #8]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d10b      	bne.n	8007b50 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007b38:	2300      	movs	r3, #0
 8007b3a:	617b      	str	r3, [r7, #20]
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	68db      	ldr	r3, [r3, #12]
 8007b42:	617b      	str	r3, [r7, #20]
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	689b      	ldr	r3, [r3, #8]
 8007b4a:	617b      	str	r3, [r7, #20]
 8007b4c:	697b      	ldr	r3, [r7, #20]
 8007b4e:	e000      	b.n	8007b52 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8007b50:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	2201      	movs	r2, #1
 8007b56:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	2200      	movs	r2, #0
 8007b5e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007b62:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007b66:	4618      	mov	r0, r3
 8007b68:	3730      	adds	r7, #48	; 0x30
 8007b6a:	46bd      	mov	sp, r7
 8007b6c:	bd80      	pop	{r7, pc}
	...

08007b70 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8007b70:	b480      	push	{r7}
 8007b72:	b087      	sub	sp, #28
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	60f8      	str	r0, [r7, #12]
 8007b78:	60b9      	str	r1, [r7, #8]
 8007b7a:	4613      	mov	r3, r2
 8007b7c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007b7e:	2300      	movs	r3, #0
 8007b80:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007b88:	2b01      	cmp	r3, #1
 8007b8a:	d101      	bne.n	8007b90 <HAL_SPI_Transmit_IT+0x20>
 8007b8c:	2302      	movs	r3, #2
 8007b8e:	e06f      	b.n	8007c70 <HAL_SPI_Transmit_IT+0x100>
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	2201      	movs	r2, #1
 8007b94:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if ((pData == NULL) || (Size == 0U))
 8007b98:	68bb      	ldr	r3, [r7, #8]
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d002      	beq.n	8007ba4 <HAL_SPI_Transmit_IT+0x34>
 8007b9e:	88fb      	ldrh	r3, [r7, #6]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d102      	bne.n	8007baa <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 8007ba4:	2301      	movs	r3, #1
 8007ba6:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007ba8:	e05d      	b.n	8007c66 <HAL_SPI_Transmit_IT+0xf6>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007bb0:	b2db      	uxtb	r3, r3
 8007bb2:	2b01      	cmp	r3, #1
 8007bb4:	d002      	beq.n	8007bbc <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 8007bb6:	2302      	movs	r3, #2
 8007bb8:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007bba:	e054      	b.n	8007c66 <HAL_SPI_Transmit_IT+0xf6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	2203      	movs	r2, #3
 8007bc0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	68ba      	ldr	r2, [r7, #8]
 8007bce:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	88fa      	ldrh	r2, [r7, #6]
 8007bd4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	88fa      	ldrh	r2, [r7, #6]
 8007bda:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	2200      	movs	r2, #0
 8007be0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	2200      	movs	r2, #0
 8007be6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	2200      	movs	r2, #0
 8007bec:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	2200      	movs	r2, #0
 8007bf2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	68db      	ldr	r3, [r3, #12]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d003      	beq.n	8007c04 <HAL_SPI_Transmit_IT+0x94>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	4a1f      	ldr	r2, [pc, #124]	; (8007c7c <HAL_SPI_Transmit_IT+0x10c>)
 8007c00:	645a      	str	r2, [r3, #68]	; 0x44
 8007c02:	e002      	b.n	8007c0a <HAL_SPI_Transmit_IT+0x9a>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	4a1e      	ldr	r2, [pc, #120]	; (8007c80 <HAL_SPI_Transmit_IT+0x110>)
 8007c08:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	689b      	ldr	r3, [r3, #8]
 8007c0e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007c12:	d10f      	bne.n	8007c34 <HAL_SPI_Transmit_IT+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	681a      	ldr	r2, [r3, #0]
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007c22:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	681a      	ldr	r2, [r3, #0]
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007c32:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	685a      	ldr	r2, [r3, #4]
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 8007c42:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c4e:	2b40      	cmp	r3, #64	; 0x40
 8007c50:	d008      	beq.n	8007c64 <HAL_SPI_Transmit_IT+0xf4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	681a      	ldr	r2, [r3, #0]
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007c60:	601a      	str	r2, [r3, #0]
 8007c62:	e000      	b.n	8007c66 <HAL_SPI_Transmit_IT+0xf6>
  }

error :
 8007c64:	bf00      	nop
  __HAL_UNLOCK(hspi);
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	2200      	movs	r2, #0
 8007c6a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007c6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c70:	4618      	mov	r0, r3
 8007c72:	371c      	adds	r7, #28
 8007c74:	46bd      	mov	sp, r7
 8007c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7a:	4770      	bx	lr
 8007c7c:	080083b9 	.word	0x080083b9
 8007c80:	08008373 	.word	0x08008373

08007c84 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8007c84:	b580      	push	{r7, lr}
 8007c86:	b086      	sub	sp, #24
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	60f8      	str	r0, [r7, #12]
 8007c8c:	60b9      	str	r1, [r7, #8]
 8007c8e:	4613      	mov	r3, r2
 8007c90:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007c92:	2300      	movs	r3, #0
 8007c94:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	689b      	ldr	r3, [r3, #8]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d110      	bne.n	8007cc0 <HAL_SPI_Receive_IT+0x3c>
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	685b      	ldr	r3, [r3, #4]
 8007ca2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007ca6:	d10b      	bne.n	8007cc0 <HAL_SPI_Receive_IT+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	2204      	movs	r2, #4
 8007cac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 8007cb0:	88fb      	ldrh	r3, [r7, #6]
 8007cb2:	68ba      	ldr	r2, [r7, #8]
 8007cb4:	68b9      	ldr	r1, [r7, #8]
 8007cb6:	68f8      	ldr	r0, [r7, #12]
 8007cb8:	f000 f882 	bl	8007dc0 <HAL_SPI_TransmitReceive_IT>
 8007cbc:	4603      	mov	r3, r0
 8007cbe:	e076      	b.n	8007dae <HAL_SPI_Receive_IT+0x12a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007cc6:	2b01      	cmp	r3, #1
 8007cc8:	d101      	bne.n	8007cce <HAL_SPI_Receive_IT+0x4a>
 8007cca:	2302      	movs	r3, #2
 8007ccc:	e06f      	b.n	8007dae <HAL_SPI_Receive_IT+0x12a>
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	2201      	movs	r2, #1
 8007cd2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007cdc:	b2db      	uxtb	r3, r3
 8007cde:	2b01      	cmp	r3, #1
 8007ce0:	d002      	beq.n	8007ce8 <HAL_SPI_Receive_IT+0x64>
  {
    errorcode = HAL_BUSY;
 8007ce2:	2302      	movs	r3, #2
 8007ce4:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007ce6:	e05d      	b.n	8007da4 <HAL_SPI_Receive_IT+0x120>
  }

  if ((pData == NULL) || (Size == 0U))
 8007ce8:	68bb      	ldr	r3, [r7, #8]
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d002      	beq.n	8007cf4 <HAL_SPI_Receive_IT+0x70>
 8007cee:	88fb      	ldrh	r3, [r7, #6]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d102      	bne.n	8007cfa <HAL_SPI_Receive_IT+0x76>
  {
    errorcode = HAL_ERROR;
 8007cf4:	2301      	movs	r3, #1
 8007cf6:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007cf8:	e054      	b.n	8007da4 <HAL_SPI_Receive_IT+0x120>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	2204      	movs	r2, #4
 8007cfe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	2200      	movs	r2, #0
 8007d06:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	68ba      	ldr	r2, [r7, #8]
 8007d0c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	88fa      	ldrh	r2, [r7, #6]
 8007d12:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	88fa      	ldrh	r2, [r7, #6]
 8007d18:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	2200      	movs	r2, #0
 8007d1e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	2200      	movs	r2, #0
 8007d24:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	2200      	movs	r2, #0
 8007d2a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxISR       = NULL;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	2200      	movs	r2, #0
 8007d30:	645a      	str	r2, [r3, #68]	; 0x44

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	68db      	ldr	r3, [r3, #12]
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d003      	beq.n	8007d42 <HAL_SPI_Receive_IT+0xbe>
  {
    hspi->RxISR = SPI_RxISR_16BIT;
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	4a1e      	ldr	r2, [pc, #120]	; (8007db8 <HAL_SPI_Receive_IT+0x134>)
 8007d3e:	641a      	str	r2, [r3, #64]	; 0x40
 8007d40:	e002      	b.n	8007d48 <HAL_SPI_Receive_IT+0xc4>
  }
  else
  {
    hspi->RxISR = SPI_RxISR_8BIT;
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	4a1d      	ldr	r2, [pc, #116]	; (8007dbc <HAL_SPI_Receive_IT+0x138>)
 8007d46:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	689b      	ldr	r3, [r3, #8]
 8007d4c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007d50:	d10f      	bne.n	8007d72 <HAL_SPI_Receive_IT+0xee>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	681a      	ldr	r2, [r3, #0]
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007d60:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	681a      	ldr	r2, [r3, #0]
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007d70:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	685a      	ldr	r2, [r3, #4]
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8007d80:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d8c:	2b40      	cmp	r3, #64	; 0x40
 8007d8e:	d008      	beq.n	8007da2 <HAL_SPI_Receive_IT+0x11e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	681a      	ldr	r2, [r3, #0]
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007d9e:	601a      	str	r2, [r3, #0]
 8007da0:	e000      	b.n	8007da4 <HAL_SPI_Receive_IT+0x120>
  }

error :
 8007da2:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	2200      	movs	r2, #0
 8007da8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007dac:	7dfb      	ldrb	r3, [r7, #23]
}
 8007dae:	4618      	mov	r0, r3
 8007db0:	3718      	adds	r7, #24
 8007db2:	46bd      	mov	sp, r7
 8007db4:	bd80      	pop	{r7, pc}
 8007db6:	bf00      	nop
 8007db8:	0800832d 	.word	0x0800832d
 8007dbc:	080082e3 	.word	0x080082e3

08007dc0 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 8007dc0:	b480      	push	{r7}
 8007dc2:	b087      	sub	sp, #28
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	60f8      	str	r0, [r7, #12]
 8007dc8:	60b9      	str	r1, [r7, #8]
 8007dca:	607a      	str	r2, [r7, #4]
 8007dcc:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007dce:	2300      	movs	r3, #0
 8007dd0:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007dd8:	2b01      	cmp	r3, #1
 8007dda:	d101      	bne.n	8007de0 <HAL_SPI_TransmitReceive_IT+0x20>
 8007ddc:	2302      	movs	r3, #2
 8007dde:	e075      	b.n	8007ecc <HAL_SPI_TransmitReceive_IT+0x10c>
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	2201      	movs	r2, #1
 8007de4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007dee:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	685b      	ldr	r3, [r3, #4]
 8007df4:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007df6:	7dbb      	ldrb	r3, [r7, #22]
 8007df8:	2b01      	cmp	r3, #1
 8007dfa:	d00d      	beq.n	8007e18 <HAL_SPI_TransmitReceive_IT+0x58>
 8007dfc:	693b      	ldr	r3, [r7, #16]
 8007dfe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007e02:	d106      	bne.n	8007e12 <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	689b      	ldr	r3, [r3, #8]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d102      	bne.n	8007e12 <HAL_SPI_TransmitReceive_IT+0x52>
 8007e0c:	7dbb      	ldrb	r3, [r7, #22]
 8007e0e:	2b04      	cmp	r3, #4
 8007e10:	d002      	beq.n	8007e18 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 8007e12:	2302      	movs	r3, #2
 8007e14:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007e16:	e054      	b.n	8007ec2 <HAL_SPI_TransmitReceive_IT+0x102>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007e18:	68bb      	ldr	r3, [r7, #8]
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d005      	beq.n	8007e2a <HAL_SPI_TransmitReceive_IT+0x6a>
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d002      	beq.n	8007e2a <HAL_SPI_TransmitReceive_IT+0x6a>
 8007e24:	887b      	ldrh	r3, [r7, #2]
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d102      	bne.n	8007e30 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 8007e2a:	2301      	movs	r3, #1
 8007e2c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007e2e:	e048      	b.n	8007ec2 <HAL_SPI_TransmitReceive_IT+0x102>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007e36:	b2db      	uxtb	r3, r3
 8007e38:	2b04      	cmp	r3, #4
 8007e3a:	d003      	beq.n	8007e44 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	2205      	movs	r2, #5
 8007e40:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	2200      	movs	r2, #0
 8007e48:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	68ba      	ldr	r2, [r7, #8]
 8007e4e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	887a      	ldrh	r2, [r7, #2]
 8007e54:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	887a      	ldrh	r2, [r7, #2]
 8007e5a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	687a      	ldr	r2, [r7, #4]
 8007e60:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	887a      	ldrh	r2, [r7, #2]
 8007e66:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	887a      	ldrh	r2, [r7, #2]
 8007e6c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	68db      	ldr	r3, [r3, #12]
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d006      	beq.n	8007e84 <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	4a17      	ldr	r2, [pc, #92]	; (8007ed8 <HAL_SPI_TransmitReceive_IT+0x118>)
 8007e7a:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	4a17      	ldr	r2, [pc, #92]	; (8007edc <HAL_SPI_TransmitReceive_IT+0x11c>)
 8007e80:	645a      	str	r2, [r3, #68]	; 0x44
 8007e82:	e005      	b.n	8007e90 <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	4a16      	ldr	r2, [pc, #88]	; (8007ee0 <HAL_SPI_TransmitReceive_IT+0x120>)
 8007e88:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	4a15      	ldr	r2, [pc, #84]	; (8007ee4 <HAL_SPI_TransmitReceive_IT+0x124>)
 8007e8e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	685a      	ldr	r2, [r3, #4]
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 8007e9e:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007eaa:	2b40      	cmp	r3, #64	; 0x40
 8007eac:	d008      	beq.n	8007ec0 <HAL_SPI_TransmitReceive_IT+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	681a      	ldr	r2, [r3, #0]
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007ebc:	601a      	str	r2, [r3, #0]
 8007ebe:	e000      	b.n	8007ec2 <HAL_SPI_TransmitReceive_IT+0x102>
  }

error :
 8007ec0:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	2200      	movs	r2, #0
 8007ec6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007eca:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ecc:	4618      	mov	r0, r3
 8007ece:	371c      	adds	r7, #28
 8007ed0:	46bd      	mov	sp, r7
 8007ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed6:	4770      	bx	lr
 8007ed8:	08008225 	.word	0x08008225
 8007edc:	08008285 	.word	0x08008285
 8007ee0:	08008161 	.word	0x08008161
 8007ee4:	080081c5 	.word	0x080081c5

08007ee8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8007ee8:	b580      	push	{r7, lr}
 8007eea:	b088      	sub	sp, #32
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	685b      	ldr	r3, [r3, #4]
 8007ef6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	689b      	ldr	r3, [r3, #8]
 8007efe:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007f00:	69bb      	ldr	r3, [r7, #24]
 8007f02:	099b      	lsrs	r3, r3, #6
 8007f04:	f003 0301 	and.w	r3, r3, #1
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d10f      	bne.n	8007f2c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007f0c:	69bb      	ldr	r3, [r7, #24]
 8007f0e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d00a      	beq.n	8007f2c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007f16:	69fb      	ldr	r3, [r7, #28]
 8007f18:	099b      	lsrs	r3, r3, #6
 8007f1a:	f003 0301 	and.w	r3, r3, #1
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d004      	beq.n	8007f2c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f26:	6878      	ldr	r0, [r7, #4]
 8007f28:	4798      	blx	r3
    return;
 8007f2a:	e0d7      	b.n	80080dc <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8007f2c:	69bb      	ldr	r3, [r7, #24]
 8007f2e:	085b      	lsrs	r3, r3, #1
 8007f30:	f003 0301 	and.w	r3, r3, #1
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d00a      	beq.n	8007f4e <HAL_SPI_IRQHandler+0x66>
 8007f38:	69fb      	ldr	r3, [r7, #28]
 8007f3a:	09db      	lsrs	r3, r3, #7
 8007f3c:	f003 0301 	and.w	r3, r3, #1
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d004      	beq.n	8007f4e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f48:	6878      	ldr	r0, [r7, #4]
 8007f4a:	4798      	blx	r3
    return;
 8007f4c:	e0c6      	b.n	80080dc <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007f4e:	69bb      	ldr	r3, [r7, #24]
 8007f50:	095b      	lsrs	r3, r3, #5
 8007f52:	f003 0301 	and.w	r3, r3, #1
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d10c      	bne.n	8007f74 <HAL_SPI_IRQHandler+0x8c>
 8007f5a:	69bb      	ldr	r3, [r7, #24]
 8007f5c:	099b      	lsrs	r3, r3, #6
 8007f5e:	f003 0301 	and.w	r3, r3, #1
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d106      	bne.n	8007f74 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8007f66:	69bb      	ldr	r3, [r7, #24]
 8007f68:	0a1b      	lsrs	r3, r3, #8
 8007f6a:	f003 0301 	and.w	r3, r3, #1
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	f000 80b4 	beq.w	80080dc <HAL_SPI_IRQHandler+0x1f4>
 8007f74:	69fb      	ldr	r3, [r7, #28]
 8007f76:	095b      	lsrs	r3, r3, #5
 8007f78:	f003 0301 	and.w	r3, r3, #1
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	f000 80ad 	beq.w	80080dc <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007f82:	69bb      	ldr	r3, [r7, #24]
 8007f84:	099b      	lsrs	r3, r3, #6
 8007f86:	f003 0301 	and.w	r3, r3, #1
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d023      	beq.n	8007fd6 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007f94:	b2db      	uxtb	r3, r3
 8007f96:	2b03      	cmp	r3, #3
 8007f98:	d011      	beq.n	8007fbe <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f9e:	f043 0204 	orr.w	r2, r3, #4
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	617b      	str	r3, [r7, #20]
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	68db      	ldr	r3, [r3, #12]
 8007fb0:	617b      	str	r3, [r7, #20]
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	689b      	ldr	r3, [r3, #8]
 8007fb8:	617b      	str	r3, [r7, #20]
 8007fba:	697b      	ldr	r3, [r7, #20]
 8007fbc:	e00b      	b.n	8007fd6 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007fbe:	2300      	movs	r3, #0
 8007fc0:	613b      	str	r3, [r7, #16]
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	68db      	ldr	r3, [r3, #12]
 8007fc8:	613b      	str	r3, [r7, #16]
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	689b      	ldr	r3, [r3, #8]
 8007fd0:	613b      	str	r3, [r7, #16]
 8007fd2:	693b      	ldr	r3, [r7, #16]
        return;
 8007fd4:	e082      	b.n	80080dc <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8007fd6:	69bb      	ldr	r3, [r7, #24]
 8007fd8:	095b      	lsrs	r3, r3, #5
 8007fda:	f003 0301 	and.w	r3, r3, #1
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d014      	beq.n	800800c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007fe6:	f043 0201 	orr.w	r2, r3, #1
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007fee:	2300      	movs	r3, #0
 8007ff0:	60fb      	str	r3, [r7, #12]
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	689b      	ldr	r3, [r3, #8]
 8007ff8:	60fb      	str	r3, [r7, #12]
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	681a      	ldr	r2, [r3, #0]
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008008:	601a      	str	r2, [r3, #0]
 800800a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800800c:	69bb      	ldr	r3, [r7, #24]
 800800e:	0a1b      	lsrs	r3, r3, #8
 8008010:	f003 0301 	and.w	r3, r3, #1
 8008014:	2b00      	cmp	r3, #0
 8008016:	d00c      	beq.n	8008032 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800801c:	f043 0208 	orr.w	r2, r3, #8
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008024:	2300      	movs	r3, #0
 8008026:	60bb      	str	r3, [r7, #8]
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	689b      	ldr	r3, [r3, #8]
 800802e:	60bb      	str	r3, [r7, #8]
 8008030:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008036:	2b00      	cmp	r3, #0
 8008038:	d04f      	beq.n	80080da <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	685a      	ldr	r2, [r3, #4]
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008048:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	2201      	movs	r2, #1
 800804e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8008052:	69fb      	ldr	r3, [r7, #28]
 8008054:	f003 0302 	and.w	r3, r3, #2
 8008058:	2b00      	cmp	r3, #0
 800805a:	d104      	bne.n	8008066 <HAL_SPI_IRQHandler+0x17e>
 800805c:	69fb      	ldr	r3, [r7, #28]
 800805e:	f003 0301 	and.w	r3, r3, #1
 8008062:	2b00      	cmp	r3, #0
 8008064:	d034      	beq.n	80080d0 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	685a      	ldr	r2, [r3, #4]
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	f022 0203 	bic.w	r2, r2, #3
 8008074:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800807a:	2b00      	cmp	r3, #0
 800807c:	d011      	beq.n	80080a2 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008082:	4a18      	ldr	r2, [pc, #96]	; (80080e4 <HAL_SPI_IRQHandler+0x1fc>)
 8008084:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800808a:	4618      	mov	r0, r3
 800808c:	f7fc f944 	bl	8004318 <HAL_DMA_Abort_IT>
 8008090:	4603      	mov	r3, r0
 8008092:	2b00      	cmp	r3, #0
 8008094:	d005      	beq.n	80080a2 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800809a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d016      	beq.n	80080d8 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80080ae:	4a0d      	ldr	r2, [pc, #52]	; (80080e4 <HAL_SPI_IRQHandler+0x1fc>)
 80080b0:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80080b6:	4618      	mov	r0, r3
 80080b8:	f7fc f92e 	bl	8004318 <HAL_DMA_Abort_IT>
 80080bc:	4603      	mov	r3, r0
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d00a      	beq.n	80080d8 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080c6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 80080ce:	e003      	b.n	80080d8 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80080d0:	6878      	ldr	r0, [r7, #4]
 80080d2:	f000 f827 	bl	8008124 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80080d6:	e000      	b.n	80080da <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80080d8:	bf00      	nop
    return;
 80080da:	bf00      	nop
  }
}
 80080dc:	3720      	adds	r7, #32
 80080de:	46bd      	mov	sp, r7
 80080e0:	bd80      	pop	{r7, pc}
 80080e2:	bf00      	nop
 80080e4:	08008139 	.word	0x08008139

080080e8 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80080e8:	b480      	push	{r7}
 80080ea:	b083      	sub	sp, #12
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 80080f0:	bf00      	nop
 80080f2:	370c      	adds	r7, #12
 80080f4:	46bd      	mov	sp, r7
 80080f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080fa:	4770      	bx	lr

080080fc <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80080fc:	b480      	push	{r7}
 80080fe:	b083      	sub	sp, #12
 8008100:	af00      	add	r7, sp, #0
 8008102:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8008104:	bf00      	nop
 8008106:	370c      	adds	r7, #12
 8008108:	46bd      	mov	sp, r7
 800810a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800810e:	4770      	bx	lr

08008110 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008110:	b480      	push	{r7}
 8008112:	b083      	sub	sp, #12
 8008114:	af00      	add	r7, sp, #0
 8008116:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8008118:	bf00      	nop
 800811a:	370c      	adds	r7, #12
 800811c:	46bd      	mov	sp, r7
 800811e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008122:	4770      	bx	lr

08008124 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8008124:	b480      	push	{r7}
 8008126:	b083      	sub	sp, #12
 8008128:	af00      	add	r7, sp, #0
 800812a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800812c:	bf00      	nop
 800812e:	370c      	adds	r7, #12
 8008130:	46bd      	mov	sp, r7
 8008132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008136:	4770      	bx	lr

08008138 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008138:	b580      	push	{r7, lr}
 800813a:	b084      	sub	sp, #16
 800813c:	af00      	add	r7, sp, #0
 800813e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008144:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	2200      	movs	r2, #0
 800814a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	2200      	movs	r2, #0
 8008150:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8008152:	68f8      	ldr	r0, [r7, #12]
 8008154:	f7ff ffe6 	bl	8008124 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008158:	bf00      	nop
 800815a:	3710      	adds	r7, #16
 800815c:	46bd      	mov	sp, r7
 800815e:	bd80      	pop	{r7, pc}

08008160 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008160:	b580      	push	{r7, lr}
 8008162:	b082      	sub	sp, #8
 8008164:	af00      	add	r7, sp, #0
 8008166:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	f103 020c 	add.w	r2, r3, #12
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008174:	7812      	ldrb	r2, [r2, #0]
 8008176:	b2d2      	uxtb	r2, r2
 8008178:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800817e:	1c5a      	adds	r2, r3, #1
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008188:	b29b      	uxth	r3, r3
 800818a:	3b01      	subs	r3, #1
 800818c:	b29a      	uxth	r2, r3
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008196:	b29b      	uxth	r3, r3
 8008198:	2b00      	cmp	r3, #0
 800819a:	d10f      	bne.n	80081bc <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	685a      	ldr	r2, [r3, #4]
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80081aa:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80081b0:	b29b      	uxth	r3, r3
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d102      	bne.n	80081bc <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 80081b6:	6878      	ldr	r0, [r7, #4]
 80081b8:	f000 fa50 	bl	800865c <SPI_CloseRxTx_ISR>
    }
  }
}
 80081bc:	bf00      	nop
 80081be:	3708      	adds	r7, #8
 80081c0:	46bd      	mov	sp, r7
 80081c2:	bd80      	pop	{r7, pc}

080081c4 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80081c4:	b580      	push	{r7, lr}
 80081c6:	b082      	sub	sp, #8
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	330c      	adds	r3, #12
 80081d6:	7812      	ldrb	r2, [r2, #0]
 80081d8:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081de:	1c5a      	adds	r2, r3, #1
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80081e8:	b29b      	uxth	r3, r3
 80081ea:	3b01      	subs	r3, #1
 80081ec:	b29a      	uxth	r2, r3
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80081f6:	b29b      	uxth	r3, r3
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d10f      	bne.n	800821c <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	685a      	ldr	r2, [r3, #4]
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800820a:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008210:	b29b      	uxth	r3, r3
 8008212:	2b00      	cmp	r3, #0
 8008214:	d102      	bne.n	800821c <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8008216:	6878      	ldr	r0, [r7, #4]
 8008218:	f000 fa20 	bl	800865c <SPI_CloseRxTx_ISR>
    }
  }
}
 800821c:	bf00      	nop
 800821e:	3708      	adds	r7, #8
 8008220:	46bd      	mov	sp, r7
 8008222:	bd80      	pop	{r7, pc}

08008224 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008224:	b580      	push	{r7, lr}
 8008226:	b082      	sub	sp, #8
 8008228:	af00      	add	r7, sp, #0
 800822a:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	68da      	ldr	r2, [r3, #12]
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008236:	b292      	uxth	r2, r2
 8008238:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800823e:	1c9a      	adds	r2, r3, #2
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008248:	b29b      	uxth	r3, r3
 800824a:	3b01      	subs	r3, #1
 800824c:	b29a      	uxth	r2, r3
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->RxXferCount == 0U)
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008256:	b29b      	uxth	r3, r3
 8008258:	2b00      	cmp	r3, #0
 800825a:	d10f      	bne.n	800827c <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	685a      	ldr	r2, [r3, #4]
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800826a:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008270:	b29b      	uxth	r3, r3
 8008272:	2b00      	cmp	r3, #0
 8008274:	d102      	bne.n	800827c <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8008276:	6878      	ldr	r0, [r7, #4]
 8008278:	f000 f9f0 	bl	800865c <SPI_CloseRxTx_ISR>
    }
  }
}
 800827c:	bf00      	nop
 800827e:	3708      	adds	r7, #8
 8008280:	46bd      	mov	sp, r7
 8008282:	bd80      	pop	{r7, pc}

08008284 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008284:	b580      	push	{r7, lr}
 8008286:	b082      	sub	sp, #8
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008290:	881a      	ldrh	r2, [r3, #0]
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800829c:	1c9a      	adds	r2, r3, #2
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80082a6:	b29b      	uxth	r3, r3
 80082a8:	3b01      	subs	r3, #1
 80082aa:	b29a      	uxth	r2, r3
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80082b4:	b29b      	uxth	r3, r3
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d10f      	bne.n	80082da <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	685a      	ldr	r2, [r3, #4]
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80082c8:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80082ce:	b29b      	uxth	r3, r3
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d102      	bne.n	80082da <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 80082d4:	6878      	ldr	r0, [r7, #4]
 80082d6:	f000 f9c1 	bl	800865c <SPI_CloseRxTx_ISR>
    }
  }
}
 80082da:	bf00      	nop
 80082dc:	3708      	adds	r7, #8
 80082de:	46bd      	mov	sp, r7
 80082e0:	bd80      	pop	{r7, pc}

080082e2 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80082e2:	b580      	push	{r7, lr}
 80082e4:	b082      	sub	sp, #8
 80082e6:	af00      	add	r7, sp, #0
 80082e8:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	f103 020c 	add.w	r2, r3, #12
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082f6:	7812      	ldrb	r2, [r2, #0]
 80082f8:	b2d2      	uxtb	r2, r2
 80082fa:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008300:	1c5a      	adds	r2, r3, #1
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800830a:	b29b      	uxth	r3, r3
 800830c:	3b01      	subs	r3, #1
 800830e:	b29a      	uxth	r2, r3
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008318:	b29b      	uxth	r3, r3
 800831a:	2b00      	cmp	r3, #0
 800831c:	d102      	bne.n	8008324 <SPI_RxISR_8BIT+0x42>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 800831e:	6878      	ldr	r0, [r7, #4]
 8008320:	f000 fa10 	bl	8008744 <SPI_CloseRx_ISR>
  }
}
 8008324:	bf00      	nop
 8008326:	3708      	adds	r7, #8
 8008328:	46bd      	mov	sp, r7
 800832a:	bd80      	pop	{r7, pc}

0800832c <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800832c:	b580      	push	{r7, lr}
 800832e:	b082      	sub	sp, #8
 8008330:	af00      	add	r7, sp, #0
 8008332:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	68da      	ldr	r2, [r3, #12]
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800833e:	b292      	uxth	r2, r2
 8008340:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008346:	1c9a      	adds	r2, r3, #2
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008350:	b29b      	uxth	r3, r3
 8008352:	3b01      	subs	r3, #1
 8008354:	b29a      	uxth	r2, r3
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800835e:	b29b      	uxth	r3, r3
 8008360:	2b00      	cmp	r3, #0
 8008362:	d102      	bne.n	800836a <SPI_RxISR_16BIT+0x3e>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8008364:	6878      	ldr	r0, [r7, #4]
 8008366:	f000 f9ed 	bl	8008744 <SPI_CloseRx_ISR>
  }
}
 800836a:	bf00      	nop
 800836c:	3708      	adds	r7, #8
 800836e:	46bd      	mov	sp, r7
 8008370:	bd80      	pop	{r7, pc}

08008372 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008372:	b580      	push	{r7, lr}
 8008374:	b082      	sub	sp, #8
 8008376:	af00      	add	r7, sp, #0
 8008378:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	330c      	adds	r3, #12
 8008384:	7812      	ldrb	r2, [r2, #0]
 8008386:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800838c:	1c5a      	adds	r2, r3, #1
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008396:	b29b      	uxth	r3, r3
 8008398:	3b01      	subs	r3, #1
 800839a:	b29a      	uxth	r2, r3
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80083a4:	b29b      	uxth	r3, r3
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d102      	bne.n	80083b0 <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 80083aa:	6878      	ldr	r0, [r7, #4]
 80083ac:	f000 fa0a 	bl	80087c4 <SPI_CloseTx_ISR>
  }
}
 80083b0:	bf00      	nop
 80083b2:	3708      	adds	r7, #8
 80083b4:	46bd      	mov	sp, r7
 80083b6:	bd80      	pop	{r7, pc}

080083b8 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b082      	sub	sp, #8
 80083bc:	af00      	add	r7, sp, #0
 80083be:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083c4:	881a      	ldrh	r2, [r3, #0]
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083d0:	1c9a      	adds	r2, r3, #2
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80083da:	b29b      	uxth	r3, r3
 80083dc:	3b01      	subs	r3, #1
 80083de:	b29a      	uxth	r2, r3
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80083e8:	b29b      	uxth	r3, r3
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d102      	bne.n	80083f4 <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 80083ee:	6878      	ldr	r0, [r7, #4]
 80083f0:	f000 f9e8 	bl	80087c4 <SPI_CloseTx_ISR>
  }
}
 80083f4:	bf00      	nop
 80083f6:	3708      	adds	r7, #8
 80083f8:	46bd      	mov	sp, r7
 80083fa:	bd80      	pop	{r7, pc}

080083fc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80083fc:	b580      	push	{r7, lr}
 80083fe:	b088      	sub	sp, #32
 8008400:	af00      	add	r7, sp, #0
 8008402:	60f8      	str	r0, [r7, #12]
 8008404:	60b9      	str	r1, [r7, #8]
 8008406:	603b      	str	r3, [r7, #0]
 8008408:	4613      	mov	r3, r2
 800840a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800840c:	f7fa ffb2 	bl	8003374 <HAL_GetTick>
 8008410:	4602      	mov	r2, r0
 8008412:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008414:	1a9b      	subs	r3, r3, r2
 8008416:	683a      	ldr	r2, [r7, #0]
 8008418:	4413      	add	r3, r2
 800841a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800841c:	f7fa ffaa 	bl	8003374 <HAL_GetTick>
 8008420:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008422:	4b39      	ldr	r3, [pc, #228]	; (8008508 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	015b      	lsls	r3, r3, #5
 8008428:	0d1b      	lsrs	r3, r3, #20
 800842a:	69fa      	ldr	r2, [r7, #28]
 800842c:	fb02 f303 	mul.w	r3, r2, r3
 8008430:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008432:	e054      	b.n	80084de <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008434:	683b      	ldr	r3, [r7, #0]
 8008436:	f1b3 3fff 	cmp.w	r3, #4294967295
 800843a:	d050      	beq.n	80084de <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800843c:	f7fa ff9a 	bl	8003374 <HAL_GetTick>
 8008440:	4602      	mov	r2, r0
 8008442:	69bb      	ldr	r3, [r7, #24]
 8008444:	1ad3      	subs	r3, r2, r3
 8008446:	69fa      	ldr	r2, [r7, #28]
 8008448:	429a      	cmp	r2, r3
 800844a:	d902      	bls.n	8008452 <SPI_WaitFlagStateUntilTimeout+0x56>
 800844c:	69fb      	ldr	r3, [r7, #28]
 800844e:	2b00      	cmp	r3, #0
 8008450:	d13d      	bne.n	80084ce <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	685a      	ldr	r2, [r3, #4]
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008460:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	685b      	ldr	r3, [r3, #4]
 8008466:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800846a:	d111      	bne.n	8008490 <SPI_WaitFlagStateUntilTimeout+0x94>
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	689b      	ldr	r3, [r3, #8]
 8008470:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008474:	d004      	beq.n	8008480 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	689b      	ldr	r3, [r3, #8]
 800847a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800847e:	d107      	bne.n	8008490 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	681a      	ldr	r2, [r3, #0]
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800848e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008494:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008498:	d10f      	bne.n	80084ba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	681a      	ldr	r2, [r3, #0]
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80084a8:	601a      	str	r2, [r3, #0]
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	681a      	ldr	r2, [r3, #0]
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80084b8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	2201      	movs	r2, #1
 80084be:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	2200      	movs	r2, #0
 80084c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80084ca:	2303      	movs	r3, #3
 80084cc:	e017      	b.n	80084fe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80084ce:	697b      	ldr	r3, [r7, #20]
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d101      	bne.n	80084d8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80084d4:	2300      	movs	r3, #0
 80084d6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80084d8:	697b      	ldr	r3, [r7, #20]
 80084da:	3b01      	subs	r3, #1
 80084dc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	689a      	ldr	r2, [r3, #8]
 80084e4:	68bb      	ldr	r3, [r7, #8]
 80084e6:	4013      	ands	r3, r2
 80084e8:	68ba      	ldr	r2, [r7, #8]
 80084ea:	429a      	cmp	r2, r3
 80084ec:	bf0c      	ite	eq
 80084ee:	2301      	moveq	r3, #1
 80084f0:	2300      	movne	r3, #0
 80084f2:	b2db      	uxtb	r3, r3
 80084f4:	461a      	mov	r2, r3
 80084f6:	79fb      	ldrb	r3, [r7, #7]
 80084f8:	429a      	cmp	r2, r3
 80084fa:	d19b      	bne.n	8008434 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80084fc:	2300      	movs	r3, #0
}
 80084fe:	4618      	mov	r0, r3
 8008500:	3720      	adds	r7, #32
 8008502:	46bd      	mov	sp, r7
 8008504:	bd80      	pop	{r7, pc}
 8008506:	bf00      	nop
 8008508:	20000028 	.word	0x20000028

0800850c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800850c:	b580      	push	{r7, lr}
 800850e:	b086      	sub	sp, #24
 8008510:	af02      	add	r7, sp, #8
 8008512:	60f8      	str	r0, [r7, #12]
 8008514:	60b9      	str	r1, [r7, #8]
 8008516:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	685b      	ldr	r3, [r3, #4]
 800851c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008520:	d111      	bne.n	8008546 <SPI_EndRxTransaction+0x3a>
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	689b      	ldr	r3, [r3, #8]
 8008526:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800852a:	d004      	beq.n	8008536 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	689b      	ldr	r3, [r3, #8]
 8008530:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008534:	d107      	bne.n	8008546 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	681a      	ldr	r2, [r3, #0]
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008544:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	685b      	ldr	r3, [r3, #4]
 800854a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800854e:	d12a      	bne.n	80085a6 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	689b      	ldr	r3, [r3, #8]
 8008554:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008558:	d012      	beq.n	8008580 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	9300      	str	r3, [sp, #0]
 800855e:	68bb      	ldr	r3, [r7, #8]
 8008560:	2200      	movs	r2, #0
 8008562:	2180      	movs	r1, #128	; 0x80
 8008564:	68f8      	ldr	r0, [r7, #12]
 8008566:	f7ff ff49 	bl	80083fc <SPI_WaitFlagStateUntilTimeout>
 800856a:	4603      	mov	r3, r0
 800856c:	2b00      	cmp	r3, #0
 800856e:	d02d      	beq.n	80085cc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008574:	f043 0220 	orr.w	r2, r3, #32
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800857c:	2303      	movs	r3, #3
 800857e:	e026      	b.n	80085ce <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	9300      	str	r3, [sp, #0]
 8008584:	68bb      	ldr	r3, [r7, #8]
 8008586:	2200      	movs	r2, #0
 8008588:	2101      	movs	r1, #1
 800858a:	68f8      	ldr	r0, [r7, #12]
 800858c:	f7ff ff36 	bl	80083fc <SPI_WaitFlagStateUntilTimeout>
 8008590:	4603      	mov	r3, r0
 8008592:	2b00      	cmp	r3, #0
 8008594:	d01a      	beq.n	80085cc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800859a:	f043 0220 	orr.w	r2, r3, #32
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80085a2:	2303      	movs	r3, #3
 80085a4:	e013      	b.n	80085ce <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	9300      	str	r3, [sp, #0]
 80085aa:	68bb      	ldr	r3, [r7, #8]
 80085ac:	2200      	movs	r2, #0
 80085ae:	2101      	movs	r1, #1
 80085b0:	68f8      	ldr	r0, [r7, #12]
 80085b2:	f7ff ff23 	bl	80083fc <SPI_WaitFlagStateUntilTimeout>
 80085b6:	4603      	mov	r3, r0
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d007      	beq.n	80085cc <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085c0:	f043 0220 	orr.w	r2, r3, #32
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80085c8:	2303      	movs	r3, #3
 80085ca:	e000      	b.n	80085ce <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80085cc:	2300      	movs	r3, #0
}
 80085ce:	4618      	mov	r0, r3
 80085d0:	3710      	adds	r7, #16
 80085d2:	46bd      	mov	sp, r7
 80085d4:	bd80      	pop	{r7, pc}
	...

080085d8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80085d8:	b580      	push	{r7, lr}
 80085da:	b088      	sub	sp, #32
 80085dc:	af02      	add	r7, sp, #8
 80085de:	60f8      	str	r0, [r7, #12]
 80085e0:	60b9      	str	r1, [r7, #8]
 80085e2:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80085e4:	4b1b      	ldr	r3, [pc, #108]	; (8008654 <SPI_EndRxTxTransaction+0x7c>)
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	4a1b      	ldr	r2, [pc, #108]	; (8008658 <SPI_EndRxTxTransaction+0x80>)
 80085ea:	fba2 2303 	umull	r2, r3, r2, r3
 80085ee:	0d5b      	lsrs	r3, r3, #21
 80085f0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80085f4:	fb02 f303 	mul.w	r3, r2, r3
 80085f8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	685b      	ldr	r3, [r3, #4]
 80085fe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008602:	d112      	bne.n	800862a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	9300      	str	r3, [sp, #0]
 8008608:	68bb      	ldr	r3, [r7, #8]
 800860a:	2200      	movs	r2, #0
 800860c:	2180      	movs	r1, #128	; 0x80
 800860e:	68f8      	ldr	r0, [r7, #12]
 8008610:	f7ff fef4 	bl	80083fc <SPI_WaitFlagStateUntilTimeout>
 8008614:	4603      	mov	r3, r0
 8008616:	2b00      	cmp	r3, #0
 8008618:	d016      	beq.n	8008648 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800861e:	f043 0220 	orr.w	r2, r3, #32
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8008626:	2303      	movs	r3, #3
 8008628:	e00f      	b.n	800864a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800862a:	697b      	ldr	r3, [r7, #20]
 800862c:	2b00      	cmp	r3, #0
 800862e:	d00a      	beq.n	8008646 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8008630:	697b      	ldr	r3, [r7, #20]
 8008632:	3b01      	subs	r3, #1
 8008634:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	689b      	ldr	r3, [r3, #8]
 800863c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008640:	2b80      	cmp	r3, #128	; 0x80
 8008642:	d0f2      	beq.n	800862a <SPI_EndRxTxTransaction+0x52>
 8008644:	e000      	b.n	8008648 <SPI_EndRxTxTransaction+0x70>
        break;
 8008646:	bf00      	nop
  }

  return HAL_OK;
 8008648:	2300      	movs	r3, #0
}
 800864a:	4618      	mov	r0, r3
 800864c:	3718      	adds	r7, #24
 800864e:	46bd      	mov	sp, r7
 8008650:	bd80      	pop	{r7, pc}
 8008652:	bf00      	nop
 8008654:	20000028 	.word	0x20000028
 8008658:	165e9f81 	.word	0x165e9f81

0800865c <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 800865c:	b580      	push	{r7, lr}
 800865e:	b086      	sub	sp, #24
 8008660:	af00      	add	r7, sp, #0
 8008662:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8008664:	4b35      	ldr	r3, [pc, #212]	; (800873c <SPI_CloseRxTx_ISR+0xe0>)
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	4a35      	ldr	r2, [pc, #212]	; (8008740 <SPI_CloseRxTx_ISR+0xe4>)
 800866a:	fba2 2303 	umull	r2, r3, r2, r3
 800866e:	0a5b      	lsrs	r3, r3, #9
 8008670:	2264      	movs	r2, #100	; 0x64
 8008672:	fb02 f303 	mul.w	r3, r2, r3
 8008676:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008678:	f7fa fe7c 	bl	8003374 <HAL_GetTick>
 800867c:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	685a      	ldr	r2, [r3, #4]
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	f022 0220 	bic.w	r2, r2, #32
 800868c:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800868e:	693b      	ldr	r3, [r7, #16]
 8008690:	2b00      	cmp	r3, #0
 8008692:	d106      	bne.n	80086a2 <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008698:	f043 0220 	orr.w	r2, r3, #32
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80086a0:	e009      	b.n	80086b6 <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 80086a2:	693b      	ldr	r3, [r7, #16]
 80086a4:	3b01      	subs	r3, #1
 80086a6:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	689b      	ldr	r3, [r3, #8]
 80086ae:	f003 0302 	and.w	r3, r3, #2
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d0eb      	beq.n	800868e <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80086b6:	697a      	ldr	r2, [r7, #20]
 80086b8:	2164      	movs	r1, #100	; 0x64
 80086ba:	6878      	ldr	r0, [r7, #4]
 80086bc:	f7ff ff8c 	bl	80085d8 <SPI_EndRxTxTransaction>
 80086c0:	4603      	mov	r3, r0
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d005      	beq.n	80086d2 <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80086ca:	f043 0220 	orr.w	r2, r3, #32
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	689b      	ldr	r3, [r3, #8]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d10a      	bne.n	80086f0 <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80086da:	2300      	movs	r3, #0
 80086dc:	60fb      	str	r3, [r7, #12]
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	68db      	ldr	r3, [r3, #12]
 80086e4:	60fb      	str	r3, [r7, #12]
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	689b      	ldr	r3, [r3, #8]
 80086ec:	60fb      	str	r3, [r7, #12]
 80086ee:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d115      	bne.n	8008724 <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80086fe:	b2db      	uxtb	r3, r3
 8008700:	2b04      	cmp	r3, #4
 8008702:	d107      	bne.n	8008714 <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	2201      	movs	r2, #1
 8008708:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 800870c:	6878      	ldr	r0, [r7, #4]
 800870e:	f7ff fcf5 	bl	80080fc <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8008712:	e00e      	b.n	8008732 <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	2201      	movs	r2, #1
 8008718:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 800871c:	6878      	ldr	r0, [r7, #4]
 800871e:	f7ff fcf7 	bl	8008110 <HAL_SPI_TxRxCpltCallback>
}
 8008722:	e006      	b.n	8008732 <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	2201      	movs	r2, #1
 8008728:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
 800872c:	6878      	ldr	r0, [r7, #4]
 800872e:	f7ff fcf9 	bl	8008124 <HAL_SPI_ErrorCallback>
}
 8008732:	bf00      	nop
 8008734:	3718      	adds	r7, #24
 8008736:	46bd      	mov	sp, r7
 8008738:	bd80      	pop	{r7, pc}
 800873a:	bf00      	nop
 800873c:	20000028 	.word	0x20000028
 8008740:	057619f1 	.word	0x057619f1

08008744 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 8008744:	b580      	push	{r7, lr}
 8008746:	b084      	sub	sp, #16
 8008748:	af00      	add	r7, sp, #0
 800874a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	685a      	ldr	r2, [r3, #4]
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800875a:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800875c:	f7fa fe0a 	bl	8003374 <HAL_GetTick>
 8008760:	4603      	mov	r3, r0
 8008762:	461a      	mov	r2, r3
 8008764:	2164      	movs	r1, #100	; 0x64
 8008766:	6878      	ldr	r0, [r7, #4]
 8008768:	f7ff fed0 	bl	800850c <SPI_EndRxTransaction>
 800876c:	4603      	mov	r3, r0
 800876e:	2b00      	cmp	r3, #0
 8008770:	d005      	beq.n	800877e <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008776:	f043 0220 	orr.w	r2, r3, #32
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	689b      	ldr	r3, [r3, #8]
 8008782:	2b00      	cmp	r3, #0
 8008784:	d10a      	bne.n	800879c <SPI_CloseRx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008786:	2300      	movs	r3, #0
 8008788:	60fb      	str	r3, [r7, #12]
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	68db      	ldr	r3, [r3, #12]
 8008790:	60fb      	str	r3, [r7, #12]
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	689b      	ldr	r3, [r3, #8]
 8008798:	60fb      	str	r3, [r7, #12]
 800879a:	68fb      	ldr	r3, [r7, #12]
  }
  hspi->State = HAL_SPI_STATE_READY;
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	2201      	movs	r2, #1
 80087a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d103      	bne.n	80087b4 <SPI_CloseRx_ISR+0x70>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 80087ac:	6878      	ldr	r0, [r7, #4]
 80087ae:	f7ff fca5 	bl	80080fc <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 80087b2:	e002      	b.n	80087ba <SPI_CloseRx_ISR+0x76>
      HAL_SPI_ErrorCallback(hspi);
 80087b4:	6878      	ldr	r0, [r7, #4]
 80087b6:	f7ff fcb5 	bl	8008124 <HAL_SPI_ErrorCallback>
}
 80087ba:	bf00      	nop
 80087bc:	3710      	adds	r7, #16
 80087be:	46bd      	mov	sp, r7
 80087c0:	bd80      	pop	{r7, pc}
	...

080087c4 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 80087c4:	b580      	push	{r7, lr}
 80087c6:	b086      	sub	sp, #24
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80087cc:	4b2c      	ldr	r3, [pc, #176]	; (8008880 <SPI_CloseTx_ISR+0xbc>)
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	4a2c      	ldr	r2, [pc, #176]	; (8008884 <SPI_CloseTx_ISR+0xc0>)
 80087d2:	fba2 2303 	umull	r2, r3, r2, r3
 80087d6:	0a5b      	lsrs	r3, r3, #9
 80087d8:	2264      	movs	r2, #100	; 0x64
 80087da:	fb02 f303 	mul.w	r3, r2, r3
 80087de:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80087e0:	f7fa fdc8 	bl	8003374 <HAL_GetTick>
 80087e4:	6178      	str	r0, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 80087e6:	693b      	ldr	r3, [r7, #16]
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d106      	bne.n	80087fa <SPI_CloseTx_ISR+0x36>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80087f0:	f043 0220 	orr.w	r2, r3, #32
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80087f8:	e009      	b.n	800880e <SPI_CloseTx_ISR+0x4a>
    }
    count--;
 80087fa:	693b      	ldr	r3, [r7, #16]
 80087fc:	3b01      	subs	r3, #1
 80087fe:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	689b      	ldr	r3, [r3, #8]
 8008806:	f003 0302 	and.w	r3, r3, #2
 800880a:	2b00      	cmp	r3, #0
 800880c:	d0eb      	beq.n	80087e6 <SPI_CloseTx_ISR+0x22>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	685a      	ldr	r2, [r3, #4]
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800881c:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800881e:	697a      	ldr	r2, [r7, #20]
 8008820:	2164      	movs	r1, #100	; 0x64
 8008822:	6878      	ldr	r0, [r7, #4]
 8008824:	f7ff fed8 	bl	80085d8 <SPI_EndRxTxTransaction>
 8008828:	4603      	mov	r3, r0
 800882a:	2b00      	cmp	r3, #0
 800882c:	d005      	beq.n	800883a <SPI_CloseTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008832:	f043 0220 	orr.w	r2, r3, #32
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	689b      	ldr	r3, [r3, #8]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d10a      	bne.n	8008858 <SPI_CloseTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008842:	2300      	movs	r3, #0
 8008844:	60fb      	str	r3, [r7, #12]
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	68db      	ldr	r3, [r3, #12]
 800884c:	60fb      	str	r3, [r7, #12]
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	689b      	ldr	r3, [r3, #8]
 8008854:	60fb      	str	r3, [r7, #12]
 8008856:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	2201      	movs	r2, #1
 800885c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008864:	2b00      	cmp	r3, #0
 8008866:	d003      	beq.n	8008870 <SPI_CloseTx_ISR+0xac>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8008868:	6878      	ldr	r0, [r7, #4]
 800886a:	f7ff fc5b 	bl	8008124 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 800886e:	e002      	b.n	8008876 <SPI_CloseTx_ISR+0xb2>
    HAL_SPI_TxCpltCallback(hspi);
 8008870:	6878      	ldr	r0, [r7, #4]
 8008872:	f7ff fc39 	bl	80080e8 <HAL_SPI_TxCpltCallback>
}
 8008876:	bf00      	nop
 8008878:	3718      	adds	r7, #24
 800887a:	46bd      	mov	sp, r7
 800887c:	bd80      	pop	{r7, pc}
 800887e:	bf00      	nop
 8008880:	20000028 	.word	0x20000028
 8008884:	057619f1 	.word	0x057619f1

08008888 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008888:	b580      	push	{r7, lr}
 800888a:	b082      	sub	sp, #8
 800888c:	af00      	add	r7, sp, #0
 800888e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	2b00      	cmp	r3, #0
 8008894:	d101      	bne.n	800889a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008896:	2301      	movs	r3, #1
 8008898:	e041      	b.n	800891e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80088a0:	b2db      	uxtb	r3, r3
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d106      	bne.n	80088b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	2200      	movs	r2, #0
 80088aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80088ae:	6878      	ldr	r0, [r7, #4]
 80088b0:	f7fa f994 	bl	8002bdc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2202      	movs	r2, #2
 80088b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681a      	ldr	r2, [r3, #0]
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	3304      	adds	r3, #4
 80088c4:	4619      	mov	r1, r3
 80088c6:	4610      	mov	r0, r2
 80088c8:	f000 fe8a 	bl	80095e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	2201      	movs	r2, #1
 80088d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2201      	movs	r2, #1
 80088d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	2201      	movs	r2, #1
 80088e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	2201      	movs	r2, #1
 80088e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	2201      	movs	r2, #1
 80088f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	2201      	movs	r2, #1
 80088f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	2201      	movs	r2, #1
 8008900:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	2201      	movs	r2, #1
 8008908:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	2201      	movs	r2, #1
 8008910:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	2201      	movs	r2, #1
 8008918:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800891c:	2300      	movs	r3, #0
}
 800891e:	4618      	mov	r0, r3
 8008920:	3708      	adds	r7, #8
 8008922:	46bd      	mov	sp, r7
 8008924:	bd80      	pop	{r7, pc}
	...

08008928 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008928:	b480      	push	{r7}
 800892a:	b085      	sub	sp, #20
 800892c:	af00      	add	r7, sp, #0
 800892e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008936:	b2db      	uxtb	r3, r3
 8008938:	2b01      	cmp	r3, #1
 800893a:	d001      	beq.n	8008940 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800893c:	2301      	movs	r3, #1
 800893e:	e04e      	b.n	80089de <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	2202      	movs	r2, #2
 8008944:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	68da      	ldr	r2, [r3, #12]
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	f042 0201 	orr.w	r2, r2, #1
 8008956:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	4a23      	ldr	r2, [pc, #140]	; (80089ec <HAL_TIM_Base_Start_IT+0xc4>)
 800895e:	4293      	cmp	r3, r2
 8008960:	d022      	beq.n	80089a8 <HAL_TIM_Base_Start_IT+0x80>
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800896a:	d01d      	beq.n	80089a8 <HAL_TIM_Base_Start_IT+0x80>
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	4a1f      	ldr	r2, [pc, #124]	; (80089f0 <HAL_TIM_Base_Start_IT+0xc8>)
 8008972:	4293      	cmp	r3, r2
 8008974:	d018      	beq.n	80089a8 <HAL_TIM_Base_Start_IT+0x80>
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	4a1e      	ldr	r2, [pc, #120]	; (80089f4 <HAL_TIM_Base_Start_IT+0xcc>)
 800897c:	4293      	cmp	r3, r2
 800897e:	d013      	beq.n	80089a8 <HAL_TIM_Base_Start_IT+0x80>
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	4a1c      	ldr	r2, [pc, #112]	; (80089f8 <HAL_TIM_Base_Start_IT+0xd0>)
 8008986:	4293      	cmp	r3, r2
 8008988:	d00e      	beq.n	80089a8 <HAL_TIM_Base_Start_IT+0x80>
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	4a1b      	ldr	r2, [pc, #108]	; (80089fc <HAL_TIM_Base_Start_IT+0xd4>)
 8008990:	4293      	cmp	r3, r2
 8008992:	d009      	beq.n	80089a8 <HAL_TIM_Base_Start_IT+0x80>
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	4a19      	ldr	r2, [pc, #100]	; (8008a00 <HAL_TIM_Base_Start_IT+0xd8>)
 800899a:	4293      	cmp	r3, r2
 800899c:	d004      	beq.n	80089a8 <HAL_TIM_Base_Start_IT+0x80>
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	4a18      	ldr	r2, [pc, #96]	; (8008a04 <HAL_TIM_Base_Start_IT+0xdc>)
 80089a4:	4293      	cmp	r3, r2
 80089a6:	d111      	bne.n	80089cc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	689b      	ldr	r3, [r3, #8]
 80089ae:	f003 0307 	and.w	r3, r3, #7
 80089b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	2b06      	cmp	r3, #6
 80089b8:	d010      	beq.n	80089dc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	681a      	ldr	r2, [r3, #0]
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	f042 0201 	orr.w	r2, r2, #1
 80089c8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089ca:	e007      	b.n	80089dc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	681a      	ldr	r2, [r3, #0]
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	f042 0201 	orr.w	r2, r2, #1
 80089da:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80089dc:	2300      	movs	r3, #0
}
 80089de:	4618      	mov	r0, r3
 80089e0:	3714      	adds	r7, #20
 80089e2:	46bd      	mov	sp, r7
 80089e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e8:	4770      	bx	lr
 80089ea:	bf00      	nop
 80089ec:	40010000 	.word	0x40010000
 80089f0:	40000400 	.word	0x40000400
 80089f4:	40000800 	.word	0x40000800
 80089f8:	40000c00 	.word	0x40000c00
 80089fc:	40010400 	.word	0x40010400
 8008a00:	40014000 	.word	0x40014000
 8008a04:	40001800 	.word	0x40001800

08008a08 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8008a08:	b480      	push	{r7}
 8008a0a:	b083      	sub	sp, #12
 8008a0c:	af00      	add	r7, sp, #0
 8008a0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	68da      	ldr	r2, [r3, #12]
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	f022 0201 	bic.w	r2, r2, #1
 8008a1e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	6a1a      	ldr	r2, [r3, #32]
 8008a26:	f241 1311 	movw	r3, #4369	; 0x1111
 8008a2a:	4013      	ands	r3, r2
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d10f      	bne.n	8008a50 <HAL_TIM_Base_Stop_IT+0x48>
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	6a1a      	ldr	r2, [r3, #32]
 8008a36:	f240 4344 	movw	r3, #1092	; 0x444
 8008a3a:	4013      	ands	r3, r2
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d107      	bne.n	8008a50 <HAL_TIM_Base_Stop_IT+0x48>
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	681a      	ldr	r2, [r3, #0]
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	f022 0201 	bic.w	r2, r2, #1
 8008a4e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	2201      	movs	r2, #1
 8008a54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8008a58:	2300      	movs	r3, #0
}
 8008a5a:	4618      	mov	r0, r3
 8008a5c:	370c      	adds	r7, #12
 8008a5e:	46bd      	mov	sp, r7
 8008a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a64:	4770      	bx	lr

08008a66 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8008a66:	b580      	push	{r7, lr}
 8008a68:	b082      	sub	sp, #8
 8008a6a:	af00      	add	r7, sp, #0
 8008a6c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d101      	bne.n	8008a78 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8008a74:	2301      	movs	r3, #1
 8008a76:	e041      	b.n	8008afc <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008a7e:	b2db      	uxtb	r3, r3
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d106      	bne.n	8008a92 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	2200      	movs	r2, #0
 8008a88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8008a8c:	6878      	ldr	r0, [r7, #4]
 8008a8e:	f000 f839 	bl	8008b04 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	2202      	movs	r2, #2
 8008a96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681a      	ldr	r2, [r3, #0]
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	3304      	adds	r3, #4
 8008aa2:	4619      	mov	r1, r3
 8008aa4:	4610      	mov	r0, r2
 8008aa6:	f000 fd9b 	bl	80095e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	2201      	movs	r2, #1
 8008aae:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	2201      	movs	r2, #1
 8008ab6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	2201      	movs	r2, #1
 8008abe:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	2201      	movs	r2, #1
 8008ac6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	2201      	movs	r2, #1
 8008ace:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	2201      	movs	r2, #1
 8008ad6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	2201      	movs	r2, #1
 8008ade:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	2201      	movs	r2, #1
 8008ae6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	2201      	movs	r2, #1
 8008aee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	2201      	movs	r2, #1
 8008af6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008afa:	2300      	movs	r3, #0
}
 8008afc:	4618      	mov	r0, r3
 8008afe:	3708      	adds	r7, #8
 8008b00:	46bd      	mov	sp, r7
 8008b02:	bd80      	pop	{r7, pc}

08008b04 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8008b04:	b480      	push	{r7}
 8008b06:	b083      	sub	sp, #12
 8008b08:	af00      	add	r7, sp, #0
 8008b0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8008b0c:	bf00      	nop
 8008b0e:	370c      	adds	r7, #12
 8008b10:	46bd      	mov	sp, r7
 8008b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b16:	4770      	bx	lr

08008b18 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008b18:	b580      	push	{r7, lr}
 8008b1a:	b084      	sub	sp, #16
 8008b1c:	af00      	add	r7, sp, #0
 8008b1e:	6078      	str	r0, [r7, #4]
 8008b20:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008b22:	683b      	ldr	r3, [r7, #0]
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d109      	bne.n	8008b3c <HAL_TIM_OC_Start+0x24>
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008b2e:	b2db      	uxtb	r3, r3
 8008b30:	2b01      	cmp	r3, #1
 8008b32:	bf14      	ite	ne
 8008b34:	2301      	movne	r3, #1
 8008b36:	2300      	moveq	r3, #0
 8008b38:	b2db      	uxtb	r3, r3
 8008b3a:	e022      	b.n	8008b82 <HAL_TIM_OC_Start+0x6a>
 8008b3c:	683b      	ldr	r3, [r7, #0]
 8008b3e:	2b04      	cmp	r3, #4
 8008b40:	d109      	bne.n	8008b56 <HAL_TIM_OC_Start+0x3e>
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008b48:	b2db      	uxtb	r3, r3
 8008b4a:	2b01      	cmp	r3, #1
 8008b4c:	bf14      	ite	ne
 8008b4e:	2301      	movne	r3, #1
 8008b50:	2300      	moveq	r3, #0
 8008b52:	b2db      	uxtb	r3, r3
 8008b54:	e015      	b.n	8008b82 <HAL_TIM_OC_Start+0x6a>
 8008b56:	683b      	ldr	r3, [r7, #0]
 8008b58:	2b08      	cmp	r3, #8
 8008b5a:	d109      	bne.n	8008b70 <HAL_TIM_OC_Start+0x58>
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008b62:	b2db      	uxtb	r3, r3
 8008b64:	2b01      	cmp	r3, #1
 8008b66:	bf14      	ite	ne
 8008b68:	2301      	movne	r3, #1
 8008b6a:	2300      	moveq	r3, #0
 8008b6c:	b2db      	uxtb	r3, r3
 8008b6e:	e008      	b.n	8008b82 <HAL_TIM_OC_Start+0x6a>
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008b76:	b2db      	uxtb	r3, r3
 8008b78:	2b01      	cmp	r3, #1
 8008b7a:	bf14      	ite	ne
 8008b7c:	2301      	movne	r3, #1
 8008b7e:	2300      	moveq	r3, #0
 8008b80:	b2db      	uxtb	r3, r3
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d001      	beq.n	8008b8a <HAL_TIM_OC_Start+0x72>
  {
    return HAL_ERROR;
 8008b86:	2301      	movs	r3, #1
 8008b88:	e07c      	b.n	8008c84 <HAL_TIM_OC_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008b8a:	683b      	ldr	r3, [r7, #0]
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d104      	bne.n	8008b9a <HAL_TIM_OC_Start+0x82>
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	2202      	movs	r2, #2
 8008b94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008b98:	e013      	b.n	8008bc2 <HAL_TIM_OC_Start+0xaa>
 8008b9a:	683b      	ldr	r3, [r7, #0]
 8008b9c:	2b04      	cmp	r3, #4
 8008b9e:	d104      	bne.n	8008baa <HAL_TIM_OC_Start+0x92>
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	2202      	movs	r2, #2
 8008ba4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008ba8:	e00b      	b.n	8008bc2 <HAL_TIM_OC_Start+0xaa>
 8008baa:	683b      	ldr	r3, [r7, #0]
 8008bac:	2b08      	cmp	r3, #8
 8008bae:	d104      	bne.n	8008bba <HAL_TIM_OC_Start+0xa2>
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	2202      	movs	r2, #2
 8008bb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008bb8:	e003      	b.n	8008bc2 <HAL_TIM_OC_Start+0xaa>
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	2202      	movs	r2, #2
 8008bbe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	2201      	movs	r2, #1
 8008bc8:	6839      	ldr	r1, [r7, #0]
 8008bca:	4618      	mov	r0, r3
 8008bcc:	f000 fff2 	bl	8009bb4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	4a2d      	ldr	r2, [pc, #180]	; (8008c8c <HAL_TIM_OC_Start+0x174>)
 8008bd6:	4293      	cmp	r3, r2
 8008bd8:	d004      	beq.n	8008be4 <HAL_TIM_OC_Start+0xcc>
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	4a2c      	ldr	r2, [pc, #176]	; (8008c90 <HAL_TIM_OC_Start+0x178>)
 8008be0:	4293      	cmp	r3, r2
 8008be2:	d101      	bne.n	8008be8 <HAL_TIM_OC_Start+0xd0>
 8008be4:	2301      	movs	r3, #1
 8008be6:	e000      	b.n	8008bea <HAL_TIM_OC_Start+0xd2>
 8008be8:	2300      	movs	r3, #0
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d007      	beq.n	8008bfe <HAL_TIM_OC_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008bfc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	4a22      	ldr	r2, [pc, #136]	; (8008c8c <HAL_TIM_OC_Start+0x174>)
 8008c04:	4293      	cmp	r3, r2
 8008c06:	d022      	beq.n	8008c4e <HAL_TIM_OC_Start+0x136>
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c10:	d01d      	beq.n	8008c4e <HAL_TIM_OC_Start+0x136>
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	4a1f      	ldr	r2, [pc, #124]	; (8008c94 <HAL_TIM_OC_Start+0x17c>)
 8008c18:	4293      	cmp	r3, r2
 8008c1a:	d018      	beq.n	8008c4e <HAL_TIM_OC_Start+0x136>
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	4a1d      	ldr	r2, [pc, #116]	; (8008c98 <HAL_TIM_OC_Start+0x180>)
 8008c22:	4293      	cmp	r3, r2
 8008c24:	d013      	beq.n	8008c4e <HAL_TIM_OC_Start+0x136>
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	4a1c      	ldr	r2, [pc, #112]	; (8008c9c <HAL_TIM_OC_Start+0x184>)
 8008c2c:	4293      	cmp	r3, r2
 8008c2e:	d00e      	beq.n	8008c4e <HAL_TIM_OC_Start+0x136>
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	4a16      	ldr	r2, [pc, #88]	; (8008c90 <HAL_TIM_OC_Start+0x178>)
 8008c36:	4293      	cmp	r3, r2
 8008c38:	d009      	beq.n	8008c4e <HAL_TIM_OC_Start+0x136>
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	4a18      	ldr	r2, [pc, #96]	; (8008ca0 <HAL_TIM_OC_Start+0x188>)
 8008c40:	4293      	cmp	r3, r2
 8008c42:	d004      	beq.n	8008c4e <HAL_TIM_OC_Start+0x136>
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	4a16      	ldr	r2, [pc, #88]	; (8008ca4 <HAL_TIM_OC_Start+0x18c>)
 8008c4a:	4293      	cmp	r3, r2
 8008c4c:	d111      	bne.n	8008c72 <HAL_TIM_OC_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	689b      	ldr	r3, [r3, #8]
 8008c54:	f003 0307 	and.w	r3, r3, #7
 8008c58:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	2b06      	cmp	r3, #6
 8008c5e:	d010      	beq.n	8008c82 <HAL_TIM_OC_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	681a      	ldr	r2, [r3, #0]
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	f042 0201 	orr.w	r2, r2, #1
 8008c6e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c70:	e007      	b.n	8008c82 <HAL_TIM_OC_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	681a      	ldr	r2, [r3, #0]
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	f042 0201 	orr.w	r2, r2, #1
 8008c80:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008c82:	2300      	movs	r3, #0
}
 8008c84:	4618      	mov	r0, r3
 8008c86:	3710      	adds	r7, #16
 8008c88:	46bd      	mov	sp, r7
 8008c8a:	bd80      	pop	{r7, pc}
 8008c8c:	40010000 	.word	0x40010000
 8008c90:	40010400 	.word	0x40010400
 8008c94:	40000400 	.word	0x40000400
 8008c98:	40000800 	.word	0x40000800
 8008c9c:	40000c00 	.word	0x40000c00
 8008ca0:	40014000 	.word	0x40014000
 8008ca4:	40001800 	.word	0x40001800

08008ca8 <HAL_TIM_OC_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008ca8:	b580      	push	{r7, lr}
 8008caa:	b082      	sub	sp, #8
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	6078      	str	r0, [r7, #4]
 8008cb0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	6839      	ldr	r1, [r7, #0]
 8008cba:	4618      	mov	r0, r3
 8008cbc:	f000 ff7a 	bl	8009bb4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	4a2e      	ldr	r2, [pc, #184]	; (8008d80 <HAL_TIM_OC_Stop+0xd8>)
 8008cc6:	4293      	cmp	r3, r2
 8008cc8:	d004      	beq.n	8008cd4 <HAL_TIM_OC_Stop+0x2c>
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	4a2d      	ldr	r2, [pc, #180]	; (8008d84 <HAL_TIM_OC_Stop+0xdc>)
 8008cd0:	4293      	cmp	r3, r2
 8008cd2:	d101      	bne.n	8008cd8 <HAL_TIM_OC_Stop+0x30>
 8008cd4:	2301      	movs	r3, #1
 8008cd6:	e000      	b.n	8008cda <HAL_TIM_OC_Stop+0x32>
 8008cd8:	2300      	movs	r3, #0
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d017      	beq.n	8008d0e <HAL_TIM_OC_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	6a1a      	ldr	r2, [r3, #32]
 8008ce4:	f241 1311 	movw	r3, #4369	; 0x1111
 8008ce8:	4013      	ands	r3, r2
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d10f      	bne.n	8008d0e <HAL_TIM_OC_Stop+0x66>
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	6a1a      	ldr	r2, [r3, #32]
 8008cf4:	f240 4344 	movw	r3, #1092	; 0x444
 8008cf8:	4013      	ands	r3, r2
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d107      	bne.n	8008d0e <HAL_TIM_OC_Stop+0x66>
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008d0c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	6a1a      	ldr	r2, [r3, #32]
 8008d14:	f241 1311 	movw	r3, #4369	; 0x1111
 8008d18:	4013      	ands	r3, r2
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d10f      	bne.n	8008d3e <HAL_TIM_OC_Stop+0x96>
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	6a1a      	ldr	r2, [r3, #32]
 8008d24:	f240 4344 	movw	r3, #1092	; 0x444
 8008d28:	4013      	ands	r3, r2
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d107      	bne.n	8008d3e <HAL_TIM_OC_Stop+0x96>
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	681a      	ldr	r2, [r3, #0]
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	f022 0201 	bic.w	r2, r2, #1
 8008d3c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008d3e:	683b      	ldr	r3, [r7, #0]
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d104      	bne.n	8008d4e <HAL_TIM_OC_Stop+0xa6>
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	2201      	movs	r2, #1
 8008d48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008d4c:	e013      	b.n	8008d76 <HAL_TIM_OC_Stop+0xce>
 8008d4e:	683b      	ldr	r3, [r7, #0]
 8008d50:	2b04      	cmp	r3, #4
 8008d52:	d104      	bne.n	8008d5e <HAL_TIM_OC_Stop+0xb6>
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	2201      	movs	r2, #1
 8008d58:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008d5c:	e00b      	b.n	8008d76 <HAL_TIM_OC_Stop+0xce>
 8008d5e:	683b      	ldr	r3, [r7, #0]
 8008d60:	2b08      	cmp	r3, #8
 8008d62:	d104      	bne.n	8008d6e <HAL_TIM_OC_Stop+0xc6>
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	2201      	movs	r2, #1
 8008d68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008d6c:	e003      	b.n	8008d76 <HAL_TIM_OC_Stop+0xce>
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	2201      	movs	r2, #1
 8008d72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8008d76:	2300      	movs	r3, #0
}
 8008d78:	4618      	mov	r0, r3
 8008d7a:	3708      	adds	r7, #8
 8008d7c:	46bd      	mov	sp, r7
 8008d7e:	bd80      	pop	{r7, pc}
 8008d80:	40010000 	.word	0x40010000
 8008d84:	40010400 	.word	0x40010400

08008d88 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	b082      	sub	sp, #8
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d101      	bne.n	8008d9a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008d96:	2301      	movs	r3, #1
 8008d98:	e041      	b.n	8008e1e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008da0:	b2db      	uxtb	r3, r3
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d106      	bne.n	8008db4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	2200      	movs	r2, #0
 8008daa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008dae:	6878      	ldr	r0, [r7, #4]
 8008db0:	f000 f839 	bl	8008e26 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	2202      	movs	r2, #2
 8008db8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681a      	ldr	r2, [r3, #0]
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	3304      	adds	r3, #4
 8008dc4:	4619      	mov	r1, r3
 8008dc6:	4610      	mov	r0, r2
 8008dc8:	f000 fc0a 	bl	80095e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	2201      	movs	r2, #1
 8008dd0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	2201      	movs	r2, #1
 8008dd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	2201      	movs	r2, #1
 8008de0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	2201      	movs	r2, #1
 8008de8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	2201      	movs	r2, #1
 8008df0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2201      	movs	r2, #1
 8008df8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	2201      	movs	r2, #1
 8008e00:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	2201      	movs	r2, #1
 8008e08:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	2201      	movs	r2, #1
 8008e10:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	2201      	movs	r2, #1
 8008e18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008e1c:	2300      	movs	r3, #0
}
 8008e1e:	4618      	mov	r0, r3
 8008e20:	3708      	adds	r7, #8
 8008e22:	46bd      	mov	sp, r7
 8008e24:	bd80      	pop	{r7, pc}

08008e26 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008e26:	b480      	push	{r7}
 8008e28:	b083      	sub	sp, #12
 8008e2a:	af00      	add	r7, sp, #0
 8008e2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008e2e:	bf00      	nop
 8008e30:	370c      	adds	r7, #12
 8008e32:	46bd      	mov	sp, r7
 8008e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e38:	4770      	bx	lr
	...

08008e3c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008e3c:	b580      	push	{r7, lr}
 8008e3e:	b084      	sub	sp, #16
 8008e40:	af00      	add	r7, sp, #0
 8008e42:	6078      	str	r0, [r7, #4]
 8008e44:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008e46:	683b      	ldr	r3, [r7, #0]
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d109      	bne.n	8008e60 <HAL_TIM_PWM_Start+0x24>
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008e52:	b2db      	uxtb	r3, r3
 8008e54:	2b01      	cmp	r3, #1
 8008e56:	bf14      	ite	ne
 8008e58:	2301      	movne	r3, #1
 8008e5a:	2300      	moveq	r3, #0
 8008e5c:	b2db      	uxtb	r3, r3
 8008e5e:	e022      	b.n	8008ea6 <HAL_TIM_PWM_Start+0x6a>
 8008e60:	683b      	ldr	r3, [r7, #0]
 8008e62:	2b04      	cmp	r3, #4
 8008e64:	d109      	bne.n	8008e7a <HAL_TIM_PWM_Start+0x3e>
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008e6c:	b2db      	uxtb	r3, r3
 8008e6e:	2b01      	cmp	r3, #1
 8008e70:	bf14      	ite	ne
 8008e72:	2301      	movne	r3, #1
 8008e74:	2300      	moveq	r3, #0
 8008e76:	b2db      	uxtb	r3, r3
 8008e78:	e015      	b.n	8008ea6 <HAL_TIM_PWM_Start+0x6a>
 8008e7a:	683b      	ldr	r3, [r7, #0]
 8008e7c:	2b08      	cmp	r3, #8
 8008e7e:	d109      	bne.n	8008e94 <HAL_TIM_PWM_Start+0x58>
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008e86:	b2db      	uxtb	r3, r3
 8008e88:	2b01      	cmp	r3, #1
 8008e8a:	bf14      	ite	ne
 8008e8c:	2301      	movne	r3, #1
 8008e8e:	2300      	moveq	r3, #0
 8008e90:	b2db      	uxtb	r3, r3
 8008e92:	e008      	b.n	8008ea6 <HAL_TIM_PWM_Start+0x6a>
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008e9a:	b2db      	uxtb	r3, r3
 8008e9c:	2b01      	cmp	r3, #1
 8008e9e:	bf14      	ite	ne
 8008ea0:	2301      	movne	r3, #1
 8008ea2:	2300      	moveq	r3, #0
 8008ea4:	b2db      	uxtb	r3, r3
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d001      	beq.n	8008eae <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8008eaa:	2301      	movs	r3, #1
 8008eac:	e07c      	b.n	8008fa8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d104      	bne.n	8008ebe <HAL_TIM_PWM_Start+0x82>
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	2202      	movs	r2, #2
 8008eb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008ebc:	e013      	b.n	8008ee6 <HAL_TIM_PWM_Start+0xaa>
 8008ebe:	683b      	ldr	r3, [r7, #0]
 8008ec0:	2b04      	cmp	r3, #4
 8008ec2:	d104      	bne.n	8008ece <HAL_TIM_PWM_Start+0x92>
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	2202      	movs	r2, #2
 8008ec8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008ecc:	e00b      	b.n	8008ee6 <HAL_TIM_PWM_Start+0xaa>
 8008ece:	683b      	ldr	r3, [r7, #0]
 8008ed0:	2b08      	cmp	r3, #8
 8008ed2:	d104      	bne.n	8008ede <HAL_TIM_PWM_Start+0xa2>
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	2202      	movs	r2, #2
 8008ed8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008edc:	e003      	b.n	8008ee6 <HAL_TIM_PWM_Start+0xaa>
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	2202      	movs	r2, #2
 8008ee2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	2201      	movs	r2, #1
 8008eec:	6839      	ldr	r1, [r7, #0]
 8008eee:	4618      	mov	r0, r3
 8008ef0:	f000 fe60 	bl	8009bb4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	4a2d      	ldr	r2, [pc, #180]	; (8008fb0 <HAL_TIM_PWM_Start+0x174>)
 8008efa:	4293      	cmp	r3, r2
 8008efc:	d004      	beq.n	8008f08 <HAL_TIM_PWM_Start+0xcc>
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	4a2c      	ldr	r2, [pc, #176]	; (8008fb4 <HAL_TIM_PWM_Start+0x178>)
 8008f04:	4293      	cmp	r3, r2
 8008f06:	d101      	bne.n	8008f0c <HAL_TIM_PWM_Start+0xd0>
 8008f08:	2301      	movs	r3, #1
 8008f0a:	e000      	b.n	8008f0e <HAL_TIM_PWM_Start+0xd2>
 8008f0c:	2300      	movs	r3, #0
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d007      	beq.n	8008f22 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008f20:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	4a22      	ldr	r2, [pc, #136]	; (8008fb0 <HAL_TIM_PWM_Start+0x174>)
 8008f28:	4293      	cmp	r3, r2
 8008f2a:	d022      	beq.n	8008f72 <HAL_TIM_PWM_Start+0x136>
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008f34:	d01d      	beq.n	8008f72 <HAL_TIM_PWM_Start+0x136>
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	4a1f      	ldr	r2, [pc, #124]	; (8008fb8 <HAL_TIM_PWM_Start+0x17c>)
 8008f3c:	4293      	cmp	r3, r2
 8008f3e:	d018      	beq.n	8008f72 <HAL_TIM_PWM_Start+0x136>
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	4a1d      	ldr	r2, [pc, #116]	; (8008fbc <HAL_TIM_PWM_Start+0x180>)
 8008f46:	4293      	cmp	r3, r2
 8008f48:	d013      	beq.n	8008f72 <HAL_TIM_PWM_Start+0x136>
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	4a1c      	ldr	r2, [pc, #112]	; (8008fc0 <HAL_TIM_PWM_Start+0x184>)
 8008f50:	4293      	cmp	r3, r2
 8008f52:	d00e      	beq.n	8008f72 <HAL_TIM_PWM_Start+0x136>
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	4a16      	ldr	r2, [pc, #88]	; (8008fb4 <HAL_TIM_PWM_Start+0x178>)
 8008f5a:	4293      	cmp	r3, r2
 8008f5c:	d009      	beq.n	8008f72 <HAL_TIM_PWM_Start+0x136>
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	4a18      	ldr	r2, [pc, #96]	; (8008fc4 <HAL_TIM_PWM_Start+0x188>)
 8008f64:	4293      	cmp	r3, r2
 8008f66:	d004      	beq.n	8008f72 <HAL_TIM_PWM_Start+0x136>
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	4a16      	ldr	r2, [pc, #88]	; (8008fc8 <HAL_TIM_PWM_Start+0x18c>)
 8008f6e:	4293      	cmp	r3, r2
 8008f70:	d111      	bne.n	8008f96 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	689b      	ldr	r3, [r3, #8]
 8008f78:	f003 0307 	and.w	r3, r3, #7
 8008f7c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	2b06      	cmp	r3, #6
 8008f82:	d010      	beq.n	8008fa6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	681a      	ldr	r2, [r3, #0]
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	f042 0201 	orr.w	r2, r2, #1
 8008f92:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008f94:	e007      	b.n	8008fa6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	681a      	ldr	r2, [r3, #0]
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	f042 0201 	orr.w	r2, r2, #1
 8008fa4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008fa6:	2300      	movs	r3, #0
}
 8008fa8:	4618      	mov	r0, r3
 8008faa:	3710      	adds	r7, #16
 8008fac:	46bd      	mov	sp, r7
 8008fae:	bd80      	pop	{r7, pc}
 8008fb0:	40010000 	.word	0x40010000
 8008fb4:	40010400 	.word	0x40010400
 8008fb8:	40000400 	.word	0x40000400
 8008fbc:	40000800 	.word	0x40000800
 8008fc0:	40000c00 	.word	0x40000c00
 8008fc4:	40014000 	.word	0x40014000
 8008fc8:	40001800 	.word	0x40001800

08008fcc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008fcc:	b580      	push	{r7, lr}
 8008fce:	b082      	sub	sp, #8
 8008fd0:	af00      	add	r7, sp, #0
 8008fd2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	691b      	ldr	r3, [r3, #16]
 8008fda:	f003 0302 	and.w	r3, r3, #2
 8008fde:	2b02      	cmp	r3, #2
 8008fe0:	d122      	bne.n	8009028 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	68db      	ldr	r3, [r3, #12]
 8008fe8:	f003 0302 	and.w	r3, r3, #2
 8008fec:	2b02      	cmp	r3, #2
 8008fee:	d11b      	bne.n	8009028 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	f06f 0202 	mvn.w	r2, #2
 8008ff8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	2201      	movs	r2, #1
 8008ffe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	699b      	ldr	r3, [r3, #24]
 8009006:	f003 0303 	and.w	r3, r3, #3
 800900a:	2b00      	cmp	r3, #0
 800900c:	d003      	beq.n	8009016 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800900e:	6878      	ldr	r0, [r7, #4]
 8009010:	f000 fac8 	bl	80095a4 <HAL_TIM_IC_CaptureCallback>
 8009014:	e005      	b.n	8009022 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009016:	6878      	ldr	r0, [r7, #4]
 8009018:	f000 faba 	bl	8009590 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800901c:	6878      	ldr	r0, [r7, #4]
 800901e:	f000 facb 	bl	80095b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	2200      	movs	r2, #0
 8009026:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	691b      	ldr	r3, [r3, #16]
 800902e:	f003 0304 	and.w	r3, r3, #4
 8009032:	2b04      	cmp	r3, #4
 8009034:	d122      	bne.n	800907c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	68db      	ldr	r3, [r3, #12]
 800903c:	f003 0304 	and.w	r3, r3, #4
 8009040:	2b04      	cmp	r3, #4
 8009042:	d11b      	bne.n	800907c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	f06f 0204 	mvn.w	r2, #4
 800904c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	2202      	movs	r2, #2
 8009052:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	699b      	ldr	r3, [r3, #24]
 800905a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800905e:	2b00      	cmp	r3, #0
 8009060:	d003      	beq.n	800906a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009062:	6878      	ldr	r0, [r7, #4]
 8009064:	f000 fa9e 	bl	80095a4 <HAL_TIM_IC_CaptureCallback>
 8009068:	e005      	b.n	8009076 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800906a:	6878      	ldr	r0, [r7, #4]
 800906c:	f000 fa90 	bl	8009590 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009070:	6878      	ldr	r0, [r7, #4]
 8009072:	f000 faa1 	bl	80095b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	2200      	movs	r2, #0
 800907a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	691b      	ldr	r3, [r3, #16]
 8009082:	f003 0308 	and.w	r3, r3, #8
 8009086:	2b08      	cmp	r3, #8
 8009088:	d122      	bne.n	80090d0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	68db      	ldr	r3, [r3, #12]
 8009090:	f003 0308 	and.w	r3, r3, #8
 8009094:	2b08      	cmp	r3, #8
 8009096:	d11b      	bne.n	80090d0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	f06f 0208 	mvn.w	r2, #8
 80090a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	2204      	movs	r2, #4
 80090a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	69db      	ldr	r3, [r3, #28]
 80090ae:	f003 0303 	and.w	r3, r3, #3
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d003      	beq.n	80090be <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80090b6:	6878      	ldr	r0, [r7, #4]
 80090b8:	f000 fa74 	bl	80095a4 <HAL_TIM_IC_CaptureCallback>
 80090bc:	e005      	b.n	80090ca <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80090be:	6878      	ldr	r0, [r7, #4]
 80090c0:	f000 fa66 	bl	8009590 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80090c4:	6878      	ldr	r0, [r7, #4]
 80090c6:	f000 fa77 	bl	80095b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	2200      	movs	r2, #0
 80090ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	691b      	ldr	r3, [r3, #16]
 80090d6:	f003 0310 	and.w	r3, r3, #16
 80090da:	2b10      	cmp	r3, #16
 80090dc:	d122      	bne.n	8009124 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	68db      	ldr	r3, [r3, #12]
 80090e4:	f003 0310 	and.w	r3, r3, #16
 80090e8:	2b10      	cmp	r3, #16
 80090ea:	d11b      	bne.n	8009124 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	f06f 0210 	mvn.w	r2, #16
 80090f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	2208      	movs	r2, #8
 80090fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	69db      	ldr	r3, [r3, #28]
 8009102:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009106:	2b00      	cmp	r3, #0
 8009108:	d003      	beq.n	8009112 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800910a:	6878      	ldr	r0, [r7, #4]
 800910c:	f000 fa4a 	bl	80095a4 <HAL_TIM_IC_CaptureCallback>
 8009110:	e005      	b.n	800911e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009112:	6878      	ldr	r0, [r7, #4]
 8009114:	f000 fa3c 	bl	8009590 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009118:	6878      	ldr	r0, [r7, #4]
 800911a:	f000 fa4d 	bl	80095b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	2200      	movs	r2, #0
 8009122:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	691b      	ldr	r3, [r3, #16]
 800912a:	f003 0301 	and.w	r3, r3, #1
 800912e:	2b01      	cmp	r3, #1
 8009130:	d10e      	bne.n	8009150 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	68db      	ldr	r3, [r3, #12]
 8009138:	f003 0301 	and.w	r3, r3, #1
 800913c:	2b01      	cmp	r3, #1
 800913e:	d107      	bne.n	8009150 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	f06f 0201 	mvn.w	r2, #1
 8009148:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800914a:	6878      	ldr	r0, [r7, #4]
 800914c:	f7f8 fcd6 	bl	8001afc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	691b      	ldr	r3, [r3, #16]
 8009156:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800915a:	2b80      	cmp	r3, #128	; 0x80
 800915c:	d10e      	bne.n	800917c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	68db      	ldr	r3, [r3, #12]
 8009164:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009168:	2b80      	cmp	r3, #128	; 0x80
 800916a:	d107      	bne.n	800917c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009174:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009176:	6878      	ldr	r0, [r7, #4]
 8009178:	f000 fe1a 	bl	8009db0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	691b      	ldr	r3, [r3, #16]
 8009182:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009186:	2b40      	cmp	r3, #64	; 0x40
 8009188:	d10e      	bne.n	80091a8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	68db      	ldr	r3, [r3, #12]
 8009190:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009194:	2b40      	cmp	r3, #64	; 0x40
 8009196:	d107      	bne.n	80091a8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80091a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80091a2:	6878      	ldr	r0, [r7, #4]
 80091a4:	f000 fa12 	bl	80095cc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	691b      	ldr	r3, [r3, #16]
 80091ae:	f003 0320 	and.w	r3, r3, #32
 80091b2:	2b20      	cmp	r3, #32
 80091b4:	d10e      	bne.n	80091d4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	68db      	ldr	r3, [r3, #12]
 80091bc:	f003 0320 	and.w	r3, r3, #32
 80091c0:	2b20      	cmp	r3, #32
 80091c2:	d107      	bne.n	80091d4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	f06f 0220 	mvn.w	r2, #32
 80091cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80091ce:	6878      	ldr	r0, [r7, #4]
 80091d0:	f000 fde4 	bl	8009d9c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80091d4:	bf00      	nop
 80091d6:	3708      	adds	r7, #8
 80091d8:	46bd      	mov	sp, r7
 80091da:	bd80      	pop	{r7, pc}

080091dc <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80091dc:	b580      	push	{r7, lr}
 80091de:	b084      	sub	sp, #16
 80091e0:	af00      	add	r7, sp, #0
 80091e2:	60f8      	str	r0, [r7, #12]
 80091e4:	60b9      	str	r1, [r7, #8]
 80091e6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80091ee:	2b01      	cmp	r3, #1
 80091f0:	d101      	bne.n	80091f6 <HAL_TIM_OC_ConfigChannel+0x1a>
 80091f2:	2302      	movs	r3, #2
 80091f4:	e046      	b.n	8009284 <HAL_TIM_OC_ConfigChannel+0xa8>
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	2201      	movs	r2, #1
 80091fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	2b0c      	cmp	r3, #12
 8009202:	d839      	bhi.n	8009278 <HAL_TIM_OC_ConfigChannel+0x9c>
 8009204:	a201      	add	r2, pc, #4	; (adr r2, 800920c <HAL_TIM_OC_ConfigChannel+0x30>)
 8009206:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800920a:	bf00      	nop
 800920c:	08009241 	.word	0x08009241
 8009210:	08009279 	.word	0x08009279
 8009214:	08009279 	.word	0x08009279
 8009218:	08009279 	.word	0x08009279
 800921c:	0800924f 	.word	0x0800924f
 8009220:	08009279 	.word	0x08009279
 8009224:	08009279 	.word	0x08009279
 8009228:	08009279 	.word	0x08009279
 800922c:	0800925d 	.word	0x0800925d
 8009230:	08009279 	.word	0x08009279
 8009234:	08009279 	.word	0x08009279
 8009238:	08009279 	.word	0x08009279
 800923c:	0800926b 	.word	0x0800926b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	68b9      	ldr	r1, [r7, #8]
 8009246:	4618      	mov	r0, r3
 8009248:	f000 fa6a 	bl	8009720 <TIM_OC1_SetConfig>
      break;
 800924c:	e015      	b.n	800927a <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	68b9      	ldr	r1, [r7, #8]
 8009254:	4618      	mov	r0, r3
 8009256:	f000 fad3 	bl	8009800 <TIM_OC2_SetConfig>
      break;
 800925a:	e00e      	b.n	800927a <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	68b9      	ldr	r1, [r7, #8]
 8009262:	4618      	mov	r0, r3
 8009264:	f000 fb42 	bl	80098ec <TIM_OC3_SetConfig>
      break;
 8009268:	e007      	b.n	800927a <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	68b9      	ldr	r1, [r7, #8]
 8009270:	4618      	mov	r0, r3
 8009272:	f000 fbaf 	bl	80099d4 <TIM_OC4_SetConfig>
      break;
 8009276:	e000      	b.n	800927a <HAL_TIM_OC_ConfigChannel+0x9e>
    }

    default:
      break;
 8009278:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	2200      	movs	r2, #0
 800927e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009282:	2300      	movs	r3, #0
}
 8009284:	4618      	mov	r0, r3
 8009286:	3710      	adds	r7, #16
 8009288:	46bd      	mov	sp, r7
 800928a:	bd80      	pop	{r7, pc}

0800928c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800928c:	b580      	push	{r7, lr}
 800928e:	b084      	sub	sp, #16
 8009290:	af00      	add	r7, sp, #0
 8009292:	60f8      	str	r0, [r7, #12]
 8009294:	60b9      	str	r1, [r7, #8]
 8009296:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800929e:	2b01      	cmp	r3, #1
 80092a0:	d101      	bne.n	80092a6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80092a2:	2302      	movs	r3, #2
 80092a4:	e0ac      	b.n	8009400 <HAL_TIM_PWM_ConfigChannel+0x174>
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	2201      	movs	r2, #1
 80092aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	2b0c      	cmp	r3, #12
 80092b2:	f200 809f 	bhi.w	80093f4 <HAL_TIM_PWM_ConfigChannel+0x168>
 80092b6:	a201      	add	r2, pc, #4	; (adr r2, 80092bc <HAL_TIM_PWM_ConfigChannel+0x30>)
 80092b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092bc:	080092f1 	.word	0x080092f1
 80092c0:	080093f5 	.word	0x080093f5
 80092c4:	080093f5 	.word	0x080093f5
 80092c8:	080093f5 	.word	0x080093f5
 80092cc:	08009331 	.word	0x08009331
 80092d0:	080093f5 	.word	0x080093f5
 80092d4:	080093f5 	.word	0x080093f5
 80092d8:	080093f5 	.word	0x080093f5
 80092dc:	08009373 	.word	0x08009373
 80092e0:	080093f5 	.word	0x080093f5
 80092e4:	080093f5 	.word	0x080093f5
 80092e8:	080093f5 	.word	0x080093f5
 80092ec:	080093b3 	.word	0x080093b3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	68b9      	ldr	r1, [r7, #8]
 80092f6:	4618      	mov	r0, r3
 80092f8:	f000 fa12 	bl	8009720 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	699a      	ldr	r2, [r3, #24]
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	f042 0208 	orr.w	r2, r2, #8
 800930a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	699a      	ldr	r2, [r3, #24]
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	f022 0204 	bic.w	r2, r2, #4
 800931a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	6999      	ldr	r1, [r3, #24]
 8009322:	68bb      	ldr	r3, [r7, #8]
 8009324:	691a      	ldr	r2, [r3, #16]
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	430a      	orrs	r2, r1
 800932c:	619a      	str	r2, [r3, #24]
      break;
 800932e:	e062      	b.n	80093f6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	68b9      	ldr	r1, [r7, #8]
 8009336:	4618      	mov	r0, r3
 8009338:	f000 fa62 	bl	8009800 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	699a      	ldr	r2, [r3, #24]
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800934a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	699a      	ldr	r2, [r3, #24]
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800935a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	6999      	ldr	r1, [r3, #24]
 8009362:	68bb      	ldr	r3, [r7, #8]
 8009364:	691b      	ldr	r3, [r3, #16]
 8009366:	021a      	lsls	r2, r3, #8
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	430a      	orrs	r2, r1
 800936e:	619a      	str	r2, [r3, #24]
      break;
 8009370:	e041      	b.n	80093f6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	68b9      	ldr	r1, [r7, #8]
 8009378:	4618      	mov	r0, r3
 800937a:	f000 fab7 	bl	80098ec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	69da      	ldr	r2, [r3, #28]
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	f042 0208 	orr.w	r2, r2, #8
 800938c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	69da      	ldr	r2, [r3, #28]
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	f022 0204 	bic.w	r2, r2, #4
 800939c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	69d9      	ldr	r1, [r3, #28]
 80093a4:	68bb      	ldr	r3, [r7, #8]
 80093a6:	691a      	ldr	r2, [r3, #16]
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	430a      	orrs	r2, r1
 80093ae:	61da      	str	r2, [r3, #28]
      break;
 80093b0:	e021      	b.n	80093f6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	68b9      	ldr	r1, [r7, #8]
 80093b8:	4618      	mov	r0, r3
 80093ba:	f000 fb0b 	bl	80099d4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	69da      	ldr	r2, [r3, #28]
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80093cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	69da      	ldr	r2, [r3, #28]
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80093dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	69d9      	ldr	r1, [r3, #28]
 80093e4:	68bb      	ldr	r3, [r7, #8]
 80093e6:	691b      	ldr	r3, [r3, #16]
 80093e8:	021a      	lsls	r2, r3, #8
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	430a      	orrs	r2, r1
 80093f0:	61da      	str	r2, [r3, #28]
      break;
 80093f2:	e000      	b.n	80093f6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80093f4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	2200      	movs	r2, #0
 80093fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80093fe:	2300      	movs	r3, #0
}
 8009400:	4618      	mov	r0, r3
 8009402:	3710      	adds	r7, #16
 8009404:	46bd      	mov	sp, r7
 8009406:	bd80      	pop	{r7, pc}

08009408 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009408:	b580      	push	{r7, lr}
 800940a:	b084      	sub	sp, #16
 800940c:	af00      	add	r7, sp, #0
 800940e:	6078      	str	r0, [r7, #4]
 8009410:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009418:	2b01      	cmp	r3, #1
 800941a:	d101      	bne.n	8009420 <HAL_TIM_ConfigClockSource+0x18>
 800941c:	2302      	movs	r3, #2
 800941e:	e0b3      	b.n	8009588 <HAL_TIM_ConfigClockSource+0x180>
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	2201      	movs	r2, #1
 8009424:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	2202      	movs	r2, #2
 800942c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	689b      	ldr	r3, [r3, #8]
 8009436:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800943e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009446:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	68fa      	ldr	r2, [r7, #12]
 800944e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009450:	683b      	ldr	r3, [r7, #0]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009458:	d03e      	beq.n	80094d8 <HAL_TIM_ConfigClockSource+0xd0>
 800945a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800945e:	f200 8087 	bhi.w	8009570 <HAL_TIM_ConfigClockSource+0x168>
 8009462:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009466:	f000 8085 	beq.w	8009574 <HAL_TIM_ConfigClockSource+0x16c>
 800946a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800946e:	d87f      	bhi.n	8009570 <HAL_TIM_ConfigClockSource+0x168>
 8009470:	2b70      	cmp	r3, #112	; 0x70
 8009472:	d01a      	beq.n	80094aa <HAL_TIM_ConfigClockSource+0xa2>
 8009474:	2b70      	cmp	r3, #112	; 0x70
 8009476:	d87b      	bhi.n	8009570 <HAL_TIM_ConfigClockSource+0x168>
 8009478:	2b60      	cmp	r3, #96	; 0x60
 800947a:	d050      	beq.n	800951e <HAL_TIM_ConfigClockSource+0x116>
 800947c:	2b60      	cmp	r3, #96	; 0x60
 800947e:	d877      	bhi.n	8009570 <HAL_TIM_ConfigClockSource+0x168>
 8009480:	2b50      	cmp	r3, #80	; 0x50
 8009482:	d03c      	beq.n	80094fe <HAL_TIM_ConfigClockSource+0xf6>
 8009484:	2b50      	cmp	r3, #80	; 0x50
 8009486:	d873      	bhi.n	8009570 <HAL_TIM_ConfigClockSource+0x168>
 8009488:	2b40      	cmp	r3, #64	; 0x40
 800948a:	d058      	beq.n	800953e <HAL_TIM_ConfigClockSource+0x136>
 800948c:	2b40      	cmp	r3, #64	; 0x40
 800948e:	d86f      	bhi.n	8009570 <HAL_TIM_ConfigClockSource+0x168>
 8009490:	2b30      	cmp	r3, #48	; 0x30
 8009492:	d064      	beq.n	800955e <HAL_TIM_ConfigClockSource+0x156>
 8009494:	2b30      	cmp	r3, #48	; 0x30
 8009496:	d86b      	bhi.n	8009570 <HAL_TIM_ConfigClockSource+0x168>
 8009498:	2b20      	cmp	r3, #32
 800949a:	d060      	beq.n	800955e <HAL_TIM_ConfigClockSource+0x156>
 800949c:	2b20      	cmp	r3, #32
 800949e:	d867      	bhi.n	8009570 <HAL_TIM_ConfigClockSource+0x168>
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d05c      	beq.n	800955e <HAL_TIM_ConfigClockSource+0x156>
 80094a4:	2b10      	cmp	r3, #16
 80094a6:	d05a      	beq.n	800955e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80094a8:	e062      	b.n	8009570 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	6818      	ldr	r0, [r3, #0]
 80094ae:	683b      	ldr	r3, [r7, #0]
 80094b0:	6899      	ldr	r1, [r3, #8]
 80094b2:	683b      	ldr	r3, [r7, #0]
 80094b4:	685a      	ldr	r2, [r3, #4]
 80094b6:	683b      	ldr	r3, [r7, #0]
 80094b8:	68db      	ldr	r3, [r3, #12]
 80094ba:	f000 fb5b 	bl	8009b74 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	689b      	ldr	r3, [r3, #8]
 80094c4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80094cc:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	68fa      	ldr	r2, [r7, #12]
 80094d4:	609a      	str	r2, [r3, #8]
      break;
 80094d6:	e04e      	b.n	8009576 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	6818      	ldr	r0, [r3, #0]
 80094dc:	683b      	ldr	r3, [r7, #0]
 80094de:	6899      	ldr	r1, [r3, #8]
 80094e0:	683b      	ldr	r3, [r7, #0]
 80094e2:	685a      	ldr	r2, [r3, #4]
 80094e4:	683b      	ldr	r3, [r7, #0]
 80094e6:	68db      	ldr	r3, [r3, #12]
 80094e8:	f000 fb44 	bl	8009b74 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	689a      	ldr	r2, [r3, #8]
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80094fa:	609a      	str	r2, [r3, #8]
      break;
 80094fc:	e03b      	b.n	8009576 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	6818      	ldr	r0, [r3, #0]
 8009502:	683b      	ldr	r3, [r7, #0]
 8009504:	6859      	ldr	r1, [r3, #4]
 8009506:	683b      	ldr	r3, [r7, #0]
 8009508:	68db      	ldr	r3, [r3, #12]
 800950a:	461a      	mov	r2, r3
 800950c:	f000 fab8 	bl	8009a80 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	2150      	movs	r1, #80	; 0x50
 8009516:	4618      	mov	r0, r3
 8009518:	f000 fb11 	bl	8009b3e <TIM_ITRx_SetConfig>
      break;
 800951c:	e02b      	b.n	8009576 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	6818      	ldr	r0, [r3, #0]
 8009522:	683b      	ldr	r3, [r7, #0]
 8009524:	6859      	ldr	r1, [r3, #4]
 8009526:	683b      	ldr	r3, [r7, #0]
 8009528:	68db      	ldr	r3, [r3, #12]
 800952a:	461a      	mov	r2, r3
 800952c:	f000 fad7 	bl	8009ade <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	2160      	movs	r1, #96	; 0x60
 8009536:	4618      	mov	r0, r3
 8009538:	f000 fb01 	bl	8009b3e <TIM_ITRx_SetConfig>
      break;
 800953c:	e01b      	b.n	8009576 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	6818      	ldr	r0, [r3, #0]
 8009542:	683b      	ldr	r3, [r7, #0]
 8009544:	6859      	ldr	r1, [r3, #4]
 8009546:	683b      	ldr	r3, [r7, #0]
 8009548:	68db      	ldr	r3, [r3, #12]
 800954a:	461a      	mov	r2, r3
 800954c:	f000 fa98 	bl	8009a80 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	2140      	movs	r1, #64	; 0x40
 8009556:	4618      	mov	r0, r3
 8009558:	f000 faf1 	bl	8009b3e <TIM_ITRx_SetConfig>
      break;
 800955c:	e00b      	b.n	8009576 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681a      	ldr	r2, [r3, #0]
 8009562:	683b      	ldr	r3, [r7, #0]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	4619      	mov	r1, r3
 8009568:	4610      	mov	r0, r2
 800956a:	f000 fae8 	bl	8009b3e <TIM_ITRx_SetConfig>
        break;
 800956e:	e002      	b.n	8009576 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8009570:	bf00      	nop
 8009572:	e000      	b.n	8009576 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8009574:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	2201      	movs	r2, #1
 800957a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	2200      	movs	r2, #0
 8009582:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009586:	2300      	movs	r3, #0
}
 8009588:	4618      	mov	r0, r3
 800958a:	3710      	adds	r7, #16
 800958c:	46bd      	mov	sp, r7
 800958e:	bd80      	pop	{r7, pc}

08009590 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009590:	b480      	push	{r7}
 8009592:	b083      	sub	sp, #12
 8009594:	af00      	add	r7, sp, #0
 8009596:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009598:	bf00      	nop
 800959a:	370c      	adds	r7, #12
 800959c:	46bd      	mov	sp, r7
 800959e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a2:	4770      	bx	lr

080095a4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80095a4:	b480      	push	{r7}
 80095a6:	b083      	sub	sp, #12
 80095a8:	af00      	add	r7, sp, #0
 80095aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80095ac:	bf00      	nop
 80095ae:	370c      	adds	r7, #12
 80095b0:	46bd      	mov	sp, r7
 80095b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b6:	4770      	bx	lr

080095b8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80095b8:	b480      	push	{r7}
 80095ba:	b083      	sub	sp, #12
 80095bc:	af00      	add	r7, sp, #0
 80095be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80095c0:	bf00      	nop
 80095c2:	370c      	adds	r7, #12
 80095c4:	46bd      	mov	sp, r7
 80095c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ca:	4770      	bx	lr

080095cc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80095cc:	b480      	push	{r7}
 80095ce:	b083      	sub	sp, #12
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80095d4:	bf00      	nop
 80095d6:	370c      	adds	r7, #12
 80095d8:	46bd      	mov	sp, r7
 80095da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095de:	4770      	bx	lr

080095e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80095e0:	b480      	push	{r7}
 80095e2:	b085      	sub	sp, #20
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	6078      	str	r0, [r7, #4]
 80095e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	4a40      	ldr	r2, [pc, #256]	; (80096f4 <TIM_Base_SetConfig+0x114>)
 80095f4:	4293      	cmp	r3, r2
 80095f6:	d013      	beq.n	8009620 <TIM_Base_SetConfig+0x40>
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80095fe:	d00f      	beq.n	8009620 <TIM_Base_SetConfig+0x40>
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	4a3d      	ldr	r2, [pc, #244]	; (80096f8 <TIM_Base_SetConfig+0x118>)
 8009604:	4293      	cmp	r3, r2
 8009606:	d00b      	beq.n	8009620 <TIM_Base_SetConfig+0x40>
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	4a3c      	ldr	r2, [pc, #240]	; (80096fc <TIM_Base_SetConfig+0x11c>)
 800960c:	4293      	cmp	r3, r2
 800960e:	d007      	beq.n	8009620 <TIM_Base_SetConfig+0x40>
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	4a3b      	ldr	r2, [pc, #236]	; (8009700 <TIM_Base_SetConfig+0x120>)
 8009614:	4293      	cmp	r3, r2
 8009616:	d003      	beq.n	8009620 <TIM_Base_SetConfig+0x40>
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	4a3a      	ldr	r2, [pc, #232]	; (8009704 <TIM_Base_SetConfig+0x124>)
 800961c:	4293      	cmp	r3, r2
 800961e:	d108      	bne.n	8009632 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009626:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009628:	683b      	ldr	r3, [r7, #0]
 800962a:	685b      	ldr	r3, [r3, #4]
 800962c:	68fa      	ldr	r2, [r7, #12]
 800962e:	4313      	orrs	r3, r2
 8009630:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	4a2f      	ldr	r2, [pc, #188]	; (80096f4 <TIM_Base_SetConfig+0x114>)
 8009636:	4293      	cmp	r3, r2
 8009638:	d02b      	beq.n	8009692 <TIM_Base_SetConfig+0xb2>
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009640:	d027      	beq.n	8009692 <TIM_Base_SetConfig+0xb2>
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	4a2c      	ldr	r2, [pc, #176]	; (80096f8 <TIM_Base_SetConfig+0x118>)
 8009646:	4293      	cmp	r3, r2
 8009648:	d023      	beq.n	8009692 <TIM_Base_SetConfig+0xb2>
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	4a2b      	ldr	r2, [pc, #172]	; (80096fc <TIM_Base_SetConfig+0x11c>)
 800964e:	4293      	cmp	r3, r2
 8009650:	d01f      	beq.n	8009692 <TIM_Base_SetConfig+0xb2>
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	4a2a      	ldr	r2, [pc, #168]	; (8009700 <TIM_Base_SetConfig+0x120>)
 8009656:	4293      	cmp	r3, r2
 8009658:	d01b      	beq.n	8009692 <TIM_Base_SetConfig+0xb2>
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	4a29      	ldr	r2, [pc, #164]	; (8009704 <TIM_Base_SetConfig+0x124>)
 800965e:	4293      	cmp	r3, r2
 8009660:	d017      	beq.n	8009692 <TIM_Base_SetConfig+0xb2>
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	4a28      	ldr	r2, [pc, #160]	; (8009708 <TIM_Base_SetConfig+0x128>)
 8009666:	4293      	cmp	r3, r2
 8009668:	d013      	beq.n	8009692 <TIM_Base_SetConfig+0xb2>
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	4a27      	ldr	r2, [pc, #156]	; (800970c <TIM_Base_SetConfig+0x12c>)
 800966e:	4293      	cmp	r3, r2
 8009670:	d00f      	beq.n	8009692 <TIM_Base_SetConfig+0xb2>
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	4a26      	ldr	r2, [pc, #152]	; (8009710 <TIM_Base_SetConfig+0x130>)
 8009676:	4293      	cmp	r3, r2
 8009678:	d00b      	beq.n	8009692 <TIM_Base_SetConfig+0xb2>
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	4a25      	ldr	r2, [pc, #148]	; (8009714 <TIM_Base_SetConfig+0x134>)
 800967e:	4293      	cmp	r3, r2
 8009680:	d007      	beq.n	8009692 <TIM_Base_SetConfig+0xb2>
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	4a24      	ldr	r2, [pc, #144]	; (8009718 <TIM_Base_SetConfig+0x138>)
 8009686:	4293      	cmp	r3, r2
 8009688:	d003      	beq.n	8009692 <TIM_Base_SetConfig+0xb2>
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	4a23      	ldr	r2, [pc, #140]	; (800971c <TIM_Base_SetConfig+0x13c>)
 800968e:	4293      	cmp	r3, r2
 8009690:	d108      	bne.n	80096a4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009698:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800969a:	683b      	ldr	r3, [r7, #0]
 800969c:	68db      	ldr	r3, [r3, #12]
 800969e:	68fa      	ldr	r2, [r7, #12]
 80096a0:	4313      	orrs	r3, r2
 80096a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80096aa:	683b      	ldr	r3, [r7, #0]
 80096ac:	695b      	ldr	r3, [r3, #20]
 80096ae:	4313      	orrs	r3, r2
 80096b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	68fa      	ldr	r2, [r7, #12]
 80096b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80096b8:	683b      	ldr	r3, [r7, #0]
 80096ba:	689a      	ldr	r2, [r3, #8]
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80096c0:	683b      	ldr	r3, [r7, #0]
 80096c2:	681a      	ldr	r2, [r3, #0]
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	4a0a      	ldr	r2, [pc, #40]	; (80096f4 <TIM_Base_SetConfig+0x114>)
 80096cc:	4293      	cmp	r3, r2
 80096ce:	d003      	beq.n	80096d8 <TIM_Base_SetConfig+0xf8>
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	4a0c      	ldr	r2, [pc, #48]	; (8009704 <TIM_Base_SetConfig+0x124>)
 80096d4:	4293      	cmp	r3, r2
 80096d6:	d103      	bne.n	80096e0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80096d8:	683b      	ldr	r3, [r7, #0]
 80096da:	691a      	ldr	r2, [r3, #16]
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	2201      	movs	r2, #1
 80096e4:	615a      	str	r2, [r3, #20]
}
 80096e6:	bf00      	nop
 80096e8:	3714      	adds	r7, #20
 80096ea:	46bd      	mov	sp, r7
 80096ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f0:	4770      	bx	lr
 80096f2:	bf00      	nop
 80096f4:	40010000 	.word	0x40010000
 80096f8:	40000400 	.word	0x40000400
 80096fc:	40000800 	.word	0x40000800
 8009700:	40000c00 	.word	0x40000c00
 8009704:	40010400 	.word	0x40010400
 8009708:	40014000 	.word	0x40014000
 800970c:	40014400 	.word	0x40014400
 8009710:	40014800 	.word	0x40014800
 8009714:	40001800 	.word	0x40001800
 8009718:	40001c00 	.word	0x40001c00
 800971c:	40002000 	.word	0x40002000

08009720 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009720:	b480      	push	{r7}
 8009722:	b087      	sub	sp, #28
 8009724:	af00      	add	r7, sp, #0
 8009726:	6078      	str	r0, [r7, #4]
 8009728:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	6a1b      	ldr	r3, [r3, #32]
 800972e:	f023 0201 	bic.w	r2, r3, #1
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	6a1b      	ldr	r3, [r3, #32]
 800973a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	685b      	ldr	r3, [r3, #4]
 8009740:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	699b      	ldr	r3, [r3, #24]
 8009746:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800974e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	f023 0303 	bic.w	r3, r3, #3
 8009756:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009758:	683b      	ldr	r3, [r7, #0]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	68fa      	ldr	r2, [r7, #12]
 800975e:	4313      	orrs	r3, r2
 8009760:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009762:	697b      	ldr	r3, [r7, #20]
 8009764:	f023 0302 	bic.w	r3, r3, #2
 8009768:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800976a:	683b      	ldr	r3, [r7, #0]
 800976c:	689b      	ldr	r3, [r3, #8]
 800976e:	697a      	ldr	r2, [r7, #20]
 8009770:	4313      	orrs	r3, r2
 8009772:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	4a20      	ldr	r2, [pc, #128]	; (80097f8 <TIM_OC1_SetConfig+0xd8>)
 8009778:	4293      	cmp	r3, r2
 800977a:	d003      	beq.n	8009784 <TIM_OC1_SetConfig+0x64>
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	4a1f      	ldr	r2, [pc, #124]	; (80097fc <TIM_OC1_SetConfig+0xdc>)
 8009780:	4293      	cmp	r3, r2
 8009782:	d10c      	bne.n	800979e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009784:	697b      	ldr	r3, [r7, #20]
 8009786:	f023 0308 	bic.w	r3, r3, #8
 800978a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800978c:	683b      	ldr	r3, [r7, #0]
 800978e:	68db      	ldr	r3, [r3, #12]
 8009790:	697a      	ldr	r2, [r7, #20]
 8009792:	4313      	orrs	r3, r2
 8009794:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009796:	697b      	ldr	r3, [r7, #20]
 8009798:	f023 0304 	bic.w	r3, r3, #4
 800979c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	4a15      	ldr	r2, [pc, #84]	; (80097f8 <TIM_OC1_SetConfig+0xd8>)
 80097a2:	4293      	cmp	r3, r2
 80097a4:	d003      	beq.n	80097ae <TIM_OC1_SetConfig+0x8e>
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	4a14      	ldr	r2, [pc, #80]	; (80097fc <TIM_OC1_SetConfig+0xdc>)
 80097aa:	4293      	cmp	r3, r2
 80097ac:	d111      	bne.n	80097d2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80097ae:	693b      	ldr	r3, [r7, #16]
 80097b0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80097b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80097b6:	693b      	ldr	r3, [r7, #16]
 80097b8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80097bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80097be:	683b      	ldr	r3, [r7, #0]
 80097c0:	695b      	ldr	r3, [r3, #20]
 80097c2:	693a      	ldr	r2, [r7, #16]
 80097c4:	4313      	orrs	r3, r2
 80097c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80097c8:	683b      	ldr	r3, [r7, #0]
 80097ca:	699b      	ldr	r3, [r3, #24]
 80097cc:	693a      	ldr	r2, [r7, #16]
 80097ce:	4313      	orrs	r3, r2
 80097d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	693a      	ldr	r2, [r7, #16]
 80097d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	68fa      	ldr	r2, [r7, #12]
 80097dc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80097de:	683b      	ldr	r3, [r7, #0]
 80097e0:	685a      	ldr	r2, [r3, #4]
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	697a      	ldr	r2, [r7, #20]
 80097ea:	621a      	str	r2, [r3, #32]
}
 80097ec:	bf00      	nop
 80097ee:	371c      	adds	r7, #28
 80097f0:	46bd      	mov	sp, r7
 80097f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f6:	4770      	bx	lr
 80097f8:	40010000 	.word	0x40010000
 80097fc:	40010400 	.word	0x40010400

08009800 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009800:	b480      	push	{r7}
 8009802:	b087      	sub	sp, #28
 8009804:	af00      	add	r7, sp, #0
 8009806:	6078      	str	r0, [r7, #4]
 8009808:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	6a1b      	ldr	r3, [r3, #32]
 800980e:	f023 0210 	bic.w	r2, r3, #16
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	6a1b      	ldr	r3, [r3, #32]
 800981a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	685b      	ldr	r3, [r3, #4]
 8009820:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	699b      	ldr	r3, [r3, #24]
 8009826:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800982e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009836:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009838:	683b      	ldr	r3, [r7, #0]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	021b      	lsls	r3, r3, #8
 800983e:	68fa      	ldr	r2, [r7, #12]
 8009840:	4313      	orrs	r3, r2
 8009842:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009844:	697b      	ldr	r3, [r7, #20]
 8009846:	f023 0320 	bic.w	r3, r3, #32
 800984a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800984c:	683b      	ldr	r3, [r7, #0]
 800984e:	689b      	ldr	r3, [r3, #8]
 8009850:	011b      	lsls	r3, r3, #4
 8009852:	697a      	ldr	r2, [r7, #20]
 8009854:	4313      	orrs	r3, r2
 8009856:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	4a22      	ldr	r2, [pc, #136]	; (80098e4 <TIM_OC2_SetConfig+0xe4>)
 800985c:	4293      	cmp	r3, r2
 800985e:	d003      	beq.n	8009868 <TIM_OC2_SetConfig+0x68>
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	4a21      	ldr	r2, [pc, #132]	; (80098e8 <TIM_OC2_SetConfig+0xe8>)
 8009864:	4293      	cmp	r3, r2
 8009866:	d10d      	bne.n	8009884 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009868:	697b      	ldr	r3, [r7, #20]
 800986a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800986e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009870:	683b      	ldr	r3, [r7, #0]
 8009872:	68db      	ldr	r3, [r3, #12]
 8009874:	011b      	lsls	r3, r3, #4
 8009876:	697a      	ldr	r2, [r7, #20]
 8009878:	4313      	orrs	r3, r2
 800987a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800987c:	697b      	ldr	r3, [r7, #20]
 800987e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009882:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	4a17      	ldr	r2, [pc, #92]	; (80098e4 <TIM_OC2_SetConfig+0xe4>)
 8009888:	4293      	cmp	r3, r2
 800988a:	d003      	beq.n	8009894 <TIM_OC2_SetConfig+0x94>
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	4a16      	ldr	r2, [pc, #88]	; (80098e8 <TIM_OC2_SetConfig+0xe8>)
 8009890:	4293      	cmp	r3, r2
 8009892:	d113      	bne.n	80098bc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009894:	693b      	ldr	r3, [r7, #16]
 8009896:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800989a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800989c:	693b      	ldr	r3, [r7, #16]
 800989e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80098a2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80098a4:	683b      	ldr	r3, [r7, #0]
 80098a6:	695b      	ldr	r3, [r3, #20]
 80098a8:	009b      	lsls	r3, r3, #2
 80098aa:	693a      	ldr	r2, [r7, #16]
 80098ac:	4313      	orrs	r3, r2
 80098ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80098b0:	683b      	ldr	r3, [r7, #0]
 80098b2:	699b      	ldr	r3, [r3, #24]
 80098b4:	009b      	lsls	r3, r3, #2
 80098b6:	693a      	ldr	r2, [r7, #16]
 80098b8:	4313      	orrs	r3, r2
 80098ba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	693a      	ldr	r2, [r7, #16]
 80098c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	68fa      	ldr	r2, [r7, #12]
 80098c6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80098c8:	683b      	ldr	r3, [r7, #0]
 80098ca:	685a      	ldr	r2, [r3, #4]
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	697a      	ldr	r2, [r7, #20]
 80098d4:	621a      	str	r2, [r3, #32]
}
 80098d6:	bf00      	nop
 80098d8:	371c      	adds	r7, #28
 80098da:	46bd      	mov	sp, r7
 80098dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e0:	4770      	bx	lr
 80098e2:	bf00      	nop
 80098e4:	40010000 	.word	0x40010000
 80098e8:	40010400 	.word	0x40010400

080098ec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80098ec:	b480      	push	{r7}
 80098ee:	b087      	sub	sp, #28
 80098f0:	af00      	add	r7, sp, #0
 80098f2:	6078      	str	r0, [r7, #4]
 80098f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	6a1b      	ldr	r3, [r3, #32]
 80098fa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	6a1b      	ldr	r3, [r3, #32]
 8009906:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	685b      	ldr	r3, [r3, #4]
 800990c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	69db      	ldr	r3, [r3, #28]
 8009912:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800991a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	f023 0303 	bic.w	r3, r3, #3
 8009922:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009924:	683b      	ldr	r3, [r7, #0]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	68fa      	ldr	r2, [r7, #12]
 800992a:	4313      	orrs	r3, r2
 800992c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800992e:	697b      	ldr	r3, [r7, #20]
 8009930:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009934:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009936:	683b      	ldr	r3, [r7, #0]
 8009938:	689b      	ldr	r3, [r3, #8]
 800993a:	021b      	lsls	r3, r3, #8
 800993c:	697a      	ldr	r2, [r7, #20]
 800993e:	4313      	orrs	r3, r2
 8009940:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	4a21      	ldr	r2, [pc, #132]	; (80099cc <TIM_OC3_SetConfig+0xe0>)
 8009946:	4293      	cmp	r3, r2
 8009948:	d003      	beq.n	8009952 <TIM_OC3_SetConfig+0x66>
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	4a20      	ldr	r2, [pc, #128]	; (80099d0 <TIM_OC3_SetConfig+0xe4>)
 800994e:	4293      	cmp	r3, r2
 8009950:	d10d      	bne.n	800996e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009952:	697b      	ldr	r3, [r7, #20]
 8009954:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009958:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800995a:	683b      	ldr	r3, [r7, #0]
 800995c:	68db      	ldr	r3, [r3, #12]
 800995e:	021b      	lsls	r3, r3, #8
 8009960:	697a      	ldr	r2, [r7, #20]
 8009962:	4313      	orrs	r3, r2
 8009964:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009966:	697b      	ldr	r3, [r7, #20]
 8009968:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800996c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	4a16      	ldr	r2, [pc, #88]	; (80099cc <TIM_OC3_SetConfig+0xe0>)
 8009972:	4293      	cmp	r3, r2
 8009974:	d003      	beq.n	800997e <TIM_OC3_SetConfig+0x92>
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	4a15      	ldr	r2, [pc, #84]	; (80099d0 <TIM_OC3_SetConfig+0xe4>)
 800997a:	4293      	cmp	r3, r2
 800997c:	d113      	bne.n	80099a6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800997e:	693b      	ldr	r3, [r7, #16]
 8009980:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009984:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009986:	693b      	ldr	r3, [r7, #16]
 8009988:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800998c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800998e:	683b      	ldr	r3, [r7, #0]
 8009990:	695b      	ldr	r3, [r3, #20]
 8009992:	011b      	lsls	r3, r3, #4
 8009994:	693a      	ldr	r2, [r7, #16]
 8009996:	4313      	orrs	r3, r2
 8009998:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800999a:	683b      	ldr	r3, [r7, #0]
 800999c:	699b      	ldr	r3, [r3, #24]
 800999e:	011b      	lsls	r3, r3, #4
 80099a0:	693a      	ldr	r2, [r7, #16]
 80099a2:	4313      	orrs	r3, r2
 80099a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	693a      	ldr	r2, [r7, #16]
 80099aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	68fa      	ldr	r2, [r7, #12]
 80099b0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80099b2:	683b      	ldr	r3, [r7, #0]
 80099b4:	685a      	ldr	r2, [r3, #4]
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	697a      	ldr	r2, [r7, #20]
 80099be:	621a      	str	r2, [r3, #32]
}
 80099c0:	bf00      	nop
 80099c2:	371c      	adds	r7, #28
 80099c4:	46bd      	mov	sp, r7
 80099c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ca:	4770      	bx	lr
 80099cc:	40010000 	.word	0x40010000
 80099d0:	40010400 	.word	0x40010400

080099d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80099d4:	b480      	push	{r7}
 80099d6:	b087      	sub	sp, #28
 80099d8:	af00      	add	r7, sp, #0
 80099da:	6078      	str	r0, [r7, #4]
 80099dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	6a1b      	ldr	r3, [r3, #32]
 80099e2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	6a1b      	ldr	r3, [r3, #32]
 80099ee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	685b      	ldr	r3, [r3, #4]
 80099f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	69db      	ldr	r3, [r3, #28]
 80099fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009a02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009a0a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009a0c:	683b      	ldr	r3, [r7, #0]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	021b      	lsls	r3, r3, #8
 8009a12:	68fa      	ldr	r2, [r7, #12]
 8009a14:	4313      	orrs	r3, r2
 8009a16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009a18:	693b      	ldr	r3, [r7, #16]
 8009a1a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009a1e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009a20:	683b      	ldr	r3, [r7, #0]
 8009a22:	689b      	ldr	r3, [r3, #8]
 8009a24:	031b      	lsls	r3, r3, #12
 8009a26:	693a      	ldr	r2, [r7, #16]
 8009a28:	4313      	orrs	r3, r2
 8009a2a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	4a12      	ldr	r2, [pc, #72]	; (8009a78 <TIM_OC4_SetConfig+0xa4>)
 8009a30:	4293      	cmp	r3, r2
 8009a32:	d003      	beq.n	8009a3c <TIM_OC4_SetConfig+0x68>
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	4a11      	ldr	r2, [pc, #68]	; (8009a7c <TIM_OC4_SetConfig+0xa8>)
 8009a38:	4293      	cmp	r3, r2
 8009a3a:	d109      	bne.n	8009a50 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009a3c:	697b      	ldr	r3, [r7, #20]
 8009a3e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009a42:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009a44:	683b      	ldr	r3, [r7, #0]
 8009a46:	695b      	ldr	r3, [r3, #20]
 8009a48:	019b      	lsls	r3, r3, #6
 8009a4a:	697a      	ldr	r2, [r7, #20]
 8009a4c:	4313      	orrs	r3, r2
 8009a4e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	697a      	ldr	r2, [r7, #20]
 8009a54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	68fa      	ldr	r2, [r7, #12]
 8009a5a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009a5c:	683b      	ldr	r3, [r7, #0]
 8009a5e:	685a      	ldr	r2, [r3, #4]
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	693a      	ldr	r2, [r7, #16]
 8009a68:	621a      	str	r2, [r3, #32]
}
 8009a6a:	bf00      	nop
 8009a6c:	371c      	adds	r7, #28
 8009a6e:	46bd      	mov	sp, r7
 8009a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a74:	4770      	bx	lr
 8009a76:	bf00      	nop
 8009a78:	40010000 	.word	0x40010000
 8009a7c:	40010400 	.word	0x40010400

08009a80 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009a80:	b480      	push	{r7}
 8009a82:	b087      	sub	sp, #28
 8009a84:	af00      	add	r7, sp, #0
 8009a86:	60f8      	str	r0, [r7, #12]
 8009a88:	60b9      	str	r1, [r7, #8]
 8009a8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	6a1b      	ldr	r3, [r3, #32]
 8009a90:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	6a1b      	ldr	r3, [r3, #32]
 8009a96:	f023 0201 	bic.w	r2, r3, #1
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	699b      	ldr	r3, [r3, #24]
 8009aa2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009aa4:	693b      	ldr	r3, [r7, #16]
 8009aa6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009aaa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	011b      	lsls	r3, r3, #4
 8009ab0:	693a      	ldr	r2, [r7, #16]
 8009ab2:	4313      	orrs	r3, r2
 8009ab4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009ab6:	697b      	ldr	r3, [r7, #20]
 8009ab8:	f023 030a 	bic.w	r3, r3, #10
 8009abc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009abe:	697a      	ldr	r2, [r7, #20]
 8009ac0:	68bb      	ldr	r3, [r7, #8]
 8009ac2:	4313      	orrs	r3, r2
 8009ac4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	693a      	ldr	r2, [r7, #16]
 8009aca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	697a      	ldr	r2, [r7, #20]
 8009ad0:	621a      	str	r2, [r3, #32]
}
 8009ad2:	bf00      	nop
 8009ad4:	371c      	adds	r7, #28
 8009ad6:	46bd      	mov	sp, r7
 8009ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009adc:	4770      	bx	lr

08009ade <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009ade:	b480      	push	{r7}
 8009ae0:	b087      	sub	sp, #28
 8009ae2:	af00      	add	r7, sp, #0
 8009ae4:	60f8      	str	r0, [r7, #12]
 8009ae6:	60b9      	str	r1, [r7, #8]
 8009ae8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	6a1b      	ldr	r3, [r3, #32]
 8009aee:	f023 0210 	bic.w	r2, r3, #16
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	699b      	ldr	r3, [r3, #24]
 8009afa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	6a1b      	ldr	r3, [r3, #32]
 8009b00:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009b02:	697b      	ldr	r3, [r7, #20]
 8009b04:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009b08:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	031b      	lsls	r3, r3, #12
 8009b0e:	697a      	ldr	r2, [r7, #20]
 8009b10:	4313      	orrs	r3, r2
 8009b12:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009b14:	693b      	ldr	r3, [r7, #16]
 8009b16:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009b1a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009b1c:	68bb      	ldr	r3, [r7, #8]
 8009b1e:	011b      	lsls	r3, r3, #4
 8009b20:	693a      	ldr	r2, [r7, #16]
 8009b22:	4313      	orrs	r3, r2
 8009b24:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	697a      	ldr	r2, [r7, #20]
 8009b2a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	693a      	ldr	r2, [r7, #16]
 8009b30:	621a      	str	r2, [r3, #32]
}
 8009b32:	bf00      	nop
 8009b34:	371c      	adds	r7, #28
 8009b36:	46bd      	mov	sp, r7
 8009b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b3c:	4770      	bx	lr

08009b3e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009b3e:	b480      	push	{r7}
 8009b40:	b085      	sub	sp, #20
 8009b42:	af00      	add	r7, sp, #0
 8009b44:	6078      	str	r0, [r7, #4]
 8009b46:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	689b      	ldr	r3, [r3, #8]
 8009b4c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009b54:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009b56:	683a      	ldr	r2, [r7, #0]
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	4313      	orrs	r3, r2
 8009b5c:	f043 0307 	orr.w	r3, r3, #7
 8009b60:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	68fa      	ldr	r2, [r7, #12]
 8009b66:	609a      	str	r2, [r3, #8]
}
 8009b68:	bf00      	nop
 8009b6a:	3714      	adds	r7, #20
 8009b6c:	46bd      	mov	sp, r7
 8009b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b72:	4770      	bx	lr

08009b74 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009b74:	b480      	push	{r7}
 8009b76:	b087      	sub	sp, #28
 8009b78:	af00      	add	r7, sp, #0
 8009b7a:	60f8      	str	r0, [r7, #12]
 8009b7c:	60b9      	str	r1, [r7, #8]
 8009b7e:	607a      	str	r2, [r7, #4]
 8009b80:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	689b      	ldr	r3, [r3, #8]
 8009b86:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009b88:	697b      	ldr	r3, [r7, #20]
 8009b8a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009b8e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009b90:	683b      	ldr	r3, [r7, #0]
 8009b92:	021a      	lsls	r2, r3, #8
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	431a      	orrs	r2, r3
 8009b98:	68bb      	ldr	r3, [r7, #8]
 8009b9a:	4313      	orrs	r3, r2
 8009b9c:	697a      	ldr	r2, [r7, #20]
 8009b9e:	4313      	orrs	r3, r2
 8009ba0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	697a      	ldr	r2, [r7, #20]
 8009ba6:	609a      	str	r2, [r3, #8]
}
 8009ba8:	bf00      	nop
 8009baa:	371c      	adds	r7, #28
 8009bac:	46bd      	mov	sp, r7
 8009bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb2:	4770      	bx	lr

08009bb4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009bb4:	b480      	push	{r7}
 8009bb6:	b087      	sub	sp, #28
 8009bb8:	af00      	add	r7, sp, #0
 8009bba:	60f8      	str	r0, [r7, #12]
 8009bbc:	60b9      	str	r1, [r7, #8]
 8009bbe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009bc0:	68bb      	ldr	r3, [r7, #8]
 8009bc2:	f003 031f 	and.w	r3, r3, #31
 8009bc6:	2201      	movs	r2, #1
 8009bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8009bcc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	6a1a      	ldr	r2, [r3, #32]
 8009bd2:	697b      	ldr	r3, [r7, #20]
 8009bd4:	43db      	mvns	r3, r3
 8009bd6:	401a      	ands	r2, r3
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	6a1a      	ldr	r2, [r3, #32]
 8009be0:	68bb      	ldr	r3, [r7, #8]
 8009be2:	f003 031f 	and.w	r3, r3, #31
 8009be6:	6879      	ldr	r1, [r7, #4]
 8009be8:	fa01 f303 	lsl.w	r3, r1, r3
 8009bec:	431a      	orrs	r2, r3
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	621a      	str	r2, [r3, #32]
}
 8009bf2:	bf00      	nop
 8009bf4:	371c      	adds	r7, #28
 8009bf6:	46bd      	mov	sp, r7
 8009bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bfc:	4770      	bx	lr
	...

08009c00 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009c00:	b480      	push	{r7}
 8009c02:	b085      	sub	sp, #20
 8009c04:	af00      	add	r7, sp, #0
 8009c06:	6078      	str	r0, [r7, #4]
 8009c08:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009c10:	2b01      	cmp	r3, #1
 8009c12:	d101      	bne.n	8009c18 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009c14:	2302      	movs	r3, #2
 8009c16:	e05a      	b.n	8009cce <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	2201      	movs	r2, #1
 8009c1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	2202      	movs	r2, #2
 8009c24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	685b      	ldr	r3, [r3, #4]
 8009c2e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	689b      	ldr	r3, [r3, #8]
 8009c36:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009c3e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009c40:	683b      	ldr	r3, [r7, #0]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	68fa      	ldr	r2, [r7, #12]
 8009c46:	4313      	orrs	r3, r2
 8009c48:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	68fa      	ldr	r2, [r7, #12]
 8009c50:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	4a21      	ldr	r2, [pc, #132]	; (8009cdc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009c58:	4293      	cmp	r3, r2
 8009c5a:	d022      	beq.n	8009ca2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009c64:	d01d      	beq.n	8009ca2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	4a1d      	ldr	r2, [pc, #116]	; (8009ce0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009c6c:	4293      	cmp	r3, r2
 8009c6e:	d018      	beq.n	8009ca2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	4a1b      	ldr	r2, [pc, #108]	; (8009ce4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8009c76:	4293      	cmp	r3, r2
 8009c78:	d013      	beq.n	8009ca2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	4a1a      	ldr	r2, [pc, #104]	; (8009ce8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8009c80:	4293      	cmp	r3, r2
 8009c82:	d00e      	beq.n	8009ca2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	4a18      	ldr	r2, [pc, #96]	; (8009cec <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009c8a:	4293      	cmp	r3, r2
 8009c8c:	d009      	beq.n	8009ca2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	4a17      	ldr	r2, [pc, #92]	; (8009cf0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009c94:	4293      	cmp	r3, r2
 8009c96:	d004      	beq.n	8009ca2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	4a15      	ldr	r2, [pc, #84]	; (8009cf4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009c9e:	4293      	cmp	r3, r2
 8009ca0:	d10c      	bne.n	8009cbc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009ca2:	68bb      	ldr	r3, [r7, #8]
 8009ca4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009ca8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009caa:	683b      	ldr	r3, [r7, #0]
 8009cac:	685b      	ldr	r3, [r3, #4]
 8009cae:	68ba      	ldr	r2, [r7, #8]
 8009cb0:	4313      	orrs	r3, r2
 8009cb2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	68ba      	ldr	r2, [r7, #8]
 8009cba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	2201      	movs	r2, #1
 8009cc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	2200      	movs	r2, #0
 8009cc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009ccc:	2300      	movs	r3, #0
}
 8009cce:	4618      	mov	r0, r3
 8009cd0:	3714      	adds	r7, #20
 8009cd2:	46bd      	mov	sp, r7
 8009cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd8:	4770      	bx	lr
 8009cda:	bf00      	nop
 8009cdc:	40010000 	.word	0x40010000
 8009ce0:	40000400 	.word	0x40000400
 8009ce4:	40000800 	.word	0x40000800
 8009ce8:	40000c00 	.word	0x40000c00
 8009cec:	40010400 	.word	0x40010400
 8009cf0:	40014000 	.word	0x40014000
 8009cf4:	40001800 	.word	0x40001800

08009cf8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009cf8:	b480      	push	{r7}
 8009cfa:	b085      	sub	sp, #20
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	6078      	str	r0, [r7, #4]
 8009d00:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009d02:	2300      	movs	r3, #0
 8009d04:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009d0c:	2b01      	cmp	r3, #1
 8009d0e:	d101      	bne.n	8009d14 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009d10:	2302      	movs	r3, #2
 8009d12:	e03d      	b.n	8009d90 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	2201      	movs	r2, #1
 8009d18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8009d22:	683b      	ldr	r3, [r7, #0]
 8009d24:	68db      	ldr	r3, [r3, #12]
 8009d26:	4313      	orrs	r3, r2
 8009d28:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009d30:	683b      	ldr	r3, [r7, #0]
 8009d32:	689b      	ldr	r3, [r3, #8]
 8009d34:	4313      	orrs	r3, r2
 8009d36:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8009d3e:	683b      	ldr	r3, [r7, #0]
 8009d40:	685b      	ldr	r3, [r3, #4]
 8009d42:	4313      	orrs	r3, r2
 8009d44:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8009d4c:	683b      	ldr	r3, [r7, #0]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	4313      	orrs	r3, r2
 8009d52:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009d5a:	683b      	ldr	r3, [r7, #0]
 8009d5c:	691b      	ldr	r3, [r3, #16]
 8009d5e:	4313      	orrs	r3, r2
 8009d60:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009d68:	683b      	ldr	r3, [r7, #0]
 8009d6a:	695b      	ldr	r3, [r3, #20]
 8009d6c:	4313      	orrs	r3, r2
 8009d6e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8009d76:	683b      	ldr	r3, [r7, #0]
 8009d78:	69db      	ldr	r3, [r3, #28]
 8009d7a:	4313      	orrs	r3, r2
 8009d7c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	68fa      	ldr	r2, [r7, #12]
 8009d84:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	2200      	movs	r2, #0
 8009d8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009d8e:	2300      	movs	r3, #0
}
 8009d90:	4618      	mov	r0, r3
 8009d92:	3714      	adds	r7, #20
 8009d94:	46bd      	mov	sp, r7
 8009d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9a:	4770      	bx	lr

08009d9c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009d9c:	b480      	push	{r7}
 8009d9e:	b083      	sub	sp, #12
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009da4:	bf00      	nop
 8009da6:	370c      	adds	r7, #12
 8009da8:	46bd      	mov	sp, r7
 8009daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dae:	4770      	bx	lr

08009db0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009db0:	b480      	push	{r7}
 8009db2:	b083      	sub	sp, #12
 8009db4:	af00      	add	r7, sp, #0
 8009db6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009db8:	bf00      	nop
 8009dba:	370c      	adds	r7, #12
 8009dbc:	46bd      	mov	sp, r7
 8009dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc2:	4770      	bx	lr

08009dc4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009dc4:	b580      	push	{r7, lr}
 8009dc6:	b082      	sub	sp, #8
 8009dc8:	af00      	add	r7, sp, #0
 8009dca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d101      	bne.n	8009dd6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009dd2:	2301      	movs	r3, #1
 8009dd4:	e03f      	b.n	8009e56 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009ddc:	b2db      	uxtb	r3, r3
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d106      	bne.n	8009df0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	2200      	movs	r2, #0
 8009de6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009dea:	6878      	ldr	r0, [r7, #4]
 8009dec:	f7f9 f834 	bl	8002e58 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	2224      	movs	r2, #36	; 0x24
 8009df4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	68da      	ldr	r2, [r3, #12]
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009e06:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009e08:	6878      	ldr	r0, [r7, #4]
 8009e0a:	f000 f829 	bl	8009e60 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	691a      	ldr	r2, [r3, #16]
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009e1c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	695a      	ldr	r2, [r3, #20]
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009e2c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	68da      	ldr	r2, [r3, #12]
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009e3c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	2200      	movs	r2, #0
 8009e42:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	2220      	movs	r2, #32
 8009e48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	2220      	movs	r2, #32
 8009e50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009e54:	2300      	movs	r3, #0
}
 8009e56:	4618      	mov	r0, r3
 8009e58:	3708      	adds	r7, #8
 8009e5a:	46bd      	mov	sp, r7
 8009e5c:	bd80      	pop	{r7, pc}
	...

08009e60 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009e60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e64:	b09f      	sub	sp, #124	; 0x7c
 8009e66:	af00      	add	r7, sp, #0
 8009e68:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009e6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	691b      	ldr	r3, [r3, #16]
 8009e70:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8009e74:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009e76:	68d9      	ldr	r1, [r3, #12]
 8009e78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009e7a:	681a      	ldr	r2, [r3, #0]
 8009e7c:	ea40 0301 	orr.w	r3, r0, r1
 8009e80:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009e82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009e84:	689a      	ldr	r2, [r3, #8]
 8009e86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009e88:	691b      	ldr	r3, [r3, #16]
 8009e8a:	431a      	orrs	r2, r3
 8009e8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009e8e:	695b      	ldr	r3, [r3, #20]
 8009e90:	431a      	orrs	r2, r3
 8009e92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009e94:	69db      	ldr	r3, [r3, #28]
 8009e96:	4313      	orrs	r3, r2
 8009e98:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8009e9a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	68db      	ldr	r3, [r3, #12]
 8009ea0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8009ea4:	f021 010c 	bic.w	r1, r1, #12
 8009ea8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009eaa:	681a      	ldr	r2, [r3, #0]
 8009eac:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009eae:	430b      	orrs	r3, r1
 8009eb0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009eb2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	695b      	ldr	r3, [r3, #20]
 8009eb8:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8009ebc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009ebe:	6999      	ldr	r1, [r3, #24]
 8009ec0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009ec2:	681a      	ldr	r2, [r3, #0]
 8009ec4:	ea40 0301 	orr.w	r3, r0, r1
 8009ec8:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009eca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009ecc:	681a      	ldr	r2, [r3, #0]
 8009ece:	4bc5      	ldr	r3, [pc, #788]	; (800a1e4 <UART_SetConfig+0x384>)
 8009ed0:	429a      	cmp	r2, r3
 8009ed2:	d004      	beq.n	8009ede <UART_SetConfig+0x7e>
 8009ed4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009ed6:	681a      	ldr	r2, [r3, #0]
 8009ed8:	4bc3      	ldr	r3, [pc, #780]	; (800a1e8 <UART_SetConfig+0x388>)
 8009eda:	429a      	cmp	r2, r3
 8009edc:	d103      	bne.n	8009ee6 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009ede:	f7fc fe55 	bl	8006b8c <HAL_RCC_GetPCLK2Freq>
 8009ee2:	6778      	str	r0, [r7, #116]	; 0x74
 8009ee4:	e002      	b.n	8009eec <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009ee6:	f7fc fe3d 	bl	8006b64 <HAL_RCC_GetPCLK1Freq>
 8009eea:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009eec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009eee:	69db      	ldr	r3, [r3, #28]
 8009ef0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009ef4:	f040 80b6 	bne.w	800a064 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009ef8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009efa:	461c      	mov	r4, r3
 8009efc:	f04f 0500 	mov.w	r5, #0
 8009f00:	4622      	mov	r2, r4
 8009f02:	462b      	mov	r3, r5
 8009f04:	1891      	adds	r1, r2, r2
 8009f06:	6439      	str	r1, [r7, #64]	; 0x40
 8009f08:	415b      	adcs	r3, r3
 8009f0a:	647b      	str	r3, [r7, #68]	; 0x44
 8009f0c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8009f10:	1912      	adds	r2, r2, r4
 8009f12:	eb45 0303 	adc.w	r3, r5, r3
 8009f16:	f04f 0000 	mov.w	r0, #0
 8009f1a:	f04f 0100 	mov.w	r1, #0
 8009f1e:	00d9      	lsls	r1, r3, #3
 8009f20:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009f24:	00d0      	lsls	r0, r2, #3
 8009f26:	4602      	mov	r2, r0
 8009f28:	460b      	mov	r3, r1
 8009f2a:	1911      	adds	r1, r2, r4
 8009f2c:	6639      	str	r1, [r7, #96]	; 0x60
 8009f2e:	416b      	adcs	r3, r5
 8009f30:	667b      	str	r3, [r7, #100]	; 0x64
 8009f32:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f34:	685b      	ldr	r3, [r3, #4]
 8009f36:	461a      	mov	r2, r3
 8009f38:	f04f 0300 	mov.w	r3, #0
 8009f3c:	1891      	adds	r1, r2, r2
 8009f3e:	63b9      	str	r1, [r7, #56]	; 0x38
 8009f40:	415b      	adcs	r3, r3
 8009f42:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009f44:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009f48:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8009f4c:	f7f6 f990 	bl	8000270 <__aeabi_uldivmod>
 8009f50:	4602      	mov	r2, r0
 8009f52:	460b      	mov	r3, r1
 8009f54:	4ba5      	ldr	r3, [pc, #660]	; (800a1ec <UART_SetConfig+0x38c>)
 8009f56:	fba3 2302 	umull	r2, r3, r3, r2
 8009f5a:	095b      	lsrs	r3, r3, #5
 8009f5c:	011e      	lsls	r6, r3, #4
 8009f5e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009f60:	461c      	mov	r4, r3
 8009f62:	f04f 0500 	mov.w	r5, #0
 8009f66:	4622      	mov	r2, r4
 8009f68:	462b      	mov	r3, r5
 8009f6a:	1891      	adds	r1, r2, r2
 8009f6c:	6339      	str	r1, [r7, #48]	; 0x30
 8009f6e:	415b      	adcs	r3, r3
 8009f70:	637b      	str	r3, [r7, #52]	; 0x34
 8009f72:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8009f76:	1912      	adds	r2, r2, r4
 8009f78:	eb45 0303 	adc.w	r3, r5, r3
 8009f7c:	f04f 0000 	mov.w	r0, #0
 8009f80:	f04f 0100 	mov.w	r1, #0
 8009f84:	00d9      	lsls	r1, r3, #3
 8009f86:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009f8a:	00d0      	lsls	r0, r2, #3
 8009f8c:	4602      	mov	r2, r0
 8009f8e:	460b      	mov	r3, r1
 8009f90:	1911      	adds	r1, r2, r4
 8009f92:	65b9      	str	r1, [r7, #88]	; 0x58
 8009f94:	416b      	adcs	r3, r5
 8009f96:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009f98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f9a:	685b      	ldr	r3, [r3, #4]
 8009f9c:	461a      	mov	r2, r3
 8009f9e:	f04f 0300 	mov.w	r3, #0
 8009fa2:	1891      	adds	r1, r2, r2
 8009fa4:	62b9      	str	r1, [r7, #40]	; 0x28
 8009fa6:	415b      	adcs	r3, r3
 8009fa8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009faa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009fae:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8009fb2:	f7f6 f95d 	bl	8000270 <__aeabi_uldivmod>
 8009fb6:	4602      	mov	r2, r0
 8009fb8:	460b      	mov	r3, r1
 8009fba:	4b8c      	ldr	r3, [pc, #560]	; (800a1ec <UART_SetConfig+0x38c>)
 8009fbc:	fba3 1302 	umull	r1, r3, r3, r2
 8009fc0:	095b      	lsrs	r3, r3, #5
 8009fc2:	2164      	movs	r1, #100	; 0x64
 8009fc4:	fb01 f303 	mul.w	r3, r1, r3
 8009fc8:	1ad3      	subs	r3, r2, r3
 8009fca:	00db      	lsls	r3, r3, #3
 8009fcc:	3332      	adds	r3, #50	; 0x32
 8009fce:	4a87      	ldr	r2, [pc, #540]	; (800a1ec <UART_SetConfig+0x38c>)
 8009fd0:	fba2 2303 	umull	r2, r3, r2, r3
 8009fd4:	095b      	lsrs	r3, r3, #5
 8009fd6:	005b      	lsls	r3, r3, #1
 8009fd8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009fdc:	441e      	add	r6, r3
 8009fde:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009fe0:	4618      	mov	r0, r3
 8009fe2:	f04f 0100 	mov.w	r1, #0
 8009fe6:	4602      	mov	r2, r0
 8009fe8:	460b      	mov	r3, r1
 8009fea:	1894      	adds	r4, r2, r2
 8009fec:	623c      	str	r4, [r7, #32]
 8009fee:	415b      	adcs	r3, r3
 8009ff0:	627b      	str	r3, [r7, #36]	; 0x24
 8009ff2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009ff6:	1812      	adds	r2, r2, r0
 8009ff8:	eb41 0303 	adc.w	r3, r1, r3
 8009ffc:	f04f 0400 	mov.w	r4, #0
 800a000:	f04f 0500 	mov.w	r5, #0
 800a004:	00dd      	lsls	r5, r3, #3
 800a006:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800a00a:	00d4      	lsls	r4, r2, #3
 800a00c:	4622      	mov	r2, r4
 800a00e:	462b      	mov	r3, r5
 800a010:	1814      	adds	r4, r2, r0
 800a012:	653c      	str	r4, [r7, #80]	; 0x50
 800a014:	414b      	adcs	r3, r1
 800a016:	657b      	str	r3, [r7, #84]	; 0x54
 800a018:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a01a:	685b      	ldr	r3, [r3, #4]
 800a01c:	461a      	mov	r2, r3
 800a01e:	f04f 0300 	mov.w	r3, #0
 800a022:	1891      	adds	r1, r2, r2
 800a024:	61b9      	str	r1, [r7, #24]
 800a026:	415b      	adcs	r3, r3
 800a028:	61fb      	str	r3, [r7, #28]
 800a02a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a02e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800a032:	f7f6 f91d 	bl	8000270 <__aeabi_uldivmod>
 800a036:	4602      	mov	r2, r0
 800a038:	460b      	mov	r3, r1
 800a03a:	4b6c      	ldr	r3, [pc, #432]	; (800a1ec <UART_SetConfig+0x38c>)
 800a03c:	fba3 1302 	umull	r1, r3, r3, r2
 800a040:	095b      	lsrs	r3, r3, #5
 800a042:	2164      	movs	r1, #100	; 0x64
 800a044:	fb01 f303 	mul.w	r3, r1, r3
 800a048:	1ad3      	subs	r3, r2, r3
 800a04a:	00db      	lsls	r3, r3, #3
 800a04c:	3332      	adds	r3, #50	; 0x32
 800a04e:	4a67      	ldr	r2, [pc, #412]	; (800a1ec <UART_SetConfig+0x38c>)
 800a050:	fba2 2303 	umull	r2, r3, r2, r3
 800a054:	095b      	lsrs	r3, r3, #5
 800a056:	f003 0207 	and.w	r2, r3, #7
 800a05a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	4432      	add	r2, r6
 800a060:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a062:	e0b9      	b.n	800a1d8 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a064:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a066:	461c      	mov	r4, r3
 800a068:	f04f 0500 	mov.w	r5, #0
 800a06c:	4622      	mov	r2, r4
 800a06e:	462b      	mov	r3, r5
 800a070:	1891      	adds	r1, r2, r2
 800a072:	6139      	str	r1, [r7, #16]
 800a074:	415b      	adcs	r3, r3
 800a076:	617b      	str	r3, [r7, #20]
 800a078:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800a07c:	1912      	adds	r2, r2, r4
 800a07e:	eb45 0303 	adc.w	r3, r5, r3
 800a082:	f04f 0000 	mov.w	r0, #0
 800a086:	f04f 0100 	mov.w	r1, #0
 800a08a:	00d9      	lsls	r1, r3, #3
 800a08c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a090:	00d0      	lsls	r0, r2, #3
 800a092:	4602      	mov	r2, r0
 800a094:	460b      	mov	r3, r1
 800a096:	eb12 0804 	adds.w	r8, r2, r4
 800a09a:	eb43 0905 	adc.w	r9, r3, r5
 800a09e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a0a0:	685b      	ldr	r3, [r3, #4]
 800a0a2:	4618      	mov	r0, r3
 800a0a4:	f04f 0100 	mov.w	r1, #0
 800a0a8:	f04f 0200 	mov.w	r2, #0
 800a0ac:	f04f 0300 	mov.w	r3, #0
 800a0b0:	008b      	lsls	r3, r1, #2
 800a0b2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800a0b6:	0082      	lsls	r2, r0, #2
 800a0b8:	4640      	mov	r0, r8
 800a0ba:	4649      	mov	r1, r9
 800a0bc:	f7f6 f8d8 	bl	8000270 <__aeabi_uldivmod>
 800a0c0:	4602      	mov	r2, r0
 800a0c2:	460b      	mov	r3, r1
 800a0c4:	4b49      	ldr	r3, [pc, #292]	; (800a1ec <UART_SetConfig+0x38c>)
 800a0c6:	fba3 2302 	umull	r2, r3, r3, r2
 800a0ca:	095b      	lsrs	r3, r3, #5
 800a0cc:	011e      	lsls	r6, r3, #4
 800a0ce:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a0d0:	4618      	mov	r0, r3
 800a0d2:	f04f 0100 	mov.w	r1, #0
 800a0d6:	4602      	mov	r2, r0
 800a0d8:	460b      	mov	r3, r1
 800a0da:	1894      	adds	r4, r2, r2
 800a0dc:	60bc      	str	r4, [r7, #8]
 800a0de:	415b      	adcs	r3, r3
 800a0e0:	60fb      	str	r3, [r7, #12]
 800a0e2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a0e6:	1812      	adds	r2, r2, r0
 800a0e8:	eb41 0303 	adc.w	r3, r1, r3
 800a0ec:	f04f 0400 	mov.w	r4, #0
 800a0f0:	f04f 0500 	mov.w	r5, #0
 800a0f4:	00dd      	lsls	r5, r3, #3
 800a0f6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800a0fa:	00d4      	lsls	r4, r2, #3
 800a0fc:	4622      	mov	r2, r4
 800a0fe:	462b      	mov	r3, r5
 800a100:	1814      	adds	r4, r2, r0
 800a102:	64bc      	str	r4, [r7, #72]	; 0x48
 800a104:	414b      	adcs	r3, r1
 800a106:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a108:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a10a:	685b      	ldr	r3, [r3, #4]
 800a10c:	4618      	mov	r0, r3
 800a10e:	f04f 0100 	mov.w	r1, #0
 800a112:	f04f 0200 	mov.w	r2, #0
 800a116:	f04f 0300 	mov.w	r3, #0
 800a11a:	008b      	lsls	r3, r1, #2
 800a11c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800a120:	0082      	lsls	r2, r0, #2
 800a122:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800a126:	f7f6 f8a3 	bl	8000270 <__aeabi_uldivmod>
 800a12a:	4602      	mov	r2, r0
 800a12c:	460b      	mov	r3, r1
 800a12e:	4b2f      	ldr	r3, [pc, #188]	; (800a1ec <UART_SetConfig+0x38c>)
 800a130:	fba3 1302 	umull	r1, r3, r3, r2
 800a134:	095b      	lsrs	r3, r3, #5
 800a136:	2164      	movs	r1, #100	; 0x64
 800a138:	fb01 f303 	mul.w	r3, r1, r3
 800a13c:	1ad3      	subs	r3, r2, r3
 800a13e:	011b      	lsls	r3, r3, #4
 800a140:	3332      	adds	r3, #50	; 0x32
 800a142:	4a2a      	ldr	r2, [pc, #168]	; (800a1ec <UART_SetConfig+0x38c>)
 800a144:	fba2 2303 	umull	r2, r3, r2, r3
 800a148:	095b      	lsrs	r3, r3, #5
 800a14a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a14e:	441e      	add	r6, r3
 800a150:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a152:	4618      	mov	r0, r3
 800a154:	f04f 0100 	mov.w	r1, #0
 800a158:	4602      	mov	r2, r0
 800a15a:	460b      	mov	r3, r1
 800a15c:	1894      	adds	r4, r2, r2
 800a15e:	603c      	str	r4, [r7, #0]
 800a160:	415b      	adcs	r3, r3
 800a162:	607b      	str	r3, [r7, #4]
 800a164:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a168:	1812      	adds	r2, r2, r0
 800a16a:	eb41 0303 	adc.w	r3, r1, r3
 800a16e:	f04f 0400 	mov.w	r4, #0
 800a172:	f04f 0500 	mov.w	r5, #0
 800a176:	00dd      	lsls	r5, r3, #3
 800a178:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800a17c:	00d4      	lsls	r4, r2, #3
 800a17e:	4622      	mov	r2, r4
 800a180:	462b      	mov	r3, r5
 800a182:	eb12 0a00 	adds.w	sl, r2, r0
 800a186:	eb43 0b01 	adc.w	fp, r3, r1
 800a18a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a18c:	685b      	ldr	r3, [r3, #4]
 800a18e:	4618      	mov	r0, r3
 800a190:	f04f 0100 	mov.w	r1, #0
 800a194:	f04f 0200 	mov.w	r2, #0
 800a198:	f04f 0300 	mov.w	r3, #0
 800a19c:	008b      	lsls	r3, r1, #2
 800a19e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800a1a2:	0082      	lsls	r2, r0, #2
 800a1a4:	4650      	mov	r0, sl
 800a1a6:	4659      	mov	r1, fp
 800a1a8:	f7f6 f862 	bl	8000270 <__aeabi_uldivmod>
 800a1ac:	4602      	mov	r2, r0
 800a1ae:	460b      	mov	r3, r1
 800a1b0:	4b0e      	ldr	r3, [pc, #56]	; (800a1ec <UART_SetConfig+0x38c>)
 800a1b2:	fba3 1302 	umull	r1, r3, r3, r2
 800a1b6:	095b      	lsrs	r3, r3, #5
 800a1b8:	2164      	movs	r1, #100	; 0x64
 800a1ba:	fb01 f303 	mul.w	r3, r1, r3
 800a1be:	1ad3      	subs	r3, r2, r3
 800a1c0:	011b      	lsls	r3, r3, #4
 800a1c2:	3332      	adds	r3, #50	; 0x32
 800a1c4:	4a09      	ldr	r2, [pc, #36]	; (800a1ec <UART_SetConfig+0x38c>)
 800a1c6:	fba2 2303 	umull	r2, r3, r2, r3
 800a1ca:	095b      	lsrs	r3, r3, #5
 800a1cc:	f003 020f 	and.w	r2, r3, #15
 800a1d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	4432      	add	r2, r6
 800a1d6:	609a      	str	r2, [r3, #8]
}
 800a1d8:	bf00      	nop
 800a1da:	377c      	adds	r7, #124	; 0x7c
 800a1dc:	46bd      	mov	sp, r7
 800a1de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1e2:	bf00      	nop
 800a1e4:	40011000 	.word	0x40011000
 800a1e8:	40011400 	.word	0x40011400
 800a1ec:	51eb851f 	.word	0x51eb851f

0800a1f0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a1f0:	b084      	sub	sp, #16
 800a1f2:	b580      	push	{r7, lr}
 800a1f4:	b084      	sub	sp, #16
 800a1f6:	af00      	add	r7, sp, #0
 800a1f8:	6078      	str	r0, [r7, #4]
 800a1fa:	f107 001c 	add.w	r0, r7, #28
 800a1fe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a202:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a204:	2b01      	cmp	r3, #1
 800a206:	d122      	bne.n	800a24e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a20c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	68db      	ldr	r3, [r3, #12]
 800a218:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800a21c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a220:	687a      	ldr	r2, [r7, #4]
 800a222:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	68db      	ldr	r3, [r3, #12]
 800a228:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a230:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a232:	2b01      	cmp	r3, #1
 800a234:	d105      	bne.n	800a242 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	68db      	ldr	r3, [r3, #12]
 800a23a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800a242:	6878      	ldr	r0, [r7, #4]
 800a244:	f001 fac6 	bl	800b7d4 <USB_CoreReset>
 800a248:	4603      	mov	r3, r0
 800a24a:	73fb      	strb	r3, [r7, #15]
 800a24c:	e01a      	b.n	800a284 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	68db      	ldr	r3, [r3, #12]
 800a252:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a25a:	6878      	ldr	r0, [r7, #4]
 800a25c:	f001 faba 	bl	800b7d4 <USB_CoreReset>
 800a260:	4603      	mov	r3, r0
 800a262:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800a264:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a266:	2b00      	cmp	r3, #0
 800a268:	d106      	bne.n	800a278 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a26e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	639a      	str	r2, [r3, #56]	; 0x38
 800a276:	e005      	b.n	800a284 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a27c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800a284:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a286:	2b01      	cmp	r3, #1
 800a288:	d10b      	bne.n	800a2a2 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	689b      	ldr	r3, [r3, #8]
 800a28e:	f043 0206 	orr.w	r2, r3, #6
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	689b      	ldr	r3, [r3, #8]
 800a29a:	f043 0220 	orr.w	r2, r3, #32
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a2a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2a4:	4618      	mov	r0, r3
 800a2a6:	3710      	adds	r7, #16
 800a2a8:	46bd      	mov	sp, r7
 800a2aa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a2ae:	b004      	add	sp, #16
 800a2b0:	4770      	bx	lr
	...

0800a2b4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800a2b4:	b480      	push	{r7}
 800a2b6:	b087      	sub	sp, #28
 800a2b8:	af00      	add	r7, sp, #0
 800a2ba:	60f8      	str	r0, [r7, #12]
 800a2bc:	60b9      	str	r1, [r7, #8]
 800a2be:	4613      	mov	r3, r2
 800a2c0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800a2c2:	79fb      	ldrb	r3, [r7, #7]
 800a2c4:	2b02      	cmp	r3, #2
 800a2c6:	d165      	bne.n	800a394 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800a2c8:	68bb      	ldr	r3, [r7, #8]
 800a2ca:	4a41      	ldr	r2, [pc, #260]	; (800a3d0 <USB_SetTurnaroundTime+0x11c>)
 800a2cc:	4293      	cmp	r3, r2
 800a2ce:	d906      	bls.n	800a2de <USB_SetTurnaroundTime+0x2a>
 800a2d0:	68bb      	ldr	r3, [r7, #8]
 800a2d2:	4a40      	ldr	r2, [pc, #256]	; (800a3d4 <USB_SetTurnaroundTime+0x120>)
 800a2d4:	4293      	cmp	r3, r2
 800a2d6:	d202      	bcs.n	800a2de <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800a2d8:	230f      	movs	r3, #15
 800a2da:	617b      	str	r3, [r7, #20]
 800a2dc:	e062      	b.n	800a3a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800a2de:	68bb      	ldr	r3, [r7, #8]
 800a2e0:	4a3c      	ldr	r2, [pc, #240]	; (800a3d4 <USB_SetTurnaroundTime+0x120>)
 800a2e2:	4293      	cmp	r3, r2
 800a2e4:	d306      	bcc.n	800a2f4 <USB_SetTurnaroundTime+0x40>
 800a2e6:	68bb      	ldr	r3, [r7, #8]
 800a2e8:	4a3b      	ldr	r2, [pc, #236]	; (800a3d8 <USB_SetTurnaroundTime+0x124>)
 800a2ea:	4293      	cmp	r3, r2
 800a2ec:	d202      	bcs.n	800a2f4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800a2ee:	230e      	movs	r3, #14
 800a2f0:	617b      	str	r3, [r7, #20]
 800a2f2:	e057      	b.n	800a3a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800a2f4:	68bb      	ldr	r3, [r7, #8]
 800a2f6:	4a38      	ldr	r2, [pc, #224]	; (800a3d8 <USB_SetTurnaroundTime+0x124>)
 800a2f8:	4293      	cmp	r3, r2
 800a2fa:	d306      	bcc.n	800a30a <USB_SetTurnaroundTime+0x56>
 800a2fc:	68bb      	ldr	r3, [r7, #8]
 800a2fe:	4a37      	ldr	r2, [pc, #220]	; (800a3dc <USB_SetTurnaroundTime+0x128>)
 800a300:	4293      	cmp	r3, r2
 800a302:	d202      	bcs.n	800a30a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800a304:	230d      	movs	r3, #13
 800a306:	617b      	str	r3, [r7, #20]
 800a308:	e04c      	b.n	800a3a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800a30a:	68bb      	ldr	r3, [r7, #8]
 800a30c:	4a33      	ldr	r2, [pc, #204]	; (800a3dc <USB_SetTurnaroundTime+0x128>)
 800a30e:	4293      	cmp	r3, r2
 800a310:	d306      	bcc.n	800a320 <USB_SetTurnaroundTime+0x6c>
 800a312:	68bb      	ldr	r3, [r7, #8]
 800a314:	4a32      	ldr	r2, [pc, #200]	; (800a3e0 <USB_SetTurnaroundTime+0x12c>)
 800a316:	4293      	cmp	r3, r2
 800a318:	d802      	bhi.n	800a320 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800a31a:	230c      	movs	r3, #12
 800a31c:	617b      	str	r3, [r7, #20]
 800a31e:	e041      	b.n	800a3a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800a320:	68bb      	ldr	r3, [r7, #8]
 800a322:	4a2f      	ldr	r2, [pc, #188]	; (800a3e0 <USB_SetTurnaroundTime+0x12c>)
 800a324:	4293      	cmp	r3, r2
 800a326:	d906      	bls.n	800a336 <USB_SetTurnaroundTime+0x82>
 800a328:	68bb      	ldr	r3, [r7, #8]
 800a32a:	4a2e      	ldr	r2, [pc, #184]	; (800a3e4 <USB_SetTurnaroundTime+0x130>)
 800a32c:	4293      	cmp	r3, r2
 800a32e:	d802      	bhi.n	800a336 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800a330:	230b      	movs	r3, #11
 800a332:	617b      	str	r3, [r7, #20]
 800a334:	e036      	b.n	800a3a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800a336:	68bb      	ldr	r3, [r7, #8]
 800a338:	4a2a      	ldr	r2, [pc, #168]	; (800a3e4 <USB_SetTurnaroundTime+0x130>)
 800a33a:	4293      	cmp	r3, r2
 800a33c:	d906      	bls.n	800a34c <USB_SetTurnaroundTime+0x98>
 800a33e:	68bb      	ldr	r3, [r7, #8]
 800a340:	4a29      	ldr	r2, [pc, #164]	; (800a3e8 <USB_SetTurnaroundTime+0x134>)
 800a342:	4293      	cmp	r3, r2
 800a344:	d802      	bhi.n	800a34c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800a346:	230a      	movs	r3, #10
 800a348:	617b      	str	r3, [r7, #20]
 800a34a:	e02b      	b.n	800a3a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800a34c:	68bb      	ldr	r3, [r7, #8]
 800a34e:	4a26      	ldr	r2, [pc, #152]	; (800a3e8 <USB_SetTurnaroundTime+0x134>)
 800a350:	4293      	cmp	r3, r2
 800a352:	d906      	bls.n	800a362 <USB_SetTurnaroundTime+0xae>
 800a354:	68bb      	ldr	r3, [r7, #8]
 800a356:	4a25      	ldr	r2, [pc, #148]	; (800a3ec <USB_SetTurnaroundTime+0x138>)
 800a358:	4293      	cmp	r3, r2
 800a35a:	d202      	bcs.n	800a362 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800a35c:	2309      	movs	r3, #9
 800a35e:	617b      	str	r3, [r7, #20]
 800a360:	e020      	b.n	800a3a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800a362:	68bb      	ldr	r3, [r7, #8]
 800a364:	4a21      	ldr	r2, [pc, #132]	; (800a3ec <USB_SetTurnaroundTime+0x138>)
 800a366:	4293      	cmp	r3, r2
 800a368:	d306      	bcc.n	800a378 <USB_SetTurnaroundTime+0xc4>
 800a36a:	68bb      	ldr	r3, [r7, #8]
 800a36c:	4a20      	ldr	r2, [pc, #128]	; (800a3f0 <USB_SetTurnaroundTime+0x13c>)
 800a36e:	4293      	cmp	r3, r2
 800a370:	d802      	bhi.n	800a378 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800a372:	2308      	movs	r3, #8
 800a374:	617b      	str	r3, [r7, #20]
 800a376:	e015      	b.n	800a3a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800a378:	68bb      	ldr	r3, [r7, #8]
 800a37a:	4a1d      	ldr	r2, [pc, #116]	; (800a3f0 <USB_SetTurnaroundTime+0x13c>)
 800a37c:	4293      	cmp	r3, r2
 800a37e:	d906      	bls.n	800a38e <USB_SetTurnaroundTime+0xda>
 800a380:	68bb      	ldr	r3, [r7, #8]
 800a382:	4a1c      	ldr	r2, [pc, #112]	; (800a3f4 <USB_SetTurnaroundTime+0x140>)
 800a384:	4293      	cmp	r3, r2
 800a386:	d202      	bcs.n	800a38e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800a388:	2307      	movs	r3, #7
 800a38a:	617b      	str	r3, [r7, #20]
 800a38c:	e00a      	b.n	800a3a4 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800a38e:	2306      	movs	r3, #6
 800a390:	617b      	str	r3, [r7, #20]
 800a392:	e007      	b.n	800a3a4 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800a394:	79fb      	ldrb	r3, [r7, #7]
 800a396:	2b00      	cmp	r3, #0
 800a398:	d102      	bne.n	800a3a0 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800a39a:	2309      	movs	r3, #9
 800a39c:	617b      	str	r3, [r7, #20]
 800a39e:	e001      	b.n	800a3a4 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800a3a0:	2309      	movs	r3, #9
 800a3a2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	68db      	ldr	r3, [r3, #12]
 800a3a8:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	68da      	ldr	r2, [r3, #12]
 800a3b4:	697b      	ldr	r3, [r7, #20]
 800a3b6:	029b      	lsls	r3, r3, #10
 800a3b8:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800a3bc:	431a      	orrs	r2, r3
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a3c2:	2300      	movs	r3, #0
}
 800a3c4:	4618      	mov	r0, r3
 800a3c6:	371c      	adds	r7, #28
 800a3c8:	46bd      	mov	sp, r7
 800a3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ce:	4770      	bx	lr
 800a3d0:	00d8acbf 	.word	0x00d8acbf
 800a3d4:	00e4e1c0 	.word	0x00e4e1c0
 800a3d8:	00f42400 	.word	0x00f42400
 800a3dc:	01067380 	.word	0x01067380
 800a3e0:	011a499f 	.word	0x011a499f
 800a3e4:	01312cff 	.word	0x01312cff
 800a3e8:	014ca43f 	.word	0x014ca43f
 800a3ec:	016e3600 	.word	0x016e3600
 800a3f0:	01a6ab1f 	.word	0x01a6ab1f
 800a3f4:	01e84800 	.word	0x01e84800

0800a3f8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a3f8:	b480      	push	{r7}
 800a3fa:	b083      	sub	sp, #12
 800a3fc:	af00      	add	r7, sp, #0
 800a3fe:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	689b      	ldr	r3, [r3, #8]
 800a404:	f043 0201 	orr.w	r2, r3, #1
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a40c:	2300      	movs	r3, #0
}
 800a40e:	4618      	mov	r0, r3
 800a410:	370c      	adds	r7, #12
 800a412:	46bd      	mov	sp, r7
 800a414:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a418:	4770      	bx	lr

0800a41a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a41a:	b480      	push	{r7}
 800a41c:	b083      	sub	sp, #12
 800a41e:	af00      	add	r7, sp, #0
 800a420:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	689b      	ldr	r3, [r3, #8]
 800a426:	f023 0201 	bic.w	r2, r3, #1
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a42e:	2300      	movs	r3, #0
}
 800a430:	4618      	mov	r0, r3
 800a432:	370c      	adds	r7, #12
 800a434:	46bd      	mov	sp, r7
 800a436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a43a:	4770      	bx	lr

0800a43c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a43c:	b580      	push	{r7, lr}
 800a43e:	b082      	sub	sp, #8
 800a440:	af00      	add	r7, sp, #0
 800a442:	6078      	str	r0, [r7, #4]
 800a444:	460b      	mov	r3, r1
 800a446:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	68db      	ldr	r3, [r3, #12]
 800a44c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a454:	78fb      	ldrb	r3, [r7, #3]
 800a456:	2b01      	cmp	r3, #1
 800a458:	d106      	bne.n	800a468 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	68db      	ldr	r3, [r3, #12]
 800a45e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	60da      	str	r2, [r3, #12]
 800a466:	e00b      	b.n	800a480 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800a468:	78fb      	ldrb	r3, [r7, #3]
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d106      	bne.n	800a47c <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	68db      	ldr	r3, [r3, #12]
 800a472:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	60da      	str	r2, [r3, #12]
 800a47a:	e001      	b.n	800a480 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800a47c:	2301      	movs	r3, #1
 800a47e:	e003      	b.n	800a488 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800a480:	2032      	movs	r0, #50	; 0x32
 800a482:	f7f8 ff83 	bl	800338c <HAL_Delay>

  return HAL_OK;
 800a486:	2300      	movs	r3, #0
}
 800a488:	4618      	mov	r0, r3
 800a48a:	3708      	adds	r7, #8
 800a48c:	46bd      	mov	sp, r7
 800a48e:	bd80      	pop	{r7, pc}

0800a490 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a490:	b084      	sub	sp, #16
 800a492:	b580      	push	{r7, lr}
 800a494:	b086      	sub	sp, #24
 800a496:	af00      	add	r7, sp, #0
 800a498:	6078      	str	r0, [r7, #4]
 800a49a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800a49e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a4a2:	2300      	movs	r3, #0
 800a4a4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800a4aa:	2300      	movs	r3, #0
 800a4ac:	613b      	str	r3, [r7, #16]
 800a4ae:	e009      	b.n	800a4c4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800a4b0:	687a      	ldr	r2, [r7, #4]
 800a4b2:	693b      	ldr	r3, [r7, #16]
 800a4b4:	3340      	adds	r3, #64	; 0x40
 800a4b6:	009b      	lsls	r3, r3, #2
 800a4b8:	4413      	add	r3, r2
 800a4ba:	2200      	movs	r2, #0
 800a4bc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800a4be:	693b      	ldr	r3, [r7, #16]
 800a4c0:	3301      	adds	r3, #1
 800a4c2:	613b      	str	r3, [r7, #16]
 800a4c4:	693b      	ldr	r3, [r7, #16]
 800a4c6:	2b0e      	cmp	r3, #14
 800a4c8:	d9f2      	bls.n	800a4b0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800a4ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d11c      	bne.n	800a50a <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a4d6:	685b      	ldr	r3, [r3, #4]
 800a4d8:	68fa      	ldr	r2, [r7, #12]
 800a4da:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a4de:	f043 0302 	orr.w	r3, r3, #2
 800a4e2:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4e8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4f4:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a500:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	639a      	str	r2, [r3, #56]	; 0x38
 800a508:	e00b      	b.n	800a522 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a50e:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a51a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a528:	461a      	mov	r2, r3
 800a52a:	2300      	movs	r3, #0
 800a52c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a534:	4619      	mov	r1, r3
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a53c:	461a      	mov	r2, r3
 800a53e:	680b      	ldr	r3, [r1, #0]
 800a540:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a542:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a544:	2b01      	cmp	r3, #1
 800a546:	d10c      	bne.n	800a562 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800a548:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d104      	bne.n	800a558 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800a54e:	2100      	movs	r1, #0
 800a550:	6878      	ldr	r0, [r7, #4]
 800a552:	f000 f949 	bl	800a7e8 <USB_SetDevSpeed>
 800a556:	e008      	b.n	800a56a <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800a558:	2101      	movs	r1, #1
 800a55a:	6878      	ldr	r0, [r7, #4]
 800a55c:	f000 f944 	bl	800a7e8 <USB_SetDevSpeed>
 800a560:	e003      	b.n	800a56a <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a562:	2103      	movs	r1, #3
 800a564:	6878      	ldr	r0, [r7, #4]
 800a566:	f000 f93f 	bl	800a7e8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a56a:	2110      	movs	r1, #16
 800a56c:	6878      	ldr	r0, [r7, #4]
 800a56e:	f000 f8f3 	bl	800a758 <USB_FlushTxFifo>
 800a572:	4603      	mov	r3, r0
 800a574:	2b00      	cmp	r3, #0
 800a576:	d001      	beq.n	800a57c <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800a578:	2301      	movs	r3, #1
 800a57a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a57c:	6878      	ldr	r0, [r7, #4]
 800a57e:	f000 f911 	bl	800a7a4 <USB_FlushRxFifo>
 800a582:	4603      	mov	r3, r0
 800a584:	2b00      	cmp	r3, #0
 800a586:	d001      	beq.n	800a58c <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800a588:	2301      	movs	r3, #1
 800a58a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a592:	461a      	mov	r2, r3
 800a594:	2300      	movs	r3, #0
 800a596:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a59e:	461a      	mov	r2, r3
 800a5a0:	2300      	movs	r3, #0
 800a5a2:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a5aa:	461a      	mov	r2, r3
 800a5ac:	2300      	movs	r3, #0
 800a5ae:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a5b0:	2300      	movs	r3, #0
 800a5b2:	613b      	str	r3, [r7, #16]
 800a5b4:	e043      	b.n	800a63e <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a5b6:	693b      	ldr	r3, [r7, #16]
 800a5b8:	015a      	lsls	r2, r3, #5
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	4413      	add	r3, r2
 800a5be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a5c8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a5cc:	d118      	bne.n	800a600 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800a5ce:	693b      	ldr	r3, [r7, #16]
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d10a      	bne.n	800a5ea <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a5d4:	693b      	ldr	r3, [r7, #16]
 800a5d6:	015a      	lsls	r2, r3, #5
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	4413      	add	r3, r2
 800a5dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a5e0:	461a      	mov	r2, r3
 800a5e2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800a5e6:	6013      	str	r3, [r2, #0]
 800a5e8:	e013      	b.n	800a612 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a5ea:	693b      	ldr	r3, [r7, #16]
 800a5ec:	015a      	lsls	r2, r3, #5
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	4413      	add	r3, r2
 800a5f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a5f6:	461a      	mov	r2, r3
 800a5f8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800a5fc:	6013      	str	r3, [r2, #0]
 800a5fe:	e008      	b.n	800a612 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a600:	693b      	ldr	r3, [r7, #16]
 800a602:	015a      	lsls	r2, r3, #5
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	4413      	add	r3, r2
 800a608:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a60c:	461a      	mov	r2, r3
 800a60e:	2300      	movs	r3, #0
 800a610:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a612:	693b      	ldr	r3, [r7, #16]
 800a614:	015a      	lsls	r2, r3, #5
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	4413      	add	r3, r2
 800a61a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a61e:	461a      	mov	r2, r3
 800a620:	2300      	movs	r3, #0
 800a622:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a624:	693b      	ldr	r3, [r7, #16]
 800a626:	015a      	lsls	r2, r3, #5
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	4413      	add	r3, r2
 800a62c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a630:	461a      	mov	r2, r3
 800a632:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800a636:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a638:	693b      	ldr	r3, [r7, #16]
 800a63a:	3301      	adds	r3, #1
 800a63c:	613b      	str	r3, [r7, #16]
 800a63e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a640:	693a      	ldr	r2, [r7, #16]
 800a642:	429a      	cmp	r2, r3
 800a644:	d3b7      	bcc.n	800a5b6 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a646:	2300      	movs	r3, #0
 800a648:	613b      	str	r3, [r7, #16]
 800a64a:	e043      	b.n	800a6d4 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a64c:	693b      	ldr	r3, [r7, #16]
 800a64e:	015a      	lsls	r2, r3, #5
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	4413      	add	r3, r2
 800a654:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a65e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a662:	d118      	bne.n	800a696 <USB_DevInit+0x206>
    {
      if (i == 0U)
 800a664:	693b      	ldr	r3, [r7, #16]
 800a666:	2b00      	cmp	r3, #0
 800a668:	d10a      	bne.n	800a680 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a66a:	693b      	ldr	r3, [r7, #16]
 800a66c:	015a      	lsls	r2, r3, #5
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	4413      	add	r3, r2
 800a672:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a676:	461a      	mov	r2, r3
 800a678:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800a67c:	6013      	str	r3, [r2, #0]
 800a67e:	e013      	b.n	800a6a8 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a680:	693b      	ldr	r3, [r7, #16]
 800a682:	015a      	lsls	r2, r3, #5
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	4413      	add	r3, r2
 800a688:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a68c:	461a      	mov	r2, r3
 800a68e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800a692:	6013      	str	r3, [r2, #0]
 800a694:	e008      	b.n	800a6a8 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a696:	693b      	ldr	r3, [r7, #16]
 800a698:	015a      	lsls	r2, r3, #5
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	4413      	add	r3, r2
 800a69e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a6a2:	461a      	mov	r2, r3
 800a6a4:	2300      	movs	r3, #0
 800a6a6:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a6a8:	693b      	ldr	r3, [r7, #16]
 800a6aa:	015a      	lsls	r2, r3, #5
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	4413      	add	r3, r2
 800a6b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a6b4:	461a      	mov	r2, r3
 800a6b6:	2300      	movs	r3, #0
 800a6b8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a6ba:	693b      	ldr	r3, [r7, #16]
 800a6bc:	015a      	lsls	r2, r3, #5
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	4413      	add	r3, r2
 800a6c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a6c6:	461a      	mov	r2, r3
 800a6c8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800a6cc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a6ce:	693b      	ldr	r3, [r7, #16]
 800a6d0:	3301      	adds	r3, #1
 800a6d2:	613b      	str	r3, [r7, #16]
 800a6d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6d6:	693a      	ldr	r2, [r7, #16]
 800a6d8:	429a      	cmp	r2, r3
 800a6da:	d3b7      	bcc.n	800a64c <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a6e2:	691b      	ldr	r3, [r3, #16]
 800a6e4:	68fa      	ldr	r2, [r7, #12]
 800a6e6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a6ea:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a6ee:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	2200      	movs	r2, #0
 800a6f4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800a6fc:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a6fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a700:	2b00      	cmp	r3, #0
 800a702:	d105      	bne.n	800a710 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	699b      	ldr	r3, [r3, #24]
 800a708:	f043 0210 	orr.w	r2, r3, #16
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	699a      	ldr	r2, [r3, #24]
 800a714:	4b0f      	ldr	r3, [pc, #60]	; (800a754 <USB_DevInit+0x2c4>)
 800a716:	4313      	orrs	r3, r2
 800a718:	687a      	ldr	r2, [r7, #4]
 800a71a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800a71c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d005      	beq.n	800a72e <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	699b      	ldr	r3, [r3, #24]
 800a726:	f043 0208 	orr.w	r2, r3, #8
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800a72e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a730:	2b01      	cmp	r3, #1
 800a732:	d107      	bne.n	800a744 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	699b      	ldr	r3, [r3, #24]
 800a738:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a73c:	f043 0304 	orr.w	r3, r3, #4
 800a740:	687a      	ldr	r2, [r7, #4]
 800a742:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800a744:	7dfb      	ldrb	r3, [r7, #23]
}
 800a746:	4618      	mov	r0, r3
 800a748:	3718      	adds	r7, #24
 800a74a:	46bd      	mov	sp, r7
 800a74c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a750:	b004      	add	sp, #16
 800a752:	4770      	bx	lr
 800a754:	803c3800 	.word	0x803c3800

0800a758 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a758:	b480      	push	{r7}
 800a75a:	b085      	sub	sp, #20
 800a75c:	af00      	add	r7, sp, #0
 800a75e:	6078      	str	r0, [r7, #4]
 800a760:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800a762:	2300      	movs	r3, #0
 800a764:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a766:	683b      	ldr	r3, [r7, #0]
 800a768:	019b      	lsls	r3, r3, #6
 800a76a:	f043 0220 	orr.w	r2, r3, #32
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	3301      	adds	r3, #1
 800a776:	60fb      	str	r3, [r7, #12]
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	4a09      	ldr	r2, [pc, #36]	; (800a7a0 <USB_FlushTxFifo+0x48>)
 800a77c:	4293      	cmp	r3, r2
 800a77e:	d901      	bls.n	800a784 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800a780:	2303      	movs	r3, #3
 800a782:	e006      	b.n	800a792 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	691b      	ldr	r3, [r3, #16]
 800a788:	f003 0320 	and.w	r3, r3, #32
 800a78c:	2b20      	cmp	r3, #32
 800a78e:	d0f0      	beq.n	800a772 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800a790:	2300      	movs	r3, #0
}
 800a792:	4618      	mov	r0, r3
 800a794:	3714      	adds	r7, #20
 800a796:	46bd      	mov	sp, r7
 800a798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a79c:	4770      	bx	lr
 800a79e:	bf00      	nop
 800a7a0:	00030d40 	.word	0x00030d40

0800a7a4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a7a4:	b480      	push	{r7}
 800a7a6:	b085      	sub	sp, #20
 800a7a8:	af00      	add	r7, sp, #0
 800a7aa:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800a7ac:	2300      	movs	r3, #0
 800a7ae:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	2210      	movs	r2, #16
 800a7b4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	3301      	adds	r3, #1
 800a7ba:	60fb      	str	r3, [r7, #12]
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	4a09      	ldr	r2, [pc, #36]	; (800a7e4 <USB_FlushRxFifo+0x40>)
 800a7c0:	4293      	cmp	r3, r2
 800a7c2:	d901      	bls.n	800a7c8 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800a7c4:	2303      	movs	r3, #3
 800a7c6:	e006      	b.n	800a7d6 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	691b      	ldr	r3, [r3, #16]
 800a7cc:	f003 0310 	and.w	r3, r3, #16
 800a7d0:	2b10      	cmp	r3, #16
 800a7d2:	d0f0      	beq.n	800a7b6 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800a7d4:	2300      	movs	r3, #0
}
 800a7d6:	4618      	mov	r0, r3
 800a7d8:	3714      	adds	r7, #20
 800a7da:	46bd      	mov	sp, r7
 800a7dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e0:	4770      	bx	lr
 800a7e2:	bf00      	nop
 800a7e4:	00030d40 	.word	0x00030d40

0800a7e8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a7e8:	b480      	push	{r7}
 800a7ea:	b085      	sub	sp, #20
 800a7ec:	af00      	add	r7, sp, #0
 800a7ee:	6078      	str	r0, [r7, #4]
 800a7f0:	460b      	mov	r3, r1
 800a7f2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a7fe:	681a      	ldr	r2, [r3, #0]
 800a800:	78fb      	ldrb	r3, [r7, #3]
 800a802:	68f9      	ldr	r1, [r7, #12]
 800a804:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a808:	4313      	orrs	r3, r2
 800a80a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a80c:	2300      	movs	r3, #0
}
 800a80e:	4618      	mov	r0, r3
 800a810:	3714      	adds	r7, #20
 800a812:	46bd      	mov	sp, r7
 800a814:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a818:	4770      	bx	lr

0800a81a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800a81a:	b480      	push	{r7}
 800a81c:	b087      	sub	sp, #28
 800a81e:	af00      	add	r7, sp, #0
 800a820:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800a826:	693b      	ldr	r3, [r7, #16]
 800a828:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a82c:	689b      	ldr	r3, [r3, #8]
 800a82e:	f003 0306 	and.w	r3, r3, #6
 800a832:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	2b00      	cmp	r3, #0
 800a838:	d102      	bne.n	800a840 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800a83a:	2300      	movs	r3, #0
 800a83c:	75fb      	strb	r3, [r7, #23]
 800a83e:	e00a      	b.n	800a856 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	2b02      	cmp	r3, #2
 800a844:	d002      	beq.n	800a84c <USB_GetDevSpeed+0x32>
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	2b06      	cmp	r3, #6
 800a84a:	d102      	bne.n	800a852 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800a84c:	2302      	movs	r3, #2
 800a84e:	75fb      	strb	r3, [r7, #23]
 800a850:	e001      	b.n	800a856 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800a852:	230f      	movs	r3, #15
 800a854:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800a856:	7dfb      	ldrb	r3, [r7, #23]
}
 800a858:	4618      	mov	r0, r3
 800a85a:	371c      	adds	r7, #28
 800a85c:	46bd      	mov	sp, r7
 800a85e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a862:	4770      	bx	lr

0800a864 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a864:	b480      	push	{r7}
 800a866:	b085      	sub	sp, #20
 800a868:	af00      	add	r7, sp, #0
 800a86a:	6078      	str	r0, [r7, #4]
 800a86c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a872:	683b      	ldr	r3, [r7, #0]
 800a874:	781b      	ldrb	r3, [r3, #0]
 800a876:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a878:	683b      	ldr	r3, [r7, #0]
 800a87a:	785b      	ldrb	r3, [r3, #1]
 800a87c:	2b01      	cmp	r3, #1
 800a87e:	d13a      	bne.n	800a8f6 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a886:	69da      	ldr	r2, [r3, #28]
 800a888:	683b      	ldr	r3, [r7, #0]
 800a88a:	781b      	ldrb	r3, [r3, #0]
 800a88c:	f003 030f 	and.w	r3, r3, #15
 800a890:	2101      	movs	r1, #1
 800a892:	fa01 f303 	lsl.w	r3, r1, r3
 800a896:	b29b      	uxth	r3, r3
 800a898:	68f9      	ldr	r1, [r7, #12]
 800a89a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a89e:	4313      	orrs	r3, r2
 800a8a0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800a8a2:	68bb      	ldr	r3, [r7, #8]
 800a8a4:	015a      	lsls	r2, r3, #5
 800a8a6:	68fb      	ldr	r3, [r7, #12]
 800a8a8:	4413      	add	r3, r2
 800a8aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	d155      	bne.n	800a964 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a8b8:	68bb      	ldr	r3, [r7, #8]
 800a8ba:	015a      	lsls	r2, r3, #5
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	4413      	add	r3, r2
 800a8c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a8c4:	681a      	ldr	r2, [r3, #0]
 800a8c6:	683b      	ldr	r3, [r7, #0]
 800a8c8:	689b      	ldr	r3, [r3, #8]
 800a8ca:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a8ce:	683b      	ldr	r3, [r7, #0]
 800a8d0:	78db      	ldrb	r3, [r3, #3]
 800a8d2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a8d4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a8d6:	68bb      	ldr	r3, [r7, #8]
 800a8d8:	059b      	lsls	r3, r3, #22
 800a8da:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a8dc:	4313      	orrs	r3, r2
 800a8de:	68ba      	ldr	r2, [r7, #8]
 800a8e0:	0151      	lsls	r1, r2, #5
 800a8e2:	68fa      	ldr	r2, [r7, #12]
 800a8e4:	440a      	add	r2, r1
 800a8e6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a8ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a8ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a8f2:	6013      	str	r3, [r2, #0]
 800a8f4:	e036      	b.n	800a964 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a8fc:	69da      	ldr	r2, [r3, #28]
 800a8fe:	683b      	ldr	r3, [r7, #0]
 800a900:	781b      	ldrb	r3, [r3, #0]
 800a902:	f003 030f 	and.w	r3, r3, #15
 800a906:	2101      	movs	r1, #1
 800a908:	fa01 f303 	lsl.w	r3, r1, r3
 800a90c:	041b      	lsls	r3, r3, #16
 800a90e:	68f9      	ldr	r1, [r7, #12]
 800a910:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a914:	4313      	orrs	r3, r2
 800a916:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800a918:	68bb      	ldr	r3, [r7, #8]
 800a91a:	015a      	lsls	r2, r3, #5
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	4413      	add	r3, r2
 800a920:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d11a      	bne.n	800a964 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a92e:	68bb      	ldr	r3, [r7, #8]
 800a930:	015a      	lsls	r2, r3, #5
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	4413      	add	r3, r2
 800a936:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a93a:	681a      	ldr	r2, [r3, #0]
 800a93c:	683b      	ldr	r3, [r7, #0]
 800a93e:	689b      	ldr	r3, [r3, #8]
 800a940:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800a944:	683b      	ldr	r3, [r7, #0]
 800a946:	78db      	ldrb	r3, [r3, #3]
 800a948:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a94a:	430b      	orrs	r3, r1
 800a94c:	4313      	orrs	r3, r2
 800a94e:	68ba      	ldr	r2, [r7, #8]
 800a950:	0151      	lsls	r1, r2, #5
 800a952:	68fa      	ldr	r2, [r7, #12]
 800a954:	440a      	add	r2, r1
 800a956:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a95a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a95e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a962:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800a964:	2300      	movs	r3, #0
}
 800a966:	4618      	mov	r0, r3
 800a968:	3714      	adds	r7, #20
 800a96a:	46bd      	mov	sp, r7
 800a96c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a970:	4770      	bx	lr
	...

0800a974 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a974:	b480      	push	{r7}
 800a976:	b085      	sub	sp, #20
 800a978:	af00      	add	r7, sp, #0
 800a97a:	6078      	str	r0, [r7, #4]
 800a97c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a982:	683b      	ldr	r3, [r7, #0]
 800a984:	781b      	ldrb	r3, [r3, #0]
 800a986:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800a988:	683b      	ldr	r3, [r7, #0]
 800a98a:	785b      	ldrb	r3, [r3, #1]
 800a98c:	2b01      	cmp	r3, #1
 800a98e:	d161      	bne.n	800aa54 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a990:	68bb      	ldr	r3, [r7, #8]
 800a992:	015a      	lsls	r2, r3, #5
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	4413      	add	r3, r2
 800a998:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a9a2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a9a6:	d11f      	bne.n	800a9e8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800a9a8:	68bb      	ldr	r3, [r7, #8]
 800a9aa:	015a      	lsls	r2, r3, #5
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	4413      	add	r3, r2
 800a9b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	68ba      	ldr	r2, [r7, #8]
 800a9b8:	0151      	lsls	r1, r2, #5
 800a9ba:	68fa      	ldr	r2, [r7, #12]
 800a9bc:	440a      	add	r2, r1
 800a9be:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a9c2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800a9c6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800a9c8:	68bb      	ldr	r3, [r7, #8]
 800a9ca:	015a      	lsls	r2, r3, #5
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	4413      	add	r3, r2
 800a9d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	68ba      	ldr	r2, [r7, #8]
 800a9d8:	0151      	lsls	r1, r2, #5
 800a9da:	68fa      	ldr	r2, [r7, #12]
 800a9dc:	440a      	add	r2, r1
 800a9de:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a9e2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a9e6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a9ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a9f0:	683b      	ldr	r3, [r7, #0]
 800a9f2:	781b      	ldrb	r3, [r3, #0]
 800a9f4:	f003 030f 	and.w	r3, r3, #15
 800a9f8:	2101      	movs	r1, #1
 800a9fa:	fa01 f303 	lsl.w	r3, r1, r3
 800a9fe:	b29b      	uxth	r3, r3
 800aa00:	43db      	mvns	r3, r3
 800aa02:	68f9      	ldr	r1, [r7, #12]
 800aa04:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800aa08:	4013      	ands	r3, r2
 800aa0a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aa12:	69da      	ldr	r2, [r3, #28]
 800aa14:	683b      	ldr	r3, [r7, #0]
 800aa16:	781b      	ldrb	r3, [r3, #0]
 800aa18:	f003 030f 	and.w	r3, r3, #15
 800aa1c:	2101      	movs	r1, #1
 800aa1e:	fa01 f303 	lsl.w	r3, r1, r3
 800aa22:	b29b      	uxth	r3, r3
 800aa24:	43db      	mvns	r3, r3
 800aa26:	68f9      	ldr	r1, [r7, #12]
 800aa28:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800aa2c:	4013      	ands	r3, r2
 800aa2e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800aa30:	68bb      	ldr	r3, [r7, #8]
 800aa32:	015a      	lsls	r2, r3, #5
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	4413      	add	r3, r2
 800aa38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aa3c:	681a      	ldr	r2, [r3, #0]
 800aa3e:	68bb      	ldr	r3, [r7, #8]
 800aa40:	0159      	lsls	r1, r3, #5
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	440b      	add	r3, r1
 800aa46:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aa4a:	4619      	mov	r1, r3
 800aa4c:	4b35      	ldr	r3, [pc, #212]	; (800ab24 <USB_DeactivateEndpoint+0x1b0>)
 800aa4e:	4013      	ands	r3, r2
 800aa50:	600b      	str	r3, [r1, #0]
 800aa52:	e060      	b.n	800ab16 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800aa54:	68bb      	ldr	r3, [r7, #8]
 800aa56:	015a      	lsls	r2, r3, #5
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	4413      	add	r3, r2
 800aa5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800aa66:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800aa6a:	d11f      	bne.n	800aaac <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800aa6c:	68bb      	ldr	r3, [r7, #8]
 800aa6e:	015a      	lsls	r2, r3, #5
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	4413      	add	r3, r2
 800aa74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	68ba      	ldr	r2, [r7, #8]
 800aa7c:	0151      	lsls	r1, r2, #5
 800aa7e:	68fa      	ldr	r2, [r7, #12]
 800aa80:	440a      	add	r2, r1
 800aa82:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800aa86:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800aa8a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800aa8c:	68bb      	ldr	r3, [r7, #8]
 800aa8e:	015a      	lsls	r2, r3, #5
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	4413      	add	r3, r2
 800aa94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	68ba      	ldr	r2, [r7, #8]
 800aa9c:	0151      	lsls	r1, r2, #5
 800aa9e:	68fa      	ldr	r2, [r7, #12]
 800aaa0:	440a      	add	r2, r1
 800aaa2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800aaa6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800aaaa:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aab2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800aab4:	683b      	ldr	r3, [r7, #0]
 800aab6:	781b      	ldrb	r3, [r3, #0]
 800aab8:	f003 030f 	and.w	r3, r3, #15
 800aabc:	2101      	movs	r1, #1
 800aabe:	fa01 f303 	lsl.w	r3, r1, r3
 800aac2:	041b      	lsls	r3, r3, #16
 800aac4:	43db      	mvns	r3, r3
 800aac6:	68f9      	ldr	r1, [r7, #12]
 800aac8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800aacc:	4013      	ands	r3, r2
 800aace:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800aad0:	68fb      	ldr	r3, [r7, #12]
 800aad2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aad6:	69da      	ldr	r2, [r3, #28]
 800aad8:	683b      	ldr	r3, [r7, #0]
 800aada:	781b      	ldrb	r3, [r3, #0]
 800aadc:	f003 030f 	and.w	r3, r3, #15
 800aae0:	2101      	movs	r1, #1
 800aae2:	fa01 f303 	lsl.w	r3, r1, r3
 800aae6:	041b      	lsls	r3, r3, #16
 800aae8:	43db      	mvns	r3, r3
 800aaea:	68f9      	ldr	r1, [r7, #12]
 800aaec:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800aaf0:	4013      	ands	r3, r2
 800aaf2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800aaf4:	68bb      	ldr	r3, [r7, #8]
 800aaf6:	015a      	lsls	r2, r3, #5
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	4413      	add	r3, r2
 800aafc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ab00:	681a      	ldr	r2, [r3, #0]
 800ab02:	68bb      	ldr	r3, [r7, #8]
 800ab04:	0159      	lsls	r1, r3, #5
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	440b      	add	r3, r1
 800ab0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ab0e:	4619      	mov	r1, r3
 800ab10:	4b05      	ldr	r3, [pc, #20]	; (800ab28 <USB_DeactivateEndpoint+0x1b4>)
 800ab12:	4013      	ands	r3, r2
 800ab14:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800ab16:	2300      	movs	r3, #0
}
 800ab18:	4618      	mov	r0, r3
 800ab1a:	3714      	adds	r7, #20
 800ab1c:	46bd      	mov	sp, r7
 800ab1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab22:	4770      	bx	lr
 800ab24:	ec337800 	.word	0xec337800
 800ab28:	eff37800 	.word	0xeff37800

0800ab2c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800ab2c:	b580      	push	{r7, lr}
 800ab2e:	b08a      	sub	sp, #40	; 0x28
 800ab30:	af02      	add	r7, sp, #8
 800ab32:	60f8      	str	r0, [r7, #12]
 800ab34:	60b9      	str	r1, [r7, #8]
 800ab36:	4613      	mov	r3, r2
 800ab38:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800ab3e:	68bb      	ldr	r3, [r7, #8]
 800ab40:	781b      	ldrb	r3, [r3, #0]
 800ab42:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ab44:	68bb      	ldr	r3, [r7, #8]
 800ab46:	785b      	ldrb	r3, [r3, #1]
 800ab48:	2b01      	cmp	r3, #1
 800ab4a:	f040 815c 	bne.w	800ae06 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800ab4e:	68bb      	ldr	r3, [r7, #8]
 800ab50:	695b      	ldr	r3, [r3, #20]
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d132      	bne.n	800abbc <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ab56:	69bb      	ldr	r3, [r7, #24]
 800ab58:	015a      	lsls	r2, r3, #5
 800ab5a:	69fb      	ldr	r3, [r7, #28]
 800ab5c:	4413      	add	r3, r2
 800ab5e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ab62:	691b      	ldr	r3, [r3, #16]
 800ab64:	69ba      	ldr	r2, [r7, #24]
 800ab66:	0151      	lsls	r1, r2, #5
 800ab68:	69fa      	ldr	r2, [r7, #28]
 800ab6a:	440a      	add	r2, r1
 800ab6c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ab70:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800ab74:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800ab78:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ab7a:	69bb      	ldr	r3, [r7, #24]
 800ab7c:	015a      	lsls	r2, r3, #5
 800ab7e:	69fb      	ldr	r3, [r7, #28]
 800ab80:	4413      	add	r3, r2
 800ab82:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ab86:	691b      	ldr	r3, [r3, #16]
 800ab88:	69ba      	ldr	r2, [r7, #24]
 800ab8a:	0151      	lsls	r1, r2, #5
 800ab8c:	69fa      	ldr	r2, [r7, #28]
 800ab8e:	440a      	add	r2, r1
 800ab90:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ab94:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ab98:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ab9a:	69bb      	ldr	r3, [r7, #24]
 800ab9c:	015a      	lsls	r2, r3, #5
 800ab9e:	69fb      	ldr	r3, [r7, #28]
 800aba0:	4413      	add	r3, r2
 800aba2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aba6:	691b      	ldr	r3, [r3, #16]
 800aba8:	69ba      	ldr	r2, [r7, #24]
 800abaa:	0151      	lsls	r1, r2, #5
 800abac:	69fa      	ldr	r2, [r7, #28]
 800abae:	440a      	add	r2, r1
 800abb0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800abb4:	0cdb      	lsrs	r3, r3, #19
 800abb6:	04db      	lsls	r3, r3, #19
 800abb8:	6113      	str	r3, [r2, #16]
 800abba:	e074      	b.n	800aca6 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800abbc:	69bb      	ldr	r3, [r7, #24]
 800abbe:	015a      	lsls	r2, r3, #5
 800abc0:	69fb      	ldr	r3, [r7, #28]
 800abc2:	4413      	add	r3, r2
 800abc4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800abc8:	691b      	ldr	r3, [r3, #16]
 800abca:	69ba      	ldr	r2, [r7, #24]
 800abcc:	0151      	lsls	r1, r2, #5
 800abce:	69fa      	ldr	r2, [r7, #28]
 800abd0:	440a      	add	r2, r1
 800abd2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800abd6:	0cdb      	lsrs	r3, r3, #19
 800abd8:	04db      	lsls	r3, r3, #19
 800abda:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800abdc:	69bb      	ldr	r3, [r7, #24]
 800abde:	015a      	lsls	r2, r3, #5
 800abe0:	69fb      	ldr	r3, [r7, #28]
 800abe2:	4413      	add	r3, r2
 800abe4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800abe8:	691b      	ldr	r3, [r3, #16]
 800abea:	69ba      	ldr	r2, [r7, #24]
 800abec:	0151      	lsls	r1, r2, #5
 800abee:	69fa      	ldr	r2, [r7, #28]
 800abf0:	440a      	add	r2, r1
 800abf2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800abf6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800abfa:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800abfe:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800ac00:	69bb      	ldr	r3, [r7, #24]
 800ac02:	015a      	lsls	r2, r3, #5
 800ac04:	69fb      	ldr	r3, [r7, #28]
 800ac06:	4413      	add	r3, r2
 800ac08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ac0c:	691a      	ldr	r2, [r3, #16]
 800ac0e:	68bb      	ldr	r3, [r7, #8]
 800ac10:	6959      	ldr	r1, [r3, #20]
 800ac12:	68bb      	ldr	r3, [r7, #8]
 800ac14:	689b      	ldr	r3, [r3, #8]
 800ac16:	440b      	add	r3, r1
 800ac18:	1e59      	subs	r1, r3, #1
 800ac1a:	68bb      	ldr	r3, [r7, #8]
 800ac1c:	689b      	ldr	r3, [r3, #8]
 800ac1e:	fbb1 f3f3 	udiv	r3, r1, r3
 800ac22:	04d9      	lsls	r1, r3, #19
 800ac24:	4b9d      	ldr	r3, [pc, #628]	; (800ae9c <USB_EPStartXfer+0x370>)
 800ac26:	400b      	ands	r3, r1
 800ac28:	69b9      	ldr	r1, [r7, #24]
 800ac2a:	0148      	lsls	r0, r1, #5
 800ac2c:	69f9      	ldr	r1, [r7, #28]
 800ac2e:	4401      	add	r1, r0
 800ac30:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800ac34:	4313      	orrs	r3, r2
 800ac36:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800ac38:	69bb      	ldr	r3, [r7, #24]
 800ac3a:	015a      	lsls	r2, r3, #5
 800ac3c:	69fb      	ldr	r3, [r7, #28]
 800ac3e:	4413      	add	r3, r2
 800ac40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ac44:	691a      	ldr	r2, [r3, #16]
 800ac46:	68bb      	ldr	r3, [r7, #8]
 800ac48:	695b      	ldr	r3, [r3, #20]
 800ac4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ac4e:	69b9      	ldr	r1, [r7, #24]
 800ac50:	0148      	lsls	r0, r1, #5
 800ac52:	69f9      	ldr	r1, [r7, #28]
 800ac54:	4401      	add	r1, r0
 800ac56:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800ac5a:	4313      	orrs	r3, r2
 800ac5c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800ac5e:	68bb      	ldr	r3, [r7, #8]
 800ac60:	78db      	ldrb	r3, [r3, #3]
 800ac62:	2b01      	cmp	r3, #1
 800ac64:	d11f      	bne.n	800aca6 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800ac66:	69bb      	ldr	r3, [r7, #24]
 800ac68:	015a      	lsls	r2, r3, #5
 800ac6a:	69fb      	ldr	r3, [r7, #28]
 800ac6c:	4413      	add	r3, r2
 800ac6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ac72:	691b      	ldr	r3, [r3, #16]
 800ac74:	69ba      	ldr	r2, [r7, #24]
 800ac76:	0151      	lsls	r1, r2, #5
 800ac78:	69fa      	ldr	r2, [r7, #28]
 800ac7a:	440a      	add	r2, r1
 800ac7c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ac80:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800ac84:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800ac86:	69bb      	ldr	r3, [r7, #24]
 800ac88:	015a      	lsls	r2, r3, #5
 800ac8a:	69fb      	ldr	r3, [r7, #28]
 800ac8c:	4413      	add	r3, r2
 800ac8e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ac92:	691b      	ldr	r3, [r3, #16]
 800ac94:	69ba      	ldr	r2, [r7, #24]
 800ac96:	0151      	lsls	r1, r2, #5
 800ac98:	69fa      	ldr	r2, [r7, #28]
 800ac9a:	440a      	add	r2, r1
 800ac9c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aca0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800aca4:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800aca6:	79fb      	ldrb	r3, [r7, #7]
 800aca8:	2b01      	cmp	r3, #1
 800acaa:	d14b      	bne.n	800ad44 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800acac:	68bb      	ldr	r3, [r7, #8]
 800acae:	691b      	ldr	r3, [r3, #16]
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d009      	beq.n	800acc8 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800acb4:	69bb      	ldr	r3, [r7, #24]
 800acb6:	015a      	lsls	r2, r3, #5
 800acb8:	69fb      	ldr	r3, [r7, #28]
 800acba:	4413      	add	r3, r2
 800acbc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800acc0:	461a      	mov	r2, r3
 800acc2:	68bb      	ldr	r3, [r7, #8]
 800acc4:	691b      	ldr	r3, [r3, #16]
 800acc6:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800acc8:	68bb      	ldr	r3, [r7, #8]
 800acca:	78db      	ldrb	r3, [r3, #3]
 800accc:	2b01      	cmp	r3, #1
 800acce:	d128      	bne.n	800ad22 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800acd0:	69fb      	ldr	r3, [r7, #28]
 800acd2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800acd6:	689b      	ldr	r3, [r3, #8]
 800acd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d110      	bne.n	800ad02 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800ace0:	69bb      	ldr	r3, [r7, #24]
 800ace2:	015a      	lsls	r2, r3, #5
 800ace4:	69fb      	ldr	r3, [r7, #28]
 800ace6:	4413      	add	r3, r2
 800ace8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	69ba      	ldr	r2, [r7, #24]
 800acf0:	0151      	lsls	r1, r2, #5
 800acf2:	69fa      	ldr	r2, [r7, #28]
 800acf4:	440a      	add	r2, r1
 800acf6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800acfa:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800acfe:	6013      	str	r3, [r2, #0]
 800ad00:	e00f      	b.n	800ad22 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800ad02:	69bb      	ldr	r3, [r7, #24]
 800ad04:	015a      	lsls	r2, r3, #5
 800ad06:	69fb      	ldr	r3, [r7, #28]
 800ad08:	4413      	add	r3, r2
 800ad0a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	69ba      	ldr	r2, [r7, #24]
 800ad12:	0151      	lsls	r1, r2, #5
 800ad14:	69fa      	ldr	r2, [r7, #28]
 800ad16:	440a      	add	r2, r1
 800ad18:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ad1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ad20:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ad22:	69bb      	ldr	r3, [r7, #24]
 800ad24:	015a      	lsls	r2, r3, #5
 800ad26:	69fb      	ldr	r3, [r7, #28]
 800ad28:	4413      	add	r3, r2
 800ad2a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	69ba      	ldr	r2, [r7, #24]
 800ad32:	0151      	lsls	r1, r2, #5
 800ad34:	69fa      	ldr	r2, [r7, #28]
 800ad36:	440a      	add	r2, r1
 800ad38:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ad3c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ad40:	6013      	str	r3, [r2, #0]
 800ad42:	e12f      	b.n	800afa4 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ad44:	69bb      	ldr	r3, [r7, #24]
 800ad46:	015a      	lsls	r2, r3, #5
 800ad48:	69fb      	ldr	r3, [r7, #28]
 800ad4a:	4413      	add	r3, r2
 800ad4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	69ba      	ldr	r2, [r7, #24]
 800ad54:	0151      	lsls	r1, r2, #5
 800ad56:	69fa      	ldr	r2, [r7, #28]
 800ad58:	440a      	add	r2, r1
 800ad5a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ad5e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ad62:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ad64:	68bb      	ldr	r3, [r7, #8]
 800ad66:	78db      	ldrb	r3, [r3, #3]
 800ad68:	2b01      	cmp	r3, #1
 800ad6a:	d015      	beq.n	800ad98 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800ad6c:	68bb      	ldr	r3, [r7, #8]
 800ad6e:	695b      	ldr	r3, [r3, #20]
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	f000 8117 	beq.w	800afa4 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800ad76:	69fb      	ldr	r3, [r7, #28]
 800ad78:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ad7c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ad7e:	68bb      	ldr	r3, [r7, #8]
 800ad80:	781b      	ldrb	r3, [r3, #0]
 800ad82:	f003 030f 	and.w	r3, r3, #15
 800ad86:	2101      	movs	r1, #1
 800ad88:	fa01 f303 	lsl.w	r3, r1, r3
 800ad8c:	69f9      	ldr	r1, [r7, #28]
 800ad8e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ad92:	4313      	orrs	r3, r2
 800ad94:	634b      	str	r3, [r1, #52]	; 0x34
 800ad96:	e105      	b.n	800afa4 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ad98:	69fb      	ldr	r3, [r7, #28]
 800ad9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ad9e:	689b      	ldr	r3, [r3, #8]
 800ada0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d110      	bne.n	800adca <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800ada8:	69bb      	ldr	r3, [r7, #24]
 800adaa:	015a      	lsls	r2, r3, #5
 800adac:	69fb      	ldr	r3, [r7, #28]
 800adae:	4413      	add	r3, r2
 800adb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	69ba      	ldr	r2, [r7, #24]
 800adb8:	0151      	lsls	r1, r2, #5
 800adba:	69fa      	ldr	r2, [r7, #28]
 800adbc:	440a      	add	r2, r1
 800adbe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800adc2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800adc6:	6013      	str	r3, [r2, #0]
 800adc8:	e00f      	b.n	800adea <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800adca:	69bb      	ldr	r3, [r7, #24]
 800adcc:	015a      	lsls	r2, r3, #5
 800adce:	69fb      	ldr	r3, [r7, #28]
 800add0:	4413      	add	r3, r2
 800add2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	69ba      	ldr	r2, [r7, #24]
 800adda:	0151      	lsls	r1, r2, #5
 800addc:	69fa      	ldr	r2, [r7, #28]
 800adde:	440a      	add	r2, r1
 800ade0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ade4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ade8:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800adea:	68bb      	ldr	r3, [r7, #8]
 800adec:	68d9      	ldr	r1, [r3, #12]
 800adee:	68bb      	ldr	r3, [r7, #8]
 800adf0:	781a      	ldrb	r2, [r3, #0]
 800adf2:	68bb      	ldr	r3, [r7, #8]
 800adf4:	695b      	ldr	r3, [r3, #20]
 800adf6:	b298      	uxth	r0, r3
 800adf8:	79fb      	ldrb	r3, [r7, #7]
 800adfa:	9300      	str	r3, [sp, #0]
 800adfc:	4603      	mov	r3, r0
 800adfe:	68f8      	ldr	r0, [r7, #12]
 800ae00:	f000 fa2b 	bl	800b25a <USB_WritePacket>
 800ae04:	e0ce      	b.n	800afa4 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800ae06:	69bb      	ldr	r3, [r7, #24]
 800ae08:	015a      	lsls	r2, r3, #5
 800ae0a:	69fb      	ldr	r3, [r7, #28]
 800ae0c:	4413      	add	r3, r2
 800ae0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ae12:	691b      	ldr	r3, [r3, #16]
 800ae14:	69ba      	ldr	r2, [r7, #24]
 800ae16:	0151      	lsls	r1, r2, #5
 800ae18:	69fa      	ldr	r2, [r7, #28]
 800ae1a:	440a      	add	r2, r1
 800ae1c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ae20:	0cdb      	lsrs	r3, r3, #19
 800ae22:	04db      	lsls	r3, r3, #19
 800ae24:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800ae26:	69bb      	ldr	r3, [r7, #24]
 800ae28:	015a      	lsls	r2, r3, #5
 800ae2a:	69fb      	ldr	r3, [r7, #28]
 800ae2c:	4413      	add	r3, r2
 800ae2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ae32:	691b      	ldr	r3, [r3, #16]
 800ae34:	69ba      	ldr	r2, [r7, #24]
 800ae36:	0151      	lsls	r1, r2, #5
 800ae38:	69fa      	ldr	r2, [r7, #28]
 800ae3a:	440a      	add	r2, r1
 800ae3c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ae40:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800ae44:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800ae48:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800ae4a:	68bb      	ldr	r3, [r7, #8]
 800ae4c:	695b      	ldr	r3, [r3, #20]
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d126      	bne.n	800aea0 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800ae52:	69bb      	ldr	r3, [r7, #24]
 800ae54:	015a      	lsls	r2, r3, #5
 800ae56:	69fb      	ldr	r3, [r7, #28]
 800ae58:	4413      	add	r3, r2
 800ae5a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ae5e:	691a      	ldr	r2, [r3, #16]
 800ae60:	68bb      	ldr	r3, [r7, #8]
 800ae62:	689b      	ldr	r3, [r3, #8]
 800ae64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ae68:	69b9      	ldr	r1, [r7, #24]
 800ae6a:	0148      	lsls	r0, r1, #5
 800ae6c:	69f9      	ldr	r1, [r7, #28]
 800ae6e:	4401      	add	r1, r0
 800ae70:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800ae74:	4313      	orrs	r3, r2
 800ae76:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ae78:	69bb      	ldr	r3, [r7, #24]
 800ae7a:	015a      	lsls	r2, r3, #5
 800ae7c:	69fb      	ldr	r3, [r7, #28]
 800ae7e:	4413      	add	r3, r2
 800ae80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ae84:	691b      	ldr	r3, [r3, #16]
 800ae86:	69ba      	ldr	r2, [r7, #24]
 800ae88:	0151      	lsls	r1, r2, #5
 800ae8a:	69fa      	ldr	r2, [r7, #28]
 800ae8c:	440a      	add	r2, r1
 800ae8e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ae92:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ae96:	6113      	str	r3, [r2, #16]
 800ae98:	e036      	b.n	800af08 <USB_EPStartXfer+0x3dc>
 800ae9a:	bf00      	nop
 800ae9c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800aea0:	68bb      	ldr	r3, [r7, #8]
 800aea2:	695a      	ldr	r2, [r3, #20]
 800aea4:	68bb      	ldr	r3, [r7, #8]
 800aea6:	689b      	ldr	r3, [r3, #8]
 800aea8:	4413      	add	r3, r2
 800aeaa:	1e5a      	subs	r2, r3, #1
 800aeac:	68bb      	ldr	r3, [r7, #8]
 800aeae:	689b      	ldr	r3, [r3, #8]
 800aeb0:	fbb2 f3f3 	udiv	r3, r2, r3
 800aeb4:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800aeb6:	69bb      	ldr	r3, [r7, #24]
 800aeb8:	015a      	lsls	r2, r3, #5
 800aeba:	69fb      	ldr	r3, [r7, #28]
 800aebc:	4413      	add	r3, r2
 800aebe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aec2:	691a      	ldr	r2, [r3, #16]
 800aec4:	8afb      	ldrh	r3, [r7, #22]
 800aec6:	04d9      	lsls	r1, r3, #19
 800aec8:	4b39      	ldr	r3, [pc, #228]	; (800afb0 <USB_EPStartXfer+0x484>)
 800aeca:	400b      	ands	r3, r1
 800aecc:	69b9      	ldr	r1, [r7, #24]
 800aece:	0148      	lsls	r0, r1, #5
 800aed0:	69f9      	ldr	r1, [r7, #28]
 800aed2:	4401      	add	r1, r0
 800aed4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800aed8:	4313      	orrs	r3, r2
 800aeda:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800aedc:	69bb      	ldr	r3, [r7, #24]
 800aede:	015a      	lsls	r2, r3, #5
 800aee0:	69fb      	ldr	r3, [r7, #28]
 800aee2:	4413      	add	r3, r2
 800aee4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aee8:	691a      	ldr	r2, [r3, #16]
 800aeea:	68bb      	ldr	r3, [r7, #8]
 800aeec:	689b      	ldr	r3, [r3, #8]
 800aeee:	8af9      	ldrh	r1, [r7, #22]
 800aef0:	fb01 f303 	mul.w	r3, r1, r3
 800aef4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800aef8:	69b9      	ldr	r1, [r7, #24]
 800aefa:	0148      	lsls	r0, r1, #5
 800aefc:	69f9      	ldr	r1, [r7, #28]
 800aefe:	4401      	add	r1, r0
 800af00:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800af04:	4313      	orrs	r3, r2
 800af06:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800af08:	79fb      	ldrb	r3, [r7, #7]
 800af0a:	2b01      	cmp	r3, #1
 800af0c:	d10d      	bne.n	800af2a <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800af0e:	68bb      	ldr	r3, [r7, #8]
 800af10:	68db      	ldr	r3, [r3, #12]
 800af12:	2b00      	cmp	r3, #0
 800af14:	d009      	beq.n	800af2a <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800af16:	68bb      	ldr	r3, [r7, #8]
 800af18:	68d9      	ldr	r1, [r3, #12]
 800af1a:	69bb      	ldr	r3, [r7, #24]
 800af1c:	015a      	lsls	r2, r3, #5
 800af1e:	69fb      	ldr	r3, [r7, #28]
 800af20:	4413      	add	r3, r2
 800af22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af26:	460a      	mov	r2, r1
 800af28:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800af2a:	68bb      	ldr	r3, [r7, #8]
 800af2c:	78db      	ldrb	r3, [r3, #3]
 800af2e:	2b01      	cmp	r3, #1
 800af30:	d128      	bne.n	800af84 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800af32:	69fb      	ldr	r3, [r7, #28]
 800af34:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800af38:	689b      	ldr	r3, [r3, #8]
 800af3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800af3e:	2b00      	cmp	r3, #0
 800af40:	d110      	bne.n	800af64 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800af42:	69bb      	ldr	r3, [r7, #24]
 800af44:	015a      	lsls	r2, r3, #5
 800af46:	69fb      	ldr	r3, [r7, #28]
 800af48:	4413      	add	r3, r2
 800af4a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	69ba      	ldr	r2, [r7, #24]
 800af52:	0151      	lsls	r1, r2, #5
 800af54:	69fa      	ldr	r2, [r7, #28]
 800af56:	440a      	add	r2, r1
 800af58:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800af5c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800af60:	6013      	str	r3, [r2, #0]
 800af62:	e00f      	b.n	800af84 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800af64:	69bb      	ldr	r3, [r7, #24]
 800af66:	015a      	lsls	r2, r3, #5
 800af68:	69fb      	ldr	r3, [r7, #28]
 800af6a:	4413      	add	r3, r2
 800af6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	69ba      	ldr	r2, [r7, #24]
 800af74:	0151      	lsls	r1, r2, #5
 800af76:	69fa      	ldr	r2, [r7, #28]
 800af78:	440a      	add	r2, r1
 800af7a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800af7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800af82:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800af84:	69bb      	ldr	r3, [r7, #24]
 800af86:	015a      	lsls	r2, r3, #5
 800af88:	69fb      	ldr	r3, [r7, #28]
 800af8a:	4413      	add	r3, r2
 800af8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	69ba      	ldr	r2, [r7, #24]
 800af94:	0151      	lsls	r1, r2, #5
 800af96:	69fa      	ldr	r2, [r7, #28]
 800af98:	440a      	add	r2, r1
 800af9a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800af9e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800afa2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800afa4:	2300      	movs	r3, #0
}
 800afa6:	4618      	mov	r0, r3
 800afa8:	3720      	adds	r7, #32
 800afaa:	46bd      	mov	sp, r7
 800afac:	bd80      	pop	{r7, pc}
 800afae:	bf00      	nop
 800afb0:	1ff80000 	.word	0x1ff80000

0800afb4 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800afb4:	b480      	push	{r7}
 800afb6:	b087      	sub	sp, #28
 800afb8:	af00      	add	r7, sp, #0
 800afba:	60f8      	str	r0, [r7, #12]
 800afbc:	60b9      	str	r1, [r7, #8]
 800afbe:	4613      	mov	r3, r2
 800afc0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800afc6:	68bb      	ldr	r3, [r7, #8]
 800afc8:	781b      	ldrb	r3, [r3, #0]
 800afca:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800afcc:	68bb      	ldr	r3, [r7, #8]
 800afce:	785b      	ldrb	r3, [r3, #1]
 800afd0:	2b01      	cmp	r3, #1
 800afd2:	f040 80cd 	bne.w	800b170 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800afd6:	68bb      	ldr	r3, [r7, #8]
 800afd8:	695b      	ldr	r3, [r3, #20]
 800afda:	2b00      	cmp	r3, #0
 800afdc:	d132      	bne.n	800b044 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800afde:	693b      	ldr	r3, [r7, #16]
 800afe0:	015a      	lsls	r2, r3, #5
 800afe2:	697b      	ldr	r3, [r7, #20]
 800afe4:	4413      	add	r3, r2
 800afe6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800afea:	691b      	ldr	r3, [r3, #16]
 800afec:	693a      	ldr	r2, [r7, #16]
 800afee:	0151      	lsls	r1, r2, #5
 800aff0:	697a      	ldr	r2, [r7, #20]
 800aff2:	440a      	add	r2, r1
 800aff4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aff8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800affc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b000:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b002:	693b      	ldr	r3, [r7, #16]
 800b004:	015a      	lsls	r2, r3, #5
 800b006:	697b      	ldr	r3, [r7, #20]
 800b008:	4413      	add	r3, r2
 800b00a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b00e:	691b      	ldr	r3, [r3, #16]
 800b010:	693a      	ldr	r2, [r7, #16]
 800b012:	0151      	lsls	r1, r2, #5
 800b014:	697a      	ldr	r2, [r7, #20]
 800b016:	440a      	add	r2, r1
 800b018:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b01c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b020:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b022:	693b      	ldr	r3, [r7, #16]
 800b024:	015a      	lsls	r2, r3, #5
 800b026:	697b      	ldr	r3, [r7, #20]
 800b028:	4413      	add	r3, r2
 800b02a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b02e:	691b      	ldr	r3, [r3, #16]
 800b030:	693a      	ldr	r2, [r7, #16]
 800b032:	0151      	lsls	r1, r2, #5
 800b034:	697a      	ldr	r2, [r7, #20]
 800b036:	440a      	add	r2, r1
 800b038:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b03c:	0cdb      	lsrs	r3, r3, #19
 800b03e:	04db      	lsls	r3, r3, #19
 800b040:	6113      	str	r3, [r2, #16]
 800b042:	e04e      	b.n	800b0e2 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b044:	693b      	ldr	r3, [r7, #16]
 800b046:	015a      	lsls	r2, r3, #5
 800b048:	697b      	ldr	r3, [r7, #20]
 800b04a:	4413      	add	r3, r2
 800b04c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b050:	691b      	ldr	r3, [r3, #16]
 800b052:	693a      	ldr	r2, [r7, #16]
 800b054:	0151      	lsls	r1, r2, #5
 800b056:	697a      	ldr	r2, [r7, #20]
 800b058:	440a      	add	r2, r1
 800b05a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b05e:	0cdb      	lsrs	r3, r3, #19
 800b060:	04db      	lsls	r3, r3, #19
 800b062:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b064:	693b      	ldr	r3, [r7, #16]
 800b066:	015a      	lsls	r2, r3, #5
 800b068:	697b      	ldr	r3, [r7, #20]
 800b06a:	4413      	add	r3, r2
 800b06c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b070:	691b      	ldr	r3, [r3, #16]
 800b072:	693a      	ldr	r2, [r7, #16]
 800b074:	0151      	lsls	r1, r2, #5
 800b076:	697a      	ldr	r2, [r7, #20]
 800b078:	440a      	add	r2, r1
 800b07a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b07e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b082:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b086:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800b088:	68bb      	ldr	r3, [r7, #8]
 800b08a:	695a      	ldr	r2, [r3, #20]
 800b08c:	68bb      	ldr	r3, [r7, #8]
 800b08e:	689b      	ldr	r3, [r3, #8]
 800b090:	429a      	cmp	r2, r3
 800b092:	d903      	bls.n	800b09c <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800b094:	68bb      	ldr	r3, [r7, #8]
 800b096:	689a      	ldr	r2, [r3, #8]
 800b098:	68bb      	ldr	r3, [r7, #8]
 800b09a:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b09c:	693b      	ldr	r3, [r7, #16]
 800b09e:	015a      	lsls	r2, r3, #5
 800b0a0:	697b      	ldr	r3, [r7, #20]
 800b0a2:	4413      	add	r3, r2
 800b0a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b0a8:	691b      	ldr	r3, [r3, #16]
 800b0aa:	693a      	ldr	r2, [r7, #16]
 800b0ac:	0151      	lsls	r1, r2, #5
 800b0ae:	697a      	ldr	r2, [r7, #20]
 800b0b0:	440a      	add	r2, r1
 800b0b2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b0b6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b0ba:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b0bc:	693b      	ldr	r3, [r7, #16]
 800b0be:	015a      	lsls	r2, r3, #5
 800b0c0:	697b      	ldr	r3, [r7, #20]
 800b0c2:	4413      	add	r3, r2
 800b0c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b0c8:	691a      	ldr	r2, [r3, #16]
 800b0ca:	68bb      	ldr	r3, [r7, #8]
 800b0cc:	695b      	ldr	r3, [r3, #20]
 800b0ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b0d2:	6939      	ldr	r1, [r7, #16]
 800b0d4:	0148      	lsls	r0, r1, #5
 800b0d6:	6979      	ldr	r1, [r7, #20]
 800b0d8:	4401      	add	r1, r0
 800b0da:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800b0de:	4313      	orrs	r3, r2
 800b0e0:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800b0e2:	79fb      	ldrb	r3, [r7, #7]
 800b0e4:	2b01      	cmp	r3, #1
 800b0e6:	d11e      	bne.n	800b126 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800b0e8:	68bb      	ldr	r3, [r7, #8]
 800b0ea:	691b      	ldr	r3, [r3, #16]
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d009      	beq.n	800b104 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800b0f0:	693b      	ldr	r3, [r7, #16]
 800b0f2:	015a      	lsls	r2, r3, #5
 800b0f4:	697b      	ldr	r3, [r7, #20]
 800b0f6:	4413      	add	r3, r2
 800b0f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b0fc:	461a      	mov	r2, r3
 800b0fe:	68bb      	ldr	r3, [r7, #8]
 800b100:	691b      	ldr	r3, [r3, #16]
 800b102:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b104:	693b      	ldr	r3, [r7, #16]
 800b106:	015a      	lsls	r2, r3, #5
 800b108:	697b      	ldr	r3, [r7, #20]
 800b10a:	4413      	add	r3, r2
 800b10c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	693a      	ldr	r2, [r7, #16]
 800b114:	0151      	lsls	r1, r2, #5
 800b116:	697a      	ldr	r2, [r7, #20]
 800b118:	440a      	add	r2, r1
 800b11a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b11e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b122:	6013      	str	r3, [r2, #0]
 800b124:	e092      	b.n	800b24c <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b126:	693b      	ldr	r3, [r7, #16]
 800b128:	015a      	lsls	r2, r3, #5
 800b12a:	697b      	ldr	r3, [r7, #20]
 800b12c:	4413      	add	r3, r2
 800b12e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	693a      	ldr	r2, [r7, #16]
 800b136:	0151      	lsls	r1, r2, #5
 800b138:	697a      	ldr	r2, [r7, #20]
 800b13a:	440a      	add	r2, r1
 800b13c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b140:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b144:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800b146:	68bb      	ldr	r3, [r7, #8]
 800b148:	695b      	ldr	r3, [r3, #20]
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d07e      	beq.n	800b24c <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b14e:	697b      	ldr	r3, [r7, #20]
 800b150:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b154:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b156:	68bb      	ldr	r3, [r7, #8]
 800b158:	781b      	ldrb	r3, [r3, #0]
 800b15a:	f003 030f 	and.w	r3, r3, #15
 800b15e:	2101      	movs	r1, #1
 800b160:	fa01 f303 	lsl.w	r3, r1, r3
 800b164:	6979      	ldr	r1, [r7, #20]
 800b166:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b16a:	4313      	orrs	r3, r2
 800b16c:	634b      	str	r3, [r1, #52]	; 0x34
 800b16e:	e06d      	b.n	800b24c <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800b170:	693b      	ldr	r3, [r7, #16]
 800b172:	015a      	lsls	r2, r3, #5
 800b174:	697b      	ldr	r3, [r7, #20]
 800b176:	4413      	add	r3, r2
 800b178:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b17c:	691b      	ldr	r3, [r3, #16]
 800b17e:	693a      	ldr	r2, [r7, #16]
 800b180:	0151      	lsls	r1, r2, #5
 800b182:	697a      	ldr	r2, [r7, #20]
 800b184:	440a      	add	r2, r1
 800b186:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b18a:	0cdb      	lsrs	r3, r3, #19
 800b18c:	04db      	lsls	r3, r3, #19
 800b18e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800b190:	693b      	ldr	r3, [r7, #16]
 800b192:	015a      	lsls	r2, r3, #5
 800b194:	697b      	ldr	r3, [r7, #20]
 800b196:	4413      	add	r3, r2
 800b198:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b19c:	691b      	ldr	r3, [r3, #16]
 800b19e:	693a      	ldr	r2, [r7, #16]
 800b1a0:	0151      	lsls	r1, r2, #5
 800b1a2:	697a      	ldr	r2, [r7, #20]
 800b1a4:	440a      	add	r2, r1
 800b1a6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b1aa:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b1ae:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b1b2:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800b1b4:	68bb      	ldr	r3, [r7, #8]
 800b1b6:	695b      	ldr	r3, [r3, #20]
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	d003      	beq.n	800b1c4 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800b1bc:	68bb      	ldr	r3, [r7, #8]
 800b1be:	689a      	ldr	r2, [r3, #8]
 800b1c0:	68bb      	ldr	r3, [r7, #8]
 800b1c2:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b1c4:	693b      	ldr	r3, [r7, #16]
 800b1c6:	015a      	lsls	r2, r3, #5
 800b1c8:	697b      	ldr	r3, [r7, #20]
 800b1ca:	4413      	add	r3, r2
 800b1cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b1d0:	691b      	ldr	r3, [r3, #16]
 800b1d2:	693a      	ldr	r2, [r7, #16]
 800b1d4:	0151      	lsls	r1, r2, #5
 800b1d6:	697a      	ldr	r2, [r7, #20]
 800b1d8:	440a      	add	r2, r1
 800b1da:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b1de:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b1e2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800b1e4:	693b      	ldr	r3, [r7, #16]
 800b1e6:	015a      	lsls	r2, r3, #5
 800b1e8:	697b      	ldr	r3, [r7, #20]
 800b1ea:	4413      	add	r3, r2
 800b1ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b1f0:	691a      	ldr	r2, [r3, #16]
 800b1f2:	68bb      	ldr	r3, [r7, #8]
 800b1f4:	689b      	ldr	r3, [r3, #8]
 800b1f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b1fa:	6939      	ldr	r1, [r7, #16]
 800b1fc:	0148      	lsls	r0, r1, #5
 800b1fe:	6979      	ldr	r1, [r7, #20]
 800b200:	4401      	add	r1, r0
 800b202:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b206:	4313      	orrs	r3, r2
 800b208:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800b20a:	79fb      	ldrb	r3, [r7, #7]
 800b20c:	2b01      	cmp	r3, #1
 800b20e:	d10d      	bne.n	800b22c <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800b210:	68bb      	ldr	r3, [r7, #8]
 800b212:	68db      	ldr	r3, [r3, #12]
 800b214:	2b00      	cmp	r3, #0
 800b216:	d009      	beq.n	800b22c <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800b218:	68bb      	ldr	r3, [r7, #8]
 800b21a:	68d9      	ldr	r1, [r3, #12]
 800b21c:	693b      	ldr	r3, [r7, #16]
 800b21e:	015a      	lsls	r2, r3, #5
 800b220:	697b      	ldr	r3, [r7, #20]
 800b222:	4413      	add	r3, r2
 800b224:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b228:	460a      	mov	r2, r1
 800b22a:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b22c:	693b      	ldr	r3, [r7, #16]
 800b22e:	015a      	lsls	r2, r3, #5
 800b230:	697b      	ldr	r3, [r7, #20]
 800b232:	4413      	add	r3, r2
 800b234:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	693a      	ldr	r2, [r7, #16]
 800b23c:	0151      	lsls	r1, r2, #5
 800b23e:	697a      	ldr	r2, [r7, #20]
 800b240:	440a      	add	r2, r1
 800b242:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b246:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b24a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b24c:	2300      	movs	r3, #0
}
 800b24e:	4618      	mov	r0, r3
 800b250:	371c      	adds	r7, #28
 800b252:	46bd      	mov	sp, r7
 800b254:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b258:	4770      	bx	lr

0800b25a <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800b25a:	b480      	push	{r7}
 800b25c:	b089      	sub	sp, #36	; 0x24
 800b25e:	af00      	add	r7, sp, #0
 800b260:	60f8      	str	r0, [r7, #12]
 800b262:	60b9      	str	r1, [r7, #8]
 800b264:	4611      	mov	r1, r2
 800b266:	461a      	mov	r2, r3
 800b268:	460b      	mov	r3, r1
 800b26a:	71fb      	strb	r3, [r7, #7]
 800b26c:	4613      	mov	r3, r2
 800b26e:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800b274:	68bb      	ldr	r3, [r7, #8]
 800b276:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800b278:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d11a      	bne.n	800b2b6 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800b280:	88bb      	ldrh	r3, [r7, #4]
 800b282:	3303      	adds	r3, #3
 800b284:	089b      	lsrs	r3, r3, #2
 800b286:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800b288:	2300      	movs	r3, #0
 800b28a:	61bb      	str	r3, [r7, #24]
 800b28c:	e00f      	b.n	800b2ae <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800b28e:	79fb      	ldrb	r3, [r7, #7]
 800b290:	031a      	lsls	r2, r3, #12
 800b292:	697b      	ldr	r3, [r7, #20]
 800b294:	4413      	add	r3, r2
 800b296:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b29a:	461a      	mov	r2, r3
 800b29c:	69fb      	ldr	r3, [r7, #28]
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	6013      	str	r3, [r2, #0]
      pSrc++;
 800b2a2:	69fb      	ldr	r3, [r7, #28]
 800b2a4:	3304      	adds	r3, #4
 800b2a6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800b2a8:	69bb      	ldr	r3, [r7, #24]
 800b2aa:	3301      	adds	r3, #1
 800b2ac:	61bb      	str	r3, [r7, #24]
 800b2ae:	69ba      	ldr	r2, [r7, #24]
 800b2b0:	693b      	ldr	r3, [r7, #16]
 800b2b2:	429a      	cmp	r2, r3
 800b2b4:	d3eb      	bcc.n	800b28e <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800b2b6:	2300      	movs	r3, #0
}
 800b2b8:	4618      	mov	r0, r3
 800b2ba:	3724      	adds	r7, #36	; 0x24
 800b2bc:	46bd      	mov	sp, r7
 800b2be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2c2:	4770      	bx	lr

0800b2c4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800b2c4:	b480      	push	{r7}
 800b2c6:	b089      	sub	sp, #36	; 0x24
 800b2c8:	af00      	add	r7, sp, #0
 800b2ca:	60f8      	str	r0, [r7, #12]
 800b2cc:	60b9      	str	r1, [r7, #8]
 800b2ce:	4613      	mov	r3, r2
 800b2d0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b2d2:	68fb      	ldr	r3, [r7, #12]
 800b2d4:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800b2d6:	68bb      	ldr	r3, [r7, #8]
 800b2d8:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800b2da:	88fb      	ldrh	r3, [r7, #6]
 800b2dc:	3303      	adds	r3, #3
 800b2de:	089b      	lsrs	r3, r3, #2
 800b2e0:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800b2e2:	2300      	movs	r3, #0
 800b2e4:	61bb      	str	r3, [r7, #24]
 800b2e6:	e00b      	b.n	800b300 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800b2e8:	697b      	ldr	r3, [r7, #20]
 800b2ea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b2ee:	681a      	ldr	r2, [r3, #0]
 800b2f0:	69fb      	ldr	r3, [r7, #28]
 800b2f2:	601a      	str	r2, [r3, #0]
    pDest++;
 800b2f4:	69fb      	ldr	r3, [r7, #28]
 800b2f6:	3304      	adds	r3, #4
 800b2f8:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800b2fa:	69bb      	ldr	r3, [r7, #24]
 800b2fc:	3301      	adds	r3, #1
 800b2fe:	61bb      	str	r3, [r7, #24]
 800b300:	69ba      	ldr	r2, [r7, #24]
 800b302:	693b      	ldr	r3, [r7, #16]
 800b304:	429a      	cmp	r2, r3
 800b306:	d3ef      	bcc.n	800b2e8 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800b308:	69fb      	ldr	r3, [r7, #28]
}
 800b30a:	4618      	mov	r0, r3
 800b30c:	3724      	adds	r7, #36	; 0x24
 800b30e:	46bd      	mov	sp, r7
 800b310:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b314:	4770      	bx	lr

0800b316 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b316:	b480      	push	{r7}
 800b318:	b085      	sub	sp, #20
 800b31a:	af00      	add	r7, sp, #0
 800b31c:	6078      	str	r0, [r7, #4]
 800b31e:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b324:	683b      	ldr	r3, [r7, #0]
 800b326:	781b      	ldrb	r3, [r3, #0]
 800b328:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b32a:	683b      	ldr	r3, [r7, #0]
 800b32c:	785b      	ldrb	r3, [r3, #1]
 800b32e:	2b01      	cmp	r3, #1
 800b330:	d12c      	bne.n	800b38c <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b332:	68bb      	ldr	r3, [r7, #8]
 800b334:	015a      	lsls	r2, r3, #5
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	4413      	add	r3, r2
 800b33a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	2b00      	cmp	r3, #0
 800b342:	db12      	blt.n	800b36a <USB_EPSetStall+0x54>
 800b344:	68bb      	ldr	r3, [r7, #8]
 800b346:	2b00      	cmp	r3, #0
 800b348:	d00f      	beq.n	800b36a <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800b34a:	68bb      	ldr	r3, [r7, #8]
 800b34c:	015a      	lsls	r2, r3, #5
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	4413      	add	r3, r2
 800b352:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	68ba      	ldr	r2, [r7, #8]
 800b35a:	0151      	lsls	r1, r2, #5
 800b35c:	68fa      	ldr	r2, [r7, #12]
 800b35e:	440a      	add	r2, r1
 800b360:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b364:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b368:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800b36a:	68bb      	ldr	r3, [r7, #8]
 800b36c:	015a      	lsls	r2, r3, #5
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	4413      	add	r3, r2
 800b372:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	68ba      	ldr	r2, [r7, #8]
 800b37a:	0151      	lsls	r1, r2, #5
 800b37c:	68fa      	ldr	r2, [r7, #12]
 800b37e:	440a      	add	r2, r1
 800b380:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b384:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b388:	6013      	str	r3, [r2, #0]
 800b38a:	e02b      	b.n	800b3e4 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b38c:	68bb      	ldr	r3, [r7, #8]
 800b38e:	015a      	lsls	r2, r3, #5
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	4413      	add	r3, r2
 800b394:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	db12      	blt.n	800b3c4 <USB_EPSetStall+0xae>
 800b39e:	68bb      	ldr	r3, [r7, #8]
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d00f      	beq.n	800b3c4 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800b3a4:	68bb      	ldr	r3, [r7, #8]
 800b3a6:	015a      	lsls	r2, r3, #5
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	4413      	add	r3, r2
 800b3ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b3b0:	681b      	ldr	r3, [r3, #0]
 800b3b2:	68ba      	ldr	r2, [r7, #8]
 800b3b4:	0151      	lsls	r1, r2, #5
 800b3b6:	68fa      	ldr	r2, [r7, #12]
 800b3b8:	440a      	add	r2, r1
 800b3ba:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b3be:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b3c2:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800b3c4:	68bb      	ldr	r3, [r7, #8]
 800b3c6:	015a      	lsls	r2, r3, #5
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	4413      	add	r3, r2
 800b3cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	68ba      	ldr	r2, [r7, #8]
 800b3d4:	0151      	lsls	r1, r2, #5
 800b3d6:	68fa      	ldr	r2, [r7, #12]
 800b3d8:	440a      	add	r2, r1
 800b3da:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b3de:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b3e2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b3e4:	2300      	movs	r3, #0
}
 800b3e6:	4618      	mov	r0, r3
 800b3e8:	3714      	adds	r7, #20
 800b3ea:	46bd      	mov	sp, r7
 800b3ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3f0:	4770      	bx	lr

0800b3f2 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b3f2:	b480      	push	{r7}
 800b3f4:	b085      	sub	sp, #20
 800b3f6:	af00      	add	r7, sp, #0
 800b3f8:	6078      	str	r0, [r7, #4]
 800b3fa:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b400:	683b      	ldr	r3, [r7, #0]
 800b402:	781b      	ldrb	r3, [r3, #0]
 800b404:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b406:	683b      	ldr	r3, [r7, #0]
 800b408:	785b      	ldrb	r3, [r3, #1]
 800b40a:	2b01      	cmp	r3, #1
 800b40c:	d128      	bne.n	800b460 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800b40e:	68bb      	ldr	r3, [r7, #8]
 800b410:	015a      	lsls	r2, r3, #5
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	4413      	add	r3, r2
 800b416:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	68ba      	ldr	r2, [r7, #8]
 800b41e:	0151      	lsls	r1, r2, #5
 800b420:	68fa      	ldr	r2, [r7, #12]
 800b422:	440a      	add	r2, r1
 800b424:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b428:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b42c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b42e:	683b      	ldr	r3, [r7, #0]
 800b430:	78db      	ldrb	r3, [r3, #3]
 800b432:	2b03      	cmp	r3, #3
 800b434:	d003      	beq.n	800b43e <USB_EPClearStall+0x4c>
 800b436:	683b      	ldr	r3, [r7, #0]
 800b438:	78db      	ldrb	r3, [r3, #3]
 800b43a:	2b02      	cmp	r3, #2
 800b43c:	d138      	bne.n	800b4b0 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b43e:	68bb      	ldr	r3, [r7, #8]
 800b440:	015a      	lsls	r2, r3, #5
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	4413      	add	r3, r2
 800b446:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	68ba      	ldr	r2, [r7, #8]
 800b44e:	0151      	lsls	r1, r2, #5
 800b450:	68fa      	ldr	r2, [r7, #12]
 800b452:	440a      	add	r2, r1
 800b454:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b458:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b45c:	6013      	str	r3, [r2, #0]
 800b45e:	e027      	b.n	800b4b0 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800b460:	68bb      	ldr	r3, [r7, #8]
 800b462:	015a      	lsls	r2, r3, #5
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	4413      	add	r3, r2
 800b468:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	68ba      	ldr	r2, [r7, #8]
 800b470:	0151      	lsls	r1, r2, #5
 800b472:	68fa      	ldr	r2, [r7, #12]
 800b474:	440a      	add	r2, r1
 800b476:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b47a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b47e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b480:	683b      	ldr	r3, [r7, #0]
 800b482:	78db      	ldrb	r3, [r3, #3]
 800b484:	2b03      	cmp	r3, #3
 800b486:	d003      	beq.n	800b490 <USB_EPClearStall+0x9e>
 800b488:	683b      	ldr	r3, [r7, #0]
 800b48a:	78db      	ldrb	r3, [r3, #3]
 800b48c:	2b02      	cmp	r3, #2
 800b48e:	d10f      	bne.n	800b4b0 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b490:	68bb      	ldr	r3, [r7, #8]
 800b492:	015a      	lsls	r2, r3, #5
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	4413      	add	r3, r2
 800b498:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	68ba      	ldr	r2, [r7, #8]
 800b4a0:	0151      	lsls	r1, r2, #5
 800b4a2:	68fa      	ldr	r2, [r7, #12]
 800b4a4:	440a      	add	r2, r1
 800b4a6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b4aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b4ae:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800b4b0:	2300      	movs	r3, #0
}
 800b4b2:	4618      	mov	r0, r3
 800b4b4:	3714      	adds	r7, #20
 800b4b6:	46bd      	mov	sp, r7
 800b4b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4bc:	4770      	bx	lr

0800b4be <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800b4be:	b480      	push	{r7}
 800b4c0:	b085      	sub	sp, #20
 800b4c2:	af00      	add	r7, sp, #0
 800b4c4:	6078      	str	r0, [r7, #4]
 800b4c6:	460b      	mov	r3, r1
 800b4c8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	68fa      	ldr	r2, [r7, #12]
 800b4d8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b4dc:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800b4e0:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b4e8:	681a      	ldr	r2, [r3, #0]
 800b4ea:	78fb      	ldrb	r3, [r7, #3]
 800b4ec:	011b      	lsls	r3, r3, #4
 800b4ee:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800b4f2:	68f9      	ldr	r1, [r7, #12]
 800b4f4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b4f8:	4313      	orrs	r3, r2
 800b4fa:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800b4fc:	2300      	movs	r3, #0
}
 800b4fe:	4618      	mov	r0, r3
 800b500:	3714      	adds	r7, #20
 800b502:	46bd      	mov	sp, r7
 800b504:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b508:	4770      	bx	lr

0800b50a <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800b50a:	b480      	push	{r7}
 800b50c:	b085      	sub	sp, #20
 800b50e:	af00      	add	r7, sp, #0
 800b510:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b51c:	681b      	ldr	r3, [r3, #0]
 800b51e:	68fa      	ldr	r2, [r7, #12]
 800b520:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b524:	f023 0303 	bic.w	r3, r3, #3
 800b528:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b530:	685b      	ldr	r3, [r3, #4]
 800b532:	68fa      	ldr	r2, [r7, #12]
 800b534:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b538:	f023 0302 	bic.w	r3, r3, #2
 800b53c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b53e:	2300      	movs	r3, #0
}
 800b540:	4618      	mov	r0, r3
 800b542:	3714      	adds	r7, #20
 800b544:	46bd      	mov	sp, r7
 800b546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b54a:	4770      	bx	lr

0800b54c <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800b54c:	b480      	push	{r7}
 800b54e:	b085      	sub	sp, #20
 800b550:	af00      	add	r7, sp, #0
 800b552:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	68fa      	ldr	r2, [r7, #12]
 800b562:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b566:	f023 0303 	bic.w	r3, r3, #3
 800b56a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b572:	685b      	ldr	r3, [r3, #4]
 800b574:	68fa      	ldr	r2, [r7, #12]
 800b576:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b57a:	f043 0302 	orr.w	r3, r3, #2
 800b57e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b580:	2300      	movs	r3, #0
}
 800b582:	4618      	mov	r0, r3
 800b584:	3714      	adds	r7, #20
 800b586:	46bd      	mov	sp, r7
 800b588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b58c:	4770      	bx	lr

0800b58e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800b58e:	b480      	push	{r7}
 800b590:	b085      	sub	sp, #20
 800b592:	af00      	add	r7, sp, #0
 800b594:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	695b      	ldr	r3, [r3, #20]
 800b59a:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	699b      	ldr	r3, [r3, #24]
 800b5a0:	68fa      	ldr	r2, [r7, #12]
 800b5a2:	4013      	ands	r3, r2
 800b5a4:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800b5a6:	68fb      	ldr	r3, [r7, #12]
}
 800b5a8:	4618      	mov	r0, r3
 800b5aa:	3714      	adds	r7, #20
 800b5ac:	46bd      	mov	sp, r7
 800b5ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5b2:	4770      	bx	lr

0800b5b4 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800b5b4:	b480      	push	{r7}
 800b5b6:	b085      	sub	sp, #20
 800b5b8:	af00      	add	r7, sp, #0
 800b5ba:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b5c0:	68fb      	ldr	r3, [r7, #12]
 800b5c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b5c6:	699b      	ldr	r3, [r3, #24]
 800b5c8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b5ca:	68fb      	ldr	r3, [r7, #12]
 800b5cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b5d0:	69db      	ldr	r3, [r3, #28]
 800b5d2:	68ba      	ldr	r2, [r7, #8]
 800b5d4:	4013      	ands	r3, r2
 800b5d6:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800b5d8:	68bb      	ldr	r3, [r7, #8]
 800b5da:	0c1b      	lsrs	r3, r3, #16
}
 800b5dc:	4618      	mov	r0, r3
 800b5de:	3714      	adds	r7, #20
 800b5e0:	46bd      	mov	sp, r7
 800b5e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5e6:	4770      	bx	lr

0800b5e8 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800b5e8:	b480      	push	{r7}
 800b5ea:	b085      	sub	sp, #20
 800b5ec:	af00      	add	r7, sp, #0
 800b5ee:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b5fa:	699b      	ldr	r3, [r3, #24]
 800b5fc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b5fe:	68fb      	ldr	r3, [r7, #12]
 800b600:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b604:	69db      	ldr	r3, [r3, #28]
 800b606:	68ba      	ldr	r2, [r7, #8]
 800b608:	4013      	ands	r3, r2
 800b60a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800b60c:	68bb      	ldr	r3, [r7, #8]
 800b60e:	b29b      	uxth	r3, r3
}
 800b610:	4618      	mov	r0, r3
 800b612:	3714      	adds	r7, #20
 800b614:	46bd      	mov	sp, r7
 800b616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b61a:	4770      	bx	lr

0800b61c <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b61c:	b480      	push	{r7}
 800b61e:	b085      	sub	sp, #20
 800b620:	af00      	add	r7, sp, #0
 800b622:	6078      	str	r0, [r7, #4]
 800b624:	460b      	mov	r3, r1
 800b626:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800b62c:	78fb      	ldrb	r3, [r7, #3]
 800b62e:	015a      	lsls	r2, r3, #5
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	4413      	add	r3, r2
 800b634:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b638:	689b      	ldr	r3, [r3, #8]
 800b63a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800b63c:	68fb      	ldr	r3, [r7, #12]
 800b63e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b642:	695b      	ldr	r3, [r3, #20]
 800b644:	68ba      	ldr	r2, [r7, #8]
 800b646:	4013      	ands	r3, r2
 800b648:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b64a:	68bb      	ldr	r3, [r7, #8]
}
 800b64c:	4618      	mov	r0, r3
 800b64e:	3714      	adds	r7, #20
 800b650:	46bd      	mov	sp, r7
 800b652:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b656:	4770      	bx	lr

0800b658 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b658:	b480      	push	{r7}
 800b65a:	b087      	sub	sp, #28
 800b65c:	af00      	add	r7, sp, #0
 800b65e:	6078      	str	r0, [r7, #4]
 800b660:	460b      	mov	r3, r1
 800b662:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800b668:	697b      	ldr	r3, [r7, #20]
 800b66a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b66e:	691b      	ldr	r3, [r3, #16]
 800b670:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800b672:	697b      	ldr	r3, [r7, #20]
 800b674:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b678:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b67a:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800b67c:	78fb      	ldrb	r3, [r7, #3]
 800b67e:	f003 030f 	and.w	r3, r3, #15
 800b682:	68fa      	ldr	r2, [r7, #12]
 800b684:	fa22 f303 	lsr.w	r3, r2, r3
 800b688:	01db      	lsls	r3, r3, #7
 800b68a:	b2db      	uxtb	r3, r3
 800b68c:	693a      	ldr	r2, [r7, #16]
 800b68e:	4313      	orrs	r3, r2
 800b690:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800b692:	78fb      	ldrb	r3, [r7, #3]
 800b694:	015a      	lsls	r2, r3, #5
 800b696:	697b      	ldr	r3, [r7, #20]
 800b698:	4413      	add	r3, r2
 800b69a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b69e:	689b      	ldr	r3, [r3, #8]
 800b6a0:	693a      	ldr	r2, [r7, #16]
 800b6a2:	4013      	ands	r3, r2
 800b6a4:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b6a6:	68bb      	ldr	r3, [r7, #8]
}
 800b6a8:	4618      	mov	r0, r3
 800b6aa:	371c      	adds	r7, #28
 800b6ac:	46bd      	mov	sp, r7
 800b6ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6b2:	4770      	bx	lr

0800b6b4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800b6b4:	b480      	push	{r7}
 800b6b6:	b083      	sub	sp, #12
 800b6b8:	af00      	add	r7, sp, #0
 800b6ba:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	695b      	ldr	r3, [r3, #20]
 800b6c0:	f003 0301 	and.w	r3, r3, #1
}
 800b6c4:	4618      	mov	r0, r3
 800b6c6:	370c      	adds	r7, #12
 800b6c8:	46bd      	mov	sp, r7
 800b6ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ce:	4770      	bx	lr

0800b6d0 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800b6d0:	b480      	push	{r7}
 800b6d2:	b085      	sub	sp, #20
 800b6d4:	af00      	add	r7, sp, #0
 800b6d6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800b6dc:	68fb      	ldr	r3, [r7, #12]
 800b6de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	68fa      	ldr	r2, [r7, #12]
 800b6e6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b6ea:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800b6ee:	f023 0307 	bic.w	r3, r3, #7
 800b6f2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b6fa:	685b      	ldr	r3, [r3, #4]
 800b6fc:	68fa      	ldr	r2, [r7, #12]
 800b6fe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b702:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b706:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b708:	2300      	movs	r3, #0
}
 800b70a:	4618      	mov	r0, r3
 800b70c:	3714      	adds	r7, #20
 800b70e:	46bd      	mov	sp, r7
 800b710:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b714:	4770      	bx	lr
	...

0800b718 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800b718:	b480      	push	{r7}
 800b71a:	b087      	sub	sp, #28
 800b71c:	af00      	add	r7, sp, #0
 800b71e:	60f8      	str	r0, [r7, #12]
 800b720:	460b      	mov	r3, r1
 800b722:	607a      	str	r2, [r7, #4]
 800b724:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800b72a:	68fb      	ldr	r3, [r7, #12]
 800b72c:	333c      	adds	r3, #60	; 0x3c
 800b72e:	3304      	adds	r3, #4
 800b730:	681b      	ldr	r3, [r3, #0]
 800b732:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800b734:	693b      	ldr	r3, [r7, #16]
 800b736:	4a26      	ldr	r2, [pc, #152]	; (800b7d0 <USB_EP0_OutStart+0xb8>)
 800b738:	4293      	cmp	r3, r2
 800b73a:	d90a      	bls.n	800b752 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b73c:	697b      	ldr	r3, [r7, #20]
 800b73e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b748:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b74c:	d101      	bne.n	800b752 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800b74e:	2300      	movs	r3, #0
 800b750:	e037      	b.n	800b7c2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800b752:	697b      	ldr	r3, [r7, #20]
 800b754:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b758:	461a      	mov	r2, r3
 800b75a:	2300      	movs	r3, #0
 800b75c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b75e:	697b      	ldr	r3, [r7, #20]
 800b760:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b764:	691b      	ldr	r3, [r3, #16]
 800b766:	697a      	ldr	r2, [r7, #20]
 800b768:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b76c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b770:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800b772:	697b      	ldr	r3, [r7, #20]
 800b774:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b778:	691b      	ldr	r3, [r3, #16]
 800b77a:	697a      	ldr	r2, [r7, #20]
 800b77c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b780:	f043 0318 	orr.w	r3, r3, #24
 800b784:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800b786:	697b      	ldr	r3, [r7, #20]
 800b788:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b78c:	691b      	ldr	r3, [r3, #16]
 800b78e:	697a      	ldr	r2, [r7, #20]
 800b790:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b794:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800b798:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800b79a:	7afb      	ldrb	r3, [r7, #11]
 800b79c:	2b01      	cmp	r3, #1
 800b79e:	d10f      	bne.n	800b7c0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800b7a0:	697b      	ldr	r3, [r7, #20]
 800b7a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b7a6:	461a      	mov	r2, r3
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800b7ac:	697b      	ldr	r3, [r7, #20]
 800b7ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	697a      	ldr	r2, [r7, #20]
 800b7b6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b7ba:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800b7be:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b7c0:	2300      	movs	r3, #0
}
 800b7c2:	4618      	mov	r0, r3
 800b7c4:	371c      	adds	r7, #28
 800b7c6:	46bd      	mov	sp, r7
 800b7c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7cc:	4770      	bx	lr
 800b7ce:	bf00      	nop
 800b7d0:	4f54300a 	.word	0x4f54300a

0800b7d4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800b7d4:	b480      	push	{r7}
 800b7d6:	b085      	sub	sp, #20
 800b7d8:	af00      	add	r7, sp, #0
 800b7da:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800b7dc:	2300      	movs	r3, #0
 800b7de:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	3301      	adds	r3, #1
 800b7e4:	60fb      	str	r3, [r7, #12]
 800b7e6:	68fb      	ldr	r3, [r7, #12]
 800b7e8:	4a13      	ldr	r2, [pc, #76]	; (800b838 <USB_CoreReset+0x64>)
 800b7ea:	4293      	cmp	r3, r2
 800b7ec:	d901      	bls.n	800b7f2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800b7ee:	2303      	movs	r3, #3
 800b7f0:	e01b      	b.n	800b82a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	691b      	ldr	r3, [r3, #16]
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	daf2      	bge.n	800b7e0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800b7fa:	2300      	movs	r3, #0
 800b7fc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	691b      	ldr	r3, [r3, #16]
 800b802:	f043 0201 	orr.w	r2, r3, #1
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800b80a:	68fb      	ldr	r3, [r7, #12]
 800b80c:	3301      	adds	r3, #1
 800b80e:	60fb      	str	r3, [r7, #12]
 800b810:	68fb      	ldr	r3, [r7, #12]
 800b812:	4a09      	ldr	r2, [pc, #36]	; (800b838 <USB_CoreReset+0x64>)
 800b814:	4293      	cmp	r3, r2
 800b816:	d901      	bls.n	800b81c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800b818:	2303      	movs	r3, #3
 800b81a:	e006      	b.n	800b82a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	691b      	ldr	r3, [r3, #16]
 800b820:	f003 0301 	and.w	r3, r3, #1
 800b824:	2b01      	cmp	r3, #1
 800b826:	d0f0      	beq.n	800b80a <USB_CoreReset+0x36>

  return HAL_OK;
 800b828:	2300      	movs	r3, #0
}
 800b82a:	4618      	mov	r0, r3
 800b82c:	3714      	adds	r7, #20
 800b82e:	46bd      	mov	sp, r7
 800b830:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b834:	4770      	bx	lr
 800b836:	bf00      	nop
 800b838:	00030d40 	.word	0x00030d40

0800b83c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b83c:	b580      	push	{r7, lr}
 800b83e:	b084      	sub	sp, #16
 800b840:	af00      	add	r7, sp, #0
 800b842:	6078      	str	r0, [r7, #4]
 800b844:	460b      	mov	r3, r1
 800b846:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800b848:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800b84c:	f002 f9fc 	bl	800dc48 <USBD_static_malloc>
 800b850:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800b852:	68fb      	ldr	r3, [r7, #12]
 800b854:	2b00      	cmp	r3, #0
 800b856:	d105      	bne.n	800b864 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	2200      	movs	r2, #0
 800b85c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800b860:	2302      	movs	r3, #2
 800b862:	e066      	b.n	800b932 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	68fa      	ldr	r2, [r7, #12]
 800b868:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	7c1b      	ldrb	r3, [r3, #16]
 800b870:	2b00      	cmp	r3, #0
 800b872:	d119      	bne.n	800b8a8 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800b874:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b878:	2202      	movs	r2, #2
 800b87a:	2181      	movs	r1, #129	; 0x81
 800b87c:	6878      	ldr	r0, [r7, #4]
 800b87e:	f002 f8c0 	bl	800da02 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	2201      	movs	r2, #1
 800b886:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800b888:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b88c:	2202      	movs	r2, #2
 800b88e:	2101      	movs	r1, #1
 800b890:	6878      	ldr	r0, [r7, #4]
 800b892:	f002 f8b6 	bl	800da02 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	2201      	movs	r2, #1
 800b89a:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	2210      	movs	r2, #16
 800b8a2:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800b8a6:	e016      	b.n	800b8d6 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800b8a8:	2340      	movs	r3, #64	; 0x40
 800b8aa:	2202      	movs	r2, #2
 800b8ac:	2181      	movs	r1, #129	; 0x81
 800b8ae:	6878      	ldr	r0, [r7, #4]
 800b8b0:	f002 f8a7 	bl	800da02 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	2201      	movs	r2, #1
 800b8b8:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800b8ba:	2340      	movs	r3, #64	; 0x40
 800b8bc:	2202      	movs	r2, #2
 800b8be:	2101      	movs	r1, #1
 800b8c0:	6878      	ldr	r0, [r7, #4]
 800b8c2:	f002 f89e 	bl	800da02 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	2201      	movs	r2, #1
 800b8ca:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	2210      	movs	r2, #16
 800b8d2:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800b8d6:	2308      	movs	r3, #8
 800b8d8:	2203      	movs	r2, #3
 800b8da:	2182      	movs	r1, #130	; 0x82
 800b8dc:	6878      	ldr	r0, [r7, #4]
 800b8de:	f002 f890 	bl	800da02 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	2201      	movs	r2, #1
 800b8e6:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	2200      	movs	r2, #0
 800b8f8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800b8fc:	68fb      	ldr	r3, [r7, #12]
 800b8fe:	2200      	movs	r2, #0
 800b900:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	7c1b      	ldrb	r3, [r3, #16]
 800b908:	2b00      	cmp	r3, #0
 800b90a:	d109      	bne.n	800b920 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b90c:	68fb      	ldr	r3, [r7, #12]
 800b90e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b912:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b916:	2101      	movs	r1, #1
 800b918:	6878      	ldr	r0, [r7, #4]
 800b91a:	f002 f961 	bl	800dbe0 <USBD_LL_PrepareReceive>
 800b91e:	e007      	b.n	800b930 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b920:	68fb      	ldr	r3, [r7, #12]
 800b922:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b926:	2340      	movs	r3, #64	; 0x40
 800b928:	2101      	movs	r1, #1
 800b92a:	6878      	ldr	r0, [r7, #4]
 800b92c:	f002 f958 	bl	800dbe0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b930:	2300      	movs	r3, #0
}
 800b932:	4618      	mov	r0, r3
 800b934:	3710      	adds	r7, #16
 800b936:	46bd      	mov	sp, r7
 800b938:	bd80      	pop	{r7, pc}

0800b93a <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b93a:	b580      	push	{r7, lr}
 800b93c:	b082      	sub	sp, #8
 800b93e:	af00      	add	r7, sp, #0
 800b940:	6078      	str	r0, [r7, #4]
 800b942:	460b      	mov	r3, r1
 800b944:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800b946:	2181      	movs	r1, #129	; 0x81
 800b948:	6878      	ldr	r0, [r7, #4]
 800b94a:	f002 f880 	bl	800da4e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	2200      	movs	r2, #0
 800b952:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800b954:	2101      	movs	r1, #1
 800b956:	6878      	ldr	r0, [r7, #4]
 800b958:	f002 f879 	bl	800da4e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	2200      	movs	r2, #0
 800b960:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800b964:	2182      	movs	r1, #130	; 0x82
 800b966:	6878      	ldr	r0, [r7, #4]
 800b968:	f002 f871 	bl	800da4e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	2200      	movs	r2, #0
 800b970:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	2200      	movs	r2, #0
 800b978:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b982:	2b00      	cmp	r3, #0
 800b984:	d00e      	beq.n	800b9a4 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b98c:	685b      	ldr	r3, [r3, #4]
 800b98e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b996:	4618      	mov	r0, r3
 800b998:	f002 f964 	bl	800dc64 <USBD_static_free>
    pdev->pClassData = NULL;
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	2200      	movs	r2, #0
 800b9a0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800b9a4:	2300      	movs	r3, #0
}
 800b9a6:	4618      	mov	r0, r3
 800b9a8:	3708      	adds	r7, #8
 800b9aa:	46bd      	mov	sp, r7
 800b9ac:	bd80      	pop	{r7, pc}
	...

0800b9b0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800b9b0:	b580      	push	{r7, lr}
 800b9b2:	b086      	sub	sp, #24
 800b9b4:	af00      	add	r7, sp, #0
 800b9b6:	6078      	str	r0, [r7, #4]
 800b9b8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b9c0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800b9c2:	2300      	movs	r3, #0
 800b9c4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800b9c6:	2300      	movs	r3, #0
 800b9c8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800b9ca:	2300      	movs	r3, #0
 800b9cc:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800b9ce:	693b      	ldr	r3, [r7, #16]
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	d101      	bne.n	800b9d8 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800b9d4:	2303      	movs	r3, #3
 800b9d6:	e0af      	b.n	800bb38 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b9d8:	683b      	ldr	r3, [r7, #0]
 800b9da:	781b      	ldrb	r3, [r3, #0]
 800b9dc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	d03f      	beq.n	800ba64 <USBD_CDC_Setup+0xb4>
 800b9e4:	2b20      	cmp	r3, #32
 800b9e6:	f040 809f 	bne.w	800bb28 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800b9ea:	683b      	ldr	r3, [r7, #0]
 800b9ec:	88db      	ldrh	r3, [r3, #6]
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d02e      	beq.n	800ba50 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800b9f2:	683b      	ldr	r3, [r7, #0]
 800b9f4:	781b      	ldrb	r3, [r3, #0]
 800b9f6:	b25b      	sxtb	r3, r3
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	da16      	bge.n	800ba2a <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ba02:	689b      	ldr	r3, [r3, #8]
 800ba04:	683a      	ldr	r2, [r7, #0]
 800ba06:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800ba08:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ba0a:	683a      	ldr	r2, [r7, #0]
 800ba0c:	88d2      	ldrh	r2, [r2, #6]
 800ba0e:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800ba10:	683b      	ldr	r3, [r7, #0]
 800ba12:	88db      	ldrh	r3, [r3, #6]
 800ba14:	2b07      	cmp	r3, #7
 800ba16:	bf28      	it	cs
 800ba18:	2307      	movcs	r3, #7
 800ba1a:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800ba1c:	693b      	ldr	r3, [r7, #16]
 800ba1e:	89fa      	ldrh	r2, [r7, #14]
 800ba20:	4619      	mov	r1, r3
 800ba22:	6878      	ldr	r0, [r7, #4]
 800ba24:	f001 fb19 	bl	800d05a <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800ba28:	e085      	b.n	800bb36 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800ba2a:	683b      	ldr	r3, [r7, #0]
 800ba2c:	785a      	ldrb	r2, [r3, #1]
 800ba2e:	693b      	ldr	r3, [r7, #16]
 800ba30:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800ba34:	683b      	ldr	r3, [r7, #0]
 800ba36:	88db      	ldrh	r3, [r3, #6]
 800ba38:	b2da      	uxtb	r2, r3
 800ba3a:	693b      	ldr	r3, [r7, #16]
 800ba3c:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800ba40:	6939      	ldr	r1, [r7, #16]
 800ba42:	683b      	ldr	r3, [r7, #0]
 800ba44:	88db      	ldrh	r3, [r3, #6]
 800ba46:	461a      	mov	r2, r3
 800ba48:	6878      	ldr	r0, [r7, #4]
 800ba4a:	f001 fb32 	bl	800d0b2 <USBD_CtlPrepareRx>
      break;
 800ba4e:	e072      	b.n	800bb36 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ba56:	689b      	ldr	r3, [r3, #8]
 800ba58:	683a      	ldr	r2, [r7, #0]
 800ba5a:	7850      	ldrb	r0, [r2, #1]
 800ba5c:	2200      	movs	r2, #0
 800ba5e:	6839      	ldr	r1, [r7, #0]
 800ba60:	4798      	blx	r3
      break;
 800ba62:	e068      	b.n	800bb36 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ba64:	683b      	ldr	r3, [r7, #0]
 800ba66:	785b      	ldrb	r3, [r3, #1]
 800ba68:	2b0b      	cmp	r3, #11
 800ba6a:	d852      	bhi.n	800bb12 <USBD_CDC_Setup+0x162>
 800ba6c:	a201      	add	r2, pc, #4	; (adr r2, 800ba74 <USBD_CDC_Setup+0xc4>)
 800ba6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba72:	bf00      	nop
 800ba74:	0800baa5 	.word	0x0800baa5
 800ba78:	0800bb21 	.word	0x0800bb21
 800ba7c:	0800bb13 	.word	0x0800bb13
 800ba80:	0800bb13 	.word	0x0800bb13
 800ba84:	0800bb13 	.word	0x0800bb13
 800ba88:	0800bb13 	.word	0x0800bb13
 800ba8c:	0800bb13 	.word	0x0800bb13
 800ba90:	0800bb13 	.word	0x0800bb13
 800ba94:	0800bb13 	.word	0x0800bb13
 800ba98:	0800bb13 	.word	0x0800bb13
 800ba9c:	0800bacf 	.word	0x0800bacf
 800baa0:	0800baf9 	.word	0x0800baf9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800baaa:	b2db      	uxtb	r3, r3
 800baac:	2b03      	cmp	r3, #3
 800baae:	d107      	bne.n	800bac0 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800bab0:	f107 030a 	add.w	r3, r7, #10
 800bab4:	2202      	movs	r2, #2
 800bab6:	4619      	mov	r1, r3
 800bab8:	6878      	ldr	r0, [r7, #4]
 800baba:	f001 face 	bl	800d05a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800babe:	e032      	b.n	800bb26 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800bac0:	6839      	ldr	r1, [r7, #0]
 800bac2:	6878      	ldr	r0, [r7, #4]
 800bac4:	f001 fa58 	bl	800cf78 <USBD_CtlError>
            ret = USBD_FAIL;
 800bac8:	2303      	movs	r3, #3
 800baca:	75fb      	strb	r3, [r7, #23]
          break;
 800bacc:	e02b      	b.n	800bb26 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bad4:	b2db      	uxtb	r3, r3
 800bad6:	2b03      	cmp	r3, #3
 800bad8:	d107      	bne.n	800baea <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800bada:	f107 030d 	add.w	r3, r7, #13
 800bade:	2201      	movs	r2, #1
 800bae0:	4619      	mov	r1, r3
 800bae2:	6878      	ldr	r0, [r7, #4]
 800bae4:	f001 fab9 	bl	800d05a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800bae8:	e01d      	b.n	800bb26 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800baea:	6839      	ldr	r1, [r7, #0]
 800baec:	6878      	ldr	r0, [r7, #4]
 800baee:	f001 fa43 	bl	800cf78 <USBD_CtlError>
            ret = USBD_FAIL;
 800baf2:	2303      	movs	r3, #3
 800baf4:	75fb      	strb	r3, [r7, #23]
          break;
 800baf6:	e016      	b.n	800bb26 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bafe:	b2db      	uxtb	r3, r3
 800bb00:	2b03      	cmp	r3, #3
 800bb02:	d00f      	beq.n	800bb24 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800bb04:	6839      	ldr	r1, [r7, #0]
 800bb06:	6878      	ldr	r0, [r7, #4]
 800bb08:	f001 fa36 	bl	800cf78 <USBD_CtlError>
            ret = USBD_FAIL;
 800bb0c:	2303      	movs	r3, #3
 800bb0e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800bb10:	e008      	b.n	800bb24 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800bb12:	6839      	ldr	r1, [r7, #0]
 800bb14:	6878      	ldr	r0, [r7, #4]
 800bb16:	f001 fa2f 	bl	800cf78 <USBD_CtlError>
          ret = USBD_FAIL;
 800bb1a:	2303      	movs	r3, #3
 800bb1c:	75fb      	strb	r3, [r7, #23]
          break;
 800bb1e:	e002      	b.n	800bb26 <USBD_CDC_Setup+0x176>
          break;
 800bb20:	bf00      	nop
 800bb22:	e008      	b.n	800bb36 <USBD_CDC_Setup+0x186>
          break;
 800bb24:	bf00      	nop
      }
      break;
 800bb26:	e006      	b.n	800bb36 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800bb28:	6839      	ldr	r1, [r7, #0]
 800bb2a:	6878      	ldr	r0, [r7, #4]
 800bb2c:	f001 fa24 	bl	800cf78 <USBD_CtlError>
      ret = USBD_FAIL;
 800bb30:	2303      	movs	r3, #3
 800bb32:	75fb      	strb	r3, [r7, #23]
      break;
 800bb34:	bf00      	nop
  }

  return (uint8_t)ret;
 800bb36:	7dfb      	ldrb	r3, [r7, #23]
}
 800bb38:	4618      	mov	r0, r3
 800bb3a:	3718      	adds	r7, #24
 800bb3c:	46bd      	mov	sp, r7
 800bb3e:	bd80      	pop	{r7, pc}

0800bb40 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bb40:	b580      	push	{r7, lr}
 800bb42:	b084      	sub	sp, #16
 800bb44:	af00      	add	r7, sp, #0
 800bb46:	6078      	str	r0, [r7, #4]
 800bb48:	460b      	mov	r3, r1
 800bb4a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800bb52:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d101      	bne.n	800bb62 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800bb5e:	2303      	movs	r3, #3
 800bb60:	e04f      	b.n	800bc02 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bb68:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800bb6a:	78fa      	ldrb	r2, [r7, #3]
 800bb6c:	6879      	ldr	r1, [r7, #4]
 800bb6e:	4613      	mov	r3, r2
 800bb70:	009b      	lsls	r3, r3, #2
 800bb72:	4413      	add	r3, r2
 800bb74:	009b      	lsls	r3, r3, #2
 800bb76:	440b      	add	r3, r1
 800bb78:	3318      	adds	r3, #24
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	d029      	beq.n	800bbd4 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800bb80:	78fa      	ldrb	r2, [r7, #3]
 800bb82:	6879      	ldr	r1, [r7, #4]
 800bb84:	4613      	mov	r3, r2
 800bb86:	009b      	lsls	r3, r3, #2
 800bb88:	4413      	add	r3, r2
 800bb8a:	009b      	lsls	r3, r3, #2
 800bb8c:	440b      	add	r3, r1
 800bb8e:	3318      	adds	r3, #24
 800bb90:	681a      	ldr	r2, [r3, #0]
 800bb92:	78f9      	ldrb	r1, [r7, #3]
 800bb94:	68f8      	ldr	r0, [r7, #12]
 800bb96:	460b      	mov	r3, r1
 800bb98:	00db      	lsls	r3, r3, #3
 800bb9a:	1a5b      	subs	r3, r3, r1
 800bb9c:	009b      	lsls	r3, r3, #2
 800bb9e:	4403      	add	r3, r0
 800bba0:	3344      	adds	r3, #68	; 0x44
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	fbb2 f1f3 	udiv	r1, r2, r3
 800bba8:	fb03 f301 	mul.w	r3, r3, r1
 800bbac:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	d110      	bne.n	800bbd4 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800bbb2:	78fa      	ldrb	r2, [r7, #3]
 800bbb4:	6879      	ldr	r1, [r7, #4]
 800bbb6:	4613      	mov	r3, r2
 800bbb8:	009b      	lsls	r3, r3, #2
 800bbba:	4413      	add	r3, r2
 800bbbc:	009b      	lsls	r3, r3, #2
 800bbbe:	440b      	add	r3, r1
 800bbc0:	3318      	adds	r3, #24
 800bbc2:	2200      	movs	r2, #0
 800bbc4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800bbc6:	78f9      	ldrb	r1, [r7, #3]
 800bbc8:	2300      	movs	r3, #0
 800bbca:	2200      	movs	r2, #0
 800bbcc:	6878      	ldr	r0, [r7, #4]
 800bbce:	f001 ffe6 	bl	800db9e <USBD_LL_Transmit>
 800bbd2:	e015      	b.n	800bc00 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800bbd4:	68bb      	ldr	r3, [r7, #8]
 800bbd6:	2200      	movs	r2, #0
 800bbd8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bbe2:	691b      	ldr	r3, [r3, #16]
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d00b      	beq.n	800bc00 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bbee:	691b      	ldr	r3, [r3, #16]
 800bbf0:	68ba      	ldr	r2, [r7, #8]
 800bbf2:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800bbf6:	68ba      	ldr	r2, [r7, #8]
 800bbf8:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800bbfc:	78fa      	ldrb	r2, [r7, #3]
 800bbfe:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800bc00:	2300      	movs	r3, #0
}
 800bc02:	4618      	mov	r0, r3
 800bc04:	3710      	adds	r7, #16
 800bc06:	46bd      	mov	sp, r7
 800bc08:	bd80      	pop	{r7, pc}

0800bc0a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bc0a:	b580      	push	{r7, lr}
 800bc0c:	b084      	sub	sp, #16
 800bc0e:	af00      	add	r7, sp, #0
 800bc10:	6078      	str	r0, [r7, #4]
 800bc12:	460b      	mov	r3, r1
 800bc14:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bc1c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d101      	bne.n	800bc2c <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800bc28:	2303      	movs	r3, #3
 800bc2a:	e015      	b.n	800bc58 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800bc2c:	78fb      	ldrb	r3, [r7, #3]
 800bc2e:	4619      	mov	r1, r3
 800bc30:	6878      	ldr	r0, [r7, #4]
 800bc32:	f001 fff6 	bl	800dc22 <USBD_LL_GetRxDataSize>
 800bc36:	4602      	mov	r2, r0
 800bc38:	68fb      	ldr	r3, [r7, #12]
 800bc3a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bc44:	68db      	ldr	r3, [r3, #12]
 800bc46:	68fa      	ldr	r2, [r7, #12]
 800bc48:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800bc4c:	68fa      	ldr	r2, [r7, #12]
 800bc4e:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800bc52:	4611      	mov	r1, r2
 800bc54:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800bc56:	2300      	movs	r3, #0
}
 800bc58:	4618      	mov	r0, r3
 800bc5a:	3710      	adds	r7, #16
 800bc5c:	46bd      	mov	sp, r7
 800bc5e:	bd80      	pop	{r7, pc}

0800bc60 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800bc60:	b580      	push	{r7, lr}
 800bc62:	b084      	sub	sp, #16
 800bc64:	af00      	add	r7, sp, #0
 800bc66:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bc6e:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d101      	bne.n	800bc7a <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800bc76:	2303      	movs	r3, #3
 800bc78:	e01b      	b.n	800bcb2 <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bc80:	2b00      	cmp	r3, #0
 800bc82:	d015      	beq.n	800bcb0 <USBD_CDC_EP0_RxReady+0x50>
 800bc84:	68fb      	ldr	r3, [r7, #12]
 800bc86:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800bc8a:	2bff      	cmp	r3, #255	; 0xff
 800bc8c:	d010      	beq.n	800bcb0 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bc94:	689b      	ldr	r3, [r3, #8]
 800bc96:	68fa      	ldr	r2, [r7, #12]
 800bc98:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800bc9c:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800bc9e:	68fa      	ldr	r2, [r7, #12]
 800bca0:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800bca4:	b292      	uxth	r2, r2
 800bca6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	22ff      	movs	r2, #255	; 0xff
 800bcac:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800bcb0:	2300      	movs	r3, #0
}
 800bcb2:	4618      	mov	r0, r3
 800bcb4:	3710      	adds	r7, #16
 800bcb6:	46bd      	mov	sp, r7
 800bcb8:	bd80      	pop	{r7, pc}
	...

0800bcbc <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800bcbc:	b480      	push	{r7}
 800bcbe:	b083      	sub	sp, #12
 800bcc0:	af00      	add	r7, sp, #0
 800bcc2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	2243      	movs	r2, #67	; 0x43
 800bcc8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800bcca:	4b03      	ldr	r3, [pc, #12]	; (800bcd8 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800bccc:	4618      	mov	r0, r3
 800bcce:	370c      	adds	r7, #12
 800bcd0:	46bd      	mov	sp, r7
 800bcd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcd6:	4770      	bx	lr
 800bcd8:	200000bc 	.word	0x200000bc

0800bcdc <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800bcdc:	b480      	push	{r7}
 800bcde:	b083      	sub	sp, #12
 800bce0:	af00      	add	r7, sp, #0
 800bce2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	2243      	movs	r2, #67	; 0x43
 800bce8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800bcea:	4b03      	ldr	r3, [pc, #12]	; (800bcf8 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800bcec:	4618      	mov	r0, r3
 800bcee:	370c      	adds	r7, #12
 800bcf0:	46bd      	mov	sp, r7
 800bcf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcf6:	4770      	bx	lr
 800bcf8:	20000078 	.word	0x20000078

0800bcfc <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800bcfc:	b480      	push	{r7}
 800bcfe:	b083      	sub	sp, #12
 800bd00:	af00      	add	r7, sp, #0
 800bd02:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	2243      	movs	r2, #67	; 0x43
 800bd08:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800bd0a:	4b03      	ldr	r3, [pc, #12]	; (800bd18 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800bd0c:	4618      	mov	r0, r3
 800bd0e:	370c      	adds	r7, #12
 800bd10:	46bd      	mov	sp, r7
 800bd12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd16:	4770      	bx	lr
 800bd18:	20000100 	.word	0x20000100

0800bd1c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800bd1c:	b480      	push	{r7}
 800bd1e:	b083      	sub	sp, #12
 800bd20:	af00      	add	r7, sp, #0
 800bd22:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	220a      	movs	r2, #10
 800bd28:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800bd2a:	4b03      	ldr	r3, [pc, #12]	; (800bd38 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800bd2c:	4618      	mov	r0, r3
 800bd2e:	370c      	adds	r7, #12
 800bd30:	46bd      	mov	sp, r7
 800bd32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd36:	4770      	bx	lr
 800bd38:	20000034 	.word	0x20000034

0800bd3c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800bd3c:	b480      	push	{r7}
 800bd3e:	b083      	sub	sp, #12
 800bd40:	af00      	add	r7, sp, #0
 800bd42:	6078      	str	r0, [r7, #4]
 800bd44:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800bd46:	683b      	ldr	r3, [r7, #0]
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	d101      	bne.n	800bd50 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800bd4c:	2303      	movs	r3, #3
 800bd4e:	e004      	b.n	800bd5a <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	683a      	ldr	r2, [r7, #0]
 800bd54:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800bd58:	2300      	movs	r3, #0
}
 800bd5a:	4618      	mov	r0, r3
 800bd5c:	370c      	adds	r7, #12
 800bd5e:	46bd      	mov	sp, r7
 800bd60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd64:	4770      	bx	lr

0800bd66 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800bd66:	b480      	push	{r7}
 800bd68:	b087      	sub	sp, #28
 800bd6a:	af00      	add	r7, sp, #0
 800bd6c:	60f8      	str	r0, [r7, #12]
 800bd6e:	60b9      	str	r1, [r7, #8]
 800bd70:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bd72:	68fb      	ldr	r3, [r7, #12]
 800bd74:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bd78:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800bd7a:	697b      	ldr	r3, [r7, #20]
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	d101      	bne.n	800bd84 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800bd80:	2303      	movs	r3, #3
 800bd82:	e008      	b.n	800bd96 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800bd84:	697b      	ldr	r3, [r7, #20]
 800bd86:	68ba      	ldr	r2, [r7, #8]
 800bd88:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800bd8c:	697b      	ldr	r3, [r7, #20]
 800bd8e:	687a      	ldr	r2, [r7, #4]
 800bd90:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800bd94:	2300      	movs	r3, #0
}
 800bd96:	4618      	mov	r0, r3
 800bd98:	371c      	adds	r7, #28
 800bd9a:	46bd      	mov	sp, r7
 800bd9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bda0:	4770      	bx	lr

0800bda2 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800bda2:	b480      	push	{r7}
 800bda4:	b085      	sub	sp, #20
 800bda6:	af00      	add	r7, sp, #0
 800bda8:	6078      	str	r0, [r7, #4]
 800bdaa:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bdb2:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800bdb4:	68fb      	ldr	r3, [r7, #12]
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	d101      	bne.n	800bdbe <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800bdba:	2303      	movs	r3, #3
 800bdbc:	e004      	b.n	800bdc8 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800bdbe:	68fb      	ldr	r3, [r7, #12]
 800bdc0:	683a      	ldr	r2, [r7, #0]
 800bdc2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800bdc6:	2300      	movs	r3, #0
}
 800bdc8:	4618      	mov	r0, r3
 800bdca:	3714      	adds	r7, #20
 800bdcc:	46bd      	mov	sp, r7
 800bdce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdd2:	4770      	bx	lr

0800bdd4 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800bdd4:	b580      	push	{r7, lr}
 800bdd6:	b084      	sub	sp, #16
 800bdd8:	af00      	add	r7, sp, #0
 800bdda:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bde2:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800bde4:	2301      	movs	r3, #1
 800bde6:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	d101      	bne.n	800bdf6 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800bdf2:	2303      	movs	r3, #3
 800bdf4:	e01a      	b.n	800be2c <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800bdf6:	68bb      	ldr	r3, [r7, #8]
 800bdf8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	d114      	bne.n	800be2a <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800be00:	68bb      	ldr	r3, [r7, #8]
 800be02:	2201      	movs	r2, #1
 800be04:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800be08:	68bb      	ldr	r3, [r7, #8]
 800be0a:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800be12:	68bb      	ldr	r3, [r7, #8]
 800be14:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800be18:	68bb      	ldr	r3, [r7, #8]
 800be1a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800be1e:	2181      	movs	r1, #129	; 0x81
 800be20:	6878      	ldr	r0, [r7, #4]
 800be22:	f001 febc 	bl	800db9e <USBD_LL_Transmit>

    ret = USBD_OK;
 800be26:	2300      	movs	r3, #0
 800be28:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800be2a:	7bfb      	ldrb	r3, [r7, #15]
}
 800be2c:	4618      	mov	r0, r3
 800be2e:	3710      	adds	r7, #16
 800be30:	46bd      	mov	sp, r7
 800be32:	bd80      	pop	{r7, pc}

0800be34 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800be34:	b580      	push	{r7, lr}
 800be36:	b084      	sub	sp, #16
 800be38:	af00      	add	r7, sp, #0
 800be3a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800be42:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800be4a:	2b00      	cmp	r3, #0
 800be4c:	d101      	bne.n	800be52 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800be4e:	2303      	movs	r3, #3
 800be50:	e016      	b.n	800be80 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	7c1b      	ldrb	r3, [r3, #16]
 800be56:	2b00      	cmp	r3, #0
 800be58:	d109      	bne.n	800be6e <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800be5a:	68fb      	ldr	r3, [r7, #12]
 800be5c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800be60:	f44f 7300 	mov.w	r3, #512	; 0x200
 800be64:	2101      	movs	r1, #1
 800be66:	6878      	ldr	r0, [r7, #4]
 800be68:	f001 feba 	bl	800dbe0 <USBD_LL_PrepareReceive>
 800be6c:	e007      	b.n	800be7e <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800be74:	2340      	movs	r3, #64	; 0x40
 800be76:	2101      	movs	r1, #1
 800be78:	6878      	ldr	r0, [r7, #4]
 800be7a:	f001 feb1 	bl	800dbe0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800be7e:	2300      	movs	r3, #0
}
 800be80:	4618      	mov	r0, r3
 800be82:	3710      	adds	r7, #16
 800be84:	46bd      	mov	sp, r7
 800be86:	bd80      	pop	{r7, pc}

0800be88 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800be88:	b580      	push	{r7, lr}
 800be8a:	b086      	sub	sp, #24
 800be8c:	af00      	add	r7, sp, #0
 800be8e:	60f8      	str	r0, [r7, #12]
 800be90:	60b9      	str	r1, [r7, #8]
 800be92:	4613      	mov	r3, r2
 800be94:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800be96:	68fb      	ldr	r3, [r7, #12]
 800be98:	2b00      	cmp	r3, #0
 800be9a:	d101      	bne.n	800bea0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800be9c:	2303      	movs	r3, #3
 800be9e:	e01f      	b.n	800bee0 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800bea0:	68fb      	ldr	r3, [r7, #12]
 800bea2:	2200      	movs	r2, #0
 800bea4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 800bea8:	68fb      	ldr	r3, [r7, #12]
 800beaa:	2200      	movs	r2, #0
 800beac:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 800beb0:	68fb      	ldr	r3, [r7, #12]
 800beb2:	2200      	movs	r2, #0
 800beb4:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800beb8:	68bb      	ldr	r3, [r7, #8]
 800beba:	2b00      	cmp	r3, #0
 800bebc:	d003      	beq.n	800bec6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	68ba      	ldr	r2, [r7, #8]
 800bec2:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bec6:	68fb      	ldr	r3, [r7, #12]
 800bec8:	2201      	movs	r2, #1
 800beca:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800bece:	68fb      	ldr	r3, [r7, #12]
 800bed0:	79fa      	ldrb	r2, [r7, #7]
 800bed2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800bed4:	68f8      	ldr	r0, [r7, #12]
 800bed6:	f001 fd2d 	bl	800d934 <USBD_LL_Init>
 800beda:	4603      	mov	r3, r0
 800bedc:	75fb      	strb	r3, [r7, #23]

  return ret;
 800bede:	7dfb      	ldrb	r3, [r7, #23]
}
 800bee0:	4618      	mov	r0, r3
 800bee2:	3718      	adds	r7, #24
 800bee4:	46bd      	mov	sp, r7
 800bee6:	bd80      	pop	{r7, pc}

0800bee8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800bee8:	b580      	push	{r7, lr}
 800beea:	b084      	sub	sp, #16
 800beec:	af00      	add	r7, sp, #0
 800beee:	6078      	str	r0, [r7, #4]
 800bef0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800bef2:	2300      	movs	r3, #0
 800bef4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800bef6:	683b      	ldr	r3, [r7, #0]
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d101      	bne.n	800bf00 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800befc:	2303      	movs	r3, #3
 800befe:	e016      	b.n	800bf2e <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	683a      	ldr	r2, [r7, #0]
 800bf04:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bf0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d00b      	beq.n	800bf2c <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bf1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf1c:	f107 020e 	add.w	r2, r7, #14
 800bf20:	4610      	mov	r0, r2
 800bf22:	4798      	blx	r3
 800bf24:	4602      	mov	r2, r0
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800bf2c:	2300      	movs	r3, #0
}
 800bf2e:	4618      	mov	r0, r3
 800bf30:	3710      	adds	r7, #16
 800bf32:	46bd      	mov	sp, r7
 800bf34:	bd80      	pop	{r7, pc}

0800bf36 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800bf36:	b580      	push	{r7, lr}
 800bf38:	b082      	sub	sp, #8
 800bf3a:	af00      	add	r7, sp, #0
 800bf3c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800bf3e:	6878      	ldr	r0, [r7, #4]
 800bf40:	f001 fd44 	bl	800d9cc <USBD_LL_Start>
 800bf44:	4603      	mov	r3, r0
}
 800bf46:	4618      	mov	r0, r3
 800bf48:	3708      	adds	r7, #8
 800bf4a:	46bd      	mov	sp, r7
 800bf4c:	bd80      	pop	{r7, pc}

0800bf4e <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800bf4e:	b480      	push	{r7}
 800bf50:	b083      	sub	sp, #12
 800bf52:	af00      	add	r7, sp, #0
 800bf54:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800bf56:	2300      	movs	r3, #0
}
 800bf58:	4618      	mov	r0, r3
 800bf5a:	370c      	adds	r7, #12
 800bf5c:	46bd      	mov	sp, r7
 800bf5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf62:	4770      	bx	lr

0800bf64 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bf64:	b580      	push	{r7, lr}
 800bf66:	b084      	sub	sp, #16
 800bf68:	af00      	add	r7, sp, #0
 800bf6a:	6078      	str	r0, [r7, #4]
 800bf6c:	460b      	mov	r3, r1
 800bf6e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800bf70:	2303      	movs	r3, #3
 800bf72:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	d009      	beq.n	800bf92 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	78fa      	ldrb	r2, [r7, #3]
 800bf88:	4611      	mov	r1, r2
 800bf8a:	6878      	ldr	r0, [r7, #4]
 800bf8c:	4798      	blx	r3
 800bf8e:	4603      	mov	r3, r0
 800bf90:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800bf92:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf94:	4618      	mov	r0, r3
 800bf96:	3710      	adds	r7, #16
 800bf98:	46bd      	mov	sp, r7
 800bf9a:	bd80      	pop	{r7, pc}

0800bf9c <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bf9c:	b580      	push	{r7, lr}
 800bf9e:	b082      	sub	sp, #8
 800bfa0:	af00      	add	r7, sp, #0
 800bfa2:	6078      	str	r0, [r7, #4]
 800bfa4:	460b      	mov	r3, r1
 800bfa6:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bfae:	2b00      	cmp	r3, #0
 800bfb0:	d007      	beq.n	800bfc2 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bfb8:	685b      	ldr	r3, [r3, #4]
 800bfba:	78fa      	ldrb	r2, [r7, #3]
 800bfbc:	4611      	mov	r1, r2
 800bfbe:	6878      	ldr	r0, [r7, #4]
 800bfc0:	4798      	blx	r3
  }

  return USBD_OK;
 800bfc2:	2300      	movs	r3, #0
}
 800bfc4:	4618      	mov	r0, r3
 800bfc6:	3708      	adds	r7, #8
 800bfc8:	46bd      	mov	sp, r7
 800bfca:	bd80      	pop	{r7, pc}

0800bfcc <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800bfcc:	b580      	push	{r7, lr}
 800bfce:	b084      	sub	sp, #16
 800bfd0:	af00      	add	r7, sp, #0
 800bfd2:	6078      	str	r0, [r7, #4]
 800bfd4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800bfdc:	6839      	ldr	r1, [r7, #0]
 800bfde:	4618      	mov	r0, r3
 800bfe0:	f000 ff90 	bl	800cf04 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	2201      	movs	r2, #1
 800bfe8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800bff2:	461a      	mov	r2, r3
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800c000:	f003 031f 	and.w	r3, r3, #31
 800c004:	2b02      	cmp	r3, #2
 800c006:	d01a      	beq.n	800c03e <USBD_LL_SetupStage+0x72>
 800c008:	2b02      	cmp	r3, #2
 800c00a:	d822      	bhi.n	800c052 <USBD_LL_SetupStage+0x86>
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	d002      	beq.n	800c016 <USBD_LL_SetupStage+0x4a>
 800c010:	2b01      	cmp	r3, #1
 800c012:	d00a      	beq.n	800c02a <USBD_LL_SetupStage+0x5e>
 800c014:	e01d      	b.n	800c052 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800c01c:	4619      	mov	r1, r3
 800c01e:	6878      	ldr	r0, [r7, #4]
 800c020:	f000 fa62 	bl	800c4e8 <USBD_StdDevReq>
 800c024:	4603      	mov	r3, r0
 800c026:	73fb      	strb	r3, [r7, #15]
      break;
 800c028:	e020      	b.n	800c06c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800c030:	4619      	mov	r1, r3
 800c032:	6878      	ldr	r0, [r7, #4]
 800c034:	f000 fac6 	bl	800c5c4 <USBD_StdItfReq>
 800c038:	4603      	mov	r3, r0
 800c03a:	73fb      	strb	r3, [r7, #15]
      break;
 800c03c:	e016      	b.n	800c06c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800c044:	4619      	mov	r1, r3
 800c046:	6878      	ldr	r0, [r7, #4]
 800c048:	f000 fb05 	bl	800c656 <USBD_StdEPReq>
 800c04c:	4603      	mov	r3, r0
 800c04e:	73fb      	strb	r3, [r7, #15]
      break;
 800c050:	e00c      	b.n	800c06c <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800c058:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800c05c:	b2db      	uxtb	r3, r3
 800c05e:	4619      	mov	r1, r3
 800c060:	6878      	ldr	r0, [r7, #4]
 800c062:	f001 fd13 	bl	800da8c <USBD_LL_StallEP>
 800c066:	4603      	mov	r3, r0
 800c068:	73fb      	strb	r3, [r7, #15]
      break;
 800c06a:	bf00      	nop
  }

  return ret;
 800c06c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c06e:	4618      	mov	r0, r3
 800c070:	3710      	adds	r7, #16
 800c072:	46bd      	mov	sp, r7
 800c074:	bd80      	pop	{r7, pc}

0800c076 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800c076:	b580      	push	{r7, lr}
 800c078:	b086      	sub	sp, #24
 800c07a:	af00      	add	r7, sp, #0
 800c07c:	60f8      	str	r0, [r7, #12]
 800c07e:	460b      	mov	r3, r1
 800c080:	607a      	str	r2, [r7, #4]
 800c082:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800c084:	7afb      	ldrb	r3, [r7, #11]
 800c086:	2b00      	cmp	r3, #0
 800c088:	d138      	bne.n	800c0fc <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800c090:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c098:	2b03      	cmp	r3, #3
 800c09a:	d14a      	bne.n	800c132 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800c09c:	693b      	ldr	r3, [r7, #16]
 800c09e:	689a      	ldr	r2, [r3, #8]
 800c0a0:	693b      	ldr	r3, [r7, #16]
 800c0a2:	68db      	ldr	r3, [r3, #12]
 800c0a4:	429a      	cmp	r2, r3
 800c0a6:	d913      	bls.n	800c0d0 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800c0a8:	693b      	ldr	r3, [r7, #16]
 800c0aa:	689a      	ldr	r2, [r3, #8]
 800c0ac:	693b      	ldr	r3, [r7, #16]
 800c0ae:	68db      	ldr	r3, [r3, #12]
 800c0b0:	1ad2      	subs	r2, r2, r3
 800c0b2:	693b      	ldr	r3, [r7, #16]
 800c0b4:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800c0b6:	693b      	ldr	r3, [r7, #16]
 800c0b8:	68da      	ldr	r2, [r3, #12]
 800c0ba:	693b      	ldr	r3, [r7, #16]
 800c0bc:	689b      	ldr	r3, [r3, #8]
 800c0be:	4293      	cmp	r3, r2
 800c0c0:	bf28      	it	cs
 800c0c2:	4613      	movcs	r3, r2
 800c0c4:	461a      	mov	r2, r3
 800c0c6:	6879      	ldr	r1, [r7, #4]
 800c0c8:	68f8      	ldr	r0, [r7, #12]
 800c0ca:	f001 f80f 	bl	800d0ec <USBD_CtlContinueRx>
 800c0ce:	e030      	b.n	800c132 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c0d0:	68fb      	ldr	r3, [r7, #12]
 800c0d2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c0d6:	b2db      	uxtb	r3, r3
 800c0d8:	2b03      	cmp	r3, #3
 800c0da:	d10b      	bne.n	800c0f4 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c0e2:	691b      	ldr	r3, [r3, #16]
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	d005      	beq.n	800c0f4 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800c0e8:	68fb      	ldr	r3, [r7, #12]
 800c0ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c0ee:	691b      	ldr	r3, [r3, #16]
 800c0f0:	68f8      	ldr	r0, [r7, #12]
 800c0f2:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800c0f4:	68f8      	ldr	r0, [r7, #12]
 800c0f6:	f001 f80a 	bl	800d10e <USBD_CtlSendStatus>
 800c0fa:	e01a      	b.n	800c132 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c102:	b2db      	uxtb	r3, r3
 800c104:	2b03      	cmp	r3, #3
 800c106:	d114      	bne.n	800c132 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800c108:	68fb      	ldr	r3, [r7, #12]
 800c10a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c10e:	699b      	ldr	r3, [r3, #24]
 800c110:	2b00      	cmp	r3, #0
 800c112:	d00e      	beq.n	800c132 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800c114:	68fb      	ldr	r3, [r7, #12]
 800c116:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c11a:	699b      	ldr	r3, [r3, #24]
 800c11c:	7afa      	ldrb	r2, [r7, #11]
 800c11e:	4611      	mov	r1, r2
 800c120:	68f8      	ldr	r0, [r7, #12]
 800c122:	4798      	blx	r3
 800c124:	4603      	mov	r3, r0
 800c126:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800c128:	7dfb      	ldrb	r3, [r7, #23]
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	d001      	beq.n	800c132 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800c12e:	7dfb      	ldrb	r3, [r7, #23]
 800c130:	e000      	b.n	800c134 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800c132:	2300      	movs	r3, #0
}
 800c134:	4618      	mov	r0, r3
 800c136:	3718      	adds	r7, #24
 800c138:	46bd      	mov	sp, r7
 800c13a:	bd80      	pop	{r7, pc}

0800c13c <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800c13c:	b580      	push	{r7, lr}
 800c13e:	b086      	sub	sp, #24
 800c140:	af00      	add	r7, sp, #0
 800c142:	60f8      	str	r0, [r7, #12]
 800c144:	460b      	mov	r3, r1
 800c146:	607a      	str	r2, [r7, #4]
 800c148:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800c14a:	7afb      	ldrb	r3, [r7, #11]
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d16b      	bne.n	800c228 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800c150:	68fb      	ldr	r3, [r7, #12]
 800c152:	3314      	adds	r3, #20
 800c154:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800c156:	68fb      	ldr	r3, [r7, #12]
 800c158:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c15c:	2b02      	cmp	r3, #2
 800c15e:	d156      	bne.n	800c20e <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800c160:	693b      	ldr	r3, [r7, #16]
 800c162:	689a      	ldr	r2, [r3, #8]
 800c164:	693b      	ldr	r3, [r7, #16]
 800c166:	68db      	ldr	r3, [r3, #12]
 800c168:	429a      	cmp	r2, r3
 800c16a:	d914      	bls.n	800c196 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800c16c:	693b      	ldr	r3, [r7, #16]
 800c16e:	689a      	ldr	r2, [r3, #8]
 800c170:	693b      	ldr	r3, [r7, #16]
 800c172:	68db      	ldr	r3, [r3, #12]
 800c174:	1ad2      	subs	r2, r2, r3
 800c176:	693b      	ldr	r3, [r7, #16]
 800c178:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800c17a:	693b      	ldr	r3, [r7, #16]
 800c17c:	689b      	ldr	r3, [r3, #8]
 800c17e:	461a      	mov	r2, r3
 800c180:	6879      	ldr	r1, [r7, #4]
 800c182:	68f8      	ldr	r0, [r7, #12]
 800c184:	f000 ff84 	bl	800d090 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c188:	2300      	movs	r3, #0
 800c18a:	2200      	movs	r2, #0
 800c18c:	2100      	movs	r1, #0
 800c18e:	68f8      	ldr	r0, [r7, #12]
 800c190:	f001 fd26 	bl	800dbe0 <USBD_LL_PrepareReceive>
 800c194:	e03b      	b.n	800c20e <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800c196:	693b      	ldr	r3, [r7, #16]
 800c198:	68da      	ldr	r2, [r3, #12]
 800c19a:	693b      	ldr	r3, [r7, #16]
 800c19c:	689b      	ldr	r3, [r3, #8]
 800c19e:	429a      	cmp	r2, r3
 800c1a0:	d11c      	bne.n	800c1dc <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800c1a2:	693b      	ldr	r3, [r7, #16]
 800c1a4:	685a      	ldr	r2, [r3, #4]
 800c1a6:	693b      	ldr	r3, [r7, #16]
 800c1a8:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800c1aa:	429a      	cmp	r2, r3
 800c1ac:	d316      	bcc.n	800c1dc <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800c1ae:	693b      	ldr	r3, [r7, #16]
 800c1b0:	685a      	ldr	r2, [r3, #4]
 800c1b2:	68fb      	ldr	r3, [r7, #12]
 800c1b4:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800c1b8:	429a      	cmp	r2, r3
 800c1ba:	d20f      	bcs.n	800c1dc <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800c1bc:	2200      	movs	r2, #0
 800c1be:	2100      	movs	r1, #0
 800c1c0:	68f8      	ldr	r0, [r7, #12]
 800c1c2:	f000 ff65 	bl	800d090 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	2200      	movs	r2, #0
 800c1ca:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c1ce:	2300      	movs	r3, #0
 800c1d0:	2200      	movs	r2, #0
 800c1d2:	2100      	movs	r1, #0
 800c1d4:	68f8      	ldr	r0, [r7, #12]
 800c1d6:	f001 fd03 	bl	800dbe0 <USBD_LL_PrepareReceive>
 800c1da:	e018      	b.n	800c20e <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c1e2:	b2db      	uxtb	r3, r3
 800c1e4:	2b03      	cmp	r3, #3
 800c1e6:	d10b      	bne.n	800c200 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c1ee:	68db      	ldr	r3, [r3, #12]
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d005      	beq.n	800c200 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c1fa:	68db      	ldr	r3, [r3, #12]
 800c1fc:	68f8      	ldr	r0, [r7, #12]
 800c1fe:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800c200:	2180      	movs	r1, #128	; 0x80
 800c202:	68f8      	ldr	r0, [r7, #12]
 800c204:	f001 fc42 	bl	800da8c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800c208:	68f8      	ldr	r0, [r7, #12]
 800c20a:	f000 ff93 	bl	800d134 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800c214:	2b01      	cmp	r3, #1
 800c216:	d122      	bne.n	800c25e <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800c218:	68f8      	ldr	r0, [r7, #12]
 800c21a:	f7ff fe98 	bl	800bf4e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	2200      	movs	r2, #0
 800c222:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800c226:	e01a      	b.n	800c25e <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c228:	68fb      	ldr	r3, [r7, #12]
 800c22a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c22e:	b2db      	uxtb	r3, r3
 800c230:	2b03      	cmp	r3, #3
 800c232:	d114      	bne.n	800c25e <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800c234:	68fb      	ldr	r3, [r7, #12]
 800c236:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c23a:	695b      	ldr	r3, [r3, #20]
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d00e      	beq.n	800c25e <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800c240:	68fb      	ldr	r3, [r7, #12]
 800c242:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c246:	695b      	ldr	r3, [r3, #20]
 800c248:	7afa      	ldrb	r2, [r7, #11]
 800c24a:	4611      	mov	r1, r2
 800c24c:	68f8      	ldr	r0, [r7, #12]
 800c24e:	4798      	blx	r3
 800c250:	4603      	mov	r3, r0
 800c252:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800c254:	7dfb      	ldrb	r3, [r7, #23]
 800c256:	2b00      	cmp	r3, #0
 800c258:	d001      	beq.n	800c25e <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800c25a:	7dfb      	ldrb	r3, [r7, #23]
 800c25c:	e000      	b.n	800c260 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800c25e:	2300      	movs	r3, #0
}
 800c260:	4618      	mov	r0, r3
 800c262:	3718      	adds	r7, #24
 800c264:	46bd      	mov	sp, r7
 800c266:	bd80      	pop	{r7, pc}

0800c268 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800c268:	b580      	push	{r7, lr}
 800c26a:	b082      	sub	sp, #8
 800c26c:	af00      	add	r7, sp, #0
 800c26e:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	2201      	movs	r2, #1
 800c274:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	2200      	movs	r2, #0
 800c27c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	2200      	movs	r2, #0
 800c284:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	2200      	movs	r2, #0
 800c28a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c294:	2b00      	cmp	r3, #0
 800c296:	d101      	bne.n	800c29c <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800c298:	2303      	movs	r3, #3
 800c29a:	e02f      	b.n	800c2fc <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c2a2:	2b00      	cmp	r3, #0
 800c2a4:	d00f      	beq.n	800c2c6 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c2ac:	685b      	ldr	r3, [r3, #4]
 800c2ae:	2b00      	cmp	r3, #0
 800c2b0:	d009      	beq.n	800c2c6 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c2b8:	685b      	ldr	r3, [r3, #4]
 800c2ba:	687a      	ldr	r2, [r7, #4]
 800c2bc:	6852      	ldr	r2, [r2, #4]
 800c2be:	b2d2      	uxtb	r2, r2
 800c2c0:	4611      	mov	r1, r2
 800c2c2:	6878      	ldr	r0, [r7, #4]
 800c2c4:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c2c6:	2340      	movs	r3, #64	; 0x40
 800c2c8:	2200      	movs	r2, #0
 800c2ca:	2100      	movs	r1, #0
 800c2cc:	6878      	ldr	r0, [r7, #4]
 800c2ce:	f001 fb98 	bl	800da02 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	2201      	movs	r2, #1
 800c2d6:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	2240      	movs	r2, #64	; 0x40
 800c2de:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c2e2:	2340      	movs	r3, #64	; 0x40
 800c2e4:	2200      	movs	r2, #0
 800c2e6:	2180      	movs	r1, #128	; 0x80
 800c2e8:	6878      	ldr	r0, [r7, #4]
 800c2ea:	f001 fb8a 	bl	800da02 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	2201      	movs	r2, #1
 800c2f2:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	2240      	movs	r2, #64	; 0x40
 800c2f8:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800c2fa:	2300      	movs	r3, #0
}
 800c2fc:	4618      	mov	r0, r3
 800c2fe:	3708      	adds	r7, #8
 800c300:	46bd      	mov	sp, r7
 800c302:	bd80      	pop	{r7, pc}

0800c304 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800c304:	b480      	push	{r7}
 800c306:	b083      	sub	sp, #12
 800c308:	af00      	add	r7, sp, #0
 800c30a:	6078      	str	r0, [r7, #4]
 800c30c:	460b      	mov	r3, r1
 800c30e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	78fa      	ldrb	r2, [r7, #3]
 800c314:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800c316:	2300      	movs	r3, #0
}
 800c318:	4618      	mov	r0, r3
 800c31a:	370c      	adds	r7, #12
 800c31c:	46bd      	mov	sp, r7
 800c31e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c322:	4770      	bx	lr

0800c324 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800c324:	b480      	push	{r7}
 800c326:	b083      	sub	sp, #12
 800c328:	af00      	add	r7, sp, #0
 800c32a:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c332:	b2da      	uxtb	r2, r3
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	2204      	movs	r2, #4
 800c33e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800c342:	2300      	movs	r3, #0
}
 800c344:	4618      	mov	r0, r3
 800c346:	370c      	adds	r7, #12
 800c348:	46bd      	mov	sp, r7
 800c34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c34e:	4770      	bx	lr

0800c350 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800c350:	b480      	push	{r7}
 800c352:	b083      	sub	sp, #12
 800c354:	af00      	add	r7, sp, #0
 800c356:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c35e:	b2db      	uxtb	r3, r3
 800c360:	2b04      	cmp	r3, #4
 800c362:	d106      	bne.n	800c372 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800c36a:	b2da      	uxtb	r2, r3
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800c372:	2300      	movs	r3, #0
}
 800c374:	4618      	mov	r0, r3
 800c376:	370c      	adds	r7, #12
 800c378:	46bd      	mov	sp, r7
 800c37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c37e:	4770      	bx	lr

0800c380 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800c380:	b580      	push	{r7, lr}
 800c382:	b082      	sub	sp, #8
 800c384:	af00      	add	r7, sp, #0
 800c386:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c38e:	2b00      	cmp	r3, #0
 800c390:	d101      	bne.n	800c396 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800c392:	2303      	movs	r3, #3
 800c394:	e012      	b.n	800c3bc <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c39c:	b2db      	uxtb	r3, r3
 800c39e:	2b03      	cmp	r3, #3
 800c3a0:	d10b      	bne.n	800c3ba <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c3a8:	69db      	ldr	r3, [r3, #28]
 800c3aa:	2b00      	cmp	r3, #0
 800c3ac:	d005      	beq.n	800c3ba <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c3b4:	69db      	ldr	r3, [r3, #28]
 800c3b6:	6878      	ldr	r0, [r7, #4]
 800c3b8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c3ba:	2300      	movs	r3, #0
}
 800c3bc:	4618      	mov	r0, r3
 800c3be:	3708      	adds	r7, #8
 800c3c0:	46bd      	mov	sp, r7
 800c3c2:	bd80      	pop	{r7, pc}

0800c3c4 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800c3c4:	b580      	push	{r7, lr}
 800c3c6:	b082      	sub	sp, #8
 800c3c8:	af00      	add	r7, sp, #0
 800c3ca:	6078      	str	r0, [r7, #4]
 800c3cc:	460b      	mov	r3, r1
 800c3ce:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	d101      	bne.n	800c3de <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 800c3da:	2303      	movs	r3, #3
 800c3dc:	e014      	b.n	800c408 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c3e4:	b2db      	uxtb	r3, r3
 800c3e6:	2b03      	cmp	r3, #3
 800c3e8:	d10d      	bne.n	800c406 <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c3f0:	6a1b      	ldr	r3, [r3, #32]
 800c3f2:	2b00      	cmp	r3, #0
 800c3f4:	d007      	beq.n	800c406 <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c3fc:	6a1b      	ldr	r3, [r3, #32]
 800c3fe:	78fa      	ldrb	r2, [r7, #3]
 800c400:	4611      	mov	r1, r2
 800c402:	6878      	ldr	r0, [r7, #4]
 800c404:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c406:	2300      	movs	r3, #0
}
 800c408:	4618      	mov	r0, r3
 800c40a:	3708      	adds	r7, #8
 800c40c:	46bd      	mov	sp, r7
 800c40e:	bd80      	pop	{r7, pc}

0800c410 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800c410:	b580      	push	{r7, lr}
 800c412:	b082      	sub	sp, #8
 800c414:	af00      	add	r7, sp, #0
 800c416:	6078      	str	r0, [r7, #4]
 800c418:	460b      	mov	r3, r1
 800c41a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c422:	2b00      	cmp	r3, #0
 800c424:	d101      	bne.n	800c42a <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 800c426:	2303      	movs	r3, #3
 800c428:	e014      	b.n	800c454 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c430:	b2db      	uxtb	r3, r3
 800c432:	2b03      	cmp	r3, #3
 800c434:	d10d      	bne.n	800c452 <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c43c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c43e:	2b00      	cmp	r3, #0
 800c440:	d007      	beq.n	800c452 <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c44a:	78fa      	ldrb	r2, [r7, #3]
 800c44c:	4611      	mov	r1, r2
 800c44e:	6878      	ldr	r0, [r7, #4]
 800c450:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c452:	2300      	movs	r3, #0
}
 800c454:	4618      	mov	r0, r3
 800c456:	3708      	adds	r7, #8
 800c458:	46bd      	mov	sp, r7
 800c45a:	bd80      	pop	{r7, pc}

0800c45c <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800c45c:	b480      	push	{r7}
 800c45e:	b083      	sub	sp, #12
 800c460:	af00      	add	r7, sp, #0
 800c462:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c464:	2300      	movs	r3, #0
}
 800c466:	4618      	mov	r0, r3
 800c468:	370c      	adds	r7, #12
 800c46a:	46bd      	mov	sp, r7
 800c46c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c470:	4770      	bx	lr

0800c472 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800c472:	b580      	push	{r7, lr}
 800c474:	b082      	sub	sp, #8
 800c476:	af00      	add	r7, sp, #0
 800c478:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	2201      	movs	r2, #1
 800c47e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c488:	2b00      	cmp	r3, #0
 800c48a:	d009      	beq.n	800c4a0 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c492:	685b      	ldr	r3, [r3, #4]
 800c494:	687a      	ldr	r2, [r7, #4]
 800c496:	6852      	ldr	r2, [r2, #4]
 800c498:	b2d2      	uxtb	r2, r2
 800c49a:	4611      	mov	r1, r2
 800c49c:	6878      	ldr	r0, [r7, #4]
 800c49e:	4798      	blx	r3
  }

  return USBD_OK;
 800c4a0:	2300      	movs	r3, #0
}
 800c4a2:	4618      	mov	r0, r3
 800c4a4:	3708      	adds	r7, #8
 800c4a6:	46bd      	mov	sp, r7
 800c4a8:	bd80      	pop	{r7, pc}

0800c4aa <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800c4aa:	b480      	push	{r7}
 800c4ac:	b087      	sub	sp, #28
 800c4ae:	af00      	add	r7, sp, #0
 800c4b0:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800c4b6:	697b      	ldr	r3, [r7, #20]
 800c4b8:	781b      	ldrb	r3, [r3, #0]
 800c4ba:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800c4bc:	697b      	ldr	r3, [r7, #20]
 800c4be:	3301      	adds	r3, #1
 800c4c0:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800c4c2:	697b      	ldr	r3, [r7, #20]
 800c4c4:	781b      	ldrb	r3, [r3, #0]
 800c4c6:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800c4c8:	8a3b      	ldrh	r3, [r7, #16]
 800c4ca:	021b      	lsls	r3, r3, #8
 800c4cc:	b21a      	sxth	r2, r3
 800c4ce:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800c4d2:	4313      	orrs	r3, r2
 800c4d4:	b21b      	sxth	r3, r3
 800c4d6:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800c4d8:	89fb      	ldrh	r3, [r7, #14]
}
 800c4da:	4618      	mov	r0, r3
 800c4dc:	371c      	adds	r7, #28
 800c4de:	46bd      	mov	sp, r7
 800c4e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4e4:	4770      	bx	lr
	...

0800c4e8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c4e8:	b580      	push	{r7, lr}
 800c4ea:	b084      	sub	sp, #16
 800c4ec:	af00      	add	r7, sp, #0
 800c4ee:	6078      	str	r0, [r7, #4]
 800c4f0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c4f2:	2300      	movs	r3, #0
 800c4f4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c4f6:	683b      	ldr	r3, [r7, #0]
 800c4f8:	781b      	ldrb	r3, [r3, #0]
 800c4fa:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c4fe:	2b40      	cmp	r3, #64	; 0x40
 800c500:	d005      	beq.n	800c50e <USBD_StdDevReq+0x26>
 800c502:	2b40      	cmp	r3, #64	; 0x40
 800c504:	d853      	bhi.n	800c5ae <USBD_StdDevReq+0xc6>
 800c506:	2b00      	cmp	r3, #0
 800c508:	d00b      	beq.n	800c522 <USBD_StdDevReq+0x3a>
 800c50a:	2b20      	cmp	r3, #32
 800c50c:	d14f      	bne.n	800c5ae <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c514:	689b      	ldr	r3, [r3, #8]
 800c516:	6839      	ldr	r1, [r7, #0]
 800c518:	6878      	ldr	r0, [r7, #4]
 800c51a:	4798      	blx	r3
 800c51c:	4603      	mov	r3, r0
 800c51e:	73fb      	strb	r3, [r7, #15]
      break;
 800c520:	e04a      	b.n	800c5b8 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c522:	683b      	ldr	r3, [r7, #0]
 800c524:	785b      	ldrb	r3, [r3, #1]
 800c526:	2b09      	cmp	r3, #9
 800c528:	d83b      	bhi.n	800c5a2 <USBD_StdDevReq+0xba>
 800c52a:	a201      	add	r2, pc, #4	; (adr r2, 800c530 <USBD_StdDevReq+0x48>)
 800c52c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c530:	0800c585 	.word	0x0800c585
 800c534:	0800c599 	.word	0x0800c599
 800c538:	0800c5a3 	.word	0x0800c5a3
 800c53c:	0800c58f 	.word	0x0800c58f
 800c540:	0800c5a3 	.word	0x0800c5a3
 800c544:	0800c563 	.word	0x0800c563
 800c548:	0800c559 	.word	0x0800c559
 800c54c:	0800c5a3 	.word	0x0800c5a3
 800c550:	0800c57b 	.word	0x0800c57b
 800c554:	0800c56d 	.word	0x0800c56d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800c558:	6839      	ldr	r1, [r7, #0]
 800c55a:	6878      	ldr	r0, [r7, #4]
 800c55c:	f000 f9de 	bl	800c91c <USBD_GetDescriptor>
          break;
 800c560:	e024      	b.n	800c5ac <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800c562:	6839      	ldr	r1, [r7, #0]
 800c564:	6878      	ldr	r0, [r7, #4]
 800c566:	f000 fb43 	bl	800cbf0 <USBD_SetAddress>
          break;
 800c56a:	e01f      	b.n	800c5ac <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800c56c:	6839      	ldr	r1, [r7, #0]
 800c56e:	6878      	ldr	r0, [r7, #4]
 800c570:	f000 fb82 	bl	800cc78 <USBD_SetConfig>
 800c574:	4603      	mov	r3, r0
 800c576:	73fb      	strb	r3, [r7, #15]
          break;
 800c578:	e018      	b.n	800c5ac <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800c57a:	6839      	ldr	r1, [r7, #0]
 800c57c:	6878      	ldr	r0, [r7, #4]
 800c57e:	f000 fc21 	bl	800cdc4 <USBD_GetConfig>
          break;
 800c582:	e013      	b.n	800c5ac <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800c584:	6839      	ldr	r1, [r7, #0]
 800c586:	6878      	ldr	r0, [r7, #4]
 800c588:	f000 fc52 	bl	800ce30 <USBD_GetStatus>
          break;
 800c58c:	e00e      	b.n	800c5ac <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800c58e:	6839      	ldr	r1, [r7, #0]
 800c590:	6878      	ldr	r0, [r7, #4]
 800c592:	f000 fc81 	bl	800ce98 <USBD_SetFeature>
          break;
 800c596:	e009      	b.n	800c5ac <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800c598:	6839      	ldr	r1, [r7, #0]
 800c59a:	6878      	ldr	r0, [r7, #4]
 800c59c:	f000 fc90 	bl	800cec0 <USBD_ClrFeature>
          break;
 800c5a0:	e004      	b.n	800c5ac <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800c5a2:	6839      	ldr	r1, [r7, #0]
 800c5a4:	6878      	ldr	r0, [r7, #4]
 800c5a6:	f000 fce7 	bl	800cf78 <USBD_CtlError>
          break;
 800c5aa:	bf00      	nop
      }
      break;
 800c5ac:	e004      	b.n	800c5b8 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800c5ae:	6839      	ldr	r1, [r7, #0]
 800c5b0:	6878      	ldr	r0, [r7, #4]
 800c5b2:	f000 fce1 	bl	800cf78 <USBD_CtlError>
      break;
 800c5b6:	bf00      	nop
  }

  return ret;
 800c5b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5ba:	4618      	mov	r0, r3
 800c5bc:	3710      	adds	r7, #16
 800c5be:	46bd      	mov	sp, r7
 800c5c0:	bd80      	pop	{r7, pc}
 800c5c2:	bf00      	nop

0800c5c4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c5c4:	b580      	push	{r7, lr}
 800c5c6:	b084      	sub	sp, #16
 800c5c8:	af00      	add	r7, sp, #0
 800c5ca:	6078      	str	r0, [r7, #4]
 800c5cc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c5ce:	2300      	movs	r3, #0
 800c5d0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c5d2:	683b      	ldr	r3, [r7, #0]
 800c5d4:	781b      	ldrb	r3, [r3, #0]
 800c5d6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c5da:	2b40      	cmp	r3, #64	; 0x40
 800c5dc:	d005      	beq.n	800c5ea <USBD_StdItfReq+0x26>
 800c5de:	2b40      	cmp	r3, #64	; 0x40
 800c5e0:	d82f      	bhi.n	800c642 <USBD_StdItfReq+0x7e>
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d001      	beq.n	800c5ea <USBD_StdItfReq+0x26>
 800c5e6:	2b20      	cmp	r3, #32
 800c5e8:	d12b      	bne.n	800c642 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c5f0:	b2db      	uxtb	r3, r3
 800c5f2:	3b01      	subs	r3, #1
 800c5f4:	2b02      	cmp	r3, #2
 800c5f6:	d81d      	bhi.n	800c634 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800c5f8:	683b      	ldr	r3, [r7, #0]
 800c5fa:	889b      	ldrh	r3, [r3, #4]
 800c5fc:	b2db      	uxtb	r3, r3
 800c5fe:	2b01      	cmp	r3, #1
 800c600:	d813      	bhi.n	800c62a <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c608:	689b      	ldr	r3, [r3, #8]
 800c60a:	6839      	ldr	r1, [r7, #0]
 800c60c:	6878      	ldr	r0, [r7, #4]
 800c60e:	4798      	blx	r3
 800c610:	4603      	mov	r3, r0
 800c612:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800c614:	683b      	ldr	r3, [r7, #0]
 800c616:	88db      	ldrh	r3, [r3, #6]
 800c618:	2b00      	cmp	r3, #0
 800c61a:	d110      	bne.n	800c63e <USBD_StdItfReq+0x7a>
 800c61c:	7bfb      	ldrb	r3, [r7, #15]
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d10d      	bne.n	800c63e <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800c622:	6878      	ldr	r0, [r7, #4]
 800c624:	f000 fd73 	bl	800d10e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800c628:	e009      	b.n	800c63e <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800c62a:	6839      	ldr	r1, [r7, #0]
 800c62c:	6878      	ldr	r0, [r7, #4]
 800c62e:	f000 fca3 	bl	800cf78 <USBD_CtlError>
          break;
 800c632:	e004      	b.n	800c63e <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800c634:	6839      	ldr	r1, [r7, #0]
 800c636:	6878      	ldr	r0, [r7, #4]
 800c638:	f000 fc9e 	bl	800cf78 <USBD_CtlError>
          break;
 800c63c:	e000      	b.n	800c640 <USBD_StdItfReq+0x7c>
          break;
 800c63e:	bf00      	nop
      }
      break;
 800c640:	e004      	b.n	800c64c <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800c642:	6839      	ldr	r1, [r7, #0]
 800c644:	6878      	ldr	r0, [r7, #4]
 800c646:	f000 fc97 	bl	800cf78 <USBD_CtlError>
      break;
 800c64a:	bf00      	nop
  }

  return ret;
 800c64c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c64e:	4618      	mov	r0, r3
 800c650:	3710      	adds	r7, #16
 800c652:	46bd      	mov	sp, r7
 800c654:	bd80      	pop	{r7, pc}

0800c656 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c656:	b580      	push	{r7, lr}
 800c658:	b084      	sub	sp, #16
 800c65a:	af00      	add	r7, sp, #0
 800c65c:	6078      	str	r0, [r7, #4]
 800c65e:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800c660:	2300      	movs	r3, #0
 800c662:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800c664:	683b      	ldr	r3, [r7, #0]
 800c666:	889b      	ldrh	r3, [r3, #4]
 800c668:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c66a:	683b      	ldr	r3, [r7, #0]
 800c66c:	781b      	ldrb	r3, [r3, #0]
 800c66e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c672:	2b40      	cmp	r3, #64	; 0x40
 800c674:	d007      	beq.n	800c686 <USBD_StdEPReq+0x30>
 800c676:	2b40      	cmp	r3, #64	; 0x40
 800c678:	f200 8145 	bhi.w	800c906 <USBD_StdEPReq+0x2b0>
 800c67c:	2b00      	cmp	r3, #0
 800c67e:	d00c      	beq.n	800c69a <USBD_StdEPReq+0x44>
 800c680:	2b20      	cmp	r3, #32
 800c682:	f040 8140 	bne.w	800c906 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c68c:	689b      	ldr	r3, [r3, #8]
 800c68e:	6839      	ldr	r1, [r7, #0]
 800c690:	6878      	ldr	r0, [r7, #4]
 800c692:	4798      	blx	r3
 800c694:	4603      	mov	r3, r0
 800c696:	73fb      	strb	r3, [r7, #15]
      break;
 800c698:	e13a      	b.n	800c910 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c69a:	683b      	ldr	r3, [r7, #0]
 800c69c:	785b      	ldrb	r3, [r3, #1]
 800c69e:	2b03      	cmp	r3, #3
 800c6a0:	d007      	beq.n	800c6b2 <USBD_StdEPReq+0x5c>
 800c6a2:	2b03      	cmp	r3, #3
 800c6a4:	f300 8129 	bgt.w	800c8fa <USBD_StdEPReq+0x2a4>
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	d07f      	beq.n	800c7ac <USBD_StdEPReq+0x156>
 800c6ac:	2b01      	cmp	r3, #1
 800c6ae:	d03c      	beq.n	800c72a <USBD_StdEPReq+0xd4>
 800c6b0:	e123      	b.n	800c8fa <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c6b8:	b2db      	uxtb	r3, r3
 800c6ba:	2b02      	cmp	r3, #2
 800c6bc:	d002      	beq.n	800c6c4 <USBD_StdEPReq+0x6e>
 800c6be:	2b03      	cmp	r3, #3
 800c6c0:	d016      	beq.n	800c6f0 <USBD_StdEPReq+0x9a>
 800c6c2:	e02c      	b.n	800c71e <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c6c4:	7bbb      	ldrb	r3, [r7, #14]
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	d00d      	beq.n	800c6e6 <USBD_StdEPReq+0x90>
 800c6ca:	7bbb      	ldrb	r3, [r7, #14]
 800c6cc:	2b80      	cmp	r3, #128	; 0x80
 800c6ce:	d00a      	beq.n	800c6e6 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c6d0:	7bbb      	ldrb	r3, [r7, #14]
 800c6d2:	4619      	mov	r1, r3
 800c6d4:	6878      	ldr	r0, [r7, #4]
 800c6d6:	f001 f9d9 	bl	800da8c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c6da:	2180      	movs	r1, #128	; 0x80
 800c6dc:	6878      	ldr	r0, [r7, #4]
 800c6de:	f001 f9d5 	bl	800da8c <USBD_LL_StallEP>
 800c6e2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c6e4:	e020      	b.n	800c728 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800c6e6:	6839      	ldr	r1, [r7, #0]
 800c6e8:	6878      	ldr	r0, [r7, #4]
 800c6ea:	f000 fc45 	bl	800cf78 <USBD_CtlError>
              break;
 800c6ee:	e01b      	b.n	800c728 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c6f0:	683b      	ldr	r3, [r7, #0]
 800c6f2:	885b      	ldrh	r3, [r3, #2]
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d10e      	bne.n	800c716 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800c6f8:	7bbb      	ldrb	r3, [r7, #14]
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	d00b      	beq.n	800c716 <USBD_StdEPReq+0xc0>
 800c6fe:	7bbb      	ldrb	r3, [r7, #14]
 800c700:	2b80      	cmp	r3, #128	; 0x80
 800c702:	d008      	beq.n	800c716 <USBD_StdEPReq+0xc0>
 800c704:	683b      	ldr	r3, [r7, #0]
 800c706:	88db      	ldrh	r3, [r3, #6]
 800c708:	2b00      	cmp	r3, #0
 800c70a:	d104      	bne.n	800c716 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800c70c:	7bbb      	ldrb	r3, [r7, #14]
 800c70e:	4619      	mov	r1, r3
 800c710:	6878      	ldr	r0, [r7, #4]
 800c712:	f001 f9bb 	bl	800da8c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800c716:	6878      	ldr	r0, [r7, #4]
 800c718:	f000 fcf9 	bl	800d10e <USBD_CtlSendStatus>

              break;
 800c71c:	e004      	b.n	800c728 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800c71e:	6839      	ldr	r1, [r7, #0]
 800c720:	6878      	ldr	r0, [r7, #4]
 800c722:	f000 fc29 	bl	800cf78 <USBD_CtlError>
              break;
 800c726:	bf00      	nop
          }
          break;
 800c728:	e0ec      	b.n	800c904 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c730:	b2db      	uxtb	r3, r3
 800c732:	2b02      	cmp	r3, #2
 800c734:	d002      	beq.n	800c73c <USBD_StdEPReq+0xe6>
 800c736:	2b03      	cmp	r3, #3
 800c738:	d016      	beq.n	800c768 <USBD_StdEPReq+0x112>
 800c73a:	e030      	b.n	800c79e <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c73c:	7bbb      	ldrb	r3, [r7, #14]
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d00d      	beq.n	800c75e <USBD_StdEPReq+0x108>
 800c742:	7bbb      	ldrb	r3, [r7, #14]
 800c744:	2b80      	cmp	r3, #128	; 0x80
 800c746:	d00a      	beq.n	800c75e <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c748:	7bbb      	ldrb	r3, [r7, #14]
 800c74a:	4619      	mov	r1, r3
 800c74c:	6878      	ldr	r0, [r7, #4]
 800c74e:	f001 f99d 	bl	800da8c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c752:	2180      	movs	r1, #128	; 0x80
 800c754:	6878      	ldr	r0, [r7, #4]
 800c756:	f001 f999 	bl	800da8c <USBD_LL_StallEP>
 800c75a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c75c:	e025      	b.n	800c7aa <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800c75e:	6839      	ldr	r1, [r7, #0]
 800c760:	6878      	ldr	r0, [r7, #4]
 800c762:	f000 fc09 	bl	800cf78 <USBD_CtlError>
              break;
 800c766:	e020      	b.n	800c7aa <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c768:	683b      	ldr	r3, [r7, #0]
 800c76a:	885b      	ldrh	r3, [r3, #2]
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	d11b      	bne.n	800c7a8 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800c770:	7bbb      	ldrb	r3, [r7, #14]
 800c772:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c776:	2b00      	cmp	r3, #0
 800c778:	d004      	beq.n	800c784 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800c77a:	7bbb      	ldrb	r3, [r7, #14]
 800c77c:	4619      	mov	r1, r3
 800c77e:	6878      	ldr	r0, [r7, #4]
 800c780:	f001 f9a3 	bl	800daca <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800c784:	6878      	ldr	r0, [r7, #4]
 800c786:	f000 fcc2 	bl	800d10e <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c790:	689b      	ldr	r3, [r3, #8]
 800c792:	6839      	ldr	r1, [r7, #0]
 800c794:	6878      	ldr	r0, [r7, #4]
 800c796:	4798      	blx	r3
 800c798:	4603      	mov	r3, r0
 800c79a:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800c79c:	e004      	b.n	800c7a8 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800c79e:	6839      	ldr	r1, [r7, #0]
 800c7a0:	6878      	ldr	r0, [r7, #4]
 800c7a2:	f000 fbe9 	bl	800cf78 <USBD_CtlError>
              break;
 800c7a6:	e000      	b.n	800c7aa <USBD_StdEPReq+0x154>
              break;
 800c7a8:	bf00      	nop
          }
          break;
 800c7aa:	e0ab      	b.n	800c904 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c7b2:	b2db      	uxtb	r3, r3
 800c7b4:	2b02      	cmp	r3, #2
 800c7b6:	d002      	beq.n	800c7be <USBD_StdEPReq+0x168>
 800c7b8:	2b03      	cmp	r3, #3
 800c7ba:	d032      	beq.n	800c822 <USBD_StdEPReq+0x1cc>
 800c7bc:	e097      	b.n	800c8ee <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c7be:	7bbb      	ldrb	r3, [r7, #14]
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	d007      	beq.n	800c7d4 <USBD_StdEPReq+0x17e>
 800c7c4:	7bbb      	ldrb	r3, [r7, #14]
 800c7c6:	2b80      	cmp	r3, #128	; 0x80
 800c7c8:	d004      	beq.n	800c7d4 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800c7ca:	6839      	ldr	r1, [r7, #0]
 800c7cc:	6878      	ldr	r0, [r7, #4]
 800c7ce:	f000 fbd3 	bl	800cf78 <USBD_CtlError>
                break;
 800c7d2:	e091      	b.n	800c8f8 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c7d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c7d8:	2b00      	cmp	r3, #0
 800c7da:	da0b      	bge.n	800c7f4 <USBD_StdEPReq+0x19e>
 800c7dc:	7bbb      	ldrb	r3, [r7, #14]
 800c7de:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c7e2:	4613      	mov	r3, r2
 800c7e4:	009b      	lsls	r3, r3, #2
 800c7e6:	4413      	add	r3, r2
 800c7e8:	009b      	lsls	r3, r3, #2
 800c7ea:	3310      	adds	r3, #16
 800c7ec:	687a      	ldr	r2, [r7, #4]
 800c7ee:	4413      	add	r3, r2
 800c7f0:	3304      	adds	r3, #4
 800c7f2:	e00b      	b.n	800c80c <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c7f4:	7bbb      	ldrb	r3, [r7, #14]
 800c7f6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c7fa:	4613      	mov	r3, r2
 800c7fc:	009b      	lsls	r3, r3, #2
 800c7fe:	4413      	add	r3, r2
 800c800:	009b      	lsls	r3, r3, #2
 800c802:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800c806:	687a      	ldr	r2, [r7, #4]
 800c808:	4413      	add	r3, r2
 800c80a:	3304      	adds	r3, #4
 800c80c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800c80e:	68bb      	ldr	r3, [r7, #8]
 800c810:	2200      	movs	r2, #0
 800c812:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c814:	68bb      	ldr	r3, [r7, #8]
 800c816:	2202      	movs	r2, #2
 800c818:	4619      	mov	r1, r3
 800c81a:	6878      	ldr	r0, [r7, #4]
 800c81c:	f000 fc1d 	bl	800d05a <USBD_CtlSendData>
              break;
 800c820:	e06a      	b.n	800c8f8 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800c822:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c826:	2b00      	cmp	r3, #0
 800c828:	da11      	bge.n	800c84e <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c82a:	7bbb      	ldrb	r3, [r7, #14]
 800c82c:	f003 020f 	and.w	r2, r3, #15
 800c830:	6879      	ldr	r1, [r7, #4]
 800c832:	4613      	mov	r3, r2
 800c834:	009b      	lsls	r3, r3, #2
 800c836:	4413      	add	r3, r2
 800c838:	009b      	lsls	r3, r3, #2
 800c83a:	440b      	add	r3, r1
 800c83c:	3324      	adds	r3, #36	; 0x24
 800c83e:	881b      	ldrh	r3, [r3, #0]
 800c840:	2b00      	cmp	r3, #0
 800c842:	d117      	bne.n	800c874 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800c844:	6839      	ldr	r1, [r7, #0]
 800c846:	6878      	ldr	r0, [r7, #4]
 800c848:	f000 fb96 	bl	800cf78 <USBD_CtlError>
                  break;
 800c84c:	e054      	b.n	800c8f8 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800c84e:	7bbb      	ldrb	r3, [r7, #14]
 800c850:	f003 020f 	and.w	r2, r3, #15
 800c854:	6879      	ldr	r1, [r7, #4]
 800c856:	4613      	mov	r3, r2
 800c858:	009b      	lsls	r3, r3, #2
 800c85a:	4413      	add	r3, r2
 800c85c:	009b      	lsls	r3, r3, #2
 800c85e:	440b      	add	r3, r1
 800c860:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800c864:	881b      	ldrh	r3, [r3, #0]
 800c866:	2b00      	cmp	r3, #0
 800c868:	d104      	bne.n	800c874 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800c86a:	6839      	ldr	r1, [r7, #0]
 800c86c:	6878      	ldr	r0, [r7, #4]
 800c86e:	f000 fb83 	bl	800cf78 <USBD_CtlError>
                  break;
 800c872:	e041      	b.n	800c8f8 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c874:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c878:	2b00      	cmp	r3, #0
 800c87a:	da0b      	bge.n	800c894 <USBD_StdEPReq+0x23e>
 800c87c:	7bbb      	ldrb	r3, [r7, #14]
 800c87e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c882:	4613      	mov	r3, r2
 800c884:	009b      	lsls	r3, r3, #2
 800c886:	4413      	add	r3, r2
 800c888:	009b      	lsls	r3, r3, #2
 800c88a:	3310      	adds	r3, #16
 800c88c:	687a      	ldr	r2, [r7, #4]
 800c88e:	4413      	add	r3, r2
 800c890:	3304      	adds	r3, #4
 800c892:	e00b      	b.n	800c8ac <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c894:	7bbb      	ldrb	r3, [r7, #14]
 800c896:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c89a:	4613      	mov	r3, r2
 800c89c:	009b      	lsls	r3, r3, #2
 800c89e:	4413      	add	r3, r2
 800c8a0:	009b      	lsls	r3, r3, #2
 800c8a2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800c8a6:	687a      	ldr	r2, [r7, #4]
 800c8a8:	4413      	add	r3, r2
 800c8aa:	3304      	adds	r3, #4
 800c8ac:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800c8ae:	7bbb      	ldrb	r3, [r7, #14]
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	d002      	beq.n	800c8ba <USBD_StdEPReq+0x264>
 800c8b4:	7bbb      	ldrb	r3, [r7, #14]
 800c8b6:	2b80      	cmp	r3, #128	; 0x80
 800c8b8:	d103      	bne.n	800c8c2 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800c8ba:	68bb      	ldr	r3, [r7, #8]
 800c8bc:	2200      	movs	r2, #0
 800c8be:	601a      	str	r2, [r3, #0]
 800c8c0:	e00e      	b.n	800c8e0 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800c8c2:	7bbb      	ldrb	r3, [r7, #14]
 800c8c4:	4619      	mov	r1, r3
 800c8c6:	6878      	ldr	r0, [r7, #4]
 800c8c8:	f001 f91e 	bl	800db08 <USBD_LL_IsStallEP>
 800c8cc:	4603      	mov	r3, r0
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d003      	beq.n	800c8da <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800c8d2:	68bb      	ldr	r3, [r7, #8]
 800c8d4:	2201      	movs	r2, #1
 800c8d6:	601a      	str	r2, [r3, #0]
 800c8d8:	e002      	b.n	800c8e0 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800c8da:	68bb      	ldr	r3, [r7, #8]
 800c8dc:	2200      	movs	r2, #0
 800c8de:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c8e0:	68bb      	ldr	r3, [r7, #8]
 800c8e2:	2202      	movs	r2, #2
 800c8e4:	4619      	mov	r1, r3
 800c8e6:	6878      	ldr	r0, [r7, #4]
 800c8e8:	f000 fbb7 	bl	800d05a <USBD_CtlSendData>
              break;
 800c8ec:	e004      	b.n	800c8f8 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800c8ee:	6839      	ldr	r1, [r7, #0]
 800c8f0:	6878      	ldr	r0, [r7, #4]
 800c8f2:	f000 fb41 	bl	800cf78 <USBD_CtlError>
              break;
 800c8f6:	bf00      	nop
          }
          break;
 800c8f8:	e004      	b.n	800c904 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800c8fa:	6839      	ldr	r1, [r7, #0]
 800c8fc:	6878      	ldr	r0, [r7, #4]
 800c8fe:	f000 fb3b 	bl	800cf78 <USBD_CtlError>
          break;
 800c902:	bf00      	nop
      }
      break;
 800c904:	e004      	b.n	800c910 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800c906:	6839      	ldr	r1, [r7, #0]
 800c908:	6878      	ldr	r0, [r7, #4]
 800c90a:	f000 fb35 	bl	800cf78 <USBD_CtlError>
      break;
 800c90e:	bf00      	nop
  }

  return ret;
 800c910:	7bfb      	ldrb	r3, [r7, #15]
}
 800c912:	4618      	mov	r0, r3
 800c914:	3710      	adds	r7, #16
 800c916:	46bd      	mov	sp, r7
 800c918:	bd80      	pop	{r7, pc}
	...

0800c91c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c91c:	b580      	push	{r7, lr}
 800c91e:	b084      	sub	sp, #16
 800c920:	af00      	add	r7, sp, #0
 800c922:	6078      	str	r0, [r7, #4]
 800c924:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c926:	2300      	movs	r3, #0
 800c928:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800c92a:	2300      	movs	r3, #0
 800c92c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800c92e:	2300      	movs	r3, #0
 800c930:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800c932:	683b      	ldr	r3, [r7, #0]
 800c934:	885b      	ldrh	r3, [r3, #2]
 800c936:	0a1b      	lsrs	r3, r3, #8
 800c938:	b29b      	uxth	r3, r3
 800c93a:	3b01      	subs	r3, #1
 800c93c:	2b06      	cmp	r3, #6
 800c93e:	f200 8128 	bhi.w	800cb92 <USBD_GetDescriptor+0x276>
 800c942:	a201      	add	r2, pc, #4	; (adr r2, 800c948 <USBD_GetDescriptor+0x2c>)
 800c944:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c948:	0800c965 	.word	0x0800c965
 800c94c:	0800c97d 	.word	0x0800c97d
 800c950:	0800c9bd 	.word	0x0800c9bd
 800c954:	0800cb93 	.word	0x0800cb93
 800c958:	0800cb93 	.word	0x0800cb93
 800c95c:	0800cb33 	.word	0x0800cb33
 800c960:	0800cb5f 	.word	0x0800cb5f
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c96a:	681b      	ldr	r3, [r3, #0]
 800c96c:	687a      	ldr	r2, [r7, #4]
 800c96e:	7c12      	ldrb	r2, [r2, #16]
 800c970:	f107 0108 	add.w	r1, r7, #8
 800c974:	4610      	mov	r0, r2
 800c976:	4798      	blx	r3
 800c978:	60f8      	str	r0, [r7, #12]
      break;
 800c97a:	e112      	b.n	800cba2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	7c1b      	ldrb	r3, [r3, #16]
 800c980:	2b00      	cmp	r3, #0
 800c982:	d10d      	bne.n	800c9a0 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c98a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c98c:	f107 0208 	add.w	r2, r7, #8
 800c990:	4610      	mov	r0, r2
 800c992:	4798      	blx	r3
 800c994:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	3301      	adds	r3, #1
 800c99a:	2202      	movs	r2, #2
 800c99c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800c99e:	e100      	b.n	800cba2 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c9a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c9a8:	f107 0208 	add.w	r2, r7, #8
 800c9ac:	4610      	mov	r0, r2
 800c9ae:	4798      	blx	r3
 800c9b0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c9b2:	68fb      	ldr	r3, [r7, #12]
 800c9b4:	3301      	adds	r3, #1
 800c9b6:	2202      	movs	r2, #2
 800c9b8:	701a      	strb	r2, [r3, #0]
      break;
 800c9ba:	e0f2      	b.n	800cba2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800c9bc:	683b      	ldr	r3, [r7, #0]
 800c9be:	885b      	ldrh	r3, [r3, #2]
 800c9c0:	b2db      	uxtb	r3, r3
 800c9c2:	2b05      	cmp	r3, #5
 800c9c4:	f200 80ac 	bhi.w	800cb20 <USBD_GetDescriptor+0x204>
 800c9c8:	a201      	add	r2, pc, #4	; (adr r2, 800c9d0 <USBD_GetDescriptor+0xb4>)
 800c9ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9ce:	bf00      	nop
 800c9d0:	0800c9e9 	.word	0x0800c9e9
 800c9d4:	0800ca1d 	.word	0x0800ca1d
 800c9d8:	0800ca51 	.word	0x0800ca51
 800c9dc:	0800ca85 	.word	0x0800ca85
 800c9e0:	0800cab9 	.word	0x0800cab9
 800c9e4:	0800caed 	.word	0x0800caed
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c9ee:	685b      	ldr	r3, [r3, #4]
 800c9f0:	2b00      	cmp	r3, #0
 800c9f2:	d00b      	beq.n	800ca0c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c9fa:	685b      	ldr	r3, [r3, #4]
 800c9fc:	687a      	ldr	r2, [r7, #4]
 800c9fe:	7c12      	ldrb	r2, [r2, #16]
 800ca00:	f107 0108 	add.w	r1, r7, #8
 800ca04:	4610      	mov	r0, r2
 800ca06:	4798      	blx	r3
 800ca08:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ca0a:	e091      	b.n	800cb30 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ca0c:	6839      	ldr	r1, [r7, #0]
 800ca0e:	6878      	ldr	r0, [r7, #4]
 800ca10:	f000 fab2 	bl	800cf78 <USBD_CtlError>
            err++;
 800ca14:	7afb      	ldrb	r3, [r7, #11]
 800ca16:	3301      	adds	r3, #1
 800ca18:	72fb      	strb	r3, [r7, #11]
          break;
 800ca1a:	e089      	b.n	800cb30 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ca22:	689b      	ldr	r3, [r3, #8]
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	d00b      	beq.n	800ca40 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ca2e:	689b      	ldr	r3, [r3, #8]
 800ca30:	687a      	ldr	r2, [r7, #4]
 800ca32:	7c12      	ldrb	r2, [r2, #16]
 800ca34:	f107 0108 	add.w	r1, r7, #8
 800ca38:	4610      	mov	r0, r2
 800ca3a:	4798      	blx	r3
 800ca3c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ca3e:	e077      	b.n	800cb30 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ca40:	6839      	ldr	r1, [r7, #0]
 800ca42:	6878      	ldr	r0, [r7, #4]
 800ca44:	f000 fa98 	bl	800cf78 <USBD_CtlError>
            err++;
 800ca48:	7afb      	ldrb	r3, [r7, #11]
 800ca4a:	3301      	adds	r3, #1
 800ca4c:	72fb      	strb	r3, [r7, #11]
          break;
 800ca4e:	e06f      	b.n	800cb30 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ca56:	68db      	ldr	r3, [r3, #12]
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	d00b      	beq.n	800ca74 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ca62:	68db      	ldr	r3, [r3, #12]
 800ca64:	687a      	ldr	r2, [r7, #4]
 800ca66:	7c12      	ldrb	r2, [r2, #16]
 800ca68:	f107 0108 	add.w	r1, r7, #8
 800ca6c:	4610      	mov	r0, r2
 800ca6e:	4798      	blx	r3
 800ca70:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ca72:	e05d      	b.n	800cb30 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ca74:	6839      	ldr	r1, [r7, #0]
 800ca76:	6878      	ldr	r0, [r7, #4]
 800ca78:	f000 fa7e 	bl	800cf78 <USBD_CtlError>
            err++;
 800ca7c:	7afb      	ldrb	r3, [r7, #11]
 800ca7e:	3301      	adds	r3, #1
 800ca80:	72fb      	strb	r3, [r7, #11]
          break;
 800ca82:	e055      	b.n	800cb30 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ca8a:	691b      	ldr	r3, [r3, #16]
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	d00b      	beq.n	800caa8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ca96:	691b      	ldr	r3, [r3, #16]
 800ca98:	687a      	ldr	r2, [r7, #4]
 800ca9a:	7c12      	ldrb	r2, [r2, #16]
 800ca9c:	f107 0108 	add.w	r1, r7, #8
 800caa0:	4610      	mov	r0, r2
 800caa2:	4798      	blx	r3
 800caa4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800caa6:	e043      	b.n	800cb30 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800caa8:	6839      	ldr	r1, [r7, #0]
 800caaa:	6878      	ldr	r0, [r7, #4]
 800caac:	f000 fa64 	bl	800cf78 <USBD_CtlError>
            err++;
 800cab0:	7afb      	ldrb	r3, [r7, #11]
 800cab2:	3301      	adds	r3, #1
 800cab4:	72fb      	strb	r3, [r7, #11]
          break;
 800cab6:	e03b      	b.n	800cb30 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cabe:	695b      	ldr	r3, [r3, #20]
 800cac0:	2b00      	cmp	r3, #0
 800cac2:	d00b      	beq.n	800cadc <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800caca:	695b      	ldr	r3, [r3, #20]
 800cacc:	687a      	ldr	r2, [r7, #4]
 800cace:	7c12      	ldrb	r2, [r2, #16]
 800cad0:	f107 0108 	add.w	r1, r7, #8
 800cad4:	4610      	mov	r0, r2
 800cad6:	4798      	blx	r3
 800cad8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cada:	e029      	b.n	800cb30 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800cadc:	6839      	ldr	r1, [r7, #0]
 800cade:	6878      	ldr	r0, [r7, #4]
 800cae0:	f000 fa4a 	bl	800cf78 <USBD_CtlError>
            err++;
 800cae4:	7afb      	ldrb	r3, [r7, #11]
 800cae6:	3301      	adds	r3, #1
 800cae8:	72fb      	strb	r3, [r7, #11]
          break;
 800caea:	e021      	b.n	800cb30 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800caf2:	699b      	ldr	r3, [r3, #24]
 800caf4:	2b00      	cmp	r3, #0
 800caf6:	d00b      	beq.n	800cb10 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cafe:	699b      	ldr	r3, [r3, #24]
 800cb00:	687a      	ldr	r2, [r7, #4]
 800cb02:	7c12      	ldrb	r2, [r2, #16]
 800cb04:	f107 0108 	add.w	r1, r7, #8
 800cb08:	4610      	mov	r0, r2
 800cb0a:	4798      	blx	r3
 800cb0c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cb0e:	e00f      	b.n	800cb30 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800cb10:	6839      	ldr	r1, [r7, #0]
 800cb12:	6878      	ldr	r0, [r7, #4]
 800cb14:	f000 fa30 	bl	800cf78 <USBD_CtlError>
            err++;
 800cb18:	7afb      	ldrb	r3, [r7, #11]
 800cb1a:	3301      	adds	r3, #1
 800cb1c:	72fb      	strb	r3, [r7, #11]
          break;
 800cb1e:	e007      	b.n	800cb30 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800cb20:	6839      	ldr	r1, [r7, #0]
 800cb22:	6878      	ldr	r0, [r7, #4]
 800cb24:	f000 fa28 	bl	800cf78 <USBD_CtlError>
          err++;
 800cb28:	7afb      	ldrb	r3, [r7, #11]
 800cb2a:	3301      	adds	r3, #1
 800cb2c:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800cb2e:	bf00      	nop
      }
      break;
 800cb30:	e037      	b.n	800cba2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	7c1b      	ldrb	r3, [r3, #16]
 800cb36:	2b00      	cmp	r3, #0
 800cb38:	d109      	bne.n	800cb4e <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cb40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cb42:	f107 0208 	add.w	r2, r7, #8
 800cb46:	4610      	mov	r0, r2
 800cb48:	4798      	blx	r3
 800cb4a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800cb4c:	e029      	b.n	800cba2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800cb4e:	6839      	ldr	r1, [r7, #0]
 800cb50:	6878      	ldr	r0, [r7, #4]
 800cb52:	f000 fa11 	bl	800cf78 <USBD_CtlError>
        err++;
 800cb56:	7afb      	ldrb	r3, [r7, #11]
 800cb58:	3301      	adds	r3, #1
 800cb5a:	72fb      	strb	r3, [r7, #11]
      break;
 800cb5c:	e021      	b.n	800cba2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	7c1b      	ldrb	r3, [r3, #16]
 800cb62:	2b00      	cmp	r3, #0
 800cb64:	d10d      	bne.n	800cb82 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cb6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cb6e:	f107 0208 	add.w	r2, r7, #8
 800cb72:	4610      	mov	r0, r2
 800cb74:	4798      	blx	r3
 800cb76:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800cb78:	68fb      	ldr	r3, [r7, #12]
 800cb7a:	3301      	adds	r3, #1
 800cb7c:	2207      	movs	r2, #7
 800cb7e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800cb80:	e00f      	b.n	800cba2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800cb82:	6839      	ldr	r1, [r7, #0]
 800cb84:	6878      	ldr	r0, [r7, #4]
 800cb86:	f000 f9f7 	bl	800cf78 <USBD_CtlError>
        err++;
 800cb8a:	7afb      	ldrb	r3, [r7, #11]
 800cb8c:	3301      	adds	r3, #1
 800cb8e:	72fb      	strb	r3, [r7, #11]
      break;
 800cb90:	e007      	b.n	800cba2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800cb92:	6839      	ldr	r1, [r7, #0]
 800cb94:	6878      	ldr	r0, [r7, #4]
 800cb96:	f000 f9ef 	bl	800cf78 <USBD_CtlError>
      err++;
 800cb9a:	7afb      	ldrb	r3, [r7, #11]
 800cb9c:	3301      	adds	r3, #1
 800cb9e:	72fb      	strb	r3, [r7, #11]
      break;
 800cba0:	bf00      	nop
  }

  if (err != 0U)
 800cba2:	7afb      	ldrb	r3, [r7, #11]
 800cba4:	2b00      	cmp	r3, #0
 800cba6:	d11e      	bne.n	800cbe6 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800cba8:	683b      	ldr	r3, [r7, #0]
 800cbaa:	88db      	ldrh	r3, [r3, #6]
 800cbac:	2b00      	cmp	r3, #0
 800cbae:	d016      	beq.n	800cbde <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800cbb0:	893b      	ldrh	r3, [r7, #8]
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	d00e      	beq.n	800cbd4 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800cbb6:	683b      	ldr	r3, [r7, #0]
 800cbb8:	88da      	ldrh	r2, [r3, #6]
 800cbba:	893b      	ldrh	r3, [r7, #8]
 800cbbc:	4293      	cmp	r3, r2
 800cbbe:	bf28      	it	cs
 800cbc0:	4613      	movcs	r3, r2
 800cbc2:	b29b      	uxth	r3, r3
 800cbc4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800cbc6:	893b      	ldrh	r3, [r7, #8]
 800cbc8:	461a      	mov	r2, r3
 800cbca:	68f9      	ldr	r1, [r7, #12]
 800cbcc:	6878      	ldr	r0, [r7, #4]
 800cbce:	f000 fa44 	bl	800d05a <USBD_CtlSendData>
 800cbd2:	e009      	b.n	800cbe8 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800cbd4:	6839      	ldr	r1, [r7, #0]
 800cbd6:	6878      	ldr	r0, [r7, #4]
 800cbd8:	f000 f9ce 	bl	800cf78 <USBD_CtlError>
 800cbdc:	e004      	b.n	800cbe8 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800cbde:	6878      	ldr	r0, [r7, #4]
 800cbe0:	f000 fa95 	bl	800d10e <USBD_CtlSendStatus>
 800cbe4:	e000      	b.n	800cbe8 <USBD_GetDescriptor+0x2cc>
    return;
 800cbe6:	bf00      	nop
  }
}
 800cbe8:	3710      	adds	r7, #16
 800cbea:	46bd      	mov	sp, r7
 800cbec:	bd80      	pop	{r7, pc}
 800cbee:	bf00      	nop

0800cbf0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cbf0:	b580      	push	{r7, lr}
 800cbf2:	b084      	sub	sp, #16
 800cbf4:	af00      	add	r7, sp, #0
 800cbf6:	6078      	str	r0, [r7, #4]
 800cbf8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800cbfa:	683b      	ldr	r3, [r7, #0]
 800cbfc:	889b      	ldrh	r3, [r3, #4]
 800cbfe:	2b00      	cmp	r3, #0
 800cc00:	d131      	bne.n	800cc66 <USBD_SetAddress+0x76>
 800cc02:	683b      	ldr	r3, [r7, #0]
 800cc04:	88db      	ldrh	r3, [r3, #6]
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d12d      	bne.n	800cc66 <USBD_SetAddress+0x76>
 800cc0a:	683b      	ldr	r3, [r7, #0]
 800cc0c:	885b      	ldrh	r3, [r3, #2]
 800cc0e:	2b7f      	cmp	r3, #127	; 0x7f
 800cc10:	d829      	bhi.n	800cc66 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800cc12:	683b      	ldr	r3, [r7, #0]
 800cc14:	885b      	ldrh	r3, [r3, #2]
 800cc16:	b2db      	uxtb	r3, r3
 800cc18:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cc1c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cc24:	b2db      	uxtb	r3, r3
 800cc26:	2b03      	cmp	r3, #3
 800cc28:	d104      	bne.n	800cc34 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800cc2a:	6839      	ldr	r1, [r7, #0]
 800cc2c:	6878      	ldr	r0, [r7, #4]
 800cc2e:	f000 f9a3 	bl	800cf78 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cc32:	e01d      	b.n	800cc70 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	7bfa      	ldrb	r2, [r7, #15]
 800cc38:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800cc3c:	7bfb      	ldrb	r3, [r7, #15]
 800cc3e:	4619      	mov	r1, r3
 800cc40:	6878      	ldr	r0, [r7, #4]
 800cc42:	f000 ff8d 	bl	800db60 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800cc46:	6878      	ldr	r0, [r7, #4]
 800cc48:	f000 fa61 	bl	800d10e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800cc4c:	7bfb      	ldrb	r3, [r7, #15]
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	d004      	beq.n	800cc5c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	2202      	movs	r2, #2
 800cc56:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cc5a:	e009      	b.n	800cc70 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	2201      	movs	r2, #1
 800cc60:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cc64:	e004      	b.n	800cc70 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800cc66:	6839      	ldr	r1, [r7, #0]
 800cc68:	6878      	ldr	r0, [r7, #4]
 800cc6a:	f000 f985 	bl	800cf78 <USBD_CtlError>
  }
}
 800cc6e:	bf00      	nop
 800cc70:	bf00      	nop
 800cc72:	3710      	adds	r7, #16
 800cc74:	46bd      	mov	sp, r7
 800cc76:	bd80      	pop	{r7, pc}

0800cc78 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cc78:	b580      	push	{r7, lr}
 800cc7a:	b084      	sub	sp, #16
 800cc7c:	af00      	add	r7, sp, #0
 800cc7e:	6078      	str	r0, [r7, #4]
 800cc80:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800cc82:	2300      	movs	r3, #0
 800cc84:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800cc86:	683b      	ldr	r3, [r7, #0]
 800cc88:	885b      	ldrh	r3, [r3, #2]
 800cc8a:	b2da      	uxtb	r2, r3
 800cc8c:	4b4c      	ldr	r3, [pc, #304]	; (800cdc0 <USBD_SetConfig+0x148>)
 800cc8e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800cc90:	4b4b      	ldr	r3, [pc, #300]	; (800cdc0 <USBD_SetConfig+0x148>)
 800cc92:	781b      	ldrb	r3, [r3, #0]
 800cc94:	2b01      	cmp	r3, #1
 800cc96:	d905      	bls.n	800cca4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800cc98:	6839      	ldr	r1, [r7, #0]
 800cc9a:	6878      	ldr	r0, [r7, #4]
 800cc9c:	f000 f96c 	bl	800cf78 <USBD_CtlError>
    return USBD_FAIL;
 800cca0:	2303      	movs	r3, #3
 800cca2:	e088      	b.n	800cdb6 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ccaa:	b2db      	uxtb	r3, r3
 800ccac:	2b02      	cmp	r3, #2
 800ccae:	d002      	beq.n	800ccb6 <USBD_SetConfig+0x3e>
 800ccb0:	2b03      	cmp	r3, #3
 800ccb2:	d025      	beq.n	800cd00 <USBD_SetConfig+0x88>
 800ccb4:	e071      	b.n	800cd9a <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800ccb6:	4b42      	ldr	r3, [pc, #264]	; (800cdc0 <USBD_SetConfig+0x148>)
 800ccb8:	781b      	ldrb	r3, [r3, #0]
 800ccba:	2b00      	cmp	r3, #0
 800ccbc:	d01c      	beq.n	800ccf8 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800ccbe:	4b40      	ldr	r3, [pc, #256]	; (800cdc0 <USBD_SetConfig+0x148>)
 800ccc0:	781b      	ldrb	r3, [r3, #0]
 800ccc2:	461a      	mov	r2, r3
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800ccc8:	4b3d      	ldr	r3, [pc, #244]	; (800cdc0 <USBD_SetConfig+0x148>)
 800ccca:	781b      	ldrb	r3, [r3, #0]
 800cccc:	4619      	mov	r1, r3
 800ccce:	6878      	ldr	r0, [r7, #4]
 800ccd0:	f7ff f948 	bl	800bf64 <USBD_SetClassConfig>
 800ccd4:	4603      	mov	r3, r0
 800ccd6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800ccd8:	7bfb      	ldrb	r3, [r7, #15]
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d004      	beq.n	800cce8 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800ccde:	6839      	ldr	r1, [r7, #0]
 800cce0:	6878      	ldr	r0, [r7, #4]
 800cce2:	f000 f949 	bl	800cf78 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800cce6:	e065      	b.n	800cdb4 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800cce8:	6878      	ldr	r0, [r7, #4]
 800ccea:	f000 fa10 	bl	800d10e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	2203      	movs	r2, #3
 800ccf2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800ccf6:	e05d      	b.n	800cdb4 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800ccf8:	6878      	ldr	r0, [r7, #4]
 800ccfa:	f000 fa08 	bl	800d10e <USBD_CtlSendStatus>
      break;
 800ccfe:	e059      	b.n	800cdb4 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800cd00:	4b2f      	ldr	r3, [pc, #188]	; (800cdc0 <USBD_SetConfig+0x148>)
 800cd02:	781b      	ldrb	r3, [r3, #0]
 800cd04:	2b00      	cmp	r3, #0
 800cd06:	d112      	bne.n	800cd2e <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	2202      	movs	r2, #2
 800cd0c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800cd10:	4b2b      	ldr	r3, [pc, #172]	; (800cdc0 <USBD_SetConfig+0x148>)
 800cd12:	781b      	ldrb	r3, [r3, #0]
 800cd14:	461a      	mov	r2, r3
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800cd1a:	4b29      	ldr	r3, [pc, #164]	; (800cdc0 <USBD_SetConfig+0x148>)
 800cd1c:	781b      	ldrb	r3, [r3, #0]
 800cd1e:	4619      	mov	r1, r3
 800cd20:	6878      	ldr	r0, [r7, #4]
 800cd22:	f7ff f93b 	bl	800bf9c <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800cd26:	6878      	ldr	r0, [r7, #4]
 800cd28:	f000 f9f1 	bl	800d10e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800cd2c:	e042      	b.n	800cdb4 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800cd2e:	4b24      	ldr	r3, [pc, #144]	; (800cdc0 <USBD_SetConfig+0x148>)
 800cd30:	781b      	ldrb	r3, [r3, #0]
 800cd32:	461a      	mov	r2, r3
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	685b      	ldr	r3, [r3, #4]
 800cd38:	429a      	cmp	r2, r3
 800cd3a:	d02a      	beq.n	800cd92 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	685b      	ldr	r3, [r3, #4]
 800cd40:	b2db      	uxtb	r3, r3
 800cd42:	4619      	mov	r1, r3
 800cd44:	6878      	ldr	r0, [r7, #4]
 800cd46:	f7ff f929 	bl	800bf9c <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800cd4a:	4b1d      	ldr	r3, [pc, #116]	; (800cdc0 <USBD_SetConfig+0x148>)
 800cd4c:	781b      	ldrb	r3, [r3, #0]
 800cd4e:	461a      	mov	r2, r3
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800cd54:	4b1a      	ldr	r3, [pc, #104]	; (800cdc0 <USBD_SetConfig+0x148>)
 800cd56:	781b      	ldrb	r3, [r3, #0]
 800cd58:	4619      	mov	r1, r3
 800cd5a:	6878      	ldr	r0, [r7, #4]
 800cd5c:	f7ff f902 	bl	800bf64 <USBD_SetClassConfig>
 800cd60:	4603      	mov	r3, r0
 800cd62:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800cd64:	7bfb      	ldrb	r3, [r7, #15]
 800cd66:	2b00      	cmp	r3, #0
 800cd68:	d00f      	beq.n	800cd8a <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800cd6a:	6839      	ldr	r1, [r7, #0]
 800cd6c:	6878      	ldr	r0, [r7, #4]
 800cd6e:	f000 f903 	bl	800cf78 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	685b      	ldr	r3, [r3, #4]
 800cd76:	b2db      	uxtb	r3, r3
 800cd78:	4619      	mov	r1, r3
 800cd7a:	6878      	ldr	r0, [r7, #4]
 800cd7c:	f7ff f90e 	bl	800bf9c <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	2202      	movs	r2, #2
 800cd84:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800cd88:	e014      	b.n	800cdb4 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800cd8a:	6878      	ldr	r0, [r7, #4]
 800cd8c:	f000 f9bf 	bl	800d10e <USBD_CtlSendStatus>
      break;
 800cd90:	e010      	b.n	800cdb4 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800cd92:	6878      	ldr	r0, [r7, #4]
 800cd94:	f000 f9bb 	bl	800d10e <USBD_CtlSendStatus>
      break;
 800cd98:	e00c      	b.n	800cdb4 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800cd9a:	6839      	ldr	r1, [r7, #0]
 800cd9c:	6878      	ldr	r0, [r7, #4]
 800cd9e:	f000 f8eb 	bl	800cf78 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800cda2:	4b07      	ldr	r3, [pc, #28]	; (800cdc0 <USBD_SetConfig+0x148>)
 800cda4:	781b      	ldrb	r3, [r3, #0]
 800cda6:	4619      	mov	r1, r3
 800cda8:	6878      	ldr	r0, [r7, #4]
 800cdaa:	f7ff f8f7 	bl	800bf9c <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800cdae:	2303      	movs	r3, #3
 800cdb0:	73fb      	strb	r3, [r7, #15]
      break;
 800cdb2:	bf00      	nop
  }

  return ret;
 800cdb4:	7bfb      	ldrb	r3, [r7, #15]
}
 800cdb6:	4618      	mov	r0, r3
 800cdb8:	3710      	adds	r7, #16
 800cdba:	46bd      	mov	sp, r7
 800cdbc:	bd80      	pop	{r7, pc}
 800cdbe:	bf00      	nop
 800cdc0:	20000640 	.word	0x20000640

0800cdc4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cdc4:	b580      	push	{r7, lr}
 800cdc6:	b082      	sub	sp, #8
 800cdc8:	af00      	add	r7, sp, #0
 800cdca:	6078      	str	r0, [r7, #4]
 800cdcc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800cdce:	683b      	ldr	r3, [r7, #0]
 800cdd0:	88db      	ldrh	r3, [r3, #6]
 800cdd2:	2b01      	cmp	r3, #1
 800cdd4:	d004      	beq.n	800cde0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800cdd6:	6839      	ldr	r1, [r7, #0]
 800cdd8:	6878      	ldr	r0, [r7, #4]
 800cdda:	f000 f8cd 	bl	800cf78 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800cdde:	e023      	b.n	800ce28 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cde6:	b2db      	uxtb	r3, r3
 800cde8:	2b02      	cmp	r3, #2
 800cdea:	dc02      	bgt.n	800cdf2 <USBD_GetConfig+0x2e>
 800cdec:	2b00      	cmp	r3, #0
 800cdee:	dc03      	bgt.n	800cdf8 <USBD_GetConfig+0x34>
 800cdf0:	e015      	b.n	800ce1e <USBD_GetConfig+0x5a>
 800cdf2:	2b03      	cmp	r3, #3
 800cdf4:	d00b      	beq.n	800ce0e <USBD_GetConfig+0x4a>
 800cdf6:	e012      	b.n	800ce1e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	2200      	movs	r2, #0
 800cdfc:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	3308      	adds	r3, #8
 800ce02:	2201      	movs	r2, #1
 800ce04:	4619      	mov	r1, r3
 800ce06:	6878      	ldr	r0, [r7, #4]
 800ce08:	f000 f927 	bl	800d05a <USBD_CtlSendData>
        break;
 800ce0c:	e00c      	b.n	800ce28 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	3304      	adds	r3, #4
 800ce12:	2201      	movs	r2, #1
 800ce14:	4619      	mov	r1, r3
 800ce16:	6878      	ldr	r0, [r7, #4]
 800ce18:	f000 f91f 	bl	800d05a <USBD_CtlSendData>
        break;
 800ce1c:	e004      	b.n	800ce28 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800ce1e:	6839      	ldr	r1, [r7, #0]
 800ce20:	6878      	ldr	r0, [r7, #4]
 800ce22:	f000 f8a9 	bl	800cf78 <USBD_CtlError>
        break;
 800ce26:	bf00      	nop
}
 800ce28:	bf00      	nop
 800ce2a:	3708      	adds	r7, #8
 800ce2c:	46bd      	mov	sp, r7
 800ce2e:	bd80      	pop	{r7, pc}

0800ce30 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ce30:	b580      	push	{r7, lr}
 800ce32:	b082      	sub	sp, #8
 800ce34:	af00      	add	r7, sp, #0
 800ce36:	6078      	str	r0, [r7, #4]
 800ce38:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ce40:	b2db      	uxtb	r3, r3
 800ce42:	3b01      	subs	r3, #1
 800ce44:	2b02      	cmp	r3, #2
 800ce46:	d81e      	bhi.n	800ce86 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800ce48:	683b      	ldr	r3, [r7, #0]
 800ce4a:	88db      	ldrh	r3, [r3, #6]
 800ce4c:	2b02      	cmp	r3, #2
 800ce4e:	d004      	beq.n	800ce5a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800ce50:	6839      	ldr	r1, [r7, #0]
 800ce52:	6878      	ldr	r0, [r7, #4]
 800ce54:	f000 f890 	bl	800cf78 <USBD_CtlError>
        break;
 800ce58:	e01a      	b.n	800ce90 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	2201      	movs	r2, #1
 800ce5e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800ce66:	2b00      	cmp	r3, #0
 800ce68:	d005      	beq.n	800ce76 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	68db      	ldr	r3, [r3, #12]
 800ce6e:	f043 0202 	orr.w	r2, r3, #2
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	330c      	adds	r3, #12
 800ce7a:	2202      	movs	r2, #2
 800ce7c:	4619      	mov	r1, r3
 800ce7e:	6878      	ldr	r0, [r7, #4]
 800ce80:	f000 f8eb 	bl	800d05a <USBD_CtlSendData>
      break;
 800ce84:	e004      	b.n	800ce90 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800ce86:	6839      	ldr	r1, [r7, #0]
 800ce88:	6878      	ldr	r0, [r7, #4]
 800ce8a:	f000 f875 	bl	800cf78 <USBD_CtlError>
      break;
 800ce8e:	bf00      	nop
  }
}
 800ce90:	bf00      	nop
 800ce92:	3708      	adds	r7, #8
 800ce94:	46bd      	mov	sp, r7
 800ce96:	bd80      	pop	{r7, pc}

0800ce98 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ce98:	b580      	push	{r7, lr}
 800ce9a:	b082      	sub	sp, #8
 800ce9c:	af00      	add	r7, sp, #0
 800ce9e:	6078      	str	r0, [r7, #4]
 800cea0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800cea2:	683b      	ldr	r3, [r7, #0]
 800cea4:	885b      	ldrh	r3, [r3, #2]
 800cea6:	2b01      	cmp	r3, #1
 800cea8:	d106      	bne.n	800ceb8 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	2201      	movs	r2, #1
 800ceae:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800ceb2:	6878      	ldr	r0, [r7, #4]
 800ceb4:	f000 f92b 	bl	800d10e <USBD_CtlSendStatus>
  }
}
 800ceb8:	bf00      	nop
 800ceba:	3708      	adds	r7, #8
 800cebc:	46bd      	mov	sp, r7
 800cebe:	bd80      	pop	{r7, pc}

0800cec0 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cec0:	b580      	push	{r7, lr}
 800cec2:	b082      	sub	sp, #8
 800cec4:	af00      	add	r7, sp, #0
 800cec6:	6078      	str	r0, [r7, #4]
 800cec8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ced0:	b2db      	uxtb	r3, r3
 800ced2:	3b01      	subs	r3, #1
 800ced4:	2b02      	cmp	r3, #2
 800ced6:	d80b      	bhi.n	800cef0 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ced8:	683b      	ldr	r3, [r7, #0]
 800ceda:	885b      	ldrh	r3, [r3, #2]
 800cedc:	2b01      	cmp	r3, #1
 800cede:	d10c      	bne.n	800cefa <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	2200      	movs	r2, #0
 800cee4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800cee8:	6878      	ldr	r0, [r7, #4]
 800ceea:	f000 f910 	bl	800d10e <USBD_CtlSendStatus>
      }
      break;
 800ceee:	e004      	b.n	800cefa <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800cef0:	6839      	ldr	r1, [r7, #0]
 800cef2:	6878      	ldr	r0, [r7, #4]
 800cef4:	f000 f840 	bl	800cf78 <USBD_CtlError>
      break;
 800cef8:	e000      	b.n	800cefc <USBD_ClrFeature+0x3c>
      break;
 800cefa:	bf00      	nop
  }
}
 800cefc:	bf00      	nop
 800cefe:	3708      	adds	r7, #8
 800cf00:	46bd      	mov	sp, r7
 800cf02:	bd80      	pop	{r7, pc}

0800cf04 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800cf04:	b580      	push	{r7, lr}
 800cf06:	b084      	sub	sp, #16
 800cf08:	af00      	add	r7, sp, #0
 800cf0a:	6078      	str	r0, [r7, #4]
 800cf0c:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800cf0e:	683b      	ldr	r3, [r7, #0]
 800cf10:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800cf12:	68fb      	ldr	r3, [r7, #12]
 800cf14:	781a      	ldrb	r2, [r3, #0]
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800cf1a:	68fb      	ldr	r3, [r7, #12]
 800cf1c:	3301      	adds	r3, #1
 800cf1e:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800cf20:	68fb      	ldr	r3, [r7, #12]
 800cf22:	781a      	ldrb	r2, [r3, #0]
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800cf28:	68fb      	ldr	r3, [r7, #12]
 800cf2a:	3301      	adds	r3, #1
 800cf2c:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800cf2e:	68f8      	ldr	r0, [r7, #12]
 800cf30:	f7ff fabb 	bl	800c4aa <SWAPBYTE>
 800cf34:	4603      	mov	r3, r0
 800cf36:	461a      	mov	r2, r3
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800cf3c:	68fb      	ldr	r3, [r7, #12]
 800cf3e:	3301      	adds	r3, #1
 800cf40:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800cf42:	68fb      	ldr	r3, [r7, #12]
 800cf44:	3301      	adds	r3, #1
 800cf46:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800cf48:	68f8      	ldr	r0, [r7, #12]
 800cf4a:	f7ff faae 	bl	800c4aa <SWAPBYTE>
 800cf4e:	4603      	mov	r3, r0
 800cf50:	461a      	mov	r2, r3
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800cf56:	68fb      	ldr	r3, [r7, #12]
 800cf58:	3301      	adds	r3, #1
 800cf5a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800cf5c:	68fb      	ldr	r3, [r7, #12]
 800cf5e:	3301      	adds	r3, #1
 800cf60:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800cf62:	68f8      	ldr	r0, [r7, #12]
 800cf64:	f7ff faa1 	bl	800c4aa <SWAPBYTE>
 800cf68:	4603      	mov	r3, r0
 800cf6a:	461a      	mov	r2, r3
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	80da      	strh	r2, [r3, #6]
}
 800cf70:	bf00      	nop
 800cf72:	3710      	adds	r7, #16
 800cf74:	46bd      	mov	sp, r7
 800cf76:	bd80      	pop	{r7, pc}

0800cf78 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cf78:	b580      	push	{r7, lr}
 800cf7a:	b082      	sub	sp, #8
 800cf7c:	af00      	add	r7, sp, #0
 800cf7e:	6078      	str	r0, [r7, #4]
 800cf80:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800cf82:	2180      	movs	r1, #128	; 0x80
 800cf84:	6878      	ldr	r0, [r7, #4]
 800cf86:	f000 fd81 	bl	800da8c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800cf8a:	2100      	movs	r1, #0
 800cf8c:	6878      	ldr	r0, [r7, #4]
 800cf8e:	f000 fd7d 	bl	800da8c <USBD_LL_StallEP>
}
 800cf92:	bf00      	nop
 800cf94:	3708      	adds	r7, #8
 800cf96:	46bd      	mov	sp, r7
 800cf98:	bd80      	pop	{r7, pc}

0800cf9a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800cf9a:	b580      	push	{r7, lr}
 800cf9c:	b086      	sub	sp, #24
 800cf9e:	af00      	add	r7, sp, #0
 800cfa0:	60f8      	str	r0, [r7, #12]
 800cfa2:	60b9      	str	r1, [r7, #8]
 800cfa4:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800cfa6:	2300      	movs	r3, #0
 800cfa8:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800cfaa:	68fb      	ldr	r3, [r7, #12]
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d036      	beq.n	800d01e <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800cfb0:	68fb      	ldr	r3, [r7, #12]
 800cfb2:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800cfb4:	6938      	ldr	r0, [r7, #16]
 800cfb6:	f000 f836 	bl	800d026 <USBD_GetLen>
 800cfba:	4603      	mov	r3, r0
 800cfbc:	3301      	adds	r3, #1
 800cfbe:	b29b      	uxth	r3, r3
 800cfc0:	005b      	lsls	r3, r3, #1
 800cfc2:	b29a      	uxth	r2, r3
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800cfc8:	7dfb      	ldrb	r3, [r7, #23]
 800cfca:	68ba      	ldr	r2, [r7, #8]
 800cfcc:	4413      	add	r3, r2
 800cfce:	687a      	ldr	r2, [r7, #4]
 800cfd0:	7812      	ldrb	r2, [r2, #0]
 800cfd2:	701a      	strb	r2, [r3, #0]
  idx++;
 800cfd4:	7dfb      	ldrb	r3, [r7, #23]
 800cfd6:	3301      	adds	r3, #1
 800cfd8:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800cfda:	7dfb      	ldrb	r3, [r7, #23]
 800cfdc:	68ba      	ldr	r2, [r7, #8]
 800cfde:	4413      	add	r3, r2
 800cfe0:	2203      	movs	r2, #3
 800cfe2:	701a      	strb	r2, [r3, #0]
  idx++;
 800cfe4:	7dfb      	ldrb	r3, [r7, #23]
 800cfe6:	3301      	adds	r3, #1
 800cfe8:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800cfea:	e013      	b.n	800d014 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800cfec:	7dfb      	ldrb	r3, [r7, #23]
 800cfee:	68ba      	ldr	r2, [r7, #8]
 800cff0:	4413      	add	r3, r2
 800cff2:	693a      	ldr	r2, [r7, #16]
 800cff4:	7812      	ldrb	r2, [r2, #0]
 800cff6:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800cff8:	693b      	ldr	r3, [r7, #16]
 800cffa:	3301      	adds	r3, #1
 800cffc:	613b      	str	r3, [r7, #16]
    idx++;
 800cffe:	7dfb      	ldrb	r3, [r7, #23]
 800d000:	3301      	adds	r3, #1
 800d002:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800d004:	7dfb      	ldrb	r3, [r7, #23]
 800d006:	68ba      	ldr	r2, [r7, #8]
 800d008:	4413      	add	r3, r2
 800d00a:	2200      	movs	r2, #0
 800d00c:	701a      	strb	r2, [r3, #0]
    idx++;
 800d00e:	7dfb      	ldrb	r3, [r7, #23]
 800d010:	3301      	adds	r3, #1
 800d012:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800d014:	693b      	ldr	r3, [r7, #16]
 800d016:	781b      	ldrb	r3, [r3, #0]
 800d018:	2b00      	cmp	r3, #0
 800d01a:	d1e7      	bne.n	800cfec <USBD_GetString+0x52>
 800d01c:	e000      	b.n	800d020 <USBD_GetString+0x86>
    return;
 800d01e:	bf00      	nop
  }
}
 800d020:	3718      	adds	r7, #24
 800d022:	46bd      	mov	sp, r7
 800d024:	bd80      	pop	{r7, pc}

0800d026 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800d026:	b480      	push	{r7}
 800d028:	b085      	sub	sp, #20
 800d02a:	af00      	add	r7, sp, #0
 800d02c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800d02e:	2300      	movs	r3, #0
 800d030:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800d036:	e005      	b.n	800d044 <USBD_GetLen+0x1e>
  {
    len++;
 800d038:	7bfb      	ldrb	r3, [r7, #15]
 800d03a:	3301      	adds	r3, #1
 800d03c:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800d03e:	68bb      	ldr	r3, [r7, #8]
 800d040:	3301      	adds	r3, #1
 800d042:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800d044:	68bb      	ldr	r3, [r7, #8]
 800d046:	781b      	ldrb	r3, [r3, #0]
 800d048:	2b00      	cmp	r3, #0
 800d04a:	d1f5      	bne.n	800d038 <USBD_GetLen+0x12>
  }

  return len;
 800d04c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d04e:	4618      	mov	r0, r3
 800d050:	3714      	adds	r7, #20
 800d052:	46bd      	mov	sp, r7
 800d054:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d058:	4770      	bx	lr

0800d05a <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800d05a:	b580      	push	{r7, lr}
 800d05c:	b084      	sub	sp, #16
 800d05e:	af00      	add	r7, sp, #0
 800d060:	60f8      	str	r0, [r7, #12]
 800d062:	60b9      	str	r1, [r7, #8]
 800d064:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800d066:	68fb      	ldr	r3, [r7, #12]
 800d068:	2202      	movs	r2, #2
 800d06a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800d06e:	68fb      	ldr	r3, [r7, #12]
 800d070:	687a      	ldr	r2, [r7, #4]
 800d072:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800d074:	68fb      	ldr	r3, [r7, #12]
 800d076:	687a      	ldr	r2, [r7, #4]
 800d078:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	68ba      	ldr	r2, [r7, #8]
 800d07e:	2100      	movs	r1, #0
 800d080:	68f8      	ldr	r0, [r7, #12]
 800d082:	f000 fd8c 	bl	800db9e <USBD_LL_Transmit>

  return USBD_OK;
 800d086:	2300      	movs	r3, #0
}
 800d088:	4618      	mov	r0, r3
 800d08a:	3710      	adds	r7, #16
 800d08c:	46bd      	mov	sp, r7
 800d08e:	bd80      	pop	{r7, pc}

0800d090 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800d090:	b580      	push	{r7, lr}
 800d092:	b084      	sub	sp, #16
 800d094:	af00      	add	r7, sp, #0
 800d096:	60f8      	str	r0, [r7, #12]
 800d098:	60b9      	str	r1, [r7, #8]
 800d09a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	68ba      	ldr	r2, [r7, #8]
 800d0a0:	2100      	movs	r1, #0
 800d0a2:	68f8      	ldr	r0, [r7, #12]
 800d0a4:	f000 fd7b 	bl	800db9e <USBD_LL_Transmit>

  return USBD_OK;
 800d0a8:	2300      	movs	r3, #0
}
 800d0aa:	4618      	mov	r0, r3
 800d0ac:	3710      	adds	r7, #16
 800d0ae:	46bd      	mov	sp, r7
 800d0b0:	bd80      	pop	{r7, pc}

0800d0b2 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800d0b2:	b580      	push	{r7, lr}
 800d0b4:	b084      	sub	sp, #16
 800d0b6:	af00      	add	r7, sp, #0
 800d0b8:	60f8      	str	r0, [r7, #12]
 800d0ba:	60b9      	str	r1, [r7, #8]
 800d0bc:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800d0be:	68fb      	ldr	r3, [r7, #12]
 800d0c0:	2203      	movs	r2, #3
 800d0c2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800d0c6:	68fb      	ldr	r3, [r7, #12]
 800d0c8:	687a      	ldr	r2, [r7, #4]
 800d0ca:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800d0ce:	68fb      	ldr	r3, [r7, #12]
 800d0d0:	687a      	ldr	r2, [r7, #4]
 800d0d2:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	68ba      	ldr	r2, [r7, #8]
 800d0da:	2100      	movs	r1, #0
 800d0dc:	68f8      	ldr	r0, [r7, #12]
 800d0de:	f000 fd7f 	bl	800dbe0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d0e2:	2300      	movs	r3, #0
}
 800d0e4:	4618      	mov	r0, r3
 800d0e6:	3710      	adds	r7, #16
 800d0e8:	46bd      	mov	sp, r7
 800d0ea:	bd80      	pop	{r7, pc}

0800d0ec <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800d0ec:	b580      	push	{r7, lr}
 800d0ee:	b084      	sub	sp, #16
 800d0f0:	af00      	add	r7, sp, #0
 800d0f2:	60f8      	str	r0, [r7, #12]
 800d0f4:	60b9      	str	r1, [r7, #8]
 800d0f6:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	68ba      	ldr	r2, [r7, #8]
 800d0fc:	2100      	movs	r1, #0
 800d0fe:	68f8      	ldr	r0, [r7, #12]
 800d100:	f000 fd6e 	bl	800dbe0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d104:	2300      	movs	r3, #0
}
 800d106:	4618      	mov	r0, r3
 800d108:	3710      	adds	r7, #16
 800d10a:	46bd      	mov	sp, r7
 800d10c:	bd80      	pop	{r7, pc}

0800d10e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800d10e:	b580      	push	{r7, lr}
 800d110:	b082      	sub	sp, #8
 800d112:	af00      	add	r7, sp, #0
 800d114:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	2204      	movs	r2, #4
 800d11a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800d11e:	2300      	movs	r3, #0
 800d120:	2200      	movs	r2, #0
 800d122:	2100      	movs	r1, #0
 800d124:	6878      	ldr	r0, [r7, #4]
 800d126:	f000 fd3a 	bl	800db9e <USBD_LL_Transmit>

  return USBD_OK;
 800d12a:	2300      	movs	r3, #0
}
 800d12c:	4618      	mov	r0, r3
 800d12e:	3708      	adds	r7, #8
 800d130:	46bd      	mov	sp, r7
 800d132:	bd80      	pop	{r7, pc}

0800d134 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800d134:	b580      	push	{r7, lr}
 800d136:	b082      	sub	sp, #8
 800d138:	af00      	add	r7, sp, #0
 800d13a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	2205      	movs	r2, #5
 800d140:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d144:	2300      	movs	r3, #0
 800d146:	2200      	movs	r2, #0
 800d148:	2100      	movs	r1, #0
 800d14a:	6878      	ldr	r0, [r7, #4]
 800d14c:	f000 fd48 	bl	800dbe0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d150:	2300      	movs	r3, #0
}
 800d152:	4618      	mov	r0, r3
 800d154:	3708      	adds	r7, #8
 800d156:	46bd      	mov	sp, r7
 800d158:	bd80      	pop	{r7, pc}
	...

0800d15c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800d15c:	b580      	push	{r7, lr}
 800d15e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800d160:	2200      	movs	r2, #0
 800d162:	4912      	ldr	r1, [pc, #72]	; (800d1ac <MX_USB_DEVICE_Init+0x50>)
 800d164:	4812      	ldr	r0, [pc, #72]	; (800d1b0 <MX_USB_DEVICE_Init+0x54>)
 800d166:	f7fe fe8f 	bl	800be88 <USBD_Init>
 800d16a:	4603      	mov	r3, r0
 800d16c:	2b00      	cmp	r3, #0
 800d16e:	d001      	beq.n	800d174 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800d170:	f7f5 f900 	bl	8002374 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800d174:	490f      	ldr	r1, [pc, #60]	; (800d1b4 <MX_USB_DEVICE_Init+0x58>)
 800d176:	480e      	ldr	r0, [pc, #56]	; (800d1b0 <MX_USB_DEVICE_Init+0x54>)
 800d178:	f7fe feb6 	bl	800bee8 <USBD_RegisterClass>
 800d17c:	4603      	mov	r3, r0
 800d17e:	2b00      	cmp	r3, #0
 800d180:	d001      	beq.n	800d186 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800d182:	f7f5 f8f7 	bl	8002374 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800d186:	490c      	ldr	r1, [pc, #48]	; (800d1b8 <MX_USB_DEVICE_Init+0x5c>)
 800d188:	4809      	ldr	r0, [pc, #36]	; (800d1b0 <MX_USB_DEVICE_Init+0x54>)
 800d18a:	f7fe fdd7 	bl	800bd3c <USBD_CDC_RegisterInterface>
 800d18e:	4603      	mov	r3, r0
 800d190:	2b00      	cmp	r3, #0
 800d192:	d001      	beq.n	800d198 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800d194:	f7f5 f8ee 	bl	8002374 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800d198:	4805      	ldr	r0, [pc, #20]	; (800d1b0 <MX_USB_DEVICE_Init+0x54>)
 800d19a:	f7fe fecc 	bl	800bf36 <USBD_Start>
 800d19e:	4603      	mov	r3, r0
 800d1a0:	2b00      	cmp	r3, #0
 800d1a2:	d001      	beq.n	800d1a8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800d1a4:	f7f5 f8e6 	bl	8002374 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800d1a8:	bf00      	nop
 800d1aa:	bd80      	pop	{r7, pc}
 800d1ac:	20000158 	.word	0x20000158
 800d1b0:	20000ff8 	.word	0x20000ff8
 800d1b4:	20000040 	.word	0x20000040
 800d1b8:	20000144 	.word	0x20000144

0800d1bc <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800d1bc:	b480      	push	{r7}
 800d1be:	b083      	sub	sp, #12
 800d1c0:	af00      	add	r7, sp, #0
 800d1c2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800d1c4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800d1c8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 800d1cc:	f003 0301 	and.w	r3, r3, #1
 800d1d0:	2b00      	cmp	r3, #0
 800d1d2:	d013      	beq.n	800d1fc <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 800d1d4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800d1d8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800d1dc:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	d00b      	beq.n	800d1fc <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 800d1e4:	e000      	b.n	800d1e8 <ITM_SendChar+0x2c>
    {
      __NOP();
 800d1e6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 800d1e8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800d1ec:	681b      	ldr	r3, [r3, #0]
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	d0f9      	beq.n	800d1e6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800d1f2:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800d1f6:	687a      	ldr	r2, [r7, #4]
 800d1f8:	b2d2      	uxtb	r2, r2
 800d1fa:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 800d1fc:	687b      	ldr	r3, [r7, #4]
}
 800d1fe:	4618      	mov	r0, r3
 800d200:	370c      	adds	r7, #12
 800d202:	46bd      	mov	sp, r7
 800d204:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d208:	4770      	bx	lr

0800d20a <Debug_write>:
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length);
static int8_t CDC_Receive_FS(uint8_t* pbuf, uint32_t *Len);
static int8_t CDC_TransmitCplt_FS(uint8_t *pbuf, uint32_t *Len, uint8_t epnum);

/* USER CODE BEGIN PRIVATE_FUNCTIONS_DECLARATION */
int Debug_write(uint8_t *ptr, uint16_t len){ //added
 800d20a:	b580      	push	{r7, lr}
 800d20c:	b084      	sub	sp, #16
 800d20e:	af00      	add	r7, sp, #0
 800d210:	6078      	str	r0, [r7, #4]
 800d212:	460b      	mov	r3, r1
 800d214:	807b      	strh	r3, [r7, #2]
	uint16_t i;
	for(i=0; i<len; i++){
 800d216:	2300      	movs	r3, #0
 800d218:	81fb      	strh	r3, [r7, #14]
 800d21a:	e007      	b.n	800d22c <Debug_write+0x22>
		ITM_SendChar(*ptr);
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	781b      	ldrb	r3, [r3, #0]
 800d220:	4618      	mov	r0, r3
 800d222:	f7ff ffcb 	bl	800d1bc <ITM_SendChar>
	for(i=0; i<len; i++){
 800d226:	89fb      	ldrh	r3, [r7, #14]
 800d228:	3301      	adds	r3, #1
 800d22a:	81fb      	strh	r3, [r7, #14]
 800d22c:	89fa      	ldrh	r2, [r7, #14]
 800d22e:	887b      	ldrh	r3, [r7, #2]
 800d230:	429a      	cmp	r2, r3
 800d232:	d3f3      	bcc.n	800d21c <Debug_write+0x12>
	}
	return i;
 800d234:	89fb      	ldrh	r3, [r7, #14]
}
 800d236:	4618      	mov	r0, r3
 800d238:	3710      	adds	r7, #16
 800d23a:	46bd      	mov	sp, r7
 800d23c:	bd80      	pop	{r7, pc}
	...

0800d240 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800d240:	b580      	push	{r7, lr}
 800d242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800d244:	2200      	movs	r2, #0
 800d246:	4905      	ldr	r1, [pc, #20]	; (800d25c <CDC_Init_FS+0x1c>)
 800d248:	4805      	ldr	r0, [pc, #20]	; (800d260 <CDC_Init_FS+0x20>)
 800d24a:	f7fe fd8c 	bl	800bd66 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800d24e:	4905      	ldr	r1, [pc, #20]	; (800d264 <CDC_Init_FS+0x24>)
 800d250:	4803      	ldr	r0, [pc, #12]	; (800d260 <CDC_Init_FS+0x20>)
 800d252:	f7fe fda6 	bl	800bda2 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800d256:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800d258:	4618      	mov	r0, r3
 800d25a:	bd80      	pop	{r7, pc}
 800d25c:	20001ac8 	.word	0x20001ac8
 800d260:	20000ff8 	.word	0x20000ff8
 800d264:	200012c8 	.word	0x200012c8

0800d268 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800d268:	b480      	push	{r7}
 800d26a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800d26c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800d26e:	4618      	mov	r0, r3
 800d270:	46bd      	mov	sp, r7
 800d272:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d276:	4770      	bx	lr

0800d278 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800d278:	b480      	push	{r7}
 800d27a:	b083      	sub	sp, #12
 800d27c:	af00      	add	r7, sp, #0
 800d27e:	4603      	mov	r3, r0
 800d280:	6039      	str	r1, [r7, #0]
 800d282:	71fb      	strb	r3, [r7, #7]
 800d284:	4613      	mov	r3, r2
 800d286:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800d288:	79fb      	ldrb	r3, [r7, #7]
 800d28a:	2b23      	cmp	r3, #35	; 0x23
 800d28c:	f200 808c 	bhi.w	800d3a8 <CDC_Control_FS+0x130>
 800d290:	a201      	add	r2, pc, #4	; (adr r2, 800d298 <CDC_Control_FS+0x20>)
 800d292:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d296:	bf00      	nop
 800d298:	0800d3a9 	.word	0x0800d3a9
 800d29c:	0800d3a9 	.word	0x0800d3a9
 800d2a0:	0800d3a9 	.word	0x0800d3a9
 800d2a4:	0800d3a9 	.word	0x0800d3a9
 800d2a8:	0800d3a9 	.word	0x0800d3a9
 800d2ac:	0800d3a9 	.word	0x0800d3a9
 800d2b0:	0800d3a9 	.word	0x0800d3a9
 800d2b4:	0800d3a9 	.word	0x0800d3a9
 800d2b8:	0800d3a9 	.word	0x0800d3a9
 800d2bc:	0800d3a9 	.word	0x0800d3a9
 800d2c0:	0800d3a9 	.word	0x0800d3a9
 800d2c4:	0800d3a9 	.word	0x0800d3a9
 800d2c8:	0800d3a9 	.word	0x0800d3a9
 800d2cc:	0800d3a9 	.word	0x0800d3a9
 800d2d0:	0800d3a9 	.word	0x0800d3a9
 800d2d4:	0800d3a9 	.word	0x0800d3a9
 800d2d8:	0800d3a9 	.word	0x0800d3a9
 800d2dc:	0800d3a9 	.word	0x0800d3a9
 800d2e0:	0800d3a9 	.word	0x0800d3a9
 800d2e4:	0800d3a9 	.word	0x0800d3a9
 800d2e8:	0800d3a9 	.word	0x0800d3a9
 800d2ec:	0800d3a9 	.word	0x0800d3a9
 800d2f0:	0800d3a9 	.word	0x0800d3a9
 800d2f4:	0800d3a9 	.word	0x0800d3a9
 800d2f8:	0800d3a9 	.word	0x0800d3a9
 800d2fc:	0800d3a9 	.word	0x0800d3a9
 800d300:	0800d3a9 	.word	0x0800d3a9
 800d304:	0800d3a9 	.word	0x0800d3a9
 800d308:	0800d3a9 	.word	0x0800d3a9
 800d30c:	0800d3a9 	.word	0x0800d3a9
 800d310:	0800d3a9 	.word	0x0800d3a9
 800d314:	0800d3a9 	.word	0x0800d3a9
 800d318:	0800d329 	.word	0x0800d329
 800d31c:	0800d363 	.word	0x0800d363
 800d320:	0800d3a9 	.word	0x0800d3a9
 800d324:	0800d3a9 	.word	0x0800d3a9
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
    	buffer[0]=pbuf[0];
 800d328:	683b      	ldr	r3, [r7, #0]
 800d32a:	781a      	ldrb	r2, [r3, #0]
 800d32c:	4b22      	ldr	r3, [pc, #136]	; (800d3b8 <CDC_Control_FS+0x140>)
 800d32e:	701a      	strb	r2, [r3, #0]
    	buffer[1]=pbuf[1];
 800d330:	683b      	ldr	r3, [r7, #0]
 800d332:	785a      	ldrb	r2, [r3, #1]
 800d334:	4b20      	ldr	r3, [pc, #128]	; (800d3b8 <CDC_Control_FS+0x140>)
 800d336:	705a      	strb	r2, [r3, #1]
    	buffer[2]=pbuf[2];
 800d338:	683b      	ldr	r3, [r7, #0]
 800d33a:	789a      	ldrb	r2, [r3, #2]
 800d33c:	4b1e      	ldr	r3, [pc, #120]	; (800d3b8 <CDC_Control_FS+0x140>)
 800d33e:	709a      	strb	r2, [r3, #2]
    	buffer[3]=pbuf[3];
 800d340:	683b      	ldr	r3, [r7, #0]
 800d342:	78da      	ldrb	r2, [r3, #3]
 800d344:	4b1c      	ldr	r3, [pc, #112]	; (800d3b8 <CDC_Control_FS+0x140>)
 800d346:	70da      	strb	r2, [r3, #3]
    	buffer[4]=pbuf[4];
 800d348:	683b      	ldr	r3, [r7, #0]
 800d34a:	791a      	ldrb	r2, [r3, #4]
 800d34c:	4b1a      	ldr	r3, [pc, #104]	; (800d3b8 <CDC_Control_FS+0x140>)
 800d34e:	711a      	strb	r2, [r3, #4]
    	buffer[5]=pbuf[5];
 800d350:	683b      	ldr	r3, [r7, #0]
 800d352:	795a      	ldrb	r2, [r3, #5]
 800d354:	4b18      	ldr	r3, [pc, #96]	; (800d3b8 <CDC_Control_FS+0x140>)
 800d356:	715a      	strb	r2, [r3, #5]
    	buffer[6]=pbuf[6];
 800d358:	683b      	ldr	r3, [r7, #0]
 800d35a:	799a      	ldrb	r2, [r3, #6]
 800d35c:	4b16      	ldr	r3, [pc, #88]	; (800d3b8 <CDC_Control_FS+0x140>)
 800d35e:	719a      	strb	r2, [r3, #6]
    break;
 800d360:	e023      	b.n	800d3aa <CDC_Control_FS+0x132>

    case CDC_GET_LINE_CODING:
    	pbuf[0]=buffer[0];
 800d362:	4b15      	ldr	r3, [pc, #84]	; (800d3b8 <CDC_Control_FS+0x140>)
 800d364:	781a      	ldrb	r2, [r3, #0]
 800d366:	683b      	ldr	r3, [r7, #0]
 800d368:	701a      	strb	r2, [r3, #0]
    	pbuf[1]=buffer[1];
 800d36a:	683b      	ldr	r3, [r7, #0]
 800d36c:	3301      	adds	r3, #1
 800d36e:	4a12      	ldr	r2, [pc, #72]	; (800d3b8 <CDC_Control_FS+0x140>)
 800d370:	7852      	ldrb	r2, [r2, #1]
 800d372:	701a      	strb	r2, [r3, #0]
    	pbuf[2]=buffer[2];
 800d374:	683b      	ldr	r3, [r7, #0]
 800d376:	3302      	adds	r3, #2
 800d378:	4a0f      	ldr	r2, [pc, #60]	; (800d3b8 <CDC_Control_FS+0x140>)
 800d37a:	7892      	ldrb	r2, [r2, #2]
 800d37c:	701a      	strb	r2, [r3, #0]
    	pbuf[3]=buffer[3];
 800d37e:	683b      	ldr	r3, [r7, #0]
 800d380:	3303      	adds	r3, #3
 800d382:	4a0d      	ldr	r2, [pc, #52]	; (800d3b8 <CDC_Control_FS+0x140>)
 800d384:	78d2      	ldrb	r2, [r2, #3]
 800d386:	701a      	strb	r2, [r3, #0]
    	pbuf[4]=buffer[4];
 800d388:	683b      	ldr	r3, [r7, #0]
 800d38a:	3304      	adds	r3, #4
 800d38c:	4a0a      	ldr	r2, [pc, #40]	; (800d3b8 <CDC_Control_FS+0x140>)
 800d38e:	7912      	ldrb	r2, [r2, #4]
 800d390:	701a      	strb	r2, [r3, #0]
    	pbuf[5]=buffer[5];
 800d392:	683b      	ldr	r3, [r7, #0]
 800d394:	3305      	adds	r3, #5
 800d396:	4a08      	ldr	r2, [pc, #32]	; (800d3b8 <CDC_Control_FS+0x140>)
 800d398:	7952      	ldrb	r2, [r2, #5]
 800d39a:	701a      	strb	r2, [r3, #0]
    	pbuf[6]=buffer[6];
 800d39c:	683b      	ldr	r3, [r7, #0]
 800d39e:	3306      	adds	r3, #6
 800d3a0:	4a05      	ldr	r2, [pc, #20]	; (800d3b8 <CDC_Control_FS+0x140>)
 800d3a2:	7992      	ldrb	r2, [r2, #6]
 800d3a4:	701a      	strb	r2, [r3, #0]
    break;
 800d3a6:	e000      	b.n	800d3aa <CDC_Control_FS+0x132>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800d3a8:	bf00      	nop
  }

  return (USBD_OK);
 800d3aa:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800d3ac:	4618      	mov	r0, r3
 800d3ae:	370c      	adds	r7, #12
 800d3b0:	46bd      	mov	sp, r7
 800d3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3b6:	4770      	bx	lr
 800d3b8:	200022c8 	.word	0x200022c8

0800d3bc <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800d3bc:	b580      	push	{r7, lr}
 800d3be:	b082      	sub	sp, #8
 800d3c0:	af00      	add	r7, sp, #0
 800d3c2:	6078      	str	r0, [r7, #4]
 800d3c4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800d3c6:	6879      	ldr	r1, [r7, #4]
 800d3c8:	480a      	ldr	r0, [pc, #40]	; (800d3f4 <CDC_Receive_FS+0x38>)
 800d3ca:	f7fe fcea 	bl	800bda2 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800d3ce:	4809      	ldr	r0, [pc, #36]	; (800d3f4 <CDC_Receive_FS+0x38>)
 800d3d0:	f7fe fd30 	bl	800be34 <USBD_CDC_ReceivePacket>
  CDC_Transmit_FS(Buf, *Len); //added (loopback -> when receive, send it back) [debug]
 800d3d4:	683b      	ldr	r3, [r7, #0]
 800d3d6:	681b      	ldr	r3, [r3, #0]
 800d3d8:	b29b      	uxth	r3, r3
 800d3da:	4619      	mov	r1, r3
 800d3dc:	6878      	ldr	r0, [r7, #4]
 800d3de:	f000 f80d 	bl	800d3fc <CDC_Transmit_FS>
  Debug_write("coucou\n", (uint16_t)7);
 800d3e2:	2107      	movs	r1, #7
 800d3e4:	4804      	ldr	r0, [pc, #16]	; (800d3f8 <CDC_Receive_FS+0x3c>)
 800d3e6:	f7ff ff10 	bl	800d20a <Debug_write>
  return (USBD_OK);
 800d3ea:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800d3ec:	4618      	mov	r0, r3
 800d3ee:	3708      	adds	r7, #8
 800d3f0:	46bd      	mov	sp, r7
 800d3f2:	bd80      	pop	{r7, pc}
 800d3f4:	20000ff8 	.word	0x20000ff8
 800d3f8:	0800ed70 	.word	0x0800ed70

0800d3fc <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800d3fc:	b580      	push	{r7, lr}
 800d3fe:	b084      	sub	sp, #16
 800d400:	af00      	add	r7, sp, #0
 800d402:	6078      	str	r0, [r7, #4]
 800d404:	460b      	mov	r3, r1
 800d406:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800d408:	2300      	movs	r3, #0
 800d40a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */

  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800d40c:	4b0d      	ldr	r3, [pc, #52]	; (800d444 <CDC_Transmit_FS+0x48>)
 800d40e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d412:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800d414:	68bb      	ldr	r3, [r7, #8]
 800d416:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800d41a:	2b00      	cmp	r3, #0
 800d41c:	d001      	beq.n	800d422 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800d41e:	2301      	movs	r3, #1
 800d420:	e00b      	b.n	800d43a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800d422:	887b      	ldrh	r3, [r7, #2]
 800d424:	461a      	mov	r2, r3
 800d426:	6879      	ldr	r1, [r7, #4]
 800d428:	4806      	ldr	r0, [pc, #24]	; (800d444 <CDC_Transmit_FS+0x48>)
 800d42a:	f7fe fc9c 	bl	800bd66 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800d42e:	4805      	ldr	r0, [pc, #20]	; (800d444 <CDC_Transmit_FS+0x48>)
 800d430:	f7fe fcd0 	bl	800bdd4 <USBD_CDC_TransmitPacket>
 800d434:	4603      	mov	r3, r0
 800d436:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800d438:	7bfb      	ldrb	r3, [r7, #15]
}
 800d43a:	4618      	mov	r0, r3
 800d43c:	3710      	adds	r7, #16
 800d43e:	46bd      	mov	sp, r7
 800d440:	bd80      	pop	{r7, pc}
 800d442:	bf00      	nop
 800d444:	20000ff8 	.word	0x20000ff8

0800d448 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800d448:	b480      	push	{r7}
 800d44a:	b087      	sub	sp, #28
 800d44c:	af00      	add	r7, sp, #0
 800d44e:	60f8      	str	r0, [r7, #12]
 800d450:	60b9      	str	r1, [r7, #8]
 800d452:	4613      	mov	r3, r2
 800d454:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800d456:	2300      	movs	r3, #0
 800d458:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800d45a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d45e:	4618      	mov	r0, r3
 800d460:	371c      	adds	r7, #28
 800d462:	46bd      	mov	sp, r7
 800d464:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d468:	4770      	bx	lr
	...

0800d46c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d46c:	b480      	push	{r7}
 800d46e:	b083      	sub	sp, #12
 800d470:	af00      	add	r7, sp, #0
 800d472:	4603      	mov	r3, r0
 800d474:	6039      	str	r1, [r7, #0]
 800d476:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800d478:	683b      	ldr	r3, [r7, #0]
 800d47a:	2212      	movs	r2, #18
 800d47c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800d47e:	4b03      	ldr	r3, [pc, #12]	; (800d48c <USBD_FS_DeviceDescriptor+0x20>)
}
 800d480:	4618      	mov	r0, r3
 800d482:	370c      	adds	r7, #12
 800d484:	46bd      	mov	sp, r7
 800d486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d48a:	4770      	bx	lr
 800d48c:	20000174 	.word	0x20000174

0800d490 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d490:	b480      	push	{r7}
 800d492:	b083      	sub	sp, #12
 800d494:	af00      	add	r7, sp, #0
 800d496:	4603      	mov	r3, r0
 800d498:	6039      	str	r1, [r7, #0]
 800d49a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800d49c:	683b      	ldr	r3, [r7, #0]
 800d49e:	2204      	movs	r2, #4
 800d4a0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800d4a2:	4b03      	ldr	r3, [pc, #12]	; (800d4b0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800d4a4:	4618      	mov	r0, r3
 800d4a6:	370c      	adds	r7, #12
 800d4a8:	46bd      	mov	sp, r7
 800d4aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4ae:	4770      	bx	lr
 800d4b0:	20000188 	.word	0x20000188

0800d4b4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d4b4:	b580      	push	{r7, lr}
 800d4b6:	b082      	sub	sp, #8
 800d4b8:	af00      	add	r7, sp, #0
 800d4ba:	4603      	mov	r3, r0
 800d4bc:	6039      	str	r1, [r7, #0]
 800d4be:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d4c0:	79fb      	ldrb	r3, [r7, #7]
 800d4c2:	2b00      	cmp	r3, #0
 800d4c4:	d105      	bne.n	800d4d2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800d4c6:	683a      	ldr	r2, [r7, #0]
 800d4c8:	4907      	ldr	r1, [pc, #28]	; (800d4e8 <USBD_FS_ProductStrDescriptor+0x34>)
 800d4ca:	4808      	ldr	r0, [pc, #32]	; (800d4ec <USBD_FS_ProductStrDescriptor+0x38>)
 800d4cc:	f7ff fd65 	bl	800cf9a <USBD_GetString>
 800d4d0:	e004      	b.n	800d4dc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800d4d2:	683a      	ldr	r2, [r7, #0]
 800d4d4:	4904      	ldr	r1, [pc, #16]	; (800d4e8 <USBD_FS_ProductStrDescriptor+0x34>)
 800d4d6:	4805      	ldr	r0, [pc, #20]	; (800d4ec <USBD_FS_ProductStrDescriptor+0x38>)
 800d4d8:	f7ff fd5f 	bl	800cf9a <USBD_GetString>
  }
  return USBD_StrDesc;
 800d4dc:	4b02      	ldr	r3, [pc, #8]	; (800d4e8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800d4de:	4618      	mov	r0, r3
 800d4e0:	3708      	adds	r7, #8
 800d4e2:	46bd      	mov	sp, r7
 800d4e4:	bd80      	pop	{r7, pc}
 800d4e6:	bf00      	nop
 800d4e8:	200022d0 	.word	0x200022d0
 800d4ec:	0800ed78 	.word	0x0800ed78

0800d4f0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d4f0:	b580      	push	{r7, lr}
 800d4f2:	b082      	sub	sp, #8
 800d4f4:	af00      	add	r7, sp, #0
 800d4f6:	4603      	mov	r3, r0
 800d4f8:	6039      	str	r1, [r7, #0]
 800d4fa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800d4fc:	683a      	ldr	r2, [r7, #0]
 800d4fe:	4904      	ldr	r1, [pc, #16]	; (800d510 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800d500:	4804      	ldr	r0, [pc, #16]	; (800d514 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800d502:	f7ff fd4a 	bl	800cf9a <USBD_GetString>
  return USBD_StrDesc;
 800d506:	4b02      	ldr	r3, [pc, #8]	; (800d510 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800d508:	4618      	mov	r0, r3
 800d50a:	3708      	adds	r7, #8
 800d50c:	46bd      	mov	sp, r7
 800d50e:	bd80      	pop	{r7, pc}
 800d510:	200022d0 	.word	0x200022d0
 800d514:	0800ed90 	.word	0x0800ed90

0800d518 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d518:	b580      	push	{r7, lr}
 800d51a:	b082      	sub	sp, #8
 800d51c:	af00      	add	r7, sp, #0
 800d51e:	4603      	mov	r3, r0
 800d520:	6039      	str	r1, [r7, #0]
 800d522:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800d524:	683b      	ldr	r3, [r7, #0]
 800d526:	221a      	movs	r2, #26
 800d528:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800d52a:	f000 f843 	bl	800d5b4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800d52e:	4b02      	ldr	r3, [pc, #8]	; (800d538 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800d530:	4618      	mov	r0, r3
 800d532:	3708      	adds	r7, #8
 800d534:	46bd      	mov	sp, r7
 800d536:	bd80      	pop	{r7, pc}
 800d538:	2000018c 	.word	0x2000018c

0800d53c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d53c:	b580      	push	{r7, lr}
 800d53e:	b082      	sub	sp, #8
 800d540:	af00      	add	r7, sp, #0
 800d542:	4603      	mov	r3, r0
 800d544:	6039      	str	r1, [r7, #0]
 800d546:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800d548:	79fb      	ldrb	r3, [r7, #7]
 800d54a:	2b00      	cmp	r3, #0
 800d54c:	d105      	bne.n	800d55a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d54e:	683a      	ldr	r2, [r7, #0]
 800d550:	4907      	ldr	r1, [pc, #28]	; (800d570 <USBD_FS_ConfigStrDescriptor+0x34>)
 800d552:	4808      	ldr	r0, [pc, #32]	; (800d574 <USBD_FS_ConfigStrDescriptor+0x38>)
 800d554:	f7ff fd21 	bl	800cf9a <USBD_GetString>
 800d558:	e004      	b.n	800d564 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d55a:	683a      	ldr	r2, [r7, #0]
 800d55c:	4904      	ldr	r1, [pc, #16]	; (800d570 <USBD_FS_ConfigStrDescriptor+0x34>)
 800d55e:	4805      	ldr	r0, [pc, #20]	; (800d574 <USBD_FS_ConfigStrDescriptor+0x38>)
 800d560:	f7ff fd1b 	bl	800cf9a <USBD_GetString>
  }
  return USBD_StrDesc;
 800d564:	4b02      	ldr	r3, [pc, #8]	; (800d570 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800d566:	4618      	mov	r0, r3
 800d568:	3708      	adds	r7, #8
 800d56a:	46bd      	mov	sp, r7
 800d56c:	bd80      	pop	{r7, pc}
 800d56e:	bf00      	nop
 800d570:	200022d0 	.word	0x200022d0
 800d574:	0800eda4 	.word	0x0800eda4

0800d578 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d578:	b580      	push	{r7, lr}
 800d57a:	b082      	sub	sp, #8
 800d57c:	af00      	add	r7, sp, #0
 800d57e:	4603      	mov	r3, r0
 800d580:	6039      	str	r1, [r7, #0]
 800d582:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d584:	79fb      	ldrb	r3, [r7, #7]
 800d586:	2b00      	cmp	r3, #0
 800d588:	d105      	bne.n	800d596 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d58a:	683a      	ldr	r2, [r7, #0]
 800d58c:	4907      	ldr	r1, [pc, #28]	; (800d5ac <USBD_FS_InterfaceStrDescriptor+0x34>)
 800d58e:	4808      	ldr	r0, [pc, #32]	; (800d5b0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800d590:	f7ff fd03 	bl	800cf9a <USBD_GetString>
 800d594:	e004      	b.n	800d5a0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d596:	683a      	ldr	r2, [r7, #0]
 800d598:	4904      	ldr	r1, [pc, #16]	; (800d5ac <USBD_FS_InterfaceStrDescriptor+0x34>)
 800d59a:	4805      	ldr	r0, [pc, #20]	; (800d5b0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800d59c:	f7ff fcfd 	bl	800cf9a <USBD_GetString>
  }
  return USBD_StrDesc;
 800d5a0:	4b02      	ldr	r3, [pc, #8]	; (800d5ac <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800d5a2:	4618      	mov	r0, r3
 800d5a4:	3708      	adds	r7, #8
 800d5a6:	46bd      	mov	sp, r7
 800d5a8:	bd80      	pop	{r7, pc}
 800d5aa:	bf00      	nop
 800d5ac:	200022d0 	.word	0x200022d0
 800d5b0:	0800edb0 	.word	0x0800edb0

0800d5b4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800d5b4:	b580      	push	{r7, lr}
 800d5b6:	b084      	sub	sp, #16
 800d5b8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800d5ba:	4b0f      	ldr	r3, [pc, #60]	; (800d5f8 <Get_SerialNum+0x44>)
 800d5bc:	681b      	ldr	r3, [r3, #0]
 800d5be:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800d5c0:	4b0e      	ldr	r3, [pc, #56]	; (800d5fc <Get_SerialNum+0x48>)
 800d5c2:	681b      	ldr	r3, [r3, #0]
 800d5c4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800d5c6:	4b0e      	ldr	r3, [pc, #56]	; (800d600 <Get_SerialNum+0x4c>)
 800d5c8:	681b      	ldr	r3, [r3, #0]
 800d5ca:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800d5cc:	68fa      	ldr	r2, [r7, #12]
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	4413      	add	r3, r2
 800d5d2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800d5d4:	68fb      	ldr	r3, [r7, #12]
 800d5d6:	2b00      	cmp	r3, #0
 800d5d8:	d009      	beq.n	800d5ee <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800d5da:	2208      	movs	r2, #8
 800d5dc:	4909      	ldr	r1, [pc, #36]	; (800d604 <Get_SerialNum+0x50>)
 800d5de:	68f8      	ldr	r0, [r7, #12]
 800d5e0:	f000 f814 	bl	800d60c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800d5e4:	2204      	movs	r2, #4
 800d5e6:	4908      	ldr	r1, [pc, #32]	; (800d608 <Get_SerialNum+0x54>)
 800d5e8:	68b8      	ldr	r0, [r7, #8]
 800d5ea:	f000 f80f 	bl	800d60c <IntToUnicode>
  }
}
 800d5ee:	bf00      	nop
 800d5f0:	3710      	adds	r7, #16
 800d5f2:	46bd      	mov	sp, r7
 800d5f4:	bd80      	pop	{r7, pc}
 800d5f6:	bf00      	nop
 800d5f8:	1fff7a10 	.word	0x1fff7a10
 800d5fc:	1fff7a14 	.word	0x1fff7a14
 800d600:	1fff7a18 	.word	0x1fff7a18
 800d604:	2000018e 	.word	0x2000018e
 800d608:	2000019e 	.word	0x2000019e

0800d60c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800d60c:	b480      	push	{r7}
 800d60e:	b087      	sub	sp, #28
 800d610:	af00      	add	r7, sp, #0
 800d612:	60f8      	str	r0, [r7, #12]
 800d614:	60b9      	str	r1, [r7, #8]
 800d616:	4613      	mov	r3, r2
 800d618:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800d61a:	2300      	movs	r3, #0
 800d61c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800d61e:	2300      	movs	r3, #0
 800d620:	75fb      	strb	r3, [r7, #23]
 800d622:	e027      	b.n	800d674 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800d624:	68fb      	ldr	r3, [r7, #12]
 800d626:	0f1b      	lsrs	r3, r3, #28
 800d628:	2b09      	cmp	r3, #9
 800d62a:	d80b      	bhi.n	800d644 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800d62c:	68fb      	ldr	r3, [r7, #12]
 800d62e:	0f1b      	lsrs	r3, r3, #28
 800d630:	b2da      	uxtb	r2, r3
 800d632:	7dfb      	ldrb	r3, [r7, #23]
 800d634:	005b      	lsls	r3, r3, #1
 800d636:	4619      	mov	r1, r3
 800d638:	68bb      	ldr	r3, [r7, #8]
 800d63a:	440b      	add	r3, r1
 800d63c:	3230      	adds	r2, #48	; 0x30
 800d63e:	b2d2      	uxtb	r2, r2
 800d640:	701a      	strb	r2, [r3, #0]
 800d642:	e00a      	b.n	800d65a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d644:	68fb      	ldr	r3, [r7, #12]
 800d646:	0f1b      	lsrs	r3, r3, #28
 800d648:	b2da      	uxtb	r2, r3
 800d64a:	7dfb      	ldrb	r3, [r7, #23]
 800d64c:	005b      	lsls	r3, r3, #1
 800d64e:	4619      	mov	r1, r3
 800d650:	68bb      	ldr	r3, [r7, #8]
 800d652:	440b      	add	r3, r1
 800d654:	3237      	adds	r2, #55	; 0x37
 800d656:	b2d2      	uxtb	r2, r2
 800d658:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800d65a:	68fb      	ldr	r3, [r7, #12]
 800d65c:	011b      	lsls	r3, r3, #4
 800d65e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800d660:	7dfb      	ldrb	r3, [r7, #23]
 800d662:	005b      	lsls	r3, r3, #1
 800d664:	3301      	adds	r3, #1
 800d666:	68ba      	ldr	r2, [r7, #8]
 800d668:	4413      	add	r3, r2
 800d66a:	2200      	movs	r2, #0
 800d66c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800d66e:	7dfb      	ldrb	r3, [r7, #23]
 800d670:	3301      	adds	r3, #1
 800d672:	75fb      	strb	r3, [r7, #23]
 800d674:	7dfa      	ldrb	r2, [r7, #23]
 800d676:	79fb      	ldrb	r3, [r7, #7]
 800d678:	429a      	cmp	r2, r3
 800d67a:	d3d3      	bcc.n	800d624 <IntToUnicode+0x18>
  }
}
 800d67c:	bf00      	nop
 800d67e:	bf00      	nop
 800d680:	371c      	adds	r7, #28
 800d682:	46bd      	mov	sp, r7
 800d684:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d688:	4770      	bx	lr
	...

0800d68c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800d68c:	b580      	push	{r7, lr}
 800d68e:	b08a      	sub	sp, #40	; 0x28
 800d690:	af00      	add	r7, sp, #0
 800d692:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d694:	f107 0314 	add.w	r3, r7, #20
 800d698:	2200      	movs	r2, #0
 800d69a:	601a      	str	r2, [r3, #0]
 800d69c:	605a      	str	r2, [r3, #4]
 800d69e:	609a      	str	r2, [r3, #8]
 800d6a0:	60da      	str	r2, [r3, #12]
 800d6a2:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	681b      	ldr	r3, [r3, #0]
 800d6a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800d6ac:	d147      	bne.n	800d73e <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d6ae:	2300      	movs	r3, #0
 800d6b0:	613b      	str	r3, [r7, #16]
 800d6b2:	4b25      	ldr	r3, [pc, #148]	; (800d748 <HAL_PCD_MspInit+0xbc>)
 800d6b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d6b6:	4a24      	ldr	r2, [pc, #144]	; (800d748 <HAL_PCD_MspInit+0xbc>)
 800d6b8:	f043 0301 	orr.w	r3, r3, #1
 800d6bc:	6313      	str	r3, [r2, #48]	; 0x30
 800d6be:	4b22      	ldr	r3, [pc, #136]	; (800d748 <HAL_PCD_MspInit+0xbc>)
 800d6c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d6c2:	f003 0301 	and.w	r3, r3, #1
 800d6c6:	613b      	str	r3, [r7, #16]
 800d6c8:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800d6ca:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d6ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d6d0:	2300      	movs	r3, #0
 800d6d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d6d4:	2300      	movs	r3, #0
 800d6d6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d6d8:	f107 0314 	add.w	r3, r7, #20
 800d6dc:	4619      	mov	r1, r3
 800d6de:	481b      	ldr	r0, [pc, #108]	; (800d74c <HAL_PCD_MspInit+0xc0>)
 800d6e0:	f7f6 fe3c 	bl	800435c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800d6e4:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800d6e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d6ea:	2302      	movs	r3, #2
 800d6ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d6ee:	2300      	movs	r3, #0
 800d6f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d6f2:	2303      	movs	r3, #3
 800d6f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800d6f6:	230a      	movs	r3, #10
 800d6f8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d6fa:	f107 0314 	add.w	r3, r7, #20
 800d6fe:	4619      	mov	r1, r3
 800d700:	4812      	ldr	r0, [pc, #72]	; (800d74c <HAL_PCD_MspInit+0xc0>)
 800d702:	f7f6 fe2b 	bl	800435c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800d706:	4b10      	ldr	r3, [pc, #64]	; (800d748 <HAL_PCD_MspInit+0xbc>)
 800d708:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d70a:	4a0f      	ldr	r2, [pc, #60]	; (800d748 <HAL_PCD_MspInit+0xbc>)
 800d70c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d710:	6353      	str	r3, [r2, #52]	; 0x34
 800d712:	2300      	movs	r3, #0
 800d714:	60fb      	str	r3, [r7, #12]
 800d716:	4b0c      	ldr	r3, [pc, #48]	; (800d748 <HAL_PCD_MspInit+0xbc>)
 800d718:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d71a:	4a0b      	ldr	r2, [pc, #44]	; (800d748 <HAL_PCD_MspInit+0xbc>)
 800d71c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800d720:	6453      	str	r3, [r2, #68]	; 0x44
 800d722:	4b09      	ldr	r3, [pc, #36]	; (800d748 <HAL_PCD_MspInit+0xbc>)
 800d724:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d726:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d72a:	60fb      	str	r3, [r7, #12]
 800d72c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800d72e:	2200      	movs	r2, #0
 800d730:	2100      	movs	r1, #0
 800d732:	2043      	movs	r0, #67	; 0x43
 800d734:	f7f6 fc0f 	bl	8003f56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800d738:	2043      	movs	r0, #67	; 0x43
 800d73a:	f7f6 fc28 	bl	8003f8e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800d73e:	bf00      	nop
 800d740:	3728      	adds	r7, #40	; 0x28
 800d742:	46bd      	mov	sp, r7
 800d744:	bd80      	pop	{r7, pc}
 800d746:	bf00      	nop
 800d748:	40023800 	.word	0x40023800
 800d74c:	40020000 	.word	0x40020000

0800d750 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d750:	b580      	push	{r7, lr}
 800d752:	b082      	sub	sp, #8
 800d754:	af00      	add	r7, sp, #0
 800d756:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800d764:	4619      	mov	r1, r3
 800d766:	4610      	mov	r0, r2
 800d768:	f7fe fc30 	bl	800bfcc <USBD_LL_SetupStage>
}
 800d76c:	bf00      	nop
 800d76e:	3708      	adds	r7, #8
 800d770:	46bd      	mov	sp, r7
 800d772:	bd80      	pop	{r7, pc}

0800d774 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d774:	b580      	push	{r7, lr}
 800d776:	b082      	sub	sp, #8
 800d778:	af00      	add	r7, sp, #0
 800d77a:	6078      	str	r0, [r7, #4]
 800d77c:	460b      	mov	r3, r1
 800d77e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800d786:	78fa      	ldrb	r2, [r7, #3]
 800d788:	6879      	ldr	r1, [r7, #4]
 800d78a:	4613      	mov	r3, r2
 800d78c:	00db      	lsls	r3, r3, #3
 800d78e:	1a9b      	subs	r3, r3, r2
 800d790:	009b      	lsls	r3, r3, #2
 800d792:	440b      	add	r3, r1
 800d794:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800d798:	681a      	ldr	r2, [r3, #0]
 800d79a:	78fb      	ldrb	r3, [r7, #3]
 800d79c:	4619      	mov	r1, r3
 800d79e:	f7fe fc6a 	bl	800c076 <USBD_LL_DataOutStage>
}
 800d7a2:	bf00      	nop
 800d7a4:	3708      	adds	r7, #8
 800d7a6:	46bd      	mov	sp, r7
 800d7a8:	bd80      	pop	{r7, pc}

0800d7aa <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d7aa:	b580      	push	{r7, lr}
 800d7ac:	b082      	sub	sp, #8
 800d7ae:	af00      	add	r7, sp, #0
 800d7b0:	6078      	str	r0, [r7, #4]
 800d7b2:	460b      	mov	r3, r1
 800d7b4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800d7bc:	78fa      	ldrb	r2, [r7, #3]
 800d7be:	6879      	ldr	r1, [r7, #4]
 800d7c0:	4613      	mov	r3, r2
 800d7c2:	00db      	lsls	r3, r3, #3
 800d7c4:	1a9b      	subs	r3, r3, r2
 800d7c6:	009b      	lsls	r3, r3, #2
 800d7c8:	440b      	add	r3, r1
 800d7ca:	3348      	adds	r3, #72	; 0x48
 800d7cc:	681a      	ldr	r2, [r3, #0]
 800d7ce:	78fb      	ldrb	r3, [r7, #3]
 800d7d0:	4619      	mov	r1, r3
 800d7d2:	f7fe fcb3 	bl	800c13c <USBD_LL_DataInStage>
}
 800d7d6:	bf00      	nop
 800d7d8:	3708      	adds	r7, #8
 800d7da:	46bd      	mov	sp, r7
 800d7dc:	bd80      	pop	{r7, pc}

0800d7de <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d7de:	b580      	push	{r7, lr}
 800d7e0:	b082      	sub	sp, #8
 800d7e2:	af00      	add	r7, sp, #0
 800d7e4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d7ec:	4618      	mov	r0, r3
 800d7ee:	f7fe fdc7 	bl	800c380 <USBD_LL_SOF>
}
 800d7f2:	bf00      	nop
 800d7f4:	3708      	adds	r7, #8
 800d7f6:	46bd      	mov	sp, r7
 800d7f8:	bd80      	pop	{r7, pc}

0800d7fa <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d7fa:	b580      	push	{r7, lr}
 800d7fc:	b084      	sub	sp, #16
 800d7fe:	af00      	add	r7, sp, #0
 800d800:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800d802:	2301      	movs	r3, #1
 800d804:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	68db      	ldr	r3, [r3, #12]
 800d80a:	2b00      	cmp	r3, #0
 800d80c:	d102      	bne.n	800d814 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800d80e:	2300      	movs	r3, #0
 800d810:	73fb      	strb	r3, [r7, #15]
 800d812:	e008      	b.n	800d826 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	68db      	ldr	r3, [r3, #12]
 800d818:	2b02      	cmp	r3, #2
 800d81a:	d102      	bne.n	800d822 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800d81c:	2301      	movs	r3, #1
 800d81e:	73fb      	strb	r3, [r7, #15]
 800d820:	e001      	b.n	800d826 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800d822:	f7f4 fda7 	bl	8002374 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d82c:	7bfa      	ldrb	r2, [r7, #15]
 800d82e:	4611      	mov	r1, r2
 800d830:	4618      	mov	r0, r3
 800d832:	f7fe fd67 	bl	800c304 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d83c:	4618      	mov	r0, r3
 800d83e:	f7fe fd13 	bl	800c268 <USBD_LL_Reset>
}
 800d842:	bf00      	nop
 800d844:	3710      	adds	r7, #16
 800d846:	46bd      	mov	sp, r7
 800d848:	bd80      	pop	{r7, pc}
	...

0800d84c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d84c:	b580      	push	{r7, lr}
 800d84e:	b082      	sub	sp, #8
 800d850:	af00      	add	r7, sp, #0
 800d852:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d85a:	4618      	mov	r0, r3
 800d85c:	f7fe fd62 	bl	800c324 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	681b      	ldr	r3, [r3, #0]
 800d864:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	687a      	ldr	r2, [r7, #4]
 800d86c:	6812      	ldr	r2, [r2, #0]
 800d86e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800d872:	f043 0301 	orr.w	r3, r3, #1
 800d876:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	6a1b      	ldr	r3, [r3, #32]
 800d87c:	2b00      	cmp	r3, #0
 800d87e:	d005      	beq.n	800d88c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d880:	4b04      	ldr	r3, [pc, #16]	; (800d894 <HAL_PCD_SuspendCallback+0x48>)
 800d882:	691b      	ldr	r3, [r3, #16]
 800d884:	4a03      	ldr	r2, [pc, #12]	; (800d894 <HAL_PCD_SuspendCallback+0x48>)
 800d886:	f043 0306 	orr.w	r3, r3, #6
 800d88a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800d88c:	bf00      	nop
 800d88e:	3708      	adds	r7, #8
 800d890:	46bd      	mov	sp, r7
 800d892:	bd80      	pop	{r7, pc}
 800d894:	e000ed00 	.word	0xe000ed00

0800d898 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d898:	b580      	push	{r7, lr}
 800d89a:	b082      	sub	sp, #8
 800d89c:	af00      	add	r7, sp, #0
 800d89e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d8a6:	4618      	mov	r0, r3
 800d8a8:	f7fe fd52 	bl	800c350 <USBD_LL_Resume>
}
 800d8ac:	bf00      	nop
 800d8ae:	3708      	adds	r7, #8
 800d8b0:	46bd      	mov	sp, r7
 800d8b2:	bd80      	pop	{r7, pc}

0800d8b4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d8b4:	b580      	push	{r7, lr}
 800d8b6:	b082      	sub	sp, #8
 800d8b8:	af00      	add	r7, sp, #0
 800d8ba:	6078      	str	r0, [r7, #4]
 800d8bc:	460b      	mov	r3, r1
 800d8be:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d8c6:	78fa      	ldrb	r2, [r7, #3]
 800d8c8:	4611      	mov	r1, r2
 800d8ca:	4618      	mov	r0, r3
 800d8cc:	f7fe fda0 	bl	800c410 <USBD_LL_IsoOUTIncomplete>
}
 800d8d0:	bf00      	nop
 800d8d2:	3708      	adds	r7, #8
 800d8d4:	46bd      	mov	sp, r7
 800d8d6:	bd80      	pop	{r7, pc}

0800d8d8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d8d8:	b580      	push	{r7, lr}
 800d8da:	b082      	sub	sp, #8
 800d8dc:	af00      	add	r7, sp, #0
 800d8de:	6078      	str	r0, [r7, #4]
 800d8e0:	460b      	mov	r3, r1
 800d8e2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d8ea:	78fa      	ldrb	r2, [r7, #3]
 800d8ec:	4611      	mov	r1, r2
 800d8ee:	4618      	mov	r0, r3
 800d8f0:	f7fe fd68 	bl	800c3c4 <USBD_LL_IsoINIncomplete>
}
 800d8f4:	bf00      	nop
 800d8f6:	3708      	adds	r7, #8
 800d8f8:	46bd      	mov	sp, r7
 800d8fa:	bd80      	pop	{r7, pc}

0800d8fc <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d8fc:	b580      	push	{r7, lr}
 800d8fe:	b082      	sub	sp, #8
 800d900:	af00      	add	r7, sp, #0
 800d902:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d90a:	4618      	mov	r0, r3
 800d90c:	f7fe fda6 	bl	800c45c <USBD_LL_DevConnected>
}
 800d910:	bf00      	nop
 800d912:	3708      	adds	r7, #8
 800d914:	46bd      	mov	sp, r7
 800d916:	bd80      	pop	{r7, pc}

0800d918 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d918:	b580      	push	{r7, lr}
 800d91a:	b082      	sub	sp, #8
 800d91c:	af00      	add	r7, sp, #0
 800d91e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d926:	4618      	mov	r0, r3
 800d928:	f7fe fda3 	bl	800c472 <USBD_LL_DevDisconnected>
}
 800d92c:	bf00      	nop
 800d92e:	3708      	adds	r7, #8
 800d930:	46bd      	mov	sp, r7
 800d932:	bd80      	pop	{r7, pc}

0800d934 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800d934:	b580      	push	{r7, lr}
 800d936:	b082      	sub	sp, #8
 800d938:	af00      	add	r7, sp, #0
 800d93a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	781b      	ldrb	r3, [r3, #0]
 800d940:	2b00      	cmp	r3, #0
 800d942:	d13c      	bne.n	800d9be <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800d944:	4a20      	ldr	r2, [pc, #128]	; (800d9c8 <USBD_LL_Init+0x94>)
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	4a1e      	ldr	r2, [pc, #120]	; (800d9c8 <USBD_LL_Init+0x94>)
 800d950:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800d954:	4b1c      	ldr	r3, [pc, #112]	; (800d9c8 <USBD_LL_Init+0x94>)
 800d956:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800d95a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800d95c:	4b1a      	ldr	r3, [pc, #104]	; (800d9c8 <USBD_LL_Init+0x94>)
 800d95e:	2204      	movs	r2, #4
 800d960:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800d962:	4b19      	ldr	r3, [pc, #100]	; (800d9c8 <USBD_LL_Init+0x94>)
 800d964:	2202      	movs	r2, #2
 800d966:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800d968:	4b17      	ldr	r3, [pc, #92]	; (800d9c8 <USBD_LL_Init+0x94>)
 800d96a:	2200      	movs	r2, #0
 800d96c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800d96e:	4b16      	ldr	r3, [pc, #88]	; (800d9c8 <USBD_LL_Init+0x94>)
 800d970:	2202      	movs	r2, #2
 800d972:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800d974:	4b14      	ldr	r3, [pc, #80]	; (800d9c8 <USBD_LL_Init+0x94>)
 800d976:	2200      	movs	r2, #0
 800d978:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800d97a:	4b13      	ldr	r3, [pc, #76]	; (800d9c8 <USBD_LL_Init+0x94>)
 800d97c:	2200      	movs	r2, #0
 800d97e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800d980:	4b11      	ldr	r3, [pc, #68]	; (800d9c8 <USBD_LL_Init+0x94>)
 800d982:	2200      	movs	r2, #0
 800d984:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800d986:	4b10      	ldr	r3, [pc, #64]	; (800d9c8 <USBD_LL_Init+0x94>)
 800d988:	2201      	movs	r2, #1
 800d98a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800d98c:	4b0e      	ldr	r3, [pc, #56]	; (800d9c8 <USBD_LL_Init+0x94>)
 800d98e:	2200      	movs	r2, #0
 800d990:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800d992:	480d      	ldr	r0, [pc, #52]	; (800d9c8 <USBD_LL_Init+0x94>)
 800d994:	f7f7 fb23 	bl	8004fde <HAL_PCD_Init>
 800d998:	4603      	mov	r3, r0
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	d001      	beq.n	800d9a2 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800d99e:	f7f4 fce9 	bl	8002374 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800d9a2:	2180      	movs	r1, #128	; 0x80
 800d9a4:	4808      	ldr	r0, [pc, #32]	; (800d9c8 <USBD_LL_Init+0x94>)
 800d9a6:	f7f8 fc80 	bl	80062aa <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800d9aa:	2240      	movs	r2, #64	; 0x40
 800d9ac:	2100      	movs	r1, #0
 800d9ae:	4806      	ldr	r0, [pc, #24]	; (800d9c8 <USBD_LL_Init+0x94>)
 800d9b0:	f7f8 fc34 	bl	800621c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800d9b4:	2280      	movs	r2, #128	; 0x80
 800d9b6:	2101      	movs	r1, #1
 800d9b8:	4803      	ldr	r0, [pc, #12]	; (800d9c8 <USBD_LL_Init+0x94>)
 800d9ba:	f7f8 fc2f 	bl	800621c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800d9be:	2300      	movs	r3, #0
}
 800d9c0:	4618      	mov	r0, r3
 800d9c2:	3708      	adds	r7, #8
 800d9c4:	46bd      	mov	sp, r7
 800d9c6:	bd80      	pop	{r7, pc}
 800d9c8:	200024d0 	.word	0x200024d0

0800d9cc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800d9cc:	b580      	push	{r7, lr}
 800d9ce:	b084      	sub	sp, #16
 800d9d0:	af00      	add	r7, sp, #0
 800d9d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d9d4:	2300      	movs	r3, #0
 800d9d6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d9d8:	2300      	movs	r3, #0
 800d9da:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800d9e2:	4618      	mov	r0, r3
 800d9e4:	f7f7 fc18 	bl	8005218 <HAL_PCD_Start>
 800d9e8:	4603      	mov	r3, r0
 800d9ea:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d9ec:	7bfb      	ldrb	r3, [r7, #15]
 800d9ee:	4618      	mov	r0, r3
 800d9f0:	f000 f942 	bl	800dc78 <USBD_Get_USB_Status>
 800d9f4:	4603      	mov	r3, r0
 800d9f6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d9f8:	7bbb      	ldrb	r3, [r7, #14]
}
 800d9fa:	4618      	mov	r0, r3
 800d9fc:	3710      	adds	r7, #16
 800d9fe:	46bd      	mov	sp, r7
 800da00:	bd80      	pop	{r7, pc}

0800da02 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800da02:	b580      	push	{r7, lr}
 800da04:	b084      	sub	sp, #16
 800da06:	af00      	add	r7, sp, #0
 800da08:	6078      	str	r0, [r7, #4]
 800da0a:	4608      	mov	r0, r1
 800da0c:	4611      	mov	r1, r2
 800da0e:	461a      	mov	r2, r3
 800da10:	4603      	mov	r3, r0
 800da12:	70fb      	strb	r3, [r7, #3]
 800da14:	460b      	mov	r3, r1
 800da16:	70bb      	strb	r3, [r7, #2]
 800da18:	4613      	mov	r3, r2
 800da1a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800da1c:	2300      	movs	r3, #0
 800da1e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800da20:	2300      	movs	r3, #0
 800da22:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800da2a:	78bb      	ldrb	r3, [r7, #2]
 800da2c:	883a      	ldrh	r2, [r7, #0]
 800da2e:	78f9      	ldrb	r1, [r7, #3]
 800da30:	f7f7 fffc 	bl	8005a2c <HAL_PCD_EP_Open>
 800da34:	4603      	mov	r3, r0
 800da36:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800da38:	7bfb      	ldrb	r3, [r7, #15]
 800da3a:	4618      	mov	r0, r3
 800da3c:	f000 f91c 	bl	800dc78 <USBD_Get_USB_Status>
 800da40:	4603      	mov	r3, r0
 800da42:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800da44:	7bbb      	ldrb	r3, [r7, #14]
}
 800da46:	4618      	mov	r0, r3
 800da48:	3710      	adds	r7, #16
 800da4a:	46bd      	mov	sp, r7
 800da4c:	bd80      	pop	{r7, pc}

0800da4e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800da4e:	b580      	push	{r7, lr}
 800da50:	b084      	sub	sp, #16
 800da52:	af00      	add	r7, sp, #0
 800da54:	6078      	str	r0, [r7, #4]
 800da56:	460b      	mov	r3, r1
 800da58:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800da5a:	2300      	movs	r3, #0
 800da5c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800da5e:	2300      	movs	r3, #0
 800da60:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800da68:	78fa      	ldrb	r2, [r7, #3]
 800da6a:	4611      	mov	r1, r2
 800da6c:	4618      	mov	r0, r3
 800da6e:	f7f8 f845 	bl	8005afc <HAL_PCD_EP_Close>
 800da72:	4603      	mov	r3, r0
 800da74:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800da76:	7bfb      	ldrb	r3, [r7, #15]
 800da78:	4618      	mov	r0, r3
 800da7a:	f000 f8fd 	bl	800dc78 <USBD_Get_USB_Status>
 800da7e:	4603      	mov	r3, r0
 800da80:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800da82:	7bbb      	ldrb	r3, [r7, #14]
}
 800da84:	4618      	mov	r0, r3
 800da86:	3710      	adds	r7, #16
 800da88:	46bd      	mov	sp, r7
 800da8a:	bd80      	pop	{r7, pc}

0800da8c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800da8c:	b580      	push	{r7, lr}
 800da8e:	b084      	sub	sp, #16
 800da90:	af00      	add	r7, sp, #0
 800da92:	6078      	str	r0, [r7, #4]
 800da94:	460b      	mov	r3, r1
 800da96:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800da98:	2300      	movs	r3, #0
 800da9a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800da9c:	2300      	movs	r3, #0
 800da9e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800daa6:	78fa      	ldrb	r2, [r7, #3]
 800daa8:	4611      	mov	r1, r2
 800daaa:	4618      	mov	r0, r3
 800daac:	f7f8 f91d 	bl	8005cea <HAL_PCD_EP_SetStall>
 800dab0:	4603      	mov	r3, r0
 800dab2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dab4:	7bfb      	ldrb	r3, [r7, #15]
 800dab6:	4618      	mov	r0, r3
 800dab8:	f000 f8de 	bl	800dc78 <USBD_Get_USB_Status>
 800dabc:	4603      	mov	r3, r0
 800dabe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dac0:	7bbb      	ldrb	r3, [r7, #14]
}
 800dac2:	4618      	mov	r0, r3
 800dac4:	3710      	adds	r7, #16
 800dac6:	46bd      	mov	sp, r7
 800dac8:	bd80      	pop	{r7, pc}

0800daca <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800daca:	b580      	push	{r7, lr}
 800dacc:	b084      	sub	sp, #16
 800dace:	af00      	add	r7, sp, #0
 800dad0:	6078      	str	r0, [r7, #4]
 800dad2:	460b      	mov	r3, r1
 800dad4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dad6:	2300      	movs	r3, #0
 800dad8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dada:	2300      	movs	r3, #0
 800dadc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800dae4:	78fa      	ldrb	r2, [r7, #3]
 800dae6:	4611      	mov	r1, r2
 800dae8:	4618      	mov	r0, r3
 800daea:	f7f8 f962 	bl	8005db2 <HAL_PCD_EP_ClrStall>
 800daee:	4603      	mov	r3, r0
 800daf0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800daf2:	7bfb      	ldrb	r3, [r7, #15]
 800daf4:	4618      	mov	r0, r3
 800daf6:	f000 f8bf 	bl	800dc78 <USBD_Get_USB_Status>
 800dafa:	4603      	mov	r3, r0
 800dafc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dafe:	7bbb      	ldrb	r3, [r7, #14]
}
 800db00:	4618      	mov	r0, r3
 800db02:	3710      	adds	r7, #16
 800db04:	46bd      	mov	sp, r7
 800db06:	bd80      	pop	{r7, pc}

0800db08 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800db08:	b480      	push	{r7}
 800db0a:	b085      	sub	sp, #20
 800db0c:	af00      	add	r7, sp, #0
 800db0e:	6078      	str	r0, [r7, #4]
 800db10:	460b      	mov	r3, r1
 800db12:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800db1a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800db1c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800db20:	2b00      	cmp	r3, #0
 800db22:	da0b      	bge.n	800db3c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800db24:	78fb      	ldrb	r3, [r7, #3]
 800db26:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800db2a:	68f9      	ldr	r1, [r7, #12]
 800db2c:	4613      	mov	r3, r2
 800db2e:	00db      	lsls	r3, r3, #3
 800db30:	1a9b      	subs	r3, r3, r2
 800db32:	009b      	lsls	r3, r3, #2
 800db34:	440b      	add	r3, r1
 800db36:	333e      	adds	r3, #62	; 0x3e
 800db38:	781b      	ldrb	r3, [r3, #0]
 800db3a:	e00b      	b.n	800db54 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800db3c:	78fb      	ldrb	r3, [r7, #3]
 800db3e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800db42:	68f9      	ldr	r1, [r7, #12]
 800db44:	4613      	mov	r3, r2
 800db46:	00db      	lsls	r3, r3, #3
 800db48:	1a9b      	subs	r3, r3, r2
 800db4a:	009b      	lsls	r3, r3, #2
 800db4c:	440b      	add	r3, r1
 800db4e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800db52:	781b      	ldrb	r3, [r3, #0]
  }
}
 800db54:	4618      	mov	r0, r3
 800db56:	3714      	adds	r7, #20
 800db58:	46bd      	mov	sp, r7
 800db5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db5e:	4770      	bx	lr

0800db60 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800db60:	b580      	push	{r7, lr}
 800db62:	b084      	sub	sp, #16
 800db64:	af00      	add	r7, sp, #0
 800db66:	6078      	str	r0, [r7, #4]
 800db68:	460b      	mov	r3, r1
 800db6a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800db6c:	2300      	movs	r3, #0
 800db6e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800db70:	2300      	movs	r3, #0
 800db72:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800db7a:	78fa      	ldrb	r2, [r7, #3]
 800db7c:	4611      	mov	r1, r2
 800db7e:	4618      	mov	r0, r3
 800db80:	f7f7 ff2f 	bl	80059e2 <HAL_PCD_SetAddress>
 800db84:	4603      	mov	r3, r0
 800db86:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800db88:	7bfb      	ldrb	r3, [r7, #15]
 800db8a:	4618      	mov	r0, r3
 800db8c:	f000 f874 	bl	800dc78 <USBD_Get_USB_Status>
 800db90:	4603      	mov	r3, r0
 800db92:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800db94:	7bbb      	ldrb	r3, [r7, #14]
}
 800db96:	4618      	mov	r0, r3
 800db98:	3710      	adds	r7, #16
 800db9a:	46bd      	mov	sp, r7
 800db9c:	bd80      	pop	{r7, pc}

0800db9e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800db9e:	b580      	push	{r7, lr}
 800dba0:	b086      	sub	sp, #24
 800dba2:	af00      	add	r7, sp, #0
 800dba4:	60f8      	str	r0, [r7, #12]
 800dba6:	607a      	str	r2, [r7, #4]
 800dba8:	603b      	str	r3, [r7, #0]
 800dbaa:	460b      	mov	r3, r1
 800dbac:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dbae:	2300      	movs	r3, #0
 800dbb0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dbb2:	2300      	movs	r3, #0
 800dbb4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800dbb6:	68fb      	ldr	r3, [r7, #12]
 800dbb8:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800dbbc:	7af9      	ldrb	r1, [r7, #11]
 800dbbe:	683b      	ldr	r3, [r7, #0]
 800dbc0:	687a      	ldr	r2, [r7, #4]
 800dbc2:	f7f8 f848 	bl	8005c56 <HAL_PCD_EP_Transmit>
 800dbc6:	4603      	mov	r3, r0
 800dbc8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dbca:	7dfb      	ldrb	r3, [r7, #23]
 800dbcc:	4618      	mov	r0, r3
 800dbce:	f000 f853 	bl	800dc78 <USBD_Get_USB_Status>
 800dbd2:	4603      	mov	r3, r0
 800dbd4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800dbd6:	7dbb      	ldrb	r3, [r7, #22]
}
 800dbd8:	4618      	mov	r0, r3
 800dbda:	3718      	adds	r7, #24
 800dbdc:	46bd      	mov	sp, r7
 800dbde:	bd80      	pop	{r7, pc}

0800dbe0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800dbe0:	b580      	push	{r7, lr}
 800dbe2:	b086      	sub	sp, #24
 800dbe4:	af00      	add	r7, sp, #0
 800dbe6:	60f8      	str	r0, [r7, #12]
 800dbe8:	607a      	str	r2, [r7, #4]
 800dbea:	603b      	str	r3, [r7, #0]
 800dbec:	460b      	mov	r3, r1
 800dbee:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dbf0:	2300      	movs	r3, #0
 800dbf2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dbf4:	2300      	movs	r3, #0
 800dbf6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800dbf8:	68fb      	ldr	r3, [r7, #12]
 800dbfa:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800dbfe:	7af9      	ldrb	r1, [r7, #11]
 800dc00:	683b      	ldr	r3, [r7, #0]
 800dc02:	687a      	ldr	r2, [r7, #4]
 800dc04:	f7f7 ffc4 	bl	8005b90 <HAL_PCD_EP_Receive>
 800dc08:	4603      	mov	r3, r0
 800dc0a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dc0c:	7dfb      	ldrb	r3, [r7, #23]
 800dc0e:	4618      	mov	r0, r3
 800dc10:	f000 f832 	bl	800dc78 <USBD_Get_USB_Status>
 800dc14:	4603      	mov	r3, r0
 800dc16:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800dc18:	7dbb      	ldrb	r3, [r7, #22]
}
 800dc1a:	4618      	mov	r0, r3
 800dc1c:	3718      	adds	r7, #24
 800dc1e:	46bd      	mov	sp, r7
 800dc20:	bd80      	pop	{r7, pc}

0800dc22 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dc22:	b580      	push	{r7, lr}
 800dc24:	b082      	sub	sp, #8
 800dc26:	af00      	add	r7, sp, #0
 800dc28:	6078      	str	r0, [r7, #4]
 800dc2a:	460b      	mov	r3, r1
 800dc2c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800dc2e:	687b      	ldr	r3, [r7, #4]
 800dc30:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800dc34:	78fa      	ldrb	r2, [r7, #3]
 800dc36:	4611      	mov	r1, r2
 800dc38:	4618      	mov	r0, r3
 800dc3a:	f7f7 fff4 	bl	8005c26 <HAL_PCD_EP_GetRxCount>
 800dc3e:	4603      	mov	r3, r0
}
 800dc40:	4618      	mov	r0, r3
 800dc42:	3708      	adds	r7, #8
 800dc44:	46bd      	mov	sp, r7
 800dc46:	bd80      	pop	{r7, pc}

0800dc48 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800dc48:	b480      	push	{r7}
 800dc4a:	b083      	sub	sp, #12
 800dc4c:	af00      	add	r7, sp, #0
 800dc4e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800dc50:	4b03      	ldr	r3, [pc, #12]	; (800dc60 <USBD_static_malloc+0x18>)
}
 800dc52:	4618      	mov	r0, r3
 800dc54:	370c      	adds	r7, #12
 800dc56:	46bd      	mov	sp, r7
 800dc58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc5c:	4770      	bx	lr
 800dc5e:	bf00      	nop
 800dc60:	20000644 	.word	0x20000644

0800dc64 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800dc64:	b480      	push	{r7}
 800dc66:	b083      	sub	sp, #12
 800dc68:	af00      	add	r7, sp, #0
 800dc6a:	6078      	str	r0, [r7, #4]

}
 800dc6c:	bf00      	nop
 800dc6e:	370c      	adds	r7, #12
 800dc70:	46bd      	mov	sp, r7
 800dc72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc76:	4770      	bx	lr

0800dc78 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800dc78:	b480      	push	{r7}
 800dc7a:	b085      	sub	sp, #20
 800dc7c:	af00      	add	r7, sp, #0
 800dc7e:	4603      	mov	r3, r0
 800dc80:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dc82:	2300      	movs	r3, #0
 800dc84:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800dc86:	79fb      	ldrb	r3, [r7, #7]
 800dc88:	2b03      	cmp	r3, #3
 800dc8a:	d817      	bhi.n	800dcbc <USBD_Get_USB_Status+0x44>
 800dc8c:	a201      	add	r2, pc, #4	; (adr r2, 800dc94 <USBD_Get_USB_Status+0x1c>)
 800dc8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc92:	bf00      	nop
 800dc94:	0800dca5 	.word	0x0800dca5
 800dc98:	0800dcab 	.word	0x0800dcab
 800dc9c:	0800dcb1 	.word	0x0800dcb1
 800dca0:	0800dcb7 	.word	0x0800dcb7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800dca4:	2300      	movs	r3, #0
 800dca6:	73fb      	strb	r3, [r7, #15]
    break;
 800dca8:	e00b      	b.n	800dcc2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800dcaa:	2303      	movs	r3, #3
 800dcac:	73fb      	strb	r3, [r7, #15]
    break;
 800dcae:	e008      	b.n	800dcc2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800dcb0:	2301      	movs	r3, #1
 800dcb2:	73fb      	strb	r3, [r7, #15]
    break;
 800dcb4:	e005      	b.n	800dcc2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800dcb6:	2303      	movs	r3, #3
 800dcb8:	73fb      	strb	r3, [r7, #15]
    break;
 800dcba:	e002      	b.n	800dcc2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800dcbc:	2303      	movs	r3, #3
 800dcbe:	73fb      	strb	r3, [r7, #15]
    break;
 800dcc0:	bf00      	nop
  }
  return usb_status;
 800dcc2:	7bfb      	ldrb	r3, [r7, #15]
}
 800dcc4:	4618      	mov	r0, r3
 800dcc6:	3714      	adds	r7, #20
 800dcc8:	46bd      	mov	sp, r7
 800dcca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcce:	4770      	bx	lr

0800dcd0 <__assert_func>:
 800dcd0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dcd2:	4614      	mov	r4, r2
 800dcd4:	461a      	mov	r2, r3
 800dcd6:	4b09      	ldr	r3, [pc, #36]	; (800dcfc <__assert_func+0x2c>)
 800dcd8:	681b      	ldr	r3, [r3, #0]
 800dcda:	4605      	mov	r5, r0
 800dcdc:	68d8      	ldr	r0, [r3, #12]
 800dcde:	b14c      	cbz	r4, 800dcf4 <__assert_func+0x24>
 800dce0:	4b07      	ldr	r3, [pc, #28]	; (800dd00 <__assert_func+0x30>)
 800dce2:	9100      	str	r1, [sp, #0]
 800dce4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dce8:	4906      	ldr	r1, [pc, #24]	; (800dd04 <__assert_func+0x34>)
 800dcea:	462b      	mov	r3, r5
 800dcec:	f000 f814 	bl	800dd18 <fiprintf>
 800dcf0:	f000 fcc0 	bl	800e674 <abort>
 800dcf4:	4b04      	ldr	r3, [pc, #16]	; (800dd08 <__assert_func+0x38>)
 800dcf6:	461c      	mov	r4, r3
 800dcf8:	e7f3      	b.n	800dce2 <__assert_func+0x12>
 800dcfa:	bf00      	nop
 800dcfc:	200001a8 	.word	0x200001a8
 800dd00:	0800f5c8 	.word	0x0800f5c8
 800dd04:	0800f5d5 	.word	0x0800f5d5
 800dd08:	0800f603 	.word	0x0800f603

0800dd0c <__errno>:
 800dd0c:	4b01      	ldr	r3, [pc, #4]	; (800dd14 <__errno+0x8>)
 800dd0e:	6818      	ldr	r0, [r3, #0]
 800dd10:	4770      	bx	lr
 800dd12:	bf00      	nop
 800dd14:	200001a8 	.word	0x200001a8

0800dd18 <fiprintf>:
 800dd18:	b40e      	push	{r1, r2, r3}
 800dd1a:	b503      	push	{r0, r1, lr}
 800dd1c:	4601      	mov	r1, r0
 800dd1e:	ab03      	add	r3, sp, #12
 800dd20:	4805      	ldr	r0, [pc, #20]	; (800dd38 <fiprintf+0x20>)
 800dd22:	f853 2b04 	ldr.w	r2, [r3], #4
 800dd26:	6800      	ldr	r0, [r0, #0]
 800dd28:	9301      	str	r3, [sp, #4]
 800dd2a:	f000 f90f 	bl	800df4c <_vfiprintf_r>
 800dd2e:	b002      	add	sp, #8
 800dd30:	f85d eb04 	ldr.w	lr, [sp], #4
 800dd34:	b003      	add	sp, #12
 800dd36:	4770      	bx	lr
 800dd38:	200001a8 	.word	0x200001a8

0800dd3c <__libc_init_array>:
 800dd3c:	b570      	push	{r4, r5, r6, lr}
 800dd3e:	4d0d      	ldr	r5, [pc, #52]	; (800dd74 <__libc_init_array+0x38>)
 800dd40:	4c0d      	ldr	r4, [pc, #52]	; (800dd78 <__libc_init_array+0x3c>)
 800dd42:	1b64      	subs	r4, r4, r5
 800dd44:	10a4      	asrs	r4, r4, #2
 800dd46:	2600      	movs	r6, #0
 800dd48:	42a6      	cmp	r6, r4
 800dd4a:	d109      	bne.n	800dd60 <__libc_init_array+0x24>
 800dd4c:	4d0b      	ldr	r5, [pc, #44]	; (800dd7c <__libc_init_array+0x40>)
 800dd4e:	4c0c      	ldr	r4, [pc, #48]	; (800dd80 <__libc_init_array+0x44>)
 800dd50:	f000 ffb2 	bl	800ecb8 <_init>
 800dd54:	1b64      	subs	r4, r4, r5
 800dd56:	10a4      	asrs	r4, r4, #2
 800dd58:	2600      	movs	r6, #0
 800dd5a:	42a6      	cmp	r6, r4
 800dd5c:	d105      	bne.n	800dd6a <__libc_init_array+0x2e>
 800dd5e:	bd70      	pop	{r4, r5, r6, pc}
 800dd60:	f855 3b04 	ldr.w	r3, [r5], #4
 800dd64:	4798      	blx	r3
 800dd66:	3601      	adds	r6, #1
 800dd68:	e7ee      	b.n	800dd48 <__libc_init_array+0xc>
 800dd6a:	f855 3b04 	ldr.w	r3, [r5], #4
 800dd6e:	4798      	blx	r3
 800dd70:	3601      	adds	r6, #1
 800dd72:	e7f2      	b.n	800dd5a <__libc_init_array+0x1e>
 800dd74:	0800f6a4 	.word	0x0800f6a4
 800dd78:	0800f6a4 	.word	0x0800f6a4
 800dd7c:	0800f6a4 	.word	0x0800f6a4
 800dd80:	0800f6a8 	.word	0x0800f6a8

0800dd84 <malloc>:
 800dd84:	4b02      	ldr	r3, [pc, #8]	; (800dd90 <malloc+0xc>)
 800dd86:	4601      	mov	r1, r0
 800dd88:	6818      	ldr	r0, [r3, #0]
 800dd8a:	f000 b85b 	b.w	800de44 <_malloc_r>
 800dd8e:	bf00      	nop
 800dd90:	200001a8 	.word	0x200001a8

0800dd94 <memset>:
 800dd94:	4402      	add	r2, r0
 800dd96:	4603      	mov	r3, r0
 800dd98:	4293      	cmp	r3, r2
 800dd9a:	d100      	bne.n	800dd9e <memset+0xa>
 800dd9c:	4770      	bx	lr
 800dd9e:	f803 1b01 	strb.w	r1, [r3], #1
 800dda2:	e7f9      	b.n	800dd98 <memset+0x4>

0800dda4 <_free_r>:
 800dda4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800dda6:	2900      	cmp	r1, #0
 800dda8:	d048      	beq.n	800de3c <_free_r+0x98>
 800ddaa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ddae:	9001      	str	r0, [sp, #4]
 800ddb0:	2b00      	cmp	r3, #0
 800ddb2:	f1a1 0404 	sub.w	r4, r1, #4
 800ddb6:	bfb8      	it	lt
 800ddb8:	18e4      	addlt	r4, r4, r3
 800ddba:	f000 fe81 	bl	800eac0 <__malloc_lock>
 800ddbe:	4a20      	ldr	r2, [pc, #128]	; (800de40 <_free_r+0x9c>)
 800ddc0:	9801      	ldr	r0, [sp, #4]
 800ddc2:	6813      	ldr	r3, [r2, #0]
 800ddc4:	4615      	mov	r5, r2
 800ddc6:	b933      	cbnz	r3, 800ddd6 <_free_r+0x32>
 800ddc8:	6063      	str	r3, [r4, #4]
 800ddca:	6014      	str	r4, [r2, #0]
 800ddcc:	b003      	add	sp, #12
 800ddce:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ddd2:	f000 be7b 	b.w	800eacc <__malloc_unlock>
 800ddd6:	42a3      	cmp	r3, r4
 800ddd8:	d90b      	bls.n	800ddf2 <_free_r+0x4e>
 800ddda:	6821      	ldr	r1, [r4, #0]
 800dddc:	1862      	adds	r2, r4, r1
 800ddde:	4293      	cmp	r3, r2
 800dde0:	bf04      	itt	eq
 800dde2:	681a      	ldreq	r2, [r3, #0]
 800dde4:	685b      	ldreq	r3, [r3, #4]
 800dde6:	6063      	str	r3, [r4, #4]
 800dde8:	bf04      	itt	eq
 800ddea:	1852      	addeq	r2, r2, r1
 800ddec:	6022      	streq	r2, [r4, #0]
 800ddee:	602c      	str	r4, [r5, #0]
 800ddf0:	e7ec      	b.n	800ddcc <_free_r+0x28>
 800ddf2:	461a      	mov	r2, r3
 800ddf4:	685b      	ldr	r3, [r3, #4]
 800ddf6:	b10b      	cbz	r3, 800ddfc <_free_r+0x58>
 800ddf8:	42a3      	cmp	r3, r4
 800ddfa:	d9fa      	bls.n	800ddf2 <_free_r+0x4e>
 800ddfc:	6811      	ldr	r1, [r2, #0]
 800ddfe:	1855      	adds	r5, r2, r1
 800de00:	42a5      	cmp	r5, r4
 800de02:	d10b      	bne.n	800de1c <_free_r+0x78>
 800de04:	6824      	ldr	r4, [r4, #0]
 800de06:	4421      	add	r1, r4
 800de08:	1854      	adds	r4, r2, r1
 800de0a:	42a3      	cmp	r3, r4
 800de0c:	6011      	str	r1, [r2, #0]
 800de0e:	d1dd      	bne.n	800ddcc <_free_r+0x28>
 800de10:	681c      	ldr	r4, [r3, #0]
 800de12:	685b      	ldr	r3, [r3, #4]
 800de14:	6053      	str	r3, [r2, #4]
 800de16:	4421      	add	r1, r4
 800de18:	6011      	str	r1, [r2, #0]
 800de1a:	e7d7      	b.n	800ddcc <_free_r+0x28>
 800de1c:	d902      	bls.n	800de24 <_free_r+0x80>
 800de1e:	230c      	movs	r3, #12
 800de20:	6003      	str	r3, [r0, #0]
 800de22:	e7d3      	b.n	800ddcc <_free_r+0x28>
 800de24:	6825      	ldr	r5, [r4, #0]
 800de26:	1961      	adds	r1, r4, r5
 800de28:	428b      	cmp	r3, r1
 800de2a:	bf04      	itt	eq
 800de2c:	6819      	ldreq	r1, [r3, #0]
 800de2e:	685b      	ldreq	r3, [r3, #4]
 800de30:	6063      	str	r3, [r4, #4]
 800de32:	bf04      	itt	eq
 800de34:	1949      	addeq	r1, r1, r5
 800de36:	6021      	streq	r1, [r4, #0]
 800de38:	6054      	str	r4, [r2, #4]
 800de3a:	e7c7      	b.n	800ddcc <_free_r+0x28>
 800de3c:	b003      	add	sp, #12
 800de3e:	bd30      	pop	{r4, r5, pc}
 800de40:	20000864 	.word	0x20000864

0800de44 <_malloc_r>:
 800de44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de46:	1ccd      	adds	r5, r1, #3
 800de48:	f025 0503 	bic.w	r5, r5, #3
 800de4c:	3508      	adds	r5, #8
 800de4e:	2d0c      	cmp	r5, #12
 800de50:	bf38      	it	cc
 800de52:	250c      	movcc	r5, #12
 800de54:	2d00      	cmp	r5, #0
 800de56:	4606      	mov	r6, r0
 800de58:	db01      	blt.n	800de5e <_malloc_r+0x1a>
 800de5a:	42a9      	cmp	r1, r5
 800de5c:	d903      	bls.n	800de66 <_malloc_r+0x22>
 800de5e:	230c      	movs	r3, #12
 800de60:	6033      	str	r3, [r6, #0]
 800de62:	2000      	movs	r0, #0
 800de64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800de66:	f000 fe2b 	bl	800eac0 <__malloc_lock>
 800de6a:	4921      	ldr	r1, [pc, #132]	; (800def0 <_malloc_r+0xac>)
 800de6c:	680a      	ldr	r2, [r1, #0]
 800de6e:	4614      	mov	r4, r2
 800de70:	b99c      	cbnz	r4, 800de9a <_malloc_r+0x56>
 800de72:	4f20      	ldr	r7, [pc, #128]	; (800def4 <_malloc_r+0xb0>)
 800de74:	683b      	ldr	r3, [r7, #0]
 800de76:	b923      	cbnz	r3, 800de82 <_malloc_r+0x3e>
 800de78:	4621      	mov	r1, r4
 800de7a:	4630      	mov	r0, r6
 800de7c:	f000 fb2a 	bl	800e4d4 <_sbrk_r>
 800de80:	6038      	str	r0, [r7, #0]
 800de82:	4629      	mov	r1, r5
 800de84:	4630      	mov	r0, r6
 800de86:	f000 fb25 	bl	800e4d4 <_sbrk_r>
 800de8a:	1c43      	adds	r3, r0, #1
 800de8c:	d123      	bne.n	800ded6 <_malloc_r+0x92>
 800de8e:	230c      	movs	r3, #12
 800de90:	6033      	str	r3, [r6, #0]
 800de92:	4630      	mov	r0, r6
 800de94:	f000 fe1a 	bl	800eacc <__malloc_unlock>
 800de98:	e7e3      	b.n	800de62 <_malloc_r+0x1e>
 800de9a:	6823      	ldr	r3, [r4, #0]
 800de9c:	1b5b      	subs	r3, r3, r5
 800de9e:	d417      	bmi.n	800ded0 <_malloc_r+0x8c>
 800dea0:	2b0b      	cmp	r3, #11
 800dea2:	d903      	bls.n	800deac <_malloc_r+0x68>
 800dea4:	6023      	str	r3, [r4, #0]
 800dea6:	441c      	add	r4, r3
 800dea8:	6025      	str	r5, [r4, #0]
 800deaa:	e004      	b.n	800deb6 <_malloc_r+0x72>
 800deac:	6863      	ldr	r3, [r4, #4]
 800deae:	42a2      	cmp	r2, r4
 800deb0:	bf0c      	ite	eq
 800deb2:	600b      	streq	r3, [r1, #0]
 800deb4:	6053      	strne	r3, [r2, #4]
 800deb6:	4630      	mov	r0, r6
 800deb8:	f000 fe08 	bl	800eacc <__malloc_unlock>
 800debc:	f104 000b 	add.w	r0, r4, #11
 800dec0:	1d23      	adds	r3, r4, #4
 800dec2:	f020 0007 	bic.w	r0, r0, #7
 800dec6:	1ac2      	subs	r2, r0, r3
 800dec8:	d0cc      	beq.n	800de64 <_malloc_r+0x20>
 800deca:	1a1b      	subs	r3, r3, r0
 800decc:	50a3      	str	r3, [r4, r2]
 800dece:	e7c9      	b.n	800de64 <_malloc_r+0x20>
 800ded0:	4622      	mov	r2, r4
 800ded2:	6864      	ldr	r4, [r4, #4]
 800ded4:	e7cc      	b.n	800de70 <_malloc_r+0x2c>
 800ded6:	1cc4      	adds	r4, r0, #3
 800ded8:	f024 0403 	bic.w	r4, r4, #3
 800dedc:	42a0      	cmp	r0, r4
 800dede:	d0e3      	beq.n	800dea8 <_malloc_r+0x64>
 800dee0:	1a21      	subs	r1, r4, r0
 800dee2:	4630      	mov	r0, r6
 800dee4:	f000 faf6 	bl	800e4d4 <_sbrk_r>
 800dee8:	3001      	adds	r0, #1
 800deea:	d1dd      	bne.n	800dea8 <_malloc_r+0x64>
 800deec:	e7cf      	b.n	800de8e <_malloc_r+0x4a>
 800deee:	bf00      	nop
 800def0:	20000864 	.word	0x20000864
 800def4:	20000868 	.word	0x20000868

0800def8 <__sfputc_r>:
 800def8:	6893      	ldr	r3, [r2, #8]
 800defa:	3b01      	subs	r3, #1
 800defc:	2b00      	cmp	r3, #0
 800defe:	b410      	push	{r4}
 800df00:	6093      	str	r3, [r2, #8]
 800df02:	da08      	bge.n	800df16 <__sfputc_r+0x1e>
 800df04:	6994      	ldr	r4, [r2, #24]
 800df06:	42a3      	cmp	r3, r4
 800df08:	db01      	blt.n	800df0e <__sfputc_r+0x16>
 800df0a:	290a      	cmp	r1, #10
 800df0c:	d103      	bne.n	800df16 <__sfputc_r+0x1e>
 800df0e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800df12:	f000 baef 	b.w	800e4f4 <__swbuf_r>
 800df16:	6813      	ldr	r3, [r2, #0]
 800df18:	1c58      	adds	r0, r3, #1
 800df1a:	6010      	str	r0, [r2, #0]
 800df1c:	7019      	strb	r1, [r3, #0]
 800df1e:	4608      	mov	r0, r1
 800df20:	f85d 4b04 	ldr.w	r4, [sp], #4
 800df24:	4770      	bx	lr

0800df26 <__sfputs_r>:
 800df26:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df28:	4606      	mov	r6, r0
 800df2a:	460f      	mov	r7, r1
 800df2c:	4614      	mov	r4, r2
 800df2e:	18d5      	adds	r5, r2, r3
 800df30:	42ac      	cmp	r4, r5
 800df32:	d101      	bne.n	800df38 <__sfputs_r+0x12>
 800df34:	2000      	movs	r0, #0
 800df36:	e007      	b.n	800df48 <__sfputs_r+0x22>
 800df38:	f814 1b01 	ldrb.w	r1, [r4], #1
 800df3c:	463a      	mov	r2, r7
 800df3e:	4630      	mov	r0, r6
 800df40:	f7ff ffda 	bl	800def8 <__sfputc_r>
 800df44:	1c43      	adds	r3, r0, #1
 800df46:	d1f3      	bne.n	800df30 <__sfputs_r+0xa>
 800df48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800df4c <_vfiprintf_r>:
 800df4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df50:	460d      	mov	r5, r1
 800df52:	b09d      	sub	sp, #116	; 0x74
 800df54:	4614      	mov	r4, r2
 800df56:	4698      	mov	r8, r3
 800df58:	4606      	mov	r6, r0
 800df5a:	b118      	cbz	r0, 800df64 <_vfiprintf_r+0x18>
 800df5c:	6983      	ldr	r3, [r0, #24]
 800df5e:	b90b      	cbnz	r3, 800df64 <_vfiprintf_r+0x18>
 800df60:	f000 fcaa 	bl	800e8b8 <__sinit>
 800df64:	4b89      	ldr	r3, [pc, #548]	; (800e18c <_vfiprintf_r+0x240>)
 800df66:	429d      	cmp	r5, r3
 800df68:	d11b      	bne.n	800dfa2 <_vfiprintf_r+0x56>
 800df6a:	6875      	ldr	r5, [r6, #4]
 800df6c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800df6e:	07d9      	lsls	r1, r3, #31
 800df70:	d405      	bmi.n	800df7e <_vfiprintf_r+0x32>
 800df72:	89ab      	ldrh	r3, [r5, #12]
 800df74:	059a      	lsls	r2, r3, #22
 800df76:	d402      	bmi.n	800df7e <_vfiprintf_r+0x32>
 800df78:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800df7a:	f000 fd3b 	bl	800e9f4 <__retarget_lock_acquire_recursive>
 800df7e:	89ab      	ldrh	r3, [r5, #12]
 800df80:	071b      	lsls	r3, r3, #28
 800df82:	d501      	bpl.n	800df88 <_vfiprintf_r+0x3c>
 800df84:	692b      	ldr	r3, [r5, #16]
 800df86:	b9eb      	cbnz	r3, 800dfc4 <_vfiprintf_r+0x78>
 800df88:	4629      	mov	r1, r5
 800df8a:	4630      	mov	r0, r6
 800df8c:	f000 fb04 	bl	800e598 <__swsetup_r>
 800df90:	b1c0      	cbz	r0, 800dfc4 <_vfiprintf_r+0x78>
 800df92:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800df94:	07dc      	lsls	r4, r3, #31
 800df96:	d50e      	bpl.n	800dfb6 <_vfiprintf_r+0x6a>
 800df98:	f04f 30ff 	mov.w	r0, #4294967295
 800df9c:	b01d      	add	sp, #116	; 0x74
 800df9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dfa2:	4b7b      	ldr	r3, [pc, #492]	; (800e190 <_vfiprintf_r+0x244>)
 800dfa4:	429d      	cmp	r5, r3
 800dfa6:	d101      	bne.n	800dfac <_vfiprintf_r+0x60>
 800dfa8:	68b5      	ldr	r5, [r6, #8]
 800dfaa:	e7df      	b.n	800df6c <_vfiprintf_r+0x20>
 800dfac:	4b79      	ldr	r3, [pc, #484]	; (800e194 <_vfiprintf_r+0x248>)
 800dfae:	429d      	cmp	r5, r3
 800dfb0:	bf08      	it	eq
 800dfb2:	68f5      	ldreq	r5, [r6, #12]
 800dfb4:	e7da      	b.n	800df6c <_vfiprintf_r+0x20>
 800dfb6:	89ab      	ldrh	r3, [r5, #12]
 800dfb8:	0598      	lsls	r0, r3, #22
 800dfba:	d4ed      	bmi.n	800df98 <_vfiprintf_r+0x4c>
 800dfbc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800dfbe:	f000 fd1a 	bl	800e9f6 <__retarget_lock_release_recursive>
 800dfc2:	e7e9      	b.n	800df98 <_vfiprintf_r+0x4c>
 800dfc4:	2300      	movs	r3, #0
 800dfc6:	9309      	str	r3, [sp, #36]	; 0x24
 800dfc8:	2320      	movs	r3, #32
 800dfca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800dfce:	f8cd 800c 	str.w	r8, [sp, #12]
 800dfd2:	2330      	movs	r3, #48	; 0x30
 800dfd4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800e198 <_vfiprintf_r+0x24c>
 800dfd8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800dfdc:	f04f 0901 	mov.w	r9, #1
 800dfe0:	4623      	mov	r3, r4
 800dfe2:	469a      	mov	sl, r3
 800dfe4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dfe8:	b10a      	cbz	r2, 800dfee <_vfiprintf_r+0xa2>
 800dfea:	2a25      	cmp	r2, #37	; 0x25
 800dfec:	d1f9      	bne.n	800dfe2 <_vfiprintf_r+0x96>
 800dfee:	ebba 0b04 	subs.w	fp, sl, r4
 800dff2:	d00b      	beq.n	800e00c <_vfiprintf_r+0xc0>
 800dff4:	465b      	mov	r3, fp
 800dff6:	4622      	mov	r2, r4
 800dff8:	4629      	mov	r1, r5
 800dffa:	4630      	mov	r0, r6
 800dffc:	f7ff ff93 	bl	800df26 <__sfputs_r>
 800e000:	3001      	adds	r0, #1
 800e002:	f000 80aa 	beq.w	800e15a <_vfiprintf_r+0x20e>
 800e006:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e008:	445a      	add	r2, fp
 800e00a:	9209      	str	r2, [sp, #36]	; 0x24
 800e00c:	f89a 3000 	ldrb.w	r3, [sl]
 800e010:	2b00      	cmp	r3, #0
 800e012:	f000 80a2 	beq.w	800e15a <_vfiprintf_r+0x20e>
 800e016:	2300      	movs	r3, #0
 800e018:	f04f 32ff 	mov.w	r2, #4294967295
 800e01c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e020:	f10a 0a01 	add.w	sl, sl, #1
 800e024:	9304      	str	r3, [sp, #16]
 800e026:	9307      	str	r3, [sp, #28]
 800e028:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e02c:	931a      	str	r3, [sp, #104]	; 0x68
 800e02e:	4654      	mov	r4, sl
 800e030:	2205      	movs	r2, #5
 800e032:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e036:	4858      	ldr	r0, [pc, #352]	; (800e198 <_vfiprintf_r+0x24c>)
 800e038:	f7f2 f8ca 	bl	80001d0 <memchr>
 800e03c:	9a04      	ldr	r2, [sp, #16]
 800e03e:	b9d8      	cbnz	r0, 800e078 <_vfiprintf_r+0x12c>
 800e040:	06d1      	lsls	r1, r2, #27
 800e042:	bf44      	itt	mi
 800e044:	2320      	movmi	r3, #32
 800e046:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e04a:	0713      	lsls	r3, r2, #28
 800e04c:	bf44      	itt	mi
 800e04e:	232b      	movmi	r3, #43	; 0x2b
 800e050:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e054:	f89a 3000 	ldrb.w	r3, [sl]
 800e058:	2b2a      	cmp	r3, #42	; 0x2a
 800e05a:	d015      	beq.n	800e088 <_vfiprintf_r+0x13c>
 800e05c:	9a07      	ldr	r2, [sp, #28]
 800e05e:	4654      	mov	r4, sl
 800e060:	2000      	movs	r0, #0
 800e062:	f04f 0c0a 	mov.w	ip, #10
 800e066:	4621      	mov	r1, r4
 800e068:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e06c:	3b30      	subs	r3, #48	; 0x30
 800e06e:	2b09      	cmp	r3, #9
 800e070:	d94e      	bls.n	800e110 <_vfiprintf_r+0x1c4>
 800e072:	b1b0      	cbz	r0, 800e0a2 <_vfiprintf_r+0x156>
 800e074:	9207      	str	r2, [sp, #28]
 800e076:	e014      	b.n	800e0a2 <_vfiprintf_r+0x156>
 800e078:	eba0 0308 	sub.w	r3, r0, r8
 800e07c:	fa09 f303 	lsl.w	r3, r9, r3
 800e080:	4313      	orrs	r3, r2
 800e082:	9304      	str	r3, [sp, #16]
 800e084:	46a2      	mov	sl, r4
 800e086:	e7d2      	b.n	800e02e <_vfiprintf_r+0xe2>
 800e088:	9b03      	ldr	r3, [sp, #12]
 800e08a:	1d19      	adds	r1, r3, #4
 800e08c:	681b      	ldr	r3, [r3, #0]
 800e08e:	9103      	str	r1, [sp, #12]
 800e090:	2b00      	cmp	r3, #0
 800e092:	bfbb      	ittet	lt
 800e094:	425b      	neglt	r3, r3
 800e096:	f042 0202 	orrlt.w	r2, r2, #2
 800e09a:	9307      	strge	r3, [sp, #28]
 800e09c:	9307      	strlt	r3, [sp, #28]
 800e09e:	bfb8      	it	lt
 800e0a0:	9204      	strlt	r2, [sp, #16]
 800e0a2:	7823      	ldrb	r3, [r4, #0]
 800e0a4:	2b2e      	cmp	r3, #46	; 0x2e
 800e0a6:	d10c      	bne.n	800e0c2 <_vfiprintf_r+0x176>
 800e0a8:	7863      	ldrb	r3, [r4, #1]
 800e0aa:	2b2a      	cmp	r3, #42	; 0x2a
 800e0ac:	d135      	bne.n	800e11a <_vfiprintf_r+0x1ce>
 800e0ae:	9b03      	ldr	r3, [sp, #12]
 800e0b0:	1d1a      	adds	r2, r3, #4
 800e0b2:	681b      	ldr	r3, [r3, #0]
 800e0b4:	9203      	str	r2, [sp, #12]
 800e0b6:	2b00      	cmp	r3, #0
 800e0b8:	bfb8      	it	lt
 800e0ba:	f04f 33ff 	movlt.w	r3, #4294967295
 800e0be:	3402      	adds	r4, #2
 800e0c0:	9305      	str	r3, [sp, #20]
 800e0c2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800e1a8 <_vfiprintf_r+0x25c>
 800e0c6:	7821      	ldrb	r1, [r4, #0]
 800e0c8:	2203      	movs	r2, #3
 800e0ca:	4650      	mov	r0, sl
 800e0cc:	f7f2 f880 	bl	80001d0 <memchr>
 800e0d0:	b140      	cbz	r0, 800e0e4 <_vfiprintf_r+0x198>
 800e0d2:	2340      	movs	r3, #64	; 0x40
 800e0d4:	eba0 000a 	sub.w	r0, r0, sl
 800e0d8:	fa03 f000 	lsl.w	r0, r3, r0
 800e0dc:	9b04      	ldr	r3, [sp, #16]
 800e0de:	4303      	orrs	r3, r0
 800e0e0:	3401      	adds	r4, #1
 800e0e2:	9304      	str	r3, [sp, #16]
 800e0e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e0e8:	482c      	ldr	r0, [pc, #176]	; (800e19c <_vfiprintf_r+0x250>)
 800e0ea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e0ee:	2206      	movs	r2, #6
 800e0f0:	f7f2 f86e 	bl	80001d0 <memchr>
 800e0f4:	2800      	cmp	r0, #0
 800e0f6:	d03f      	beq.n	800e178 <_vfiprintf_r+0x22c>
 800e0f8:	4b29      	ldr	r3, [pc, #164]	; (800e1a0 <_vfiprintf_r+0x254>)
 800e0fa:	bb1b      	cbnz	r3, 800e144 <_vfiprintf_r+0x1f8>
 800e0fc:	9b03      	ldr	r3, [sp, #12]
 800e0fe:	3307      	adds	r3, #7
 800e100:	f023 0307 	bic.w	r3, r3, #7
 800e104:	3308      	adds	r3, #8
 800e106:	9303      	str	r3, [sp, #12]
 800e108:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e10a:	443b      	add	r3, r7
 800e10c:	9309      	str	r3, [sp, #36]	; 0x24
 800e10e:	e767      	b.n	800dfe0 <_vfiprintf_r+0x94>
 800e110:	fb0c 3202 	mla	r2, ip, r2, r3
 800e114:	460c      	mov	r4, r1
 800e116:	2001      	movs	r0, #1
 800e118:	e7a5      	b.n	800e066 <_vfiprintf_r+0x11a>
 800e11a:	2300      	movs	r3, #0
 800e11c:	3401      	adds	r4, #1
 800e11e:	9305      	str	r3, [sp, #20]
 800e120:	4619      	mov	r1, r3
 800e122:	f04f 0c0a 	mov.w	ip, #10
 800e126:	4620      	mov	r0, r4
 800e128:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e12c:	3a30      	subs	r2, #48	; 0x30
 800e12e:	2a09      	cmp	r2, #9
 800e130:	d903      	bls.n	800e13a <_vfiprintf_r+0x1ee>
 800e132:	2b00      	cmp	r3, #0
 800e134:	d0c5      	beq.n	800e0c2 <_vfiprintf_r+0x176>
 800e136:	9105      	str	r1, [sp, #20]
 800e138:	e7c3      	b.n	800e0c2 <_vfiprintf_r+0x176>
 800e13a:	fb0c 2101 	mla	r1, ip, r1, r2
 800e13e:	4604      	mov	r4, r0
 800e140:	2301      	movs	r3, #1
 800e142:	e7f0      	b.n	800e126 <_vfiprintf_r+0x1da>
 800e144:	ab03      	add	r3, sp, #12
 800e146:	9300      	str	r3, [sp, #0]
 800e148:	462a      	mov	r2, r5
 800e14a:	4b16      	ldr	r3, [pc, #88]	; (800e1a4 <_vfiprintf_r+0x258>)
 800e14c:	a904      	add	r1, sp, #16
 800e14e:	4630      	mov	r0, r6
 800e150:	f3af 8000 	nop.w
 800e154:	4607      	mov	r7, r0
 800e156:	1c78      	adds	r0, r7, #1
 800e158:	d1d6      	bne.n	800e108 <_vfiprintf_r+0x1bc>
 800e15a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e15c:	07d9      	lsls	r1, r3, #31
 800e15e:	d405      	bmi.n	800e16c <_vfiprintf_r+0x220>
 800e160:	89ab      	ldrh	r3, [r5, #12]
 800e162:	059a      	lsls	r2, r3, #22
 800e164:	d402      	bmi.n	800e16c <_vfiprintf_r+0x220>
 800e166:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e168:	f000 fc45 	bl	800e9f6 <__retarget_lock_release_recursive>
 800e16c:	89ab      	ldrh	r3, [r5, #12]
 800e16e:	065b      	lsls	r3, r3, #25
 800e170:	f53f af12 	bmi.w	800df98 <_vfiprintf_r+0x4c>
 800e174:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e176:	e711      	b.n	800df9c <_vfiprintf_r+0x50>
 800e178:	ab03      	add	r3, sp, #12
 800e17a:	9300      	str	r3, [sp, #0]
 800e17c:	462a      	mov	r2, r5
 800e17e:	4b09      	ldr	r3, [pc, #36]	; (800e1a4 <_vfiprintf_r+0x258>)
 800e180:	a904      	add	r1, sp, #16
 800e182:	4630      	mov	r0, r6
 800e184:	f000 f880 	bl	800e288 <_printf_i>
 800e188:	e7e4      	b.n	800e154 <_vfiprintf_r+0x208>
 800e18a:	bf00      	nop
 800e18c:	0800f65c 	.word	0x0800f65c
 800e190:	0800f67c 	.word	0x0800f67c
 800e194:	0800f63c 	.word	0x0800f63c
 800e198:	0800f608 	.word	0x0800f608
 800e19c:	0800f612 	.word	0x0800f612
 800e1a0:	00000000 	.word	0x00000000
 800e1a4:	0800df27 	.word	0x0800df27
 800e1a8:	0800f60e 	.word	0x0800f60e

0800e1ac <_printf_common>:
 800e1ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e1b0:	4616      	mov	r6, r2
 800e1b2:	4699      	mov	r9, r3
 800e1b4:	688a      	ldr	r2, [r1, #8]
 800e1b6:	690b      	ldr	r3, [r1, #16]
 800e1b8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e1bc:	4293      	cmp	r3, r2
 800e1be:	bfb8      	it	lt
 800e1c0:	4613      	movlt	r3, r2
 800e1c2:	6033      	str	r3, [r6, #0]
 800e1c4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e1c8:	4607      	mov	r7, r0
 800e1ca:	460c      	mov	r4, r1
 800e1cc:	b10a      	cbz	r2, 800e1d2 <_printf_common+0x26>
 800e1ce:	3301      	adds	r3, #1
 800e1d0:	6033      	str	r3, [r6, #0]
 800e1d2:	6823      	ldr	r3, [r4, #0]
 800e1d4:	0699      	lsls	r1, r3, #26
 800e1d6:	bf42      	ittt	mi
 800e1d8:	6833      	ldrmi	r3, [r6, #0]
 800e1da:	3302      	addmi	r3, #2
 800e1dc:	6033      	strmi	r3, [r6, #0]
 800e1de:	6825      	ldr	r5, [r4, #0]
 800e1e0:	f015 0506 	ands.w	r5, r5, #6
 800e1e4:	d106      	bne.n	800e1f4 <_printf_common+0x48>
 800e1e6:	f104 0a19 	add.w	sl, r4, #25
 800e1ea:	68e3      	ldr	r3, [r4, #12]
 800e1ec:	6832      	ldr	r2, [r6, #0]
 800e1ee:	1a9b      	subs	r3, r3, r2
 800e1f0:	42ab      	cmp	r3, r5
 800e1f2:	dc26      	bgt.n	800e242 <_printf_common+0x96>
 800e1f4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e1f8:	1e13      	subs	r3, r2, #0
 800e1fa:	6822      	ldr	r2, [r4, #0]
 800e1fc:	bf18      	it	ne
 800e1fe:	2301      	movne	r3, #1
 800e200:	0692      	lsls	r2, r2, #26
 800e202:	d42b      	bmi.n	800e25c <_printf_common+0xb0>
 800e204:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e208:	4649      	mov	r1, r9
 800e20a:	4638      	mov	r0, r7
 800e20c:	47c0      	blx	r8
 800e20e:	3001      	adds	r0, #1
 800e210:	d01e      	beq.n	800e250 <_printf_common+0xa4>
 800e212:	6823      	ldr	r3, [r4, #0]
 800e214:	68e5      	ldr	r5, [r4, #12]
 800e216:	6832      	ldr	r2, [r6, #0]
 800e218:	f003 0306 	and.w	r3, r3, #6
 800e21c:	2b04      	cmp	r3, #4
 800e21e:	bf08      	it	eq
 800e220:	1aad      	subeq	r5, r5, r2
 800e222:	68a3      	ldr	r3, [r4, #8]
 800e224:	6922      	ldr	r2, [r4, #16]
 800e226:	bf0c      	ite	eq
 800e228:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e22c:	2500      	movne	r5, #0
 800e22e:	4293      	cmp	r3, r2
 800e230:	bfc4      	itt	gt
 800e232:	1a9b      	subgt	r3, r3, r2
 800e234:	18ed      	addgt	r5, r5, r3
 800e236:	2600      	movs	r6, #0
 800e238:	341a      	adds	r4, #26
 800e23a:	42b5      	cmp	r5, r6
 800e23c:	d11a      	bne.n	800e274 <_printf_common+0xc8>
 800e23e:	2000      	movs	r0, #0
 800e240:	e008      	b.n	800e254 <_printf_common+0xa8>
 800e242:	2301      	movs	r3, #1
 800e244:	4652      	mov	r2, sl
 800e246:	4649      	mov	r1, r9
 800e248:	4638      	mov	r0, r7
 800e24a:	47c0      	blx	r8
 800e24c:	3001      	adds	r0, #1
 800e24e:	d103      	bne.n	800e258 <_printf_common+0xac>
 800e250:	f04f 30ff 	mov.w	r0, #4294967295
 800e254:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e258:	3501      	adds	r5, #1
 800e25a:	e7c6      	b.n	800e1ea <_printf_common+0x3e>
 800e25c:	18e1      	adds	r1, r4, r3
 800e25e:	1c5a      	adds	r2, r3, #1
 800e260:	2030      	movs	r0, #48	; 0x30
 800e262:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e266:	4422      	add	r2, r4
 800e268:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e26c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e270:	3302      	adds	r3, #2
 800e272:	e7c7      	b.n	800e204 <_printf_common+0x58>
 800e274:	2301      	movs	r3, #1
 800e276:	4622      	mov	r2, r4
 800e278:	4649      	mov	r1, r9
 800e27a:	4638      	mov	r0, r7
 800e27c:	47c0      	blx	r8
 800e27e:	3001      	adds	r0, #1
 800e280:	d0e6      	beq.n	800e250 <_printf_common+0xa4>
 800e282:	3601      	adds	r6, #1
 800e284:	e7d9      	b.n	800e23a <_printf_common+0x8e>
	...

0800e288 <_printf_i>:
 800e288:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e28c:	460c      	mov	r4, r1
 800e28e:	4691      	mov	r9, r2
 800e290:	7e27      	ldrb	r7, [r4, #24]
 800e292:	990c      	ldr	r1, [sp, #48]	; 0x30
 800e294:	2f78      	cmp	r7, #120	; 0x78
 800e296:	4680      	mov	r8, r0
 800e298:	469a      	mov	sl, r3
 800e29a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e29e:	d807      	bhi.n	800e2b0 <_printf_i+0x28>
 800e2a0:	2f62      	cmp	r7, #98	; 0x62
 800e2a2:	d80a      	bhi.n	800e2ba <_printf_i+0x32>
 800e2a4:	2f00      	cmp	r7, #0
 800e2a6:	f000 80d8 	beq.w	800e45a <_printf_i+0x1d2>
 800e2aa:	2f58      	cmp	r7, #88	; 0x58
 800e2ac:	f000 80a3 	beq.w	800e3f6 <_printf_i+0x16e>
 800e2b0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800e2b4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e2b8:	e03a      	b.n	800e330 <_printf_i+0xa8>
 800e2ba:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e2be:	2b15      	cmp	r3, #21
 800e2c0:	d8f6      	bhi.n	800e2b0 <_printf_i+0x28>
 800e2c2:	a001      	add	r0, pc, #4	; (adr r0, 800e2c8 <_printf_i+0x40>)
 800e2c4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800e2c8:	0800e321 	.word	0x0800e321
 800e2cc:	0800e335 	.word	0x0800e335
 800e2d0:	0800e2b1 	.word	0x0800e2b1
 800e2d4:	0800e2b1 	.word	0x0800e2b1
 800e2d8:	0800e2b1 	.word	0x0800e2b1
 800e2dc:	0800e2b1 	.word	0x0800e2b1
 800e2e0:	0800e335 	.word	0x0800e335
 800e2e4:	0800e2b1 	.word	0x0800e2b1
 800e2e8:	0800e2b1 	.word	0x0800e2b1
 800e2ec:	0800e2b1 	.word	0x0800e2b1
 800e2f0:	0800e2b1 	.word	0x0800e2b1
 800e2f4:	0800e441 	.word	0x0800e441
 800e2f8:	0800e365 	.word	0x0800e365
 800e2fc:	0800e423 	.word	0x0800e423
 800e300:	0800e2b1 	.word	0x0800e2b1
 800e304:	0800e2b1 	.word	0x0800e2b1
 800e308:	0800e463 	.word	0x0800e463
 800e30c:	0800e2b1 	.word	0x0800e2b1
 800e310:	0800e365 	.word	0x0800e365
 800e314:	0800e2b1 	.word	0x0800e2b1
 800e318:	0800e2b1 	.word	0x0800e2b1
 800e31c:	0800e42b 	.word	0x0800e42b
 800e320:	680b      	ldr	r3, [r1, #0]
 800e322:	1d1a      	adds	r2, r3, #4
 800e324:	681b      	ldr	r3, [r3, #0]
 800e326:	600a      	str	r2, [r1, #0]
 800e328:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800e32c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e330:	2301      	movs	r3, #1
 800e332:	e0a3      	b.n	800e47c <_printf_i+0x1f4>
 800e334:	6825      	ldr	r5, [r4, #0]
 800e336:	6808      	ldr	r0, [r1, #0]
 800e338:	062e      	lsls	r6, r5, #24
 800e33a:	f100 0304 	add.w	r3, r0, #4
 800e33e:	d50a      	bpl.n	800e356 <_printf_i+0xce>
 800e340:	6805      	ldr	r5, [r0, #0]
 800e342:	600b      	str	r3, [r1, #0]
 800e344:	2d00      	cmp	r5, #0
 800e346:	da03      	bge.n	800e350 <_printf_i+0xc8>
 800e348:	232d      	movs	r3, #45	; 0x2d
 800e34a:	426d      	negs	r5, r5
 800e34c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e350:	485e      	ldr	r0, [pc, #376]	; (800e4cc <_printf_i+0x244>)
 800e352:	230a      	movs	r3, #10
 800e354:	e019      	b.n	800e38a <_printf_i+0x102>
 800e356:	f015 0f40 	tst.w	r5, #64	; 0x40
 800e35a:	6805      	ldr	r5, [r0, #0]
 800e35c:	600b      	str	r3, [r1, #0]
 800e35e:	bf18      	it	ne
 800e360:	b22d      	sxthne	r5, r5
 800e362:	e7ef      	b.n	800e344 <_printf_i+0xbc>
 800e364:	680b      	ldr	r3, [r1, #0]
 800e366:	6825      	ldr	r5, [r4, #0]
 800e368:	1d18      	adds	r0, r3, #4
 800e36a:	6008      	str	r0, [r1, #0]
 800e36c:	0628      	lsls	r0, r5, #24
 800e36e:	d501      	bpl.n	800e374 <_printf_i+0xec>
 800e370:	681d      	ldr	r5, [r3, #0]
 800e372:	e002      	b.n	800e37a <_printf_i+0xf2>
 800e374:	0669      	lsls	r1, r5, #25
 800e376:	d5fb      	bpl.n	800e370 <_printf_i+0xe8>
 800e378:	881d      	ldrh	r5, [r3, #0]
 800e37a:	4854      	ldr	r0, [pc, #336]	; (800e4cc <_printf_i+0x244>)
 800e37c:	2f6f      	cmp	r7, #111	; 0x6f
 800e37e:	bf0c      	ite	eq
 800e380:	2308      	moveq	r3, #8
 800e382:	230a      	movne	r3, #10
 800e384:	2100      	movs	r1, #0
 800e386:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e38a:	6866      	ldr	r6, [r4, #4]
 800e38c:	60a6      	str	r6, [r4, #8]
 800e38e:	2e00      	cmp	r6, #0
 800e390:	bfa2      	ittt	ge
 800e392:	6821      	ldrge	r1, [r4, #0]
 800e394:	f021 0104 	bicge.w	r1, r1, #4
 800e398:	6021      	strge	r1, [r4, #0]
 800e39a:	b90d      	cbnz	r5, 800e3a0 <_printf_i+0x118>
 800e39c:	2e00      	cmp	r6, #0
 800e39e:	d04d      	beq.n	800e43c <_printf_i+0x1b4>
 800e3a0:	4616      	mov	r6, r2
 800e3a2:	fbb5 f1f3 	udiv	r1, r5, r3
 800e3a6:	fb03 5711 	mls	r7, r3, r1, r5
 800e3aa:	5dc7      	ldrb	r7, [r0, r7]
 800e3ac:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e3b0:	462f      	mov	r7, r5
 800e3b2:	42bb      	cmp	r3, r7
 800e3b4:	460d      	mov	r5, r1
 800e3b6:	d9f4      	bls.n	800e3a2 <_printf_i+0x11a>
 800e3b8:	2b08      	cmp	r3, #8
 800e3ba:	d10b      	bne.n	800e3d4 <_printf_i+0x14c>
 800e3bc:	6823      	ldr	r3, [r4, #0]
 800e3be:	07df      	lsls	r7, r3, #31
 800e3c0:	d508      	bpl.n	800e3d4 <_printf_i+0x14c>
 800e3c2:	6923      	ldr	r3, [r4, #16]
 800e3c4:	6861      	ldr	r1, [r4, #4]
 800e3c6:	4299      	cmp	r1, r3
 800e3c8:	bfde      	ittt	le
 800e3ca:	2330      	movle	r3, #48	; 0x30
 800e3cc:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e3d0:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e3d4:	1b92      	subs	r2, r2, r6
 800e3d6:	6122      	str	r2, [r4, #16]
 800e3d8:	f8cd a000 	str.w	sl, [sp]
 800e3dc:	464b      	mov	r3, r9
 800e3de:	aa03      	add	r2, sp, #12
 800e3e0:	4621      	mov	r1, r4
 800e3e2:	4640      	mov	r0, r8
 800e3e4:	f7ff fee2 	bl	800e1ac <_printf_common>
 800e3e8:	3001      	adds	r0, #1
 800e3ea:	d14c      	bne.n	800e486 <_printf_i+0x1fe>
 800e3ec:	f04f 30ff 	mov.w	r0, #4294967295
 800e3f0:	b004      	add	sp, #16
 800e3f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e3f6:	4835      	ldr	r0, [pc, #212]	; (800e4cc <_printf_i+0x244>)
 800e3f8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800e3fc:	6823      	ldr	r3, [r4, #0]
 800e3fe:	680e      	ldr	r6, [r1, #0]
 800e400:	061f      	lsls	r7, r3, #24
 800e402:	f856 5b04 	ldr.w	r5, [r6], #4
 800e406:	600e      	str	r6, [r1, #0]
 800e408:	d514      	bpl.n	800e434 <_printf_i+0x1ac>
 800e40a:	07d9      	lsls	r1, r3, #31
 800e40c:	bf44      	itt	mi
 800e40e:	f043 0320 	orrmi.w	r3, r3, #32
 800e412:	6023      	strmi	r3, [r4, #0]
 800e414:	b91d      	cbnz	r5, 800e41e <_printf_i+0x196>
 800e416:	6823      	ldr	r3, [r4, #0]
 800e418:	f023 0320 	bic.w	r3, r3, #32
 800e41c:	6023      	str	r3, [r4, #0]
 800e41e:	2310      	movs	r3, #16
 800e420:	e7b0      	b.n	800e384 <_printf_i+0xfc>
 800e422:	6823      	ldr	r3, [r4, #0]
 800e424:	f043 0320 	orr.w	r3, r3, #32
 800e428:	6023      	str	r3, [r4, #0]
 800e42a:	2378      	movs	r3, #120	; 0x78
 800e42c:	4828      	ldr	r0, [pc, #160]	; (800e4d0 <_printf_i+0x248>)
 800e42e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e432:	e7e3      	b.n	800e3fc <_printf_i+0x174>
 800e434:	065e      	lsls	r6, r3, #25
 800e436:	bf48      	it	mi
 800e438:	b2ad      	uxthmi	r5, r5
 800e43a:	e7e6      	b.n	800e40a <_printf_i+0x182>
 800e43c:	4616      	mov	r6, r2
 800e43e:	e7bb      	b.n	800e3b8 <_printf_i+0x130>
 800e440:	680b      	ldr	r3, [r1, #0]
 800e442:	6826      	ldr	r6, [r4, #0]
 800e444:	6960      	ldr	r0, [r4, #20]
 800e446:	1d1d      	adds	r5, r3, #4
 800e448:	600d      	str	r5, [r1, #0]
 800e44a:	0635      	lsls	r5, r6, #24
 800e44c:	681b      	ldr	r3, [r3, #0]
 800e44e:	d501      	bpl.n	800e454 <_printf_i+0x1cc>
 800e450:	6018      	str	r0, [r3, #0]
 800e452:	e002      	b.n	800e45a <_printf_i+0x1d2>
 800e454:	0671      	lsls	r1, r6, #25
 800e456:	d5fb      	bpl.n	800e450 <_printf_i+0x1c8>
 800e458:	8018      	strh	r0, [r3, #0]
 800e45a:	2300      	movs	r3, #0
 800e45c:	6123      	str	r3, [r4, #16]
 800e45e:	4616      	mov	r6, r2
 800e460:	e7ba      	b.n	800e3d8 <_printf_i+0x150>
 800e462:	680b      	ldr	r3, [r1, #0]
 800e464:	1d1a      	adds	r2, r3, #4
 800e466:	600a      	str	r2, [r1, #0]
 800e468:	681e      	ldr	r6, [r3, #0]
 800e46a:	6862      	ldr	r2, [r4, #4]
 800e46c:	2100      	movs	r1, #0
 800e46e:	4630      	mov	r0, r6
 800e470:	f7f1 feae 	bl	80001d0 <memchr>
 800e474:	b108      	cbz	r0, 800e47a <_printf_i+0x1f2>
 800e476:	1b80      	subs	r0, r0, r6
 800e478:	6060      	str	r0, [r4, #4]
 800e47a:	6863      	ldr	r3, [r4, #4]
 800e47c:	6123      	str	r3, [r4, #16]
 800e47e:	2300      	movs	r3, #0
 800e480:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e484:	e7a8      	b.n	800e3d8 <_printf_i+0x150>
 800e486:	6923      	ldr	r3, [r4, #16]
 800e488:	4632      	mov	r2, r6
 800e48a:	4649      	mov	r1, r9
 800e48c:	4640      	mov	r0, r8
 800e48e:	47d0      	blx	sl
 800e490:	3001      	adds	r0, #1
 800e492:	d0ab      	beq.n	800e3ec <_printf_i+0x164>
 800e494:	6823      	ldr	r3, [r4, #0]
 800e496:	079b      	lsls	r3, r3, #30
 800e498:	d413      	bmi.n	800e4c2 <_printf_i+0x23a>
 800e49a:	68e0      	ldr	r0, [r4, #12]
 800e49c:	9b03      	ldr	r3, [sp, #12]
 800e49e:	4298      	cmp	r0, r3
 800e4a0:	bfb8      	it	lt
 800e4a2:	4618      	movlt	r0, r3
 800e4a4:	e7a4      	b.n	800e3f0 <_printf_i+0x168>
 800e4a6:	2301      	movs	r3, #1
 800e4a8:	4632      	mov	r2, r6
 800e4aa:	4649      	mov	r1, r9
 800e4ac:	4640      	mov	r0, r8
 800e4ae:	47d0      	blx	sl
 800e4b0:	3001      	adds	r0, #1
 800e4b2:	d09b      	beq.n	800e3ec <_printf_i+0x164>
 800e4b4:	3501      	adds	r5, #1
 800e4b6:	68e3      	ldr	r3, [r4, #12]
 800e4b8:	9903      	ldr	r1, [sp, #12]
 800e4ba:	1a5b      	subs	r3, r3, r1
 800e4bc:	42ab      	cmp	r3, r5
 800e4be:	dcf2      	bgt.n	800e4a6 <_printf_i+0x21e>
 800e4c0:	e7eb      	b.n	800e49a <_printf_i+0x212>
 800e4c2:	2500      	movs	r5, #0
 800e4c4:	f104 0619 	add.w	r6, r4, #25
 800e4c8:	e7f5      	b.n	800e4b6 <_printf_i+0x22e>
 800e4ca:	bf00      	nop
 800e4cc:	0800f619 	.word	0x0800f619
 800e4d0:	0800f62a 	.word	0x0800f62a

0800e4d4 <_sbrk_r>:
 800e4d4:	b538      	push	{r3, r4, r5, lr}
 800e4d6:	4d06      	ldr	r5, [pc, #24]	; (800e4f0 <_sbrk_r+0x1c>)
 800e4d8:	2300      	movs	r3, #0
 800e4da:	4604      	mov	r4, r0
 800e4dc:	4608      	mov	r0, r1
 800e4de:	602b      	str	r3, [r5, #0]
 800e4e0:	f7f4 fe6c 	bl	80031bc <_sbrk>
 800e4e4:	1c43      	adds	r3, r0, #1
 800e4e6:	d102      	bne.n	800e4ee <_sbrk_r+0x1a>
 800e4e8:	682b      	ldr	r3, [r5, #0]
 800e4ea:	b103      	cbz	r3, 800e4ee <_sbrk_r+0x1a>
 800e4ec:	6023      	str	r3, [r4, #0]
 800e4ee:	bd38      	pop	{r3, r4, r5, pc}
 800e4f0:	200028e4 	.word	0x200028e4

0800e4f4 <__swbuf_r>:
 800e4f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e4f6:	460e      	mov	r6, r1
 800e4f8:	4614      	mov	r4, r2
 800e4fa:	4605      	mov	r5, r0
 800e4fc:	b118      	cbz	r0, 800e506 <__swbuf_r+0x12>
 800e4fe:	6983      	ldr	r3, [r0, #24]
 800e500:	b90b      	cbnz	r3, 800e506 <__swbuf_r+0x12>
 800e502:	f000 f9d9 	bl	800e8b8 <__sinit>
 800e506:	4b21      	ldr	r3, [pc, #132]	; (800e58c <__swbuf_r+0x98>)
 800e508:	429c      	cmp	r4, r3
 800e50a:	d12b      	bne.n	800e564 <__swbuf_r+0x70>
 800e50c:	686c      	ldr	r4, [r5, #4]
 800e50e:	69a3      	ldr	r3, [r4, #24]
 800e510:	60a3      	str	r3, [r4, #8]
 800e512:	89a3      	ldrh	r3, [r4, #12]
 800e514:	071a      	lsls	r2, r3, #28
 800e516:	d52f      	bpl.n	800e578 <__swbuf_r+0x84>
 800e518:	6923      	ldr	r3, [r4, #16]
 800e51a:	b36b      	cbz	r3, 800e578 <__swbuf_r+0x84>
 800e51c:	6923      	ldr	r3, [r4, #16]
 800e51e:	6820      	ldr	r0, [r4, #0]
 800e520:	1ac0      	subs	r0, r0, r3
 800e522:	6963      	ldr	r3, [r4, #20]
 800e524:	b2f6      	uxtb	r6, r6
 800e526:	4283      	cmp	r3, r0
 800e528:	4637      	mov	r7, r6
 800e52a:	dc04      	bgt.n	800e536 <__swbuf_r+0x42>
 800e52c:	4621      	mov	r1, r4
 800e52e:	4628      	mov	r0, r5
 800e530:	f000 f92e 	bl	800e790 <_fflush_r>
 800e534:	bb30      	cbnz	r0, 800e584 <__swbuf_r+0x90>
 800e536:	68a3      	ldr	r3, [r4, #8]
 800e538:	3b01      	subs	r3, #1
 800e53a:	60a3      	str	r3, [r4, #8]
 800e53c:	6823      	ldr	r3, [r4, #0]
 800e53e:	1c5a      	adds	r2, r3, #1
 800e540:	6022      	str	r2, [r4, #0]
 800e542:	701e      	strb	r6, [r3, #0]
 800e544:	6963      	ldr	r3, [r4, #20]
 800e546:	3001      	adds	r0, #1
 800e548:	4283      	cmp	r3, r0
 800e54a:	d004      	beq.n	800e556 <__swbuf_r+0x62>
 800e54c:	89a3      	ldrh	r3, [r4, #12]
 800e54e:	07db      	lsls	r3, r3, #31
 800e550:	d506      	bpl.n	800e560 <__swbuf_r+0x6c>
 800e552:	2e0a      	cmp	r6, #10
 800e554:	d104      	bne.n	800e560 <__swbuf_r+0x6c>
 800e556:	4621      	mov	r1, r4
 800e558:	4628      	mov	r0, r5
 800e55a:	f000 f919 	bl	800e790 <_fflush_r>
 800e55e:	b988      	cbnz	r0, 800e584 <__swbuf_r+0x90>
 800e560:	4638      	mov	r0, r7
 800e562:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e564:	4b0a      	ldr	r3, [pc, #40]	; (800e590 <__swbuf_r+0x9c>)
 800e566:	429c      	cmp	r4, r3
 800e568:	d101      	bne.n	800e56e <__swbuf_r+0x7a>
 800e56a:	68ac      	ldr	r4, [r5, #8]
 800e56c:	e7cf      	b.n	800e50e <__swbuf_r+0x1a>
 800e56e:	4b09      	ldr	r3, [pc, #36]	; (800e594 <__swbuf_r+0xa0>)
 800e570:	429c      	cmp	r4, r3
 800e572:	bf08      	it	eq
 800e574:	68ec      	ldreq	r4, [r5, #12]
 800e576:	e7ca      	b.n	800e50e <__swbuf_r+0x1a>
 800e578:	4621      	mov	r1, r4
 800e57a:	4628      	mov	r0, r5
 800e57c:	f000 f80c 	bl	800e598 <__swsetup_r>
 800e580:	2800      	cmp	r0, #0
 800e582:	d0cb      	beq.n	800e51c <__swbuf_r+0x28>
 800e584:	f04f 37ff 	mov.w	r7, #4294967295
 800e588:	e7ea      	b.n	800e560 <__swbuf_r+0x6c>
 800e58a:	bf00      	nop
 800e58c:	0800f65c 	.word	0x0800f65c
 800e590:	0800f67c 	.word	0x0800f67c
 800e594:	0800f63c 	.word	0x0800f63c

0800e598 <__swsetup_r>:
 800e598:	4b32      	ldr	r3, [pc, #200]	; (800e664 <__swsetup_r+0xcc>)
 800e59a:	b570      	push	{r4, r5, r6, lr}
 800e59c:	681d      	ldr	r5, [r3, #0]
 800e59e:	4606      	mov	r6, r0
 800e5a0:	460c      	mov	r4, r1
 800e5a2:	b125      	cbz	r5, 800e5ae <__swsetup_r+0x16>
 800e5a4:	69ab      	ldr	r3, [r5, #24]
 800e5a6:	b913      	cbnz	r3, 800e5ae <__swsetup_r+0x16>
 800e5a8:	4628      	mov	r0, r5
 800e5aa:	f000 f985 	bl	800e8b8 <__sinit>
 800e5ae:	4b2e      	ldr	r3, [pc, #184]	; (800e668 <__swsetup_r+0xd0>)
 800e5b0:	429c      	cmp	r4, r3
 800e5b2:	d10f      	bne.n	800e5d4 <__swsetup_r+0x3c>
 800e5b4:	686c      	ldr	r4, [r5, #4]
 800e5b6:	89a3      	ldrh	r3, [r4, #12]
 800e5b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e5bc:	0719      	lsls	r1, r3, #28
 800e5be:	d42c      	bmi.n	800e61a <__swsetup_r+0x82>
 800e5c0:	06dd      	lsls	r5, r3, #27
 800e5c2:	d411      	bmi.n	800e5e8 <__swsetup_r+0x50>
 800e5c4:	2309      	movs	r3, #9
 800e5c6:	6033      	str	r3, [r6, #0]
 800e5c8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800e5cc:	81a3      	strh	r3, [r4, #12]
 800e5ce:	f04f 30ff 	mov.w	r0, #4294967295
 800e5d2:	e03e      	b.n	800e652 <__swsetup_r+0xba>
 800e5d4:	4b25      	ldr	r3, [pc, #148]	; (800e66c <__swsetup_r+0xd4>)
 800e5d6:	429c      	cmp	r4, r3
 800e5d8:	d101      	bne.n	800e5de <__swsetup_r+0x46>
 800e5da:	68ac      	ldr	r4, [r5, #8]
 800e5dc:	e7eb      	b.n	800e5b6 <__swsetup_r+0x1e>
 800e5de:	4b24      	ldr	r3, [pc, #144]	; (800e670 <__swsetup_r+0xd8>)
 800e5e0:	429c      	cmp	r4, r3
 800e5e2:	bf08      	it	eq
 800e5e4:	68ec      	ldreq	r4, [r5, #12]
 800e5e6:	e7e6      	b.n	800e5b6 <__swsetup_r+0x1e>
 800e5e8:	0758      	lsls	r0, r3, #29
 800e5ea:	d512      	bpl.n	800e612 <__swsetup_r+0x7a>
 800e5ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e5ee:	b141      	cbz	r1, 800e602 <__swsetup_r+0x6a>
 800e5f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e5f4:	4299      	cmp	r1, r3
 800e5f6:	d002      	beq.n	800e5fe <__swsetup_r+0x66>
 800e5f8:	4630      	mov	r0, r6
 800e5fa:	f7ff fbd3 	bl	800dda4 <_free_r>
 800e5fe:	2300      	movs	r3, #0
 800e600:	6363      	str	r3, [r4, #52]	; 0x34
 800e602:	89a3      	ldrh	r3, [r4, #12]
 800e604:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e608:	81a3      	strh	r3, [r4, #12]
 800e60a:	2300      	movs	r3, #0
 800e60c:	6063      	str	r3, [r4, #4]
 800e60e:	6923      	ldr	r3, [r4, #16]
 800e610:	6023      	str	r3, [r4, #0]
 800e612:	89a3      	ldrh	r3, [r4, #12]
 800e614:	f043 0308 	orr.w	r3, r3, #8
 800e618:	81a3      	strh	r3, [r4, #12]
 800e61a:	6923      	ldr	r3, [r4, #16]
 800e61c:	b94b      	cbnz	r3, 800e632 <__swsetup_r+0x9a>
 800e61e:	89a3      	ldrh	r3, [r4, #12]
 800e620:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e624:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e628:	d003      	beq.n	800e632 <__swsetup_r+0x9a>
 800e62a:	4621      	mov	r1, r4
 800e62c:	4630      	mov	r0, r6
 800e62e:	f000 fa07 	bl	800ea40 <__smakebuf_r>
 800e632:	89a0      	ldrh	r0, [r4, #12]
 800e634:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e638:	f010 0301 	ands.w	r3, r0, #1
 800e63c:	d00a      	beq.n	800e654 <__swsetup_r+0xbc>
 800e63e:	2300      	movs	r3, #0
 800e640:	60a3      	str	r3, [r4, #8]
 800e642:	6963      	ldr	r3, [r4, #20]
 800e644:	425b      	negs	r3, r3
 800e646:	61a3      	str	r3, [r4, #24]
 800e648:	6923      	ldr	r3, [r4, #16]
 800e64a:	b943      	cbnz	r3, 800e65e <__swsetup_r+0xc6>
 800e64c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800e650:	d1ba      	bne.n	800e5c8 <__swsetup_r+0x30>
 800e652:	bd70      	pop	{r4, r5, r6, pc}
 800e654:	0781      	lsls	r1, r0, #30
 800e656:	bf58      	it	pl
 800e658:	6963      	ldrpl	r3, [r4, #20]
 800e65a:	60a3      	str	r3, [r4, #8]
 800e65c:	e7f4      	b.n	800e648 <__swsetup_r+0xb0>
 800e65e:	2000      	movs	r0, #0
 800e660:	e7f7      	b.n	800e652 <__swsetup_r+0xba>
 800e662:	bf00      	nop
 800e664:	200001a8 	.word	0x200001a8
 800e668:	0800f65c 	.word	0x0800f65c
 800e66c:	0800f67c 	.word	0x0800f67c
 800e670:	0800f63c 	.word	0x0800f63c

0800e674 <abort>:
 800e674:	b508      	push	{r3, lr}
 800e676:	2006      	movs	r0, #6
 800e678:	f000 fa56 	bl	800eb28 <raise>
 800e67c:	2001      	movs	r0, #1
 800e67e:	f7f4 fd25 	bl	80030cc <_exit>
	...

0800e684 <__sflush_r>:
 800e684:	898a      	ldrh	r2, [r1, #12]
 800e686:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e68a:	4605      	mov	r5, r0
 800e68c:	0710      	lsls	r0, r2, #28
 800e68e:	460c      	mov	r4, r1
 800e690:	d458      	bmi.n	800e744 <__sflush_r+0xc0>
 800e692:	684b      	ldr	r3, [r1, #4]
 800e694:	2b00      	cmp	r3, #0
 800e696:	dc05      	bgt.n	800e6a4 <__sflush_r+0x20>
 800e698:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e69a:	2b00      	cmp	r3, #0
 800e69c:	dc02      	bgt.n	800e6a4 <__sflush_r+0x20>
 800e69e:	2000      	movs	r0, #0
 800e6a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e6a4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e6a6:	2e00      	cmp	r6, #0
 800e6a8:	d0f9      	beq.n	800e69e <__sflush_r+0x1a>
 800e6aa:	2300      	movs	r3, #0
 800e6ac:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e6b0:	682f      	ldr	r7, [r5, #0]
 800e6b2:	602b      	str	r3, [r5, #0]
 800e6b4:	d032      	beq.n	800e71c <__sflush_r+0x98>
 800e6b6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e6b8:	89a3      	ldrh	r3, [r4, #12]
 800e6ba:	075a      	lsls	r2, r3, #29
 800e6bc:	d505      	bpl.n	800e6ca <__sflush_r+0x46>
 800e6be:	6863      	ldr	r3, [r4, #4]
 800e6c0:	1ac0      	subs	r0, r0, r3
 800e6c2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e6c4:	b10b      	cbz	r3, 800e6ca <__sflush_r+0x46>
 800e6c6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e6c8:	1ac0      	subs	r0, r0, r3
 800e6ca:	2300      	movs	r3, #0
 800e6cc:	4602      	mov	r2, r0
 800e6ce:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e6d0:	6a21      	ldr	r1, [r4, #32]
 800e6d2:	4628      	mov	r0, r5
 800e6d4:	47b0      	blx	r6
 800e6d6:	1c43      	adds	r3, r0, #1
 800e6d8:	89a3      	ldrh	r3, [r4, #12]
 800e6da:	d106      	bne.n	800e6ea <__sflush_r+0x66>
 800e6dc:	6829      	ldr	r1, [r5, #0]
 800e6de:	291d      	cmp	r1, #29
 800e6e0:	d82c      	bhi.n	800e73c <__sflush_r+0xb8>
 800e6e2:	4a2a      	ldr	r2, [pc, #168]	; (800e78c <__sflush_r+0x108>)
 800e6e4:	40ca      	lsrs	r2, r1
 800e6e6:	07d6      	lsls	r6, r2, #31
 800e6e8:	d528      	bpl.n	800e73c <__sflush_r+0xb8>
 800e6ea:	2200      	movs	r2, #0
 800e6ec:	6062      	str	r2, [r4, #4]
 800e6ee:	04d9      	lsls	r1, r3, #19
 800e6f0:	6922      	ldr	r2, [r4, #16]
 800e6f2:	6022      	str	r2, [r4, #0]
 800e6f4:	d504      	bpl.n	800e700 <__sflush_r+0x7c>
 800e6f6:	1c42      	adds	r2, r0, #1
 800e6f8:	d101      	bne.n	800e6fe <__sflush_r+0x7a>
 800e6fa:	682b      	ldr	r3, [r5, #0]
 800e6fc:	b903      	cbnz	r3, 800e700 <__sflush_r+0x7c>
 800e6fe:	6560      	str	r0, [r4, #84]	; 0x54
 800e700:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e702:	602f      	str	r7, [r5, #0]
 800e704:	2900      	cmp	r1, #0
 800e706:	d0ca      	beq.n	800e69e <__sflush_r+0x1a>
 800e708:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e70c:	4299      	cmp	r1, r3
 800e70e:	d002      	beq.n	800e716 <__sflush_r+0x92>
 800e710:	4628      	mov	r0, r5
 800e712:	f7ff fb47 	bl	800dda4 <_free_r>
 800e716:	2000      	movs	r0, #0
 800e718:	6360      	str	r0, [r4, #52]	; 0x34
 800e71a:	e7c1      	b.n	800e6a0 <__sflush_r+0x1c>
 800e71c:	6a21      	ldr	r1, [r4, #32]
 800e71e:	2301      	movs	r3, #1
 800e720:	4628      	mov	r0, r5
 800e722:	47b0      	blx	r6
 800e724:	1c41      	adds	r1, r0, #1
 800e726:	d1c7      	bne.n	800e6b8 <__sflush_r+0x34>
 800e728:	682b      	ldr	r3, [r5, #0]
 800e72a:	2b00      	cmp	r3, #0
 800e72c:	d0c4      	beq.n	800e6b8 <__sflush_r+0x34>
 800e72e:	2b1d      	cmp	r3, #29
 800e730:	d001      	beq.n	800e736 <__sflush_r+0xb2>
 800e732:	2b16      	cmp	r3, #22
 800e734:	d101      	bne.n	800e73a <__sflush_r+0xb6>
 800e736:	602f      	str	r7, [r5, #0]
 800e738:	e7b1      	b.n	800e69e <__sflush_r+0x1a>
 800e73a:	89a3      	ldrh	r3, [r4, #12]
 800e73c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e740:	81a3      	strh	r3, [r4, #12]
 800e742:	e7ad      	b.n	800e6a0 <__sflush_r+0x1c>
 800e744:	690f      	ldr	r7, [r1, #16]
 800e746:	2f00      	cmp	r7, #0
 800e748:	d0a9      	beq.n	800e69e <__sflush_r+0x1a>
 800e74a:	0793      	lsls	r3, r2, #30
 800e74c:	680e      	ldr	r6, [r1, #0]
 800e74e:	bf08      	it	eq
 800e750:	694b      	ldreq	r3, [r1, #20]
 800e752:	600f      	str	r7, [r1, #0]
 800e754:	bf18      	it	ne
 800e756:	2300      	movne	r3, #0
 800e758:	eba6 0807 	sub.w	r8, r6, r7
 800e75c:	608b      	str	r3, [r1, #8]
 800e75e:	f1b8 0f00 	cmp.w	r8, #0
 800e762:	dd9c      	ble.n	800e69e <__sflush_r+0x1a>
 800e764:	6a21      	ldr	r1, [r4, #32]
 800e766:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e768:	4643      	mov	r3, r8
 800e76a:	463a      	mov	r2, r7
 800e76c:	4628      	mov	r0, r5
 800e76e:	47b0      	blx	r6
 800e770:	2800      	cmp	r0, #0
 800e772:	dc06      	bgt.n	800e782 <__sflush_r+0xfe>
 800e774:	89a3      	ldrh	r3, [r4, #12]
 800e776:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e77a:	81a3      	strh	r3, [r4, #12]
 800e77c:	f04f 30ff 	mov.w	r0, #4294967295
 800e780:	e78e      	b.n	800e6a0 <__sflush_r+0x1c>
 800e782:	4407      	add	r7, r0
 800e784:	eba8 0800 	sub.w	r8, r8, r0
 800e788:	e7e9      	b.n	800e75e <__sflush_r+0xda>
 800e78a:	bf00      	nop
 800e78c:	20400001 	.word	0x20400001

0800e790 <_fflush_r>:
 800e790:	b538      	push	{r3, r4, r5, lr}
 800e792:	690b      	ldr	r3, [r1, #16]
 800e794:	4605      	mov	r5, r0
 800e796:	460c      	mov	r4, r1
 800e798:	b913      	cbnz	r3, 800e7a0 <_fflush_r+0x10>
 800e79a:	2500      	movs	r5, #0
 800e79c:	4628      	mov	r0, r5
 800e79e:	bd38      	pop	{r3, r4, r5, pc}
 800e7a0:	b118      	cbz	r0, 800e7aa <_fflush_r+0x1a>
 800e7a2:	6983      	ldr	r3, [r0, #24]
 800e7a4:	b90b      	cbnz	r3, 800e7aa <_fflush_r+0x1a>
 800e7a6:	f000 f887 	bl	800e8b8 <__sinit>
 800e7aa:	4b14      	ldr	r3, [pc, #80]	; (800e7fc <_fflush_r+0x6c>)
 800e7ac:	429c      	cmp	r4, r3
 800e7ae:	d11b      	bne.n	800e7e8 <_fflush_r+0x58>
 800e7b0:	686c      	ldr	r4, [r5, #4]
 800e7b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e7b6:	2b00      	cmp	r3, #0
 800e7b8:	d0ef      	beq.n	800e79a <_fflush_r+0xa>
 800e7ba:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e7bc:	07d0      	lsls	r0, r2, #31
 800e7be:	d404      	bmi.n	800e7ca <_fflush_r+0x3a>
 800e7c0:	0599      	lsls	r1, r3, #22
 800e7c2:	d402      	bmi.n	800e7ca <_fflush_r+0x3a>
 800e7c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e7c6:	f000 f915 	bl	800e9f4 <__retarget_lock_acquire_recursive>
 800e7ca:	4628      	mov	r0, r5
 800e7cc:	4621      	mov	r1, r4
 800e7ce:	f7ff ff59 	bl	800e684 <__sflush_r>
 800e7d2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e7d4:	07da      	lsls	r2, r3, #31
 800e7d6:	4605      	mov	r5, r0
 800e7d8:	d4e0      	bmi.n	800e79c <_fflush_r+0xc>
 800e7da:	89a3      	ldrh	r3, [r4, #12]
 800e7dc:	059b      	lsls	r3, r3, #22
 800e7de:	d4dd      	bmi.n	800e79c <_fflush_r+0xc>
 800e7e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e7e2:	f000 f908 	bl	800e9f6 <__retarget_lock_release_recursive>
 800e7e6:	e7d9      	b.n	800e79c <_fflush_r+0xc>
 800e7e8:	4b05      	ldr	r3, [pc, #20]	; (800e800 <_fflush_r+0x70>)
 800e7ea:	429c      	cmp	r4, r3
 800e7ec:	d101      	bne.n	800e7f2 <_fflush_r+0x62>
 800e7ee:	68ac      	ldr	r4, [r5, #8]
 800e7f0:	e7df      	b.n	800e7b2 <_fflush_r+0x22>
 800e7f2:	4b04      	ldr	r3, [pc, #16]	; (800e804 <_fflush_r+0x74>)
 800e7f4:	429c      	cmp	r4, r3
 800e7f6:	bf08      	it	eq
 800e7f8:	68ec      	ldreq	r4, [r5, #12]
 800e7fa:	e7da      	b.n	800e7b2 <_fflush_r+0x22>
 800e7fc:	0800f65c 	.word	0x0800f65c
 800e800:	0800f67c 	.word	0x0800f67c
 800e804:	0800f63c 	.word	0x0800f63c

0800e808 <std>:
 800e808:	2300      	movs	r3, #0
 800e80a:	b510      	push	{r4, lr}
 800e80c:	4604      	mov	r4, r0
 800e80e:	e9c0 3300 	strd	r3, r3, [r0]
 800e812:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e816:	6083      	str	r3, [r0, #8]
 800e818:	8181      	strh	r1, [r0, #12]
 800e81a:	6643      	str	r3, [r0, #100]	; 0x64
 800e81c:	81c2      	strh	r2, [r0, #14]
 800e81e:	6183      	str	r3, [r0, #24]
 800e820:	4619      	mov	r1, r3
 800e822:	2208      	movs	r2, #8
 800e824:	305c      	adds	r0, #92	; 0x5c
 800e826:	f7ff fab5 	bl	800dd94 <memset>
 800e82a:	4b05      	ldr	r3, [pc, #20]	; (800e840 <std+0x38>)
 800e82c:	6263      	str	r3, [r4, #36]	; 0x24
 800e82e:	4b05      	ldr	r3, [pc, #20]	; (800e844 <std+0x3c>)
 800e830:	62a3      	str	r3, [r4, #40]	; 0x28
 800e832:	4b05      	ldr	r3, [pc, #20]	; (800e848 <std+0x40>)
 800e834:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e836:	4b05      	ldr	r3, [pc, #20]	; (800e84c <std+0x44>)
 800e838:	6224      	str	r4, [r4, #32]
 800e83a:	6323      	str	r3, [r4, #48]	; 0x30
 800e83c:	bd10      	pop	{r4, pc}
 800e83e:	bf00      	nop
 800e840:	0800eb61 	.word	0x0800eb61
 800e844:	0800eb83 	.word	0x0800eb83
 800e848:	0800ebbb 	.word	0x0800ebbb
 800e84c:	0800ebdf 	.word	0x0800ebdf

0800e850 <_cleanup_r>:
 800e850:	4901      	ldr	r1, [pc, #4]	; (800e858 <_cleanup_r+0x8>)
 800e852:	f000 b8af 	b.w	800e9b4 <_fwalk_reent>
 800e856:	bf00      	nop
 800e858:	0800e791 	.word	0x0800e791

0800e85c <__sfmoreglue>:
 800e85c:	b570      	push	{r4, r5, r6, lr}
 800e85e:	1e4a      	subs	r2, r1, #1
 800e860:	2568      	movs	r5, #104	; 0x68
 800e862:	4355      	muls	r5, r2
 800e864:	460e      	mov	r6, r1
 800e866:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800e86a:	f7ff faeb 	bl	800de44 <_malloc_r>
 800e86e:	4604      	mov	r4, r0
 800e870:	b140      	cbz	r0, 800e884 <__sfmoreglue+0x28>
 800e872:	2100      	movs	r1, #0
 800e874:	e9c0 1600 	strd	r1, r6, [r0]
 800e878:	300c      	adds	r0, #12
 800e87a:	60a0      	str	r0, [r4, #8]
 800e87c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800e880:	f7ff fa88 	bl	800dd94 <memset>
 800e884:	4620      	mov	r0, r4
 800e886:	bd70      	pop	{r4, r5, r6, pc}

0800e888 <__sfp_lock_acquire>:
 800e888:	4801      	ldr	r0, [pc, #4]	; (800e890 <__sfp_lock_acquire+0x8>)
 800e88a:	f000 b8b3 	b.w	800e9f4 <__retarget_lock_acquire_recursive>
 800e88e:	bf00      	nop
 800e890:	200028e0 	.word	0x200028e0

0800e894 <__sfp_lock_release>:
 800e894:	4801      	ldr	r0, [pc, #4]	; (800e89c <__sfp_lock_release+0x8>)
 800e896:	f000 b8ae 	b.w	800e9f6 <__retarget_lock_release_recursive>
 800e89a:	bf00      	nop
 800e89c:	200028e0 	.word	0x200028e0

0800e8a0 <__sinit_lock_acquire>:
 800e8a0:	4801      	ldr	r0, [pc, #4]	; (800e8a8 <__sinit_lock_acquire+0x8>)
 800e8a2:	f000 b8a7 	b.w	800e9f4 <__retarget_lock_acquire_recursive>
 800e8a6:	bf00      	nop
 800e8a8:	200028db 	.word	0x200028db

0800e8ac <__sinit_lock_release>:
 800e8ac:	4801      	ldr	r0, [pc, #4]	; (800e8b4 <__sinit_lock_release+0x8>)
 800e8ae:	f000 b8a2 	b.w	800e9f6 <__retarget_lock_release_recursive>
 800e8b2:	bf00      	nop
 800e8b4:	200028db 	.word	0x200028db

0800e8b8 <__sinit>:
 800e8b8:	b510      	push	{r4, lr}
 800e8ba:	4604      	mov	r4, r0
 800e8bc:	f7ff fff0 	bl	800e8a0 <__sinit_lock_acquire>
 800e8c0:	69a3      	ldr	r3, [r4, #24]
 800e8c2:	b11b      	cbz	r3, 800e8cc <__sinit+0x14>
 800e8c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e8c8:	f7ff bff0 	b.w	800e8ac <__sinit_lock_release>
 800e8cc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800e8d0:	6523      	str	r3, [r4, #80]	; 0x50
 800e8d2:	4b13      	ldr	r3, [pc, #76]	; (800e920 <__sinit+0x68>)
 800e8d4:	4a13      	ldr	r2, [pc, #76]	; (800e924 <__sinit+0x6c>)
 800e8d6:	681b      	ldr	r3, [r3, #0]
 800e8d8:	62a2      	str	r2, [r4, #40]	; 0x28
 800e8da:	42a3      	cmp	r3, r4
 800e8dc:	bf04      	itt	eq
 800e8de:	2301      	moveq	r3, #1
 800e8e0:	61a3      	streq	r3, [r4, #24]
 800e8e2:	4620      	mov	r0, r4
 800e8e4:	f000 f820 	bl	800e928 <__sfp>
 800e8e8:	6060      	str	r0, [r4, #4]
 800e8ea:	4620      	mov	r0, r4
 800e8ec:	f000 f81c 	bl	800e928 <__sfp>
 800e8f0:	60a0      	str	r0, [r4, #8]
 800e8f2:	4620      	mov	r0, r4
 800e8f4:	f000 f818 	bl	800e928 <__sfp>
 800e8f8:	2200      	movs	r2, #0
 800e8fa:	60e0      	str	r0, [r4, #12]
 800e8fc:	2104      	movs	r1, #4
 800e8fe:	6860      	ldr	r0, [r4, #4]
 800e900:	f7ff ff82 	bl	800e808 <std>
 800e904:	68a0      	ldr	r0, [r4, #8]
 800e906:	2201      	movs	r2, #1
 800e908:	2109      	movs	r1, #9
 800e90a:	f7ff ff7d 	bl	800e808 <std>
 800e90e:	68e0      	ldr	r0, [r4, #12]
 800e910:	2202      	movs	r2, #2
 800e912:	2112      	movs	r1, #18
 800e914:	f7ff ff78 	bl	800e808 <std>
 800e918:	2301      	movs	r3, #1
 800e91a:	61a3      	str	r3, [r4, #24]
 800e91c:	e7d2      	b.n	800e8c4 <__sinit+0xc>
 800e91e:	bf00      	nop
 800e920:	0800f604 	.word	0x0800f604
 800e924:	0800e851 	.word	0x0800e851

0800e928 <__sfp>:
 800e928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e92a:	4607      	mov	r7, r0
 800e92c:	f7ff ffac 	bl	800e888 <__sfp_lock_acquire>
 800e930:	4b1e      	ldr	r3, [pc, #120]	; (800e9ac <__sfp+0x84>)
 800e932:	681e      	ldr	r6, [r3, #0]
 800e934:	69b3      	ldr	r3, [r6, #24]
 800e936:	b913      	cbnz	r3, 800e93e <__sfp+0x16>
 800e938:	4630      	mov	r0, r6
 800e93a:	f7ff ffbd 	bl	800e8b8 <__sinit>
 800e93e:	3648      	adds	r6, #72	; 0x48
 800e940:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800e944:	3b01      	subs	r3, #1
 800e946:	d503      	bpl.n	800e950 <__sfp+0x28>
 800e948:	6833      	ldr	r3, [r6, #0]
 800e94a:	b30b      	cbz	r3, 800e990 <__sfp+0x68>
 800e94c:	6836      	ldr	r6, [r6, #0]
 800e94e:	e7f7      	b.n	800e940 <__sfp+0x18>
 800e950:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800e954:	b9d5      	cbnz	r5, 800e98c <__sfp+0x64>
 800e956:	4b16      	ldr	r3, [pc, #88]	; (800e9b0 <__sfp+0x88>)
 800e958:	60e3      	str	r3, [r4, #12]
 800e95a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800e95e:	6665      	str	r5, [r4, #100]	; 0x64
 800e960:	f000 f847 	bl	800e9f2 <__retarget_lock_init_recursive>
 800e964:	f7ff ff96 	bl	800e894 <__sfp_lock_release>
 800e968:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800e96c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800e970:	6025      	str	r5, [r4, #0]
 800e972:	61a5      	str	r5, [r4, #24]
 800e974:	2208      	movs	r2, #8
 800e976:	4629      	mov	r1, r5
 800e978:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800e97c:	f7ff fa0a 	bl	800dd94 <memset>
 800e980:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800e984:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800e988:	4620      	mov	r0, r4
 800e98a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e98c:	3468      	adds	r4, #104	; 0x68
 800e98e:	e7d9      	b.n	800e944 <__sfp+0x1c>
 800e990:	2104      	movs	r1, #4
 800e992:	4638      	mov	r0, r7
 800e994:	f7ff ff62 	bl	800e85c <__sfmoreglue>
 800e998:	4604      	mov	r4, r0
 800e99a:	6030      	str	r0, [r6, #0]
 800e99c:	2800      	cmp	r0, #0
 800e99e:	d1d5      	bne.n	800e94c <__sfp+0x24>
 800e9a0:	f7ff ff78 	bl	800e894 <__sfp_lock_release>
 800e9a4:	230c      	movs	r3, #12
 800e9a6:	603b      	str	r3, [r7, #0]
 800e9a8:	e7ee      	b.n	800e988 <__sfp+0x60>
 800e9aa:	bf00      	nop
 800e9ac:	0800f604 	.word	0x0800f604
 800e9b0:	ffff0001 	.word	0xffff0001

0800e9b4 <_fwalk_reent>:
 800e9b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e9b8:	4606      	mov	r6, r0
 800e9ba:	4688      	mov	r8, r1
 800e9bc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800e9c0:	2700      	movs	r7, #0
 800e9c2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e9c6:	f1b9 0901 	subs.w	r9, r9, #1
 800e9ca:	d505      	bpl.n	800e9d8 <_fwalk_reent+0x24>
 800e9cc:	6824      	ldr	r4, [r4, #0]
 800e9ce:	2c00      	cmp	r4, #0
 800e9d0:	d1f7      	bne.n	800e9c2 <_fwalk_reent+0xe>
 800e9d2:	4638      	mov	r0, r7
 800e9d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e9d8:	89ab      	ldrh	r3, [r5, #12]
 800e9da:	2b01      	cmp	r3, #1
 800e9dc:	d907      	bls.n	800e9ee <_fwalk_reent+0x3a>
 800e9de:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e9e2:	3301      	adds	r3, #1
 800e9e4:	d003      	beq.n	800e9ee <_fwalk_reent+0x3a>
 800e9e6:	4629      	mov	r1, r5
 800e9e8:	4630      	mov	r0, r6
 800e9ea:	47c0      	blx	r8
 800e9ec:	4307      	orrs	r7, r0
 800e9ee:	3568      	adds	r5, #104	; 0x68
 800e9f0:	e7e9      	b.n	800e9c6 <_fwalk_reent+0x12>

0800e9f2 <__retarget_lock_init_recursive>:
 800e9f2:	4770      	bx	lr

0800e9f4 <__retarget_lock_acquire_recursive>:
 800e9f4:	4770      	bx	lr

0800e9f6 <__retarget_lock_release_recursive>:
 800e9f6:	4770      	bx	lr

0800e9f8 <__swhatbuf_r>:
 800e9f8:	b570      	push	{r4, r5, r6, lr}
 800e9fa:	460e      	mov	r6, r1
 800e9fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ea00:	2900      	cmp	r1, #0
 800ea02:	b096      	sub	sp, #88	; 0x58
 800ea04:	4614      	mov	r4, r2
 800ea06:	461d      	mov	r5, r3
 800ea08:	da07      	bge.n	800ea1a <__swhatbuf_r+0x22>
 800ea0a:	2300      	movs	r3, #0
 800ea0c:	602b      	str	r3, [r5, #0]
 800ea0e:	89b3      	ldrh	r3, [r6, #12]
 800ea10:	061a      	lsls	r2, r3, #24
 800ea12:	d410      	bmi.n	800ea36 <__swhatbuf_r+0x3e>
 800ea14:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ea18:	e00e      	b.n	800ea38 <__swhatbuf_r+0x40>
 800ea1a:	466a      	mov	r2, sp
 800ea1c:	f000 f906 	bl	800ec2c <_fstat_r>
 800ea20:	2800      	cmp	r0, #0
 800ea22:	dbf2      	blt.n	800ea0a <__swhatbuf_r+0x12>
 800ea24:	9a01      	ldr	r2, [sp, #4]
 800ea26:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ea2a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ea2e:	425a      	negs	r2, r3
 800ea30:	415a      	adcs	r2, r3
 800ea32:	602a      	str	r2, [r5, #0]
 800ea34:	e7ee      	b.n	800ea14 <__swhatbuf_r+0x1c>
 800ea36:	2340      	movs	r3, #64	; 0x40
 800ea38:	2000      	movs	r0, #0
 800ea3a:	6023      	str	r3, [r4, #0]
 800ea3c:	b016      	add	sp, #88	; 0x58
 800ea3e:	bd70      	pop	{r4, r5, r6, pc}

0800ea40 <__smakebuf_r>:
 800ea40:	898b      	ldrh	r3, [r1, #12]
 800ea42:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ea44:	079d      	lsls	r5, r3, #30
 800ea46:	4606      	mov	r6, r0
 800ea48:	460c      	mov	r4, r1
 800ea4a:	d507      	bpl.n	800ea5c <__smakebuf_r+0x1c>
 800ea4c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ea50:	6023      	str	r3, [r4, #0]
 800ea52:	6123      	str	r3, [r4, #16]
 800ea54:	2301      	movs	r3, #1
 800ea56:	6163      	str	r3, [r4, #20]
 800ea58:	b002      	add	sp, #8
 800ea5a:	bd70      	pop	{r4, r5, r6, pc}
 800ea5c:	ab01      	add	r3, sp, #4
 800ea5e:	466a      	mov	r2, sp
 800ea60:	f7ff ffca 	bl	800e9f8 <__swhatbuf_r>
 800ea64:	9900      	ldr	r1, [sp, #0]
 800ea66:	4605      	mov	r5, r0
 800ea68:	4630      	mov	r0, r6
 800ea6a:	f7ff f9eb 	bl	800de44 <_malloc_r>
 800ea6e:	b948      	cbnz	r0, 800ea84 <__smakebuf_r+0x44>
 800ea70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ea74:	059a      	lsls	r2, r3, #22
 800ea76:	d4ef      	bmi.n	800ea58 <__smakebuf_r+0x18>
 800ea78:	f023 0303 	bic.w	r3, r3, #3
 800ea7c:	f043 0302 	orr.w	r3, r3, #2
 800ea80:	81a3      	strh	r3, [r4, #12]
 800ea82:	e7e3      	b.n	800ea4c <__smakebuf_r+0xc>
 800ea84:	4b0d      	ldr	r3, [pc, #52]	; (800eabc <__smakebuf_r+0x7c>)
 800ea86:	62b3      	str	r3, [r6, #40]	; 0x28
 800ea88:	89a3      	ldrh	r3, [r4, #12]
 800ea8a:	6020      	str	r0, [r4, #0]
 800ea8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ea90:	81a3      	strh	r3, [r4, #12]
 800ea92:	9b00      	ldr	r3, [sp, #0]
 800ea94:	6163      	str	r3, [r4, #20]
 800ea96:	9b01      	ldr	r3, [sp, #4]
 800ea98:	6120      	str	r0, [r4, #16]
 800ea9a:	b15b      	cbz	r3, 800eab4 <__smakebuf_r+0x74>
 800ea9c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800eaa0:	4630      	mov	r0, r6
 800eaa2:	f000 f8d5 	bl	800ec50 <_isatty_r>
 800eaa6:	b128      	cbz	r0, 800eab4 <__smakebuf_r+0x74>
 800eaa8:	89a3      	ldrh	r3, [r4, #12]
 800eaaa:	f023 0303 	bic.w	r3, r3, #3
 800eaae:	f043 0301 	orr.w	r3, r3, #1
 800eab2:	81a3      	strh	r3, [r4, #12]
 800eab4:	89a0      	ldrh	r0, [r4, #12]
 800eab6:	4305      	orrs	r5, r0
 800eab8:	81a5      	strh	r5, [r4, #12]
 800eaba:	e7cd      	b.n	800ea58 <__smakebuf_r+0x18>
 800eabc:	0800e851 	.word	0x0800e851

0800eac0 <__malloc_lock>:
 800eac0:	4801      	ldr	r0, [pc, #4]	; (800eac8 <__malloc_lock+0x8>)
 800eac2:	f7ff bf97 	b.w	800e9f4 <__retarget_lock_acquire_recursive>
 800eac6:	bf00      	nop
 800eac8:	200028dc 	.word	0x200028dc

0800eacc <__malloc_unlock>:
 800eacc:	4801      	ldr	r0, [pc, #4]	; (800ead4 <__malloc_unlock+0x8>)
 800eace:	f7ff bf92 	b.w	800e9f6 <__retarget_lock_release_recursive>
 800ead2:	bf00      	nop
 800ead4:	200028dc 	.word	0x200028dc

0800ead8 <_raise_r>:
 800ead8:	291f      	cmp	r1, #31
 800eada:	b538      	push	{r3, r4, r5, lr}
 800eadc:	4604      	mov	r4, r0
 800eade:	460d      	mov	r5, r1
 800eae0:	d904      	bls.n	800eaec <_raise_r+0x14>
 800eae2:	2316      	movs	r3, #22
 800eae4:	6003      	str	r3, [r0, #0]
 800eae6:	f04f 30ff 	mov.w	r0, #4294967295
 800eaea:	bd38      	pop	{r3, r4, r5, pc}
 800eaec:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800eaee:	b112      	cbz	r2, 800eaf6 <_raise_r+0x1e>
 800eaf0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800eaf4:	b94b      	cbnz	r3, 800eb0a <_raise_r+0x32>
 800eaf6:	4620      	mov	r0, r4
 800eaf8:	f000 f830 	bl	800eb5c <_getpid_r>
 800eafc:	462a      	mov	r2, r5
 800eafe:	4601      	mov	r1, r0
 800eb00:	4620      	mov	r0, r4
 800eb02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800eb06:	f000 b817 	b.w	800eb38 <_kill_r>
 800eb0a:	2b01      	cmp	r3, #1
 800eb0c:	d00a      	beq.n	800eb24 <_raise_r+0x4c>
 800eb0e:	1c59      	adds	r1, r3, #1
 800eb10:	d103      	bne.n	800eb1a <_raise_r+0x42>
 800eb12:	2316      	movs	r3, #22
 800eb14:	6003      	str	r3, [r0, #0]
 800eb16:	2001      	movs	r0, #1
 800eb18:	e7e7      	b.n	800eaea <_raise_r+0x12>
 800eb1a:	2400      	movs	r4, #0
 800eb1c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800eb20:	4628      	mov	r0, r5
 800eb22:	4798      	blx	r3
 800eb24:	2000      	movs	r0, #0
 800eb26:	e7e0      	b.n	800eaea <_raise_r+0x12>

0800eb28 <raise>:
 800eb28:	4b02      	ldr	r3, [pc, #8]	; (800eb34 <raise+0xc>)
 800eb2a:	4601      	mov	r1, r0
 800eb2c:	6818      	ldr	r0, [r3, #0]
 800eb2e:	f7ff bfd3 	b.w	800ead8 <_raise_r>
 800eb32:	bf00      	nop
 800eb34:	200001a8 	.word	0x200001a8

0800eb38 <_kill_r>:
 800eb38:	b538      	push	{r3, r4, r5, lr}
 800eb3a:	4d07      	ldr	r5, [pc, #28]	; (800eb58 <_kill_r+0x20>)
 800eb3c:	2300      	movs	r3, #0
 800eb3e:	4604      	mov	r4, r0
 800eb40:	4608      	mov	r0, r1
 800eb42:	4611      	mov	r1, r2
 800eb44:	602b      	str	r3, [r5, #0]
 800eb46:	f7f4 fab1 	bl	80030ac <_kill>
 800eb4a:	1c43      	adds	r3, r0, #1
 800eb4c:	d102      	bne.n	800eb54 <_kill_r+0x1c>
 800eb4e:	682b      	ldr	r3, [r5, #0]
 800eb50:	b103      	cbz	r3, 800eb54 <_kill_r+0x1c>
 800eb52:	6023      	str	r3, [r4, #0]
 800eb54:	bd38      	pop	{r3, r4, r5, pc}
 800eb56:	bf00      	nop
 800eb58:	200028e4 	.word	0x200028e4

0800eb5c <_getpid_r>:
 800eb5c:	f7f4 ba9e 	b.w	800309c <_getpid>

0800eb60 <__sread>:
 800eb60:	b510      	push	{r4, lr}
 800eb62:	460c      	mov	r4, r1
 800eb64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb68:	f000 f894 	bl	800ec94 <_read_r>
 800eb6c:	2800      	cmp	r0, #0
 800eb6e:	bfab      	itete	ge
 800eb70:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800eb72:	89a3      	ldrhlt	r3, [r4, #12]
 800eb74:	181b      	addge	r3, r3, r0
 800eb76:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800eb7a:	bfac      	ite	ge
 800eb7c:	6563      	strge	r3, [r4, #84]	; 0x54
 800eb7e:	81a3      	strhlt	r3, [r4, #12]
 800eb80:	bd10      	pop	{r4, pc}

0800eb82 <__swrite>:
 800eb82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eb86:	461f      	mov	r7, r3
 800eb88:	898b      	ldrh	r3, [r1, #12]
 800eb8a:	05db      	lsls	r3, r3, #23
 800eb8c:	4605      	mov	r5, r0
 800eb8e:	460c      	mov	r4, r1
 800eb90:	4616      	mov	r6, r2
 800eb92:	d505      	bpl.n	800eba0 <__swrite+0x1e>
 800eb94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb98:	2302      	movs	r3, #2
 800eb9a:	2200      	movs	r2, #0
 800eb9c:	f000 f868 	bl	800ec70 <_lseek_r>
 800eba0:	89a3      	ldrh	r3, [r4, #12]
 800eba2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800eba6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ebaa:	81a3      	strh	r3, [r4, #12]
 800ebac:	4632      	mov	r2, r6
 800ebae:	463b      	mov	r3, r7
 800ebb0:	4628      	mov	r0, r5
 800ebb2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ebb6:	f000 b817 	b.w	800ebe8 <_write_r>

0800ebba <__sseek>:
 800ebba:	b510      	push	{r4, lr}
 800ebbc:	460c      	mov	r4, r1
 800ebbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ebc2:	f000 f855 	bl	800ec70 <_lseek_r>
 800ebc6:	1c43      	adds	r3, r0, #1
 800ebc8:	89a3      	ldrh	r3, [r4, #12]
 800ebca:	bf15      	itete	ne
 800ebcc:	6560      	strne	r0, [r4, #84]	; 0x54
 800ebce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ebd2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ebd6:	81a3      	strheq	r3, [r4, #12]
 800ebd8:	bf18      	it	ne
 800ebda:	81a3      	strhne	r3, [r4, #12]
 800ebdc:	bd10      	pop	{r4, pc}

0800ebde <__sclose>:
 800ebde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ebe2:	f000 b813 	b.w	800ec0c <_close_r>
	...

0800ebe8 <_write_r>:
 800ebe8:	b538      	push	{r3, r4, r5, lr}
 800ebea:	4d07      	ldr	r5, [pc, #28]	; (800ec08 <_write_r+0x20>)
 800ebec:	4604      	mov	r4, r0
 800ebee:	4608      	mov	r0, r1
 800ebf0:	4611      	mov	r1, r2
 800ebf2:	2200      	movs	r2, #0
 800ebf4:	602a      	str	r2, [r5, #0]
 800ebf6:	461a      	mov	r2, r3
 800ebf8:	f7f4 fa8f 	bl	800311a <_write>
 800ebfc:	1c43      	adds	r3, r0, #1
 800ebfe:	d102      	bne.n	800ec06 <_write_r+0x1e>
 800ec00:	682b      	ldr	r3, [r5, #0]
 800ec02:	b103      	cbz	r3, 800ec06 <_write_r+0x1e>
 800ec04:	6023      	str	r3, [r4, #0]
 800ec06:	bd38      	pop	{r3, r4, r5, pc}
 800ec08:	200028e4 	.word	0x200028e4

0800ec0c <_close_r>:
 800ec0c:	b538      	push	{r3, r4, r5, lr}
 800ec0e:	4d06      	ldr	r5, [pc, #24]	; (800ec28 <_close_r+0x1c>)
 800ec10:	2300      	movs	r3, #0
 800ec12:	4604      	mov	r4, r0
 800ec14:	4608      	mov	r0, r1
 800ec16:	602b      	str	r3, [r5, #0]
 800ec18:	f7f4 fa9b 	bl	8003152 <_close>
 800ec1c:	1c43      	adds	r3, r0, #1
 800ec1e:	d102      	bne.n	800ec26 <_close_r+0x1a>
 800ec20:	682b      	ldr	r3, [r5, #0]
 800ec22:	b103      	cbz	r3, 800ec26 <_close_r+0x1a>
 800ec24:	6023      	str	r3, [r4, #0]
 800ec26:	bd38      	pop	{r3, r4, r5, pc}
 800ec28:	200028e4 	.word	0x200028e4

0800ec2c <_fstat_r>:
 800ec2c:	b538      	push	{r3, r4, r5, lr}
 800ec2e:	4d07      	ldr	r5, [pc, #28]	; (800ec4c <_fstat_r+0x20>)
 800ec30:	2300      	movs	r3, #0
 800ec32:	4604      	mov	r4, r0
 800ec34:	4608      	mov	r0, r1
 800ec36:	4611      	mov	r1, r2
 800ec38:	602b      	str	r3, [r5, #0]
 800ec3a:	f7f4 fa96 	bl	800316a <_fstat>
 800ec3e:	1c43      	adds	r3, r0, #1
 800ec40:	d102      	bne.n	800ec48 <_fstat_r+0x1c>
 800ec42:	682b      	ldr	r3, [r5, #0]
 800ec44:	b103      	cbz	r3, 800ec48 <_fstat_r+0x1c>
 800ec46:	6023      	str	r3, [r4, #0]
 800ec48:	bd38      	pop	{r3, r4, r5, pc}
 800ec4a:	bf00      	nop
 800ec4c:	200028e4 	.word	0x200028e4

0800ec50 <_isatty_r>:
 800ec50:	b538      	push	{r3, r4, r5, lr}
 800ec52:	4d06      	ldr	r5, [pc, #24]	; (800ec6c <_isatty_r+0x1c>)
 800ec54:	2300      	movs	r3, #0
 800ec56:	4604      	mov	r4, r0
 800ec58:	4608      	mov	r0, r1
 800ec5a:	602b      	str	r3, [r5, #0]
 800ec5c:	f7f4 fa95 	bl	800318a <_isatty>
 800ec60:	1c43      	adds	r3, r0, #1
 800ec62:	d102      	bne.n	800ec6a <_isatty_r+0x1a>
 800ec64:	682b      	ldr	r3, [r5, #0]
 800ec66:	b103      	cbz	r3, 800ec6a <_isatty_r+0x1a>
 800ec68:	6023      	str	r3, [r4, #0]
 800ec6a:	bd38      	pop	{r3, r4, r5, pc}
 800ec6c:	200028e4 	.word	0x200028e4

0800ec70 <_lseek_r>:
 800ec70:	b538      	push	{r3, r4, r5, lr}
 800ec72:	4d07      	ldr	r5, [pc, #28]	; (800ec90 <_lseek_r+0x20>)
 800ec74:	4604      	mov	r4, r0
 800ec76:	4608      	mov	r0, r1
 800ec78:	4611      	mov	r1, r2
 800ec7a:	2200      	movs	r2, #0
 800ec7c:	602a      	str	r2, [r5, #0]
 800ec7e:	461a      	mov	r2, r3
 800ec80:	f7f4 fa8e 	bl	80031a0 <_lseek>
 800ec84:	1c43      	adds	r3, r0, #1
 800ec86:	d102      	bne.n	800ec8e <_lseek_r+0x1e>
 800ec88:	682b      	ldr	r3, [r5, #0]
 800ec8a:	b103      	cbz	r3, 800ec8e <_lseek_r+0x1e>
 800ec8c:	6023      	str	r3, [r4, #0]
 800ec8e:	bd38      	pop	{r3, r4, r5, pc}
 800ec90:	200028e4 	.word	0x200028e4

0800ec94 <_read_r>:
 800ec94:	b538      	push	{r3, r4, r5, lr}
 800ec96:	4d07      	ldr	r5, [pc, #28]	; (800ecb4 <_read_r+0x20>)
 800ec98:	4604      	mov	r4, r0
 800ec9a:	4608      	mov	r0, r1
 800ec9c:	4611      	mov	r1, r2
 800ec9e:	2200      	movs	r2, #0
 800eca0:	602a      	str	r2, [r5, #0]
 800eca2:	461a      	mov	r2, r3
 800eca4:	f7f4 fa1c 	bl	80030e0 <_read>
 800eca8:	1c43      	adds	r3, r0, #1
 800ecaa:	d102      	bne.n	800ecb2 <_read_r+0x1e>
 800ecac:	682b      	ldr	r3, [r5, #0]
 800ecae:	b103      	cbz	r3, 800ecb2 <_read_r+0x1e>
 800ecb0:	6023      	str	r3, [r4, #0]
 800ecb2:	bd38      	pop	{r3, r4, r5, pc}
 800ecb4:	200028e4 	.word	0x200028e4

0800ecb8 <_init>:
 800ecb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ecba:	bf00      	nop
 800ecbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ecbe:	bc08      	pop	{r3}
 800ecc0:	469e      	mov	lr, r3
 800ecc2:	4770      	bx	lr

0800ecc4 <_fini>:
 800ecc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ecc6:	bf00      	nop
 800ecc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ecca:	bc08      	pop	{r3}
 800eccc:	469e      	mov	lr, r3
 800ecce:	4770      	bx	lr
