node0.cpu0:decoder0:branch_unit.branch_cache_hit.1 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3193185; SumSQ.u64 = 3193185; Count.u64 = 3193185; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0:decoder0:branch_unit.branch_cache_miss.1 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 329538; SumSQ.u64 = 329538; Count.u64 = 329538; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0:decoder0:branch_unit.branch_cache_castout.1 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 52385; SumSQ.u64 = 52385; Count.u64 = 52385; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0:decoder0.uop_cache_hit.1 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 171241339; SumSQ.u64 = 171241339; Count.u64 = 171241339; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0:decoder0.predecode_cache_hit.1 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 346397; SumSQ.u64 = 346397; Count.u64 = 346397; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0:decoder0.predecode_cache_miss.1 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3404290; SumSQ.u64 = 3404290; Count.u64 = 3404290; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0:decoder0.uops_generated.1 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0:decoder0.decode_faults.1 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0:decoder0.ins_bytes_loaded.1 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 13617160; SumSQ.u64 = 54468640; Count.u64 = 3404290; Min.u64 = 4; Max.u64 = 4; 
node0.cpu0:decoder0.uop_delayed_rob_full.1 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 156113003; SumSQ.u64 = 156113003; Count.u64 = 156113003; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0:lsq.loads_issued.1 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 401346; SumSQ.u64 = 401346; Count.u64 = 401346; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0:lsq.stores_issued.1 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 158914; SumSQ.u64 = 158914; Count.u64 = 158914; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0:lsq.bytes_read.1 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1832938; SumSQ.u64 = 10030882; Count.u64 = 392497; Min.u64 = 1; Max.u64 = 8; 
node0.cpu0:lsq.bytes_stored.1 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1166650; SumSQ.u64 = 9246322; Count.u64 = 154087; Min.u64 = 1; Max.u64 = 8; 
node0.cpu0:lsq.fences_issued.1 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 856; SumSQ.u64 = 856; Count.u64 = 856; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0:lsq.loads_executed.1 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 321009; SumSQ.u64 = 321009; Count.u64 = 321009; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0:lsq.stores_executed.1 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 154056; SumSQ.u64 = 154056; Count.u64 = 154056; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0:lsq.fences_executed.1 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 720; SumSQ.u64 = 720; Count.u64 = 720; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0:lsq.store_buffer_entries.1 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1491348; SumSQ.u64 = 6216040; Count.u64 = 22299694; Min.u64 = 0; Max.u64 = 8; 
node0.cpu0:lsq.stores_in_flight.1 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5899336041; SumSQ.u64 = 174156912360661; Count.u64 = 22299694; Min.u64 = 0; Max.u64 = 44341; 
node0.cpu0:lsq.loads_in_flight.1 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 13726551; SumSQ.u64 = 23764433; Count.u64 = 22299694; Min.u64 = 0; Max.u64 = 16; 
node0.cpu0:lsq.operations_pending : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1655644; SumSQ.u64 = 2608122; Count.u64 = 22299694; Min.u64 = 0; Max.u64 = 10; 
node0.cpu0.instructions_retired.1 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2719636; SumSQ.u64 = 5897726; Count.u64 = 22299694; Min.u64 = 0; Max.u64 = 4; 
node0.cpu0.instructions_decoded.1 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 15131236; SumSQ.u64 = 106252954; Count.u64 = 22299694; Min.u64 = 0; Max.u64 = 17; 
node0.cpu0.instructions_issued.1 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4405253; SumSQ.u64 = 9043193; Count.u64 = 22299694; Min.u64 = 0; Max.u64 = 4; 
node0.cpu0.loads_issued.1 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 401346; SumSQ.u64 = 401346; Count.u64 = 401346; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.stores_issued.1 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 158914; SumSQ.u64 = 158914; Count.u64 = 158914; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.branch_mispredicts.1 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 208996; SumSQ.u64 = 208996; Count.u64 = 208996; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.branches.1 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 619100; SumSQ.u64 = 619100; Count.u64 = 619100; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.cycles.1 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22299694; SumSQ.u64 = 22299694; Count.u64 = 22299694; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.rob_slots_in_use.1 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1322610634; SumSQ.u64 = 81863805032; Count.u64 = 22299694; Min.u64 = 0; Max.u64 = 63; 
node0.cpu0.rob_cleared_entries.1 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 12411599; SumSQ.u64 = 752035277; Count.u64 = 208996; Min.u64 = 0; Max.u64 = 62; 
node0.cpu0.syscall-cycles.1 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 15627093; SumSQ.u64 = 15627093; Count.u64 = 15627093; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.phys_int_reg_in_use.1 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 867732903; SumSQ.u64 = 33848535903; Count.u64 = 22299694; Min.u64 = 36; Max.u64 = 55; 
node0.cpu0.phys_fp_reg_in_use.1 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 749013651; SumSQ.u64 = 25164629775; Count.u64 = 22299694; Min.u64 = 33; Max.u64 = 37; 
node0.cpu0.l1dcache.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 50963; SumSQ.u64 = 50963; Count.u64 = 50963; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 53650; SumSQ.u64 = 53650; Count.u64 = 53650; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 199291; SumSQ.u64 = 199291; Count.u64 = 199291; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 15903; SumSQ.u64 = 15903; Count.u64 = 15903; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 54; SumSQ.u64 = 54; Count.u64 = 54; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 198870; SumSQ.u64 = 198870; Count.u64 = 198870; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 107; SumSQ.u64 = 107; Count.u64 = 107; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3498; SumSQ.u64 = 3498; Count.u64 = 3498; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47465; SumSQ.u64 = 47465; Count.u64 = 47465; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 15908; SumSQ.u64 = 15908; Count.u64 = 15908; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 54; SumSQ.u64 = 54; Count.u64 = 54; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 174; SumSQ.u64 = 174; Count.u64 = 174; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 51047; SumSQ.u64 = 51047; Count.u64 = 51047; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 15957; SumSQ.u64 = 15957; Count.u64 = 15957; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 84; SumSQ.u64 = 84; Count.u64 = 84; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 15940; SumSQ.u64 = 15940; Count.u64 = 15940; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 175; SumSQ.u64 = 175; Count.u64 = 175; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1132739; SumSQ.u64 = 1132739; Count.u64 = 1132739; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 132; SumSQ.u64 = 132; Count.u64 = 132; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 215095; SumSQ.u64 = 215095; Count.u64 = 215095; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 517; SumSQ.u64 = 517; Count.u64 = 517; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3150; SumSQ.u64 = 3150; Count.u64 = 3150; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 15940; SumSQ.u64 = 15940; Count.u64 = 15940; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47524923; SumSQ.u64 = 3560939183; Count.u64 = 1081692; Min.u64 = 3; Max.u64 = 137; 
node0.cpu0.l1dcache.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3376253; SumSQ.u64 = 261869817; Count.u64 = 50963; Min.u64 = 29; Max.u64 = 199; 
node0.cpu0.l1dcache.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70948783; SumSQ.u64 = 58537930401; Count.u64 = 199054; Min.u64 = 3; Max.u64 = 1521; 
node0.cpu0.l1dcache.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 9241594; SumSQ.u64 = 7650365370; Count.u64 = 15903; Min.u64 = 30; Max.u64 = 1515; 
node0.cpu0.l1dcache.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5912; SumSQ.u64 = 676954; Count.u64 = 54; Min.u64 = 74; Max.u64 = 159; 
node0.cpu0.l1dcache.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 390; SumSQ.u64 = 1206; Count.u64 = 127; Min.u64 = 3; Max.u64 = 4; 
node0.cpu0.l1dcache.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 191; SumSQ.u64 = 8483; Count.u64 = 5; Min.u64 = 30; Max.u64 = 69; 
node0.cpu0.l1dcache.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 391930; SumSQ.u64 = 391930; Count.u64 = 391930; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 61653; SumSQ.u64 = 61653; Count.u64 = 61653; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 127; SumSQ.u64 = 127; Count.u64 = 127; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 689762; SumSQ.u64 = 689762; Count.u64 = 689762; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 137401; SumSQ.u64 = 137401; Count.u64 = 137401; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 50963; SumSQ.u64 = 50963; Count.u64 = 50963; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 15957; SumSQ.u64 = 15957; Count.u64 = 15957; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1280873; SumSQ.u64 = 1280873; Count.u64 = 1280873; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 66925; SumSQ.u64 = 66925; Count.u64 = 66925; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3150; SumSQ.u64 = 3150; Count.u64 = 3150; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47260; SumSQ.u64 = 47260; Count.u64 = 47260; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 828751; SumSQ.u64 = 828751; Count.u64 = 828751; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 184; SumSQ.u64 = 184; Count.u64 = 184; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 20; SumSQ.u64 = 20; Count.u64 = 20; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47260; SumSQ.u64 = 47260; Count.u64 = 47260; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1415243; SumSQ.u64 = 1415243; Count.u64 = 1415243; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 827163; SumSQ.u64 = 827163; Count.u64 = 827163; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 84; SumSQ.u64 = 84; Count.u64 = 84; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 84; SumSQ.u64 = 84; Count.u64 = 84; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 84; SumSQ.u64 = 84; Count.u64 = 84; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 84; SumSQ.u64 = 84; Count.u64 = 84; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1132655; SumSQ.u64 = 1132655; Count.u64 = 1132655; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 132; SumSQ.u64 = 132; Count.u64 = 132; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 215011; SumSQ.u64 = 215011; Count.u64 = 215011; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3498; SumSQ.u64 = 3498; Count.u64 = 3498; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 63427; SumSQ.u64 = 63427; Count.u64 = 63427; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 175; SumSQ.u64 = 175; Count.u64 = 175; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 126691149; SumSQ.u64 = 39743604795; Count.u64 = 22299694; Min.u64 = 0; Max.u64 = 1338; 
node0.cpu0.l1dcache.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1576; SumSQ.u64 = 1576; Count.u64 = 1576; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1icache.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 20975; SumSQ.u64 = 20975; Count.u64 = 20975; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1icache.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1icache.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 806; SumSQ.u64 = 806; Count.u64 = 806; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1icache.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1576; SumSQ.u64 = 1576; Count.u64 = 1576; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1icache.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 30338; SumSQ.u64 = 30338; Count.u64 = 30338; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1icache.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1icache.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 552; SumSQ.u64 = 552; Count.u64 = 552; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1icache.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 86286; SumSQ.u64 = 258858; Count.u64 = 28762; Min.u64 = 3; Max.u64 = 3; 
node0.cpu0.l1icache.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 127014; SumSQ.u64 = 14719534; Count.u64 = 1576; Min.u64 = 30; Max.u64 = 1288; 
node0.cpu0.l1icache.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 28762; SumSQ.u64 = 28762; Count.u64 = 28762; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1icache.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1576; SumSQ.u64 = 1576; Count.u64 = 1576; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1icache.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 28762; SumSQ.u64 = 28762; Count.u64 = 28762; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1icache.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1576; SumSQ.u64 = 1576; Count.u64 = 1576; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1icache.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 552; SumSQ.u64 = 552; Count.u64 = 552; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1icache.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1icache.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7787; SumSQ.u64 = 7787; Count.u64 = 7787; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1icache.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1icache.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 31914; SumSQ.u64 = 31914; Count.u64 = 31914; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1icache.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 30338; SumSQ.u64 = 30338; Count.u64 = 30338; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1icache.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1icache.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 806; SumSQ.u64 = 806; Count.u64 = 806; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1icache.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 122286; SumSQ.u64 = 150374; Count.u64 = 22299694; Min.u64 = 0; Max.u64 = 3; 
node0.cpu0.l1icache.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache:memlink.packet_latency : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 440349; SumSQ.u64 = 2534645; Count.u64 = 80596; Min.u64 = 2; Max.u64 = 7; 
node0.cpu0.l2cache:memlink.send_bit_count : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 21312000; SumSQ.u64 = 10666180608; Count.u64 = 80596; Min.u64 = 64; Max.u64 = 576; 
node0.cpu0.l2cache:memlink.output_port_stalls : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache:memlink.idle_time : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1543886540; SumSQ.u64 = 311317001564000; Count.u64 = 67884; Min.u64 = 10; Max.u64 = 7627330; 
node0.cpu0.l2cache.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 15161; SumSQ.u64 = 15161; Count.u64 = 15161; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 30; SumSQ.u64 = 30; Count.u64 = 30; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.evict_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.evict_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.evict_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.evict_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.evict_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.evict_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 34671; SumSQ.u64 = 34671; Count.u64 = 34671; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1035; SumSQ.u64 = 1035; Count.u64 = 1035; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 16182; SumSQ.u64 = 16182; Count.u64 = 16182; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 12601; SumSQ.u64 = 12601; Count.u64 = 12601; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 163; SumSQ.u64 = 163; Count.u64 = 163; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3167; SumSQ.u64 = 3167; Count.u64 = 3167; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3231; SumSQ.u64 = 3231; Count.u64 = 3231; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 31440; SumSQ.u64 = 31440; Count.u64 = 31440; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 12602; SumSQ.u64 = 12602; Count.u64 = 12602; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 163; SumSQ.u64 = 163; Count.u64 = 163; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3702; SumSQ.u64 = 3702; Count.u64 = 3702; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_PutS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutS_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutS_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutS_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutS_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutS_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutM_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 15897; SumSQ.u64 = 15897; Count.u64 = 15897; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_PutM_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutM_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1452; SumSQ.u64 = 1452; Count.u64 = 1452; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 358; SumSQ.u64 = 358; Count.u64 = 358; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_Fetch_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_Fetch_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 8218; SumSQ.u64 = 8218; Count.u64 = 8218; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_ForceInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_ForceInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchResp_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 169; SumSQ.u64 = 169; Count.u64 = 169; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_AckInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_AckInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_AckInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_AckInv_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 34755; SumSQ.u64 = 34755; Count.u64 = 34755; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 12764; SumSQ.u64 = 12764; Count.u64 = 12764; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 84; SumSQ.u64 = 84; Count.u64 = 84; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 30; SumSQ.u64 = 30; Count.u64 = 30; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 31303; SumSQ.u64 = 31303; Count.u64 = 31303; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1452; SumSQ.u64 = 1452; Count.u64 = 1452; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4352; SumSQ.u64 = 4352; Count.u64 = 4352; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 64233; SumSQ.u64 = 64233; Count.u64 = 64233; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 84; SumSQ.u64 = 84; Count.u64 = 84; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.eventSent_Fetch : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.eventSent_FetchInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.eventSent_ForceInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.eventSent_FetchInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 175; SumSQ.u64 = 175; Count.u64 = 175; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.eventSent_Inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 268058; SumSQ.u64 = 4022884; Count.u64 = 17868; Min.u64 = 15; Max.u64 = 53; 
node0.cpu0.l2cache.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2436095; SumSQ.u64 = 178189377; Count.u64 = 34671; Min.u64 = 51; Max.u64 = 1273; 
node0.cpu0.l2cache.latency_GetS_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47895; SumSQ.u64 = 718425; Count.u64 = 3193; Min.u64 = 15; Max.u64 = 15; 
node0.cpu0.l2cache.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 8545648; SumSQ.u64 = 6690442966; Count.u64 = 12601; Min.u64 = 49; Max.u64 = 1335; 
node0.cpu0.l2cache.latency_GetX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 13882; SumSQ.u64 = 2242338; Count.u64 = 163; Min.u64 = 60; Max.u64 = 1066; 
node0.cpu0.l2cache.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 60; SumSQ.u64 = 900; Count.u64 = 4; Min.u64 = 15; Max.u64 = 15; 
node0.cpu0.l2cache.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 55; SumSQ.u64 = 3025; Count.u64 = 1; Min.u64 = 55; Max.u64 = 55; 
node0.cpu0.l2cache.latency_GetSX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 17867; SumSQ.u64 = 17867; Count.u64 = 17867; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3193; SumSQ.u64 = 3193; Count.u64 = 3193; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 34671; SumSQ.u64 = 34671; Count.u64 = 34671; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 12764; SumSQ.u64 = 12764; Count.u64 = 12764; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 21065; SumSQ.u64 = 21065; Count.u64 = 21065; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47436; SumSQ.u64 = 47436; Count.u64 = 47436; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 45; SumSQ.u64 = 45; Count.u64 = 45; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.evict_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.evict_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 651; SumSQ.u64 = 651; Count.u64 = 651; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 26; SumSQ.u64 = 26; Count.u64 = 26; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutS_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutE_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 31746; SumSQ.u64 = 31746; Count.u64 = 31746; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_PutE_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 16026; SumSQ.u64 = 16026; Count.u64 = 16026; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_PutE_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutE_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutE_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutE_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutM_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_PutM_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutM_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 23085; SumSQ.u64 = 23085; Count.u64 = 23085; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_FetchInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_ForceInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchResp_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_AckInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 216863; SumSQ.u64 = 216863; Count.u64 = 216863; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 185; SumSQ.u64 = 185; Count.u64 = 185; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 84; SumSQ.u64 = 84; Count.u64 = 84; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 84; SumSQ.u64 = 84; Count.u64 = 84; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 84; SumSQ.u64 = 84; Count.u64 = 84; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 84; SumSQ.u64 = 84; Count.u64 = 84; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 52539; SumSQ.u64 = 52539; Count.u64 = 52539; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 15957; SumSQ.u64 = 15957; Count.u64 = 15957; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3231; SumSQ.u64 = 3231; Count.u64 = 3231; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 44205; SumSQ.u64 = 44205; Count.u64 = 44205; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.WriteResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.PutS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3702; SumSQ.u64 = 3702; Count.u64 = 3702; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.PutM_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 15940; SumSQ.u64 = 15940; Count.u64 = 15940; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.PutE_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47772; SumSQ.u64 = 47772; Count.u64 = 47772; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.PutX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1452; SumSQ.u64 = 1452; Count.u64 = 1452; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 31303; SumSQ.u64 = 31303; Count.u64 = 31303; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.FetchResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.FetchXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 175; SumSQ.u64 = 175; Count.u64 = 175; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.AckInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 45; SumSQ.u64 = 45; Count.u64 = 45; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 10811030; SumSQ.u64 = 430977742; Count.u64 = 22299694; Min.u64 = 0; Max.u64 = 146; 
node0.cpu0.l2cache.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache:memlink.packet_latency : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 571936; SumSQ.u64 = 3255436; Count.u64 = 105359; Min.u64 = 2; Max.u64 = 7; 
node0.node_os.l1cache:memlink.send_bit_count : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 34381760; SumSQ.u64 = 18120372224; Count.u64 = 105359; Min.u64 = 64; Max.u64 = 576; 
node0.node_os.l1cache:memlink.output_port_stalls : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache:memlink.idle_time : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 8137053700; SumSQ.u64 = 8968486721472692500; Count.u64 = 43829; Min.u64 = 160; Max.u64 = 1487585490; 
node0.node_os.l1cache.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 193; SumSQ.u64 = 193; Count.u64 = 193; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 51122; SumSQ.u64 = 51122; Count.u64 = 51122; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 193; SumSQ.u64 = 193; Count.u64 = 193; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 51122; SumSQ.u64 = 51122; Count.u64 = 51122; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 59; SumSQ.u64 = 59; Count.u64 = 59; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3231; SumSQ.u64 = 3231; Count.u64 = 3231; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 12312; SumSQ.u64 = 12312; Count.u64 = 12312; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 193; SumSQ.u64 = 193; Count.u64 = 193; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 51125; SumSQ.u64 = 51125; Count.u64 = 51125; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 35448; SumSQ.u64 = 35448; Count.u64 = 35448; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 12312; SumSQ.u64 = 12312; Count.u64 = 12312; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3231; SumSQ.u64 = 3231; Count.u64 = 3231; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 59; SumSQ.u64 = 59; Count.u64 = 59; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 195; SumSQ.u64 = 195; Count.u64 = 195; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 51126; SumSQ.u64 = 51126; Count.u64 = 51126; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 12844; SumSQ.u64 = 12844; Count.u64 = 12844; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2991; SumSQ.u64 = 2991; Count.u64 = 2991; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 35448; SumSQ.u64 = 35448; Count.u64 = 35448; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 18; Count.u64 = 2; Min.u64 = 3; Max.u64 = 3; 
node0.node_os.l1cache.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 26583; SumSQ.u64 = 3683143; Count.u64 = 193; Min.u64 = 54; Max.u64 = 145; 
node0.node_os.l1cache.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 9; Count.u64 = 1; Min.u64 = 3; Max.u64 = 3; 
node0.node_os.l1cache.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5807211; SumSQ.u64 = 795960041; Count.u64 = 51122; Min.u64 = 36; Max.u64 = 417; 
node0.node_os.l1cache.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 312; SumSQ.u64 = 32454; Count.u64 = 3; Min.u64 = 103; Max.u64 = 106; 
node0.node_os.l1cache.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 193; SumSQ.u64 = 193; Count.u64 = 193; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 51125; SumSQ.u64 = 51125; Count.u64 = 51125; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 51318; SumSQ.u64 = 51318; Count.u64 = 51318; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 38439; SumSQ.u64 = 38439; Count.u64 = 38439; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2991; SumSQ.u64 = 2991; Count.u64 = 2991; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 156680; SumSQ.u64 = 156680; Count.u64 = 156680; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 195; SumSQ.u64 = 195; Count.u64 = 195; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 51126; SumSQ.u64 = 51126; Count.u64 = 51126; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 193; SumSQ.u64 = 193; Count.u64 = 193; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 51125; SumSQ.u64 = 51125; Count.u64 = 51125; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 59; SumSQ.u64 = 59; Count.u64 = 59; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 12312; SumSQ.u64 = 12312; Count.u64 = 12312; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3231; SumSQ.u64 = 3231; Count.u64 = 3231; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 38439; SumSQ.u64 = 38439; Count.u64 = 38439; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5680152; SumSQ.u64 = 15049218; Count.u64 = 22299694; Min.u64 = 0; Max.u64 = 6; 
node0.node_os.l1cache.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
balar:mmio_iface:memlink.packet_latency : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1922; SumSQ.u64 = 10844; Count.u64 = 344; Min.u64 = 5; Max.u64 = 7; 
balar:mmio_iface:memlink.send_bit_count : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 89088; SumSQ.u64 = 28704768; Count.u64 = 344; Min.u64 = 128; Max.u64 = 384; 
balar:mmio_iface:memlink.output_port_stalls : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
balar:mmio_iface:memlink.idle_time : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7881121134; SumSQ.u64 = 11494057694751276254; Count.u64 = 344; Min.u64 = 34560; Max.u64 = 1927392480; 
gpu_xbar.output_packet_count.port0 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1464; SumSQ.u64 = 1464; Count.u64 = 1464; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port0 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1464; SumSQ.u64 = 1464; Count.u64 = 1464; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port1 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1346; SumSQ.u64 = 1346; Count.u64 = 1346; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port1 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1346; SumSQ.u64 = 1346; Count.u64 = 1346; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port2 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1464; SumSQ.u64 = 1464; Count.u64 = 1464; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port2 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1464; SumSQ.u64 = 1464; Count.u64 = 1464; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port3 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1346; SumSQ.u64 = 1346; Count.u64 = 1346; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port3 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1346; SumSQ.u64 = 1346; Count.u64 = 1346; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port4 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1464; SumSQ.u64 = 1464; Count.u64 = 1464; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port4 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1464; SumSQ.u64 = 1464; Count.u64 = 1464; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port5 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1346; SumSQ.u64 = 1346; Count.u64 = 1346; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port5 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1346; SumSQ.u64 = 1346; Count.u64 = 1346; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port6 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1464; SumSQ.u64 = 1464; Count.u64 = 1464; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port6 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1464; SumSQ.u64 = 1464; Count.u64 = 1464; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port7 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1346; SumSQ.u64 = 1346; Count.u64 = 1346; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port7 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1346; SumSQ.u64 = 1346; Count.u64 = 1346; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port8 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1464; SumSQ.u64 = 1464; Count.u64 = 1464; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port8 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1464; SumSQ.u64 = 1464; Count.u64 = 1464; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port9 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1346; SumSQ.u64 = 1346; Count.u64 = 1346; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port9 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1346; SumSQ.u64 = 1346; Count.u64 = 1346; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port10 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1464; SumSQ.u64 = 1464; Count.u64 = 1464; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port10 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1464; SumSQ.u64 = 1464; Count.u64 = 1464; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port11 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1346; SumSQ.u64 = 1346; Count.u64 = 1346; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port11 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1346; SumSQ.u64 = 1346; Count.u64 = 1346; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port12 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1464; SumSQ.u64 = 1464; Count.u64 = 1464; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port12 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1464; SumSQ.u64 = 1464; Count.u64 = 1464; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port13 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1334; SumSQ.u64 = 1334; Count.u64 = 1334; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port13 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1334; SumSQ.u64 = 1334; Count.u64 = 1334; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port14 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port14 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port15 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port15 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port16 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port16 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port17 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port17 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port18 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port18 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port19 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port19 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port20 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port20 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port21 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port21 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port22 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port22 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port23 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port23 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port24 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port24 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port25 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port25 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port26 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port26 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port27 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port27 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port28 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port28 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port29 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port29 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port30 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port30 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port31 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port31 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port32 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port32 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port33 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port33 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port34 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port34 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port35 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1332; SumSQ.u64 = 1332; Count.u64 = 1332; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port35 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1332; SumSQ.u64 = 1332; Count.u64 = 1332; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port36 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port36 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port37 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port37 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port38 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port38 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port39 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port39 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port40 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port40 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port41 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port41 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port42 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port42 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port43 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port43 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port44 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port44 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port45 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port45 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port46 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port46 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port47 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port47 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port48 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port48 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port49 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port49 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port50 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port50 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port51 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port51 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port52 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port52 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port53 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port53 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port54 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port54 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port55 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port55 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port56 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port56 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1462; SumSQ.u64 = 1462; Count.u64 = 1462; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port57 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1322; SumSQ.u64 = 1322; Count.u64 = 1322; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port57 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1322; SumSQ.u64 = 1322; Count.u64 = 1322; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port58 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1440; SumSQ.u64 = 1440; Count.u64 = 1440; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port58 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1440; SumSQ.u64 = 1440; Count.u64 = 1440; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port59 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1324; SumSQ.u64 = 1324; Count.u64 = 1324; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port59 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1324; SumSQ.u64 = 1324; Count.u64 = 1324; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port60 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1440; SumSQ.u64 = 1440; Count.u64 = 1440; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port60 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1440; SumSQ.u64 = 1440; Count.u64 = 1440; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port61 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1324; SumSQ.u64 = 1324; Count.u64 = 1324; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port61 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1324; SumSQ.u64 = 1324; Count.u64 = 1324; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port62 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1440; SumSQ.u64 = 1440; Count.u64 = 1440; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port62 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1440; SumSQ.u64 = 1440; Count.u64 = 1440; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port63 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1324; SumSQ.u64 = 1324; Count.u64 = 1324; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port63 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1324; SumSQ.u64 = 1324; Count.u64 = 1324; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port64 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1440; SumSQ.u64 = 1440; Count.u64 = 1440; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port64 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1440; SumSQ.u64 = 1440; Count.u64 = 1440; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port65 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1324; SumSQ.u64 = 1324; Count.u64 = 1324; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port65 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1324; SumSQ.u64 = 1324; Count.u64 = 1324; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port66 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1440; SumSQ.u64 = 1440; Count.u64 = 1440; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port66 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1440; SumSQ.u64 = 1440; Count.u64 = 1440; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port67 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1324; SumSQ.u64 = 1324; Count.u64 = 1324; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port67 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1324; SumSQ.u64 = 1324; Count.u64 = 1324; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port68 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1440; SumSQ.u64 = 1440; Count.u64 = 1440; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port68 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1440; SumSQ.u64 = 1440; Count.u64 = 1440; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port69 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1324; SumSQ.u64 = 1324; Count.u64 = 1324; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port69 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1324; SumSQ.u64 = 1324; Count.u64 = 1324; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port70 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1440; SumSQ.u64 = 1440; Count.u64 = 1440; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port70 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1440; SumSQ.u64 = 1440; Count.u64 = 1440; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port71 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1313; SumSQ.u64 = 1313; Count.u64 = 1313; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port71 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1313; SumSQ.u64 = 1313; Count.u64 = 1313; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port72 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1416; SumSQ.u64 = 1416; Count.u64 = 1416; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port72 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1416; SumSQ.u64 = 1416; Count.u64 = 1416; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port73 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1302; SumSQ.u64 = 1302; Count.u64 = 1302; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port73 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1302; SumSQ.u64 = 1302; Count.u64 = 1302; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port74 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1416; SumSQ.u64 = 1416; Count.u64 = 1416; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port74 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1416; SumSQ.u64 = 1416; Count.u64 = 1416; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port75 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1302; SumSQ.u64 = 1302; Count.u64 = 1302; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port75 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1302; SumSQ.u64 = 1302; Count.u64 = 1302; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port76 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1416; SumSQ.u64 = 1416; Count.u64 = 1416; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port76 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1416; SumSQ.u64 = 1416; Count.u64 = 1416; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port77 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1302; SumSQ.u64 = 1302; Count.u64 = 1302; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port77 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1302; SumSQ.u64 = 1302; Count.u64 = 1302; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port78 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1416; SumSQ.u64 = 1416; Count.u64 = 1416; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port78 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1416; SumSQ.u64 = 1416; Count.u64 = 1416; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port79 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1302; SumSQ.u64 = 1302; Count.u64 = 1302; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port79 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1302; SumSQ.u64 = 1302; Count.u64 = 1302; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port80 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3538; SumSQ.u64 = 3538; Count.u64 = 3538; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port80 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3538; SumSQ.u64 = 3538; Count.u64 = 3538; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port81 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3528; SumSQ.u64 = 3528; Count.u64 = 3528; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port81 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3528; SumSQ.u64 = 3528; Count.u64 = 3528; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port82 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3503; SumSQ.u64 = 3503; Count.u64 = 3503; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port82 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3503; SumSQ.u64 = 3503; Count.u64 = 3503; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port83 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3482; SumSQ.u64 = 3482; Count.u64 = 3482; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port83 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3482; SumSQ.u64 = 3482; Count.u64 = 3482; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port84 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3467; SumSQ.u64 = 3467; Count.u64 = 3467; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port84 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3467; SumSQ.u64 = 3467; Count.u64 = 3467; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port85 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3477; SumSQ.u64 = 3477; Count.u64 = 3477; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port85 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3477; SumSQ.u64 = 3477; Count.u64 = 3477; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port86 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3487; SumSQ.u64 = 3487; Count.u64 = 3487; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port86 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3487; SumSQ.u64 = 3487; Count.u64 = 3487; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port87 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3472; SumSQ.u64 = 3472; Count.u64 = 3472; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port87 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3472; SumSQ.u64 = 3472; Count.u64 = 3472; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port88 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3482; SumSQ.u64 = 3482; Count.u64 = 3482; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port88 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3482; SumSQ.u64 = 3482; Count.u64 = 3482; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port89 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3477; SumSQ.u64 = 3477; Count.u64 = 3477; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port89 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3477; SumSQ.u64 = 3477; Count.u64 = 3477; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port90 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3477; SumSQ.u64 = 3477; Count.u64 = 3477; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port90 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3477; SumSQ.u64 = 3477; Count.u64 = 3477; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port91 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3472; SumSQ.u64 = 3472; Count.u64 = 3472; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port91 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3472; SumSQ.u64 = 3472; Count.u64 = 3472; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port92 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3487; SumSQ.u64 = 3487; Count.u64 = 3487; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port92 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3487; SumSQ.u64 = 3487; Count.u64 = 3487; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port93 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3467; SumSQ.u64 = 3467; Count.u64 = 3467; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port93 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3467; SumSQ.u64 = 3467; Count.u64 = 3467; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port94 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3482; SumSQ.u64 = 3482; Count.u64 = 3482; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port94 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3482; SumSQ.u64 = 3482; Count.u64 = 3482; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port95 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3482; SumSQ.u64 = 3482; Count.u64 = 3482; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port95 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3482; SumSQ.u64 = 3482; Count.u64 = 3482; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port96 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3477; SumSQ.u64 = 3477; Count.u64 = 3477; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port96 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3477; SumSQ.u64 = 3477; Count.u64 = 3477; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port97 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3472; SumSQ.u64 = 3472; Count.u64 = 3472; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port97 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3472; SumSQ.u64 = 3472; Count.u64 = 3472; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port98 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3482; SumSQ.u64 = 3482; Count.u64 = 3482; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port98 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3482; SumSQ.u64 = 3482; Count.u64 = 3482; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port99 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3477; SumSQ.u64 = 3477; Count.u64 = 3477; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port99 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3477; SumSQ.u64 = 3477; Count.u64 = 3477; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port100 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3477; SumSQ.u64 = 3477; Count.u64 = 3477; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port100 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3477; SumSQ.u64 = 3477; Count.u64 = 3477; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port101 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3482; SumSQ.u64 = 3482; Count.u64 = 3482; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port101 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3482; SumSQ.u64 = 3482; Count.u64 = 3482; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port102 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3472; SumSQ.u64 = 3472; Count.u64 = 3472; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port102 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3472; SumSQ.u64 = 3472; Count.u64 = 3472; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port103 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3452; SumSQ.u64 = 3452; Count.u64 = 3452; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port103 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3452; SumSQ.u64 = 3452; Count.u64 = 3452; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port104 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3498; SumSQ.u64 = 3498; Count.u64 = 3498; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port104 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3498; SumSQ.u64 = 3498; Count.u64 = 3498; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port105 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3503; SumSQ.u64 = 3503; Count.u64 = 3503; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port105 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3503; SumSQ.u64 = 3503; Count.u64 = 3503; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port106 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3493; SumSQ.u64 = 3493; Count.u64 = 3493; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port106 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3493; SumSQ.u64 = 3493; Count.u64 = 3493; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port107 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3503; SumSQ.u64 = 3503; Count.u64 = 3503; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port107 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3503; SumSQ.u64 = 3503; Count.u64 = 3503; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port108 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3493; SumSQ.u64 = 3493; Count.u64 = 3493; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port108 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3493; SumSQ.u64 = 3493; Count.u64 = 3493; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port109 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3508; SumSQ.u64 = 3508; Count.u64 = 3508; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port109 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3508; SumSQ.u64 = 3508; Count.u64 = 3508; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port110 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3493; SumSQ.u64 = 3493; Count.u64 = 3493; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port110 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3493; SumSQ.u64 = 3493; Count.u64 = 3493; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port111 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3503; SumSQ.u64 = 3503; Count.u64 = 3503; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port111 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3503; SumSQ.u64 = 3503; Count.u64 = 3503; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.packets_moved : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 223130; SumSQ.u64 = 17943826; Count.u64 = 9605; Min.u64 = 0; Max.u64 = 182; 
gpu_xbar.cycles_zero_events : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 9414056; SumSQ.u64 = 23233903211730; Count.u64 = 785; Min.u64 = 2; Max.u64 = 2665351; 
gpu_xbar.cycles_events : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 9605; SumSQ.u64 = 9605; Count.u64 = 9605; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3710; SumSQ.u64 = 3710; Count.u64 = 3710; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 155972; SumSQ.u64 = 6230072; Count.u64 = 4982; Min.u64 = 29; Max.u64 = 277; 
l1gcache_0.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 540471; SumSQ.u64 = 799404403; Count.u64 = 1034; Min.u64 = 159; Max.u64 = 3021; 
l1gcache_0.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22147; SumSQ.u64 = 5260807; Count.u64 = 94; Min.u64 = 222; Max.u64 = 288; 
l1gcache_0.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4938; SumSQ.u64 = 4938; Count.u64 = 4938; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4982; SumSQ.u64 = 4982; Count.u64 = 4982; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1272; SumSQ.u64 = 1272; Count.u64 = 1272; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7574; SumSQ.u64 = 7574; Count.u64 = 7574; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 358; SumSQ.u64 = 358; Count.u64 = 358; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 536109; SumSQ.u64 = 60557407; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_0.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3780; SumSQ.u64 = 3780; Count.u64 = 3780; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 161527; SumSQ.u64 = 6692303; Count.u64 = 5076; Min.u64 = 29; Max.u64 = 274; 
l1gcache_1.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 516342; SumSQ.u64 = 748110190; Count.u64 = 940; Min.u64 = 159; Max.u64 = 2936; 
l1gcache_1.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22124; SumSQ.u64 = 5248756; Count.u64 = 94; Min.u64 = 222; Max.u64 = 290; 
l1gcache_1.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5029; SumSQ.u64 = 5029; Count.u64 = 5029; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5076; SumSQ.u64 = 5076; Count.u64 = 5076; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1296; SumSQ.u64 = 1296; Count.u64 = 1296; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7456; SumSQ.u64 = 7456; Count.u64 = 7456; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 334; SumSQ.u64 = 334; Count.u64 = 334; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 515476; SumSQ.u64 = 60034008; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_1.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3710; SumSQ.u64 = 3710; Count.u64 = 3710; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 156351; SumSQ.u64 = 6353749; Count.u64 = 4982; Min.u64 = 29; Max.u64 = 288; 
l1gcache_2.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 542153; SumSQ.u64 = 788359911; Count.u64 = 1034; Min.u64 = 159; Max.u64 = 2973; 
l1gcache_2.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22153; SumSQ.u64 = 5264163; Count.u64 = 94; Min.u64 = 222; Max.u64 = 294; 
l1gcache_2.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4936; SumSQ.u64 = 4936; Count.u64 = 4936; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4982; SumSQ.u64 = 4982; Count.u64 = 4982; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1272; SumSQ.u64 = 1272; Count.u64 = 1272; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7574; SumSQ.u64 = 7574; Count.u64 = 7574; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 358; SumSQ.u64 = 358; Count.u64 = 358; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 538124; SumSQ.u64 = 61332980; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_2.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3780; SumSQ.u64 = 3780; Count.u64 = 3780; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 163032; SumSQ.u64 = 6911924; Count.u64 = 5076; Min.u64 = 29; Max.u64 = 275; 
l1gcache_3.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 521713; SumSQ.u64 = 813688211; Count.u64 = 940; Min.u64 = 159; Max.u64 = 3039; 
l1gcache_3.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22069; SumSQ.u64 = 5216673; Count.u64 = 94; Min.u64 = 222; Max.u64 = 284; 
l1gcache_3.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5029; SumSQ.u64 = 5029; Count.u64 = 5029; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5076; SumSQ.u64 = 5076; Count.u64 = 5076; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1296; SumSQ.u64 = 1296; Count.u64 = 1296; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7456; SumSQ.u64 = 7456; Count.u64 = 7456; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 334; SumSQ.u64 = 334; Count.u64 = 334; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 521140; SumSQ.u64 = 59784840; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_3.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3710; SumSQ.u64 = 3710; Count.u64 = 3710; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 156053; SumSQ.u64 = 6274325; Count.u64 = 4982; Min.u64 = 29; Max.u64 = 294; 
l1gcache_4.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 552406; SumSQ.u64 = 862228210; Count.u64 = 1034; Min.u64 = 159; Max.u64 = 3112; 
l1gcache_4.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22228; SumSQ.u64 = 5304858; Count.u64 = 94; Min.u64 = 222; Max.u64 = 299; 
l1gcache_4.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4938; SumSQ.u64 = 4938; Count.u64 = 4938; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4982; SumSQ.u64 = 4982; Count.u64 = 4982; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1272; SumSQ.u64 = 1272; Count.u64 = 1272; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7574; SumSQ.u64 = 7574; Count.u64 = 7574; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 358; SumSQ.u64 = 358; Count.u64 = 358; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 548063; SumSQ.u64 = 62067905; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_4.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3780; SumSQ.u64 = 3780; Count.u64 = 3780; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 163037; SumSQ.u64 = 6916505; Count.u64 = 5076; Min.u64 = 29; Max.u64 = 280; 
l1gcache_5.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 537057; SumSQ.u64 = 830268835; Count.u64 = 940; Min.u64 = 159; Max.u64 = 3058; 
l1gcache_5.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22073; SumSQ.u64 = 5217909; Count.u64 = 94; Min.u64 = 222; Max.u64 = 283; 
l1gcache_5.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5029; SumSQ.u64 = 5029; Count.u64 = 5029; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5076; SumSQ.u64 = 5076; Count.u64 = 5076; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1296; SumSQ.u64 = 1296; Count.u64 = 1296; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7456; SumSQ.u64 = 7456; Count.u64 = 7456; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 334; SumSQ.u64 = 334; Count.u64 = 334; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 536494; SumSQ.u64 = 63041824; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_5.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3710; SumSQ.u64 = 3710; Count.u64 = 3710; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 155393; SumSQ.u64 = 6182423; Count.u64 = 4982; Min.u64 = 29; Max.u64 = 304; 
l1gcache_6.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 551674; SumSQ.u64 = 821645060; Count.u64 = 1034; Min.u64 = 159; Max.u64 = 3064; 
l1gcache_6.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22137; SumSQ.u64 = 5254115; Count.u64 = 94; Min.u64 = 222; Max.u64 = 289; 
l1gcache_6.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4938; SumSQ.u64 = 4938; Count.u64 = 4938; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4982; SumSQ.u64 = 4982; Count.u64 = 4982; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1272; SumSQ.u64 = 1272; Count.u64 = 1272; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7574; SumSQ.u64 = 7574; Count.u64 = 7574; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 358; SumSQ.u64 = 358; Count.u64 = 358; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 547152; SumSQ.u64 = 62801514; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_6.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3780; SumSQ.u64 = 3780; Count.u64 = 3780; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 162967; SumSQ.u64 = 6889899; Count.u64 = 5076; Min.u64 = 29; Max.u64 = 284; 
l1gcache_7.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 529083; SumSQ.u64 = 833190537; Count.u64 = 940; Min.u64 = 159; Max.u64 = 3134; 
l1gcache_7.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22058; SumSQ.u64 = 5210430; Count.u64 = 94; Min.u64 = 222; Max.u64 = 288; 
l1gcache_7.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5029; SumSQ.u64 = 5029; Count.u64 = 5029; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5076; SumSQ.u64 = 5076; Count.u64 = 5076; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1296; SumSQ.u64 = 1296; Count.u64 = 1296; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7456; SumSQ.u64 = 7456; Count.u64 = 7456; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 334; SumSQ.u64 = 334; Count.u64 = 334; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 528435; SumSQ.u64 = 61078841; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_7.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3710; SumSQ.u64 = 3710; Count.u64 = 3710; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 154557; SumSQ.u64 = 6021979; Count.u64 = 4982; Min.u64 = 29; Max.u64 = 296; 
l1gcache_8.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 544635; SumSQ.u64 = 803044113; Count.u64 = 1034; Min.u64 = 159; Max.u64 = 3074; 
l1gcache_8.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22093; SumSQ.u64 = 5231279; Count.u64 = 94; Min.u64 = 222; Max.u64 = 286; 
l1gcache_8.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4941; SumSQ.u64 = 4941; Count.u64 = 4941; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4982; SumSQ.u64 = 4982; Count.u64 = 4982; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1272; SumSQ.u64 = 1272; Count.u64 = 1272; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7574; SumSQ.u64 = 7574; Count.u64 = 7574; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 358; SumSQ.u64 = 358; Count.u64 = 358; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 539571; SumSQ.u64 = 61720917; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_8.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3780; SumSQ.u64 = 3780; Count.u64 = 3780; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 162804; SumSQ.u64 = 6880182; Count.u64 = 5076; Min.u64 = 29; Max.u64 = 276; 
l1gcache_9.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 523407; SumSQ.u64 = 794718791; Count.u64 = 940; Min.u64 = 159; Max.u64 = 3064; 
l1gcache_9.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22127; SumSQ.u64 = 5246183; Count.u64 = 94; Min.u64 = 222; Max.u64 = 288; 
l1gcache_9.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5029; SumSQ.u64 = 5029; Count.u64 = 5029; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5076; SumSQ.u64 = 5076; Count.u64 = 5076; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1296; SumSQ.u64 = 1296; Count.u64 = 1296; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7456; SumSQ.u64 = 7456; Count.u64 = 7456; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 334; SumSQ.u64 = 334; Count.u64 = 334; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 522830; SumSQ.u64 = 60901944; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_9.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3710; SumSQ.u64 = 3710; Count.u64 = 3710; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 155689; SumSQ.u64 = 6301629; Count.u64 = 4982; Min.u64 = 29; Max.u64 = 293; 
l1gcache_10.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 544852; SumSQ.u64 = 776481788; Count.u64 = 1034; Min.u64 = 159; Max.u64 = 2970; 
l1gcache_10.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22099; SumSQ.u64 = 5234875; Count.u64 = 94; Min.u64 = 222; Max.u64 = 283; 
l1gcache_10.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4938; SumSQ.u64 = 4938; Count.u64 = 4938; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4982; SumSQ.u64 = 4982; Count.u64 = 4982; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1272; SumSQ.u64 = 1272; Count.u64 = 1272; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7574; SumSQ.u64 = 7574; Count.u64 = 7574; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 358; SumSQ.u64 = 358; Count.u64 = 358; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 540588; SumSQ.u64 = 62870284; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_10.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3780; SumSQ.u64 = 3780; Count.u64 = 3780; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 162567; SumSQ.u64 = 6857503; Count.u64 = 5076; Min.u64 = 29; Max.u64 = 276; 
l1gcache_11.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 537674; SumSQ.u64 = 815115742; Count.u64 = 940; Min.u64 = 159; Max.u64 = 3083; 
l1gcache_11.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22057; SumSQ.u64 = 5210225; Count.u64 = 94; Min.u64 = 222; Max.u64 = 283; 
l1gcache_11.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5029; SumSQ.u64 = 5029; Count.u64 = 5029; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5076; SumSQ.u64 = 5076; Count.u64 = 5076; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1296; SumSQ.u64 = 1296; Count.u64 = 1296; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7456; SumSQ.u64 = 7456; Count.u64 = 7456; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 334; SumSQ.u64 = 334; Count.u64 = 334; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 536954; SumSQ.u64 = 64116044; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_11.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3710; SumSQ.u64 = 3710; Count.u64 = 3710; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 156282; SumSQ.u64 = 6250956; Count.u64 = 4982; Min.u64 = 29; Max.u64 = 297; 
l1gcache_12.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 553365; SumSQ.u64 = 812520245; Count.u64 = 1034; Min.u64 = 159; Max.u64 = 3039; 
l1gcache_12.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22114; SumSQ.u64 = 5243850; Count.u64 = 94; Min.u64 = 222; Max.u64 = 297; 
l1gcache_12.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4937; SumSQ.u64 = 4937; Count.u64 = 4937; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 45; SumSQ.u64 = 45; Count.u64 = 45; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4982; SumSQ.u64 = 4982; Count.u64 = 4982; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1272; SumSQ.u64 = 1272; Count.u64 = 1272; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7574; SumSQ.u64 = 7574; Count.u64 = 7574; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 45; SumSQ.u64 = 45; Count.u64 = 45; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 358; SumSQ.u64 = 358; Count.u64 = 358; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 548968; SumSQ.u64 = 64321512; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_12.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 930; SumSQ.u64 = 930; Count.u64 = 930; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3726; SumSQ.u64 = 3726; Count.u64 = 3726; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 93; SumSQ.u64 = 93; Count.u64 = 93; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 690; SumSQ.u64 = 690; Count.u64 = 690; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 93; SumSQ.u64 = 93; Count.u64 = 93; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 71; SumSQ.u64 = 71; Count.u64 = 71; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 930; SumSQ.u64 = 930; Count.u64 = 930; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 93; SumSQ.u64 = 93; Count.u64 = 93; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 71; SumSQ.u64 = 71; Count.u64 = 71; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5952; SumSQ.u64 = 5952; Count.u64 = 5952; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 93; SumSQ.u64 = 93; Count.u64 = 93; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1023; SumSQ.u64 = 1023; Count.u64 = 1023; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 160060; SumSQ.u64 = 6639574; Count.u64 = 5022; Min.u64 = 29; Max.u64 = 275; 
l1gcache_13.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 522964; SumSQ.u64 = 757401898; Count.u64 = 930; Min.u64 = 159; Max.u64 = 2986; 
l1gcache_13.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 21853; SumSQ.u64 = 5170607; Count.u64 = 93; Min.u64 = 222; Max.u64 = 291; 
l1gcache_13.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4975; SumSQ.u64 = 4975; Count.u64 = 4975; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 930; SumSQ.u64 = 930; Count.u64 = 930; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 93; SumSQ.u64 = 93; Count.u64 = 93; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5022; SumSQ.u64 = 5022; Count.u64 = 5022; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1023; SumSQ.u64 = 1023; Count.u64 = 1023; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1296; SumSQ.u64 = 1296; Count.u64 = 1296; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7379; SumSQ.u64 = 7379; Count.u64 = 7379; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5952; SumSQ.u64 = 5952; Count.u64 = 5952; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 93; SumSQ.u64 = 93; Count.u64 = 93; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 690; SumSQ.u64 = 690; Count.u64 = 690; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 333; SumSQ.u64 = 333; Count.u64 = 333; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 71; SumSQ.u64 = 71; Count.u64 = 71; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 522112; SumSQ.u64 = 61964960; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_13.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3710; SumSQ.u64 = 3710; Count.u64 = 3710; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 155420; SumSQ.u64 = 6158758; Count.u64 = 4982; Min.u64 = 29; Max.u64 = 276; 
l1gcache_14.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 539625; SumSQ.u64 = 781260111; Count.u64 = 1034; Min.u64 = 159; Max.u64 = 3045; 
l1gcache_14.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22160; SumSQ.u64 = 5267662; Count.u64 = 94; Min.u64 = 222; Max.u64 = 296; 
l1gcache_14.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4938; SumSQ.u64 = 4938; Count.u64 = 4938; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4982; SumSQ.u64 = 4982; Count.u64 = 4982; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1272; SumSQ.u64 = 1272; Count.u64 = 1272; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7572; SumSQ.u64 = 7572; Count.u64 = 7572; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 358; SumSQ.u64 = 358; Count.u64 = 358; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 535153; SumSQ.u64 = 60878133; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_14.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3780; SumSQ.u64 = 3780; Count.u64 = 3780; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 162561; SumSQ.u64 = 6834451; Count.u64 = 5076; Min.u64 = 29; Max.u64 = 276; 
l1gcache_15.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 508326; SumSQ.u64 = 751168124; Count.u64 = 940; Min.u64 = 159; Max.u64 = 2960; 
l1gcache_15.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22085; SumSQ.u64 = 5226181; Count.u64 = 94; Min.u64 = 222; Max.u64 = 294; 
l1gcache_15.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5029; SumSQ.u64 = 5029; Count.u64 = 5029; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5076; SumSQ.u64 = 5076; Count.u64 = 5076; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1296; SumSQ.u64 = 1296; Count.u64 = 1296; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7454; SumSQ.u64 = 7454; Count.u64 = 7454; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 334; SumSQ.u64 = 334; Count.u64 = 334; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 507629; SumSQ.u64 = 57941339; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_15.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3710; SumSQ.u64 = 3710; Count.u64 = 3710; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 154991; SumSQ.u64 = 6126203; Count.u64 = 4982; Min.u64 = 29; Max.u64 = 294; 
l1gcache_16.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 535065; SumSQ.u64 = 791309619; Count.u64 = 1034; Min.u64 = 159; Max.u64 = 3057; 
l1gcache_16.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22169; SumSQ.u64 = 5274827; Count.u64 = 94; Min.u64 = 222; Max.u64 = 292; 
l1gcache_16.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4936; SumSQ.u64 = 4936; Count.u64 = 4936; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4982; SumSQ.u64 = 4982; Count.u64 = 4982; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1272; SumSQ.u64 = 1272; Count.u64 = 1272; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7572; SumSQ.u64 = 7572; Count.u64 = 7572; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 358; SumSQ.u64 = 358; Count.u64 = 358; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 530550; SumSQ.u64 = 58879610; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_16.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3780; SumSQ.u64 = 3780; Count.u64 = 3780; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 163400; SumSQ.u64 = 6953496; Count.u64 = 5076; Min.u64 = 29; Max.u64 = 274; 
l1gcache_17.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 527407; SumSQ.u64 = 811089849; Count.u64 = 940; Min.u64 = 159; Max.u64 = 3116; 
l1gcache_17.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22125; SumSQ.u64 = 5249043; Count.u64 = 94; Min.u64 = 222; Max.u64 = 294; 
l1gcache_17.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5029; SumSQ.u64 = 5029; Count.u64 = 5029; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5076; SumSQ.u64 = 5076; Count.u64 = 5076; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1296; SumSQ.u64 = 1296; Count.u64 = 1296; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7454; SumSQ.u64 = 7454; Count.u64 = 7454; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 334; SumSQ.u64 = 334; Count.u64 = 334; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 526929; SumSQ.u64 = 60595631; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_17.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3710; SumSQ.u64 = 3710; Count.u64 = 3710; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 156446; SumSQ.u64 = 6381094; Count.u64 = 4982; Min.u64 = 29; Max.u64 = 304; 
l1gcache_18.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 537841; SumSQ.u64 = 808683223; Count.u64 = 1034; Min.u64 = 159; Max.u64 = 3144; 
l1gcache_18.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22201; SumSQ.u64 = 5291349; Count.u64 = 94; Min.u64 = 222; Max.u64 = 292; 
l1gcache_18.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4938; SumSQ.u64 = 4938; Count.u64 = 4938; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4982; SumSQ.u64 = 4982; Count.u64 = 4982; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1272; SumSQ.u64 = 1272; Count.u64 = 1272; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7572; SumSQ.u64 = 7572; Count.u64 = 7572; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 358; SumSQ.u64 = 358; Count.u64 = 358; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 533864; SumSQ.u64 = 59462164; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_18.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3780; SumSQ.u64 = 3780; Count.u64 = 3780; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 163307; SumSQ.u64 = 6917641; Count.u64 = 5076; Min.u64 = 29; Max.u64 = 276; 
l1gcache_19.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 518952; SumSQ.u64 = 788605776; Count.u64 = 940; Min.u64 = 159; Max.u64 = 3124; 
l1gcache_19.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22097; SumSQ.u64 = 5234965; Count.u64 = 94; Min.u64 = 222; Max.u64 = 294; 
l1gcache_19.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5029; SumSQ.u64 = 5029; Count.u64 = 5029; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5076; SumSQ.u64 = 5076; Count.u64 = 5076; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1296; SumSQ.u64 = 1296; Count.u64 = 1296; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7454; SumSQ.u64 = 7454; Count.u64 = 7454; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 334; SumSQ.u64 = 334; Count.u64 = 334; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 518353; SumSQ.u64 = 59059091; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_19.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3710; SumSQ.u64 = 3710; Count.u64 = 3710; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 154653; SumSQ.u64 = 6066397; Count.u64 = 4982; Min.u64 = 29; Max.u64 = 290; 
l1gcache_20.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 544202; SumSQ.u64 = 792409054; Count.u64 = 1034; Min.u64 = 159; Max.u64 = 3107; 
l1gcache_20.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22204; SumSQ.u64 = 5291108; Count.u64 = 94; Min.u64 = 222; Max.u64 = 296; 
l1gcache_20.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4941; SumSQ.u64 = 4941; Count.u64 = 4941; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4982; SumSQ.u64 = 4982; Count.u64 = 4982; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1272; SumSQ.u64 = 1272; Count.u64 = 1272; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7572; SumSQ.u64 = 7572; Count.u64 = 7572; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 358; SumSQ.u64 = 358; Count.u64 = 358; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 539356; SumSQ.u64 = 61797014; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_20.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3780; SumSQ.u64 = 3780; Count.u64 = 3780; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 163348; SumSQ.u64 = 6946544; Count.u64 = 5076; Min.u64 = 29; Max.u64 = 286; 
l1gcache_21.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 520396; SumSQ.u64 = 789756240; Count.u64 = 940; Min.u64 = 159; Max.u64 = 3133; 
l1gcache_21.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22075; SumSQ.u64 = 5219303; Count.u64 = 94; Min.u64 = 222; Max.u64 = 284; 
l1gcache_21.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5029; SumSQ.u64 = 5029; Count.u64 = 5029; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5076; SumSQ.u64 = 5076; Count.u64 = 5076; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1296; SumSQ.u64 = 1296; Count.u64 = 1296; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7454; SumSQ.u64 = 7454; Count.u64 = 7454; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 334; SumSQ.u64 = 334; Count.u64 = 334; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 519817; SumSQ.u64 = 60407325; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_21.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3710; SumSQ.u64 = 3710; Count.u64 = 3710; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 155113; SumSQ.u64 = 6123315; Count.u64 = 4982; Min.u64 = 29; Max.u64 = 297; 
l1gcache_22.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 546379; SumSQ.u64 = 789150523; Count.u64 = 1034; Min.u64 = 159; Max.u64 = 3115; 
l1gcache_22.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22117; SumSQ.u64 = 5246243; Count.u64 = 94; Min.u64 = 222; Max.u64 = 298; 
l1gcache_22.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4939; SumSQ.u64 = 4939; Count.u64 = 4939; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4982; SumSQ.u64 = 4982; Count.u64 = 4982; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1272; SumSQ.u64 = 1272; Count.u64 = 1272; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7572; SumSQ.u64 = 7572; Count.u64 = 7572; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 358; SumSQ.u64 = 358; Count.u64 = 358; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 541705; SumSQ.u64 = 63059043; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_22.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3780; SumSQ.u64 = 3780; Count.u64 = 3780; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 163053; SumSQ.u64 = 6923615; Count.u64 = 5076; Min.u64 = 29; Max.u64 = 275; 
l1gcache_23.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 520939; SumSQ.u64 = 778749243; Count.u64 = 940; Min.u64 = 159; Max.u64 = 3051; 
l1gcache_23.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22062; SumSQ.u64 = 5214228; Count.u64 = 94; Min.u64 = 222; Max.u64 = 293; 
l1gcache_23.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5029; SumSQ.u64 = 5029; Count.u64 = 5029; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5076; SumSQ.u64 = 5076; Count.u64 = 5076; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1296; SumSQ.u64 = 1296; Count.u64 = 1296; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7454; SumSQ.u64 = 7454; Count.u64 = 7454; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 334; SumSQ.u64 = 334; Count.u64 = 334; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 520381; SumSQ.u64 = 60776099; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_23.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3710; SumSQ.u64 = 3710; Count.u64 = 3710; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 155875; SumSQ.u64 = 6243223; Count.u64 = 4982; Min.u64 = 29; Max.u64 = 304; 
l1gcache_24.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 532351; SumSQ.u64 = 745895041; Count.u64 = 1034; Min.u64 = 159; Max.u64 = 3000; 
l1gcache_24.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22087; SumSQ.u64 = 5227945; Count.u64 = 94; Min.u64 = 222; Max.u64 = 289; 
l1gcache_24.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4941; SumSQ.u64 = 4941; Count.u64 = 4941; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4982; SumSQ.u64 = 4982; Count.u64 = 4982; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1272; SumSQ.u64 = 1272; Count.u64 = 1272; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7572; SumSQ.u64 = 7572; Count.u64 = 7572; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 358; SumSQ.u64 = 358; Count.u64 = 358; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 527741; SumSQ.u64 = 60934865; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_24.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3780; SumSQ.u64 = 3780; Count.u64 = 3780; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 163393; SumSQ.u64 = 6948277; Count.u64 = 5076; Min.u64 = 29; Max.u64 = 276; 
l1gcache_25.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 523060; SumSQ.u64 = 763246460; Count.u64 = 940; Min.u64 = 159; Max.u64 = 3059; 
l1gcache_25.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22100; SumSQ.u64 = 5234232; Count.u64 = 94; Min.u64 = 222; Max.u64 = 289; 
l1gcache_25.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5029; SumSQ.u64 = 5029; Count.u64 = 5029; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5076; SumSQ.u64 = 5076; Count.u64 = 5076; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1296; SumSQ.u64 = 1296; Count.u64 = 1296; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7454; SumSQ.u64 = 7454; Count.u64 = 7454; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 334; SumSQ.u64 = 334; Count.u64 = 334; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 522549; SumSQ.u64 = 61894223; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_25.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3710; SumSQ.u64 = 3710; Count.u64 = 3710; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 155941; SumSQ.u64 = 6258149; Count.u64 = 4982; Min.u64 = 29; Max.u64 = 300; 
l1gcache_26.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 542633; SumSQ.u64 = 774346657; Count.u64 = 1034; Min.u64 = 159; Max.u64 = 3018; 
l1gcache_26.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22138; SumSQ.u64 = 5255070; Count.u64 = 94; Min.u64 = 222; Max.u64 = 291; 
l1gcache_26.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4939; SumSQ.u64 = 4939; Count.u64 = 4939; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4982; SumSQ.u64 = 4982; Count.u64 = 4982; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1272; SumSQ.u64 = 1272; Count.u64 = 1272; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7572; SumSQ.u64 = 7572; Count.u64 = 7572; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 358; SumSQ.u64 = 358; Count.u64 = 358; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 538257; SumSQ.u64 = 62452653; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_26.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3780; SumSQ.u64 = 3780; Count.u64 = 3780; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 162879; SumSQ.u64 = 6849457; Count.u64 = 5076; Min.u64 = 29; Max.u64 = 273; 
l1gcache_27.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 519518; SumSQ.u64 = 732390400; Count.u64 = 940; Min.u64 = 159; Max.u64 = 2963; 
l1gcache_27.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22093; SumSQ.u64 = 5229963; Count.u64 = 94; Min.u64 = 222; Max.u64 = 287; 
l1gcache_27.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5029; SumSQ.u64 = 5029; Count.u64 = 5029; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5076; SumSQ.u64 = 5076; Count.u64 = 5076; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1296; SumSQ.u64 = 1296; Count.u64 = 1296; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7454; SumSQ.u64 = 7454; Count.u64 = 7454; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 334; SumSQ.u64 = 334; Count.u64 = 334; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 518817; SumSQ.u64 = 61222305; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_27.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3710; SumSQ.u64 = 3710; Count.u64 = 3710; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 155745; SumSQ.u64 = 6244713; Count.u64 = 4982; Min.u64 = 29; Max.u64 = 298; 
l1gcache_28.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 536529; SumSQ.u64 = 746702151; Count.u64 = 1034; Min.u64 = 159; Max.u64 = 2986; 
l1gcache_28.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22014; SumSQ.u64 = 5186154; Count.u64 = 94; Min.u64 = 222; Max.u64 = 280; 
l1gcache_28.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4940; SumSQ.u64 = 4940; Count.u64 = 4940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4982; SumSQ.u64 = 4982; Count.u64 = 4982; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1272; SumSQ.u64 = 1272; Count.u64 = 1272; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7572; SumSQ.u64 = 7572; Count.u64 = 7572; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 358; SumSQ.u64 = 358; Count.u64 = 358; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 531976; SumSQ.u64 = 60977472; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_28.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3780; SumSQ.u64 = 3780; Count.u64 = 3780; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 162954; SumSQ.u64 = 6882470; Count.u64 = 5076; Min.u64 = 29; Max.u64 = 290; 
l1gcache_29.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 528748; SumSQ.u64 = 801041164; Count.u64 = 940; Min.u64 = 159; Max.u64 = 3146; 
l1gcache_29.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22053; SumSQ.u64 = 5208977; Count.u64 = 94; Min.u64 = 222; Max.u64 = 286; 
l1gcache_29.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5029; SumSQ.u64 = 5029; Count.u64 = 5029; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5076; SumSQ.u64 = 5076; Count.u64 = 5076; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1296; SumSQ.u64 = 1296; Count.u64 = 1296; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7454; SumSQ.u64 = 7454; Count.u64 = 7454; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 334; SumSQ.u64 = 334; Count.u64 = 334; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 528082; SumSQ.u64 = 62143700; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_29.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3710; SumSQ.u64 = 3710; Count.u64 = 3710; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 155562; SumSQ.u64 = 6257952; Count.u64 = 4982; Min.u64 = 29; Max.u64 = 300; 
l1gcache_30.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 539651; SumSQ.u64 = 778070913; Count.u64 = 1034; Min.u64 = 159; Max.u64 = 3140; 
l1gcache_30.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22011; SumSQ.u64 = 5184093; Count.u64 = 94; Min.u64 = 222; Max.u64 = 279; 
l1gcache_30.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4938; SumSQ.u64 = 4938; Count.u64 = 4938; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4982; SumSQ.u64 = 4982; Count.u64 = 4982; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1272; SumSQ.u64 = 1272; Count.u64 = 1272; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7572; SumSQ.u64 = 7572; Count.u64 = 7572; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 358; SumSQ.u64 = 358; Count.u64 = 358; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 535315; SumSQ.u64 = 61006983; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_30.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3780; SumSQ.u64 = 3780; Count.u64 = 3780; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 162893; SumSQ.u64 = 6862495; Count.u64 = 5076; Min.u64 = 29; Max.u64 = 278; 
l1gcache_31.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 532190; SumSQ.u64 = 793268830; Count.u64 = 940; Min.u64 = 159; Max.u64 = 3138; 
l1gcache_31.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22096; SumSQ.u64 = 5231322; Count.u64 = 94; Min.u64 = 222; Max.u64 = 283; 
l1gcache_31.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5029; SumSQ.u64 = 5029; Count.u64 = 5029; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5076; SumSQ.u64 = 5076; Count.u64 = 5076; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1296; SumSQ.u64 = 1296; Count.u64 = 1296; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7454; SumSQ.u64 = 7454; Count.u64 = 7454; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 334; SumSQ.u64 = 334; Count.u64 = 334; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 531506; SumSQ.u64 = 63715858; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_31.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3710; SumSQ.u64 = 3710; Count.u64 = 3710; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 155073; SumSQ.u64 = 6159607; Count.u64 = 4982; Min.u64 = 29; Max.u64 = 312; 
l1gcache_32.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 544134; SumSQ.u64 = 790463312; Count.u64 = 1034; Min.u64 = 159; Max.u64 = 3143; 
l1gcache_32.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22135; SumSQ.u64 = 5255613; Count.u64 = 94; Min.u64 = 222; Max.u64 = 293; 
l1gcache_32.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4939; SumSQ.u64 = 4939; Count.u64 = 4939; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4982; SumSQ.u64 = 4982; Count.u64 = 4982; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1272; SumSQ.u64 = 1272; Count.u64 = 1272; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7572; SumSQ.u64 = 7572; Count.u64 = 7572; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 358; SumSQ.u64 = 358; Count.u64 = 358; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 539444; SumSQ.u64 = 62122576; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_32.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3780; SumSQ.u64 = 3780; Count.u64 = 3780; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 162806; SumSQ.u64 = 6876066; Count.u64 = 5076; Min.u64 = 29; Max.u64 = 272; 
l1gcache_33.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 523863; SumSQ.u64 = 780688021; Count.u64 = 940; Min.u64 = 159; Max.u64 = 3106; 
l1gcache_33.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22134; SumSQ.u64 = 5251056; Count.u64 = 94; Min.u64 = 222; Max.u64 = 289; 
l1gcache_33.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5029; SumSQ.u64 = 5029; Count.u64 = 5029; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5076; SumSQ.u64 = 5076; Count.u64 = 5076; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1296; SumSQ.u64 = 1296; Count.u64 = 1296; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7454; SumSQ.u64 = 7454; Count.u64 = 7454; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 334; SumSQ.u64 = 334; Count.u64 = 334; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 523295; SumSQ.u64 = 61346569; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_33.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3710; SumSQ.u64 = 3710; Count.u64 = 3710; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 154565; SumSQ.u64 = 6084509; Count.u64 = 4982; Min.u64 = 29; Max.u64 = 295; 
l1gcache_34.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 554951; SumSQ.u64 = 817137489; Count.u64 = 1034; Min.u64 = 159; Max.u64 = 3104; 
l1gcache_34.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22149; SumSQ.u64 = 5263397; Count.u64 = 94; Min.u64 = 222; Max.u64 = 294; 
l1gcache_34.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4941; SumSQ.u64 = 4941; Count.u64 = 4941; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4982; SumSQ.u64 = 4982; Count.u64 = 4982; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1272; SumSQ.u64 = 1272; Count.u64 = 1272; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7572; SumSQ.u64 = 7572; Count.u64 = 7572; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 358; SumSQ.u64 = 358; Count.u64 = 358; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 550120; SumSQ.u64 = 65130634; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_34.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 930; SumSQ.u64 = 930; Count.u64 = 930; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3726; SumSQ.u64 = 3726; Count.u64 = 3726; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 93; SumSQ.u64 = 93; Count.u64 = 93; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 690; SumSQ.u64 = 690; Count.u64 = 690; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 93; SumSQ.u64 = 93; Count.u64 = 93; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 930; SumSQ.u64 = 930; Count.u64 = 930; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 93; SumSQ.u64 = 93; Count.u64 = 93; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5952; SumSQ.u64 = 5952; Count.u64 = 5952; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 93; SumSQ.u64 = 93; Count.u64 = 93; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1023; SumSQ.u64 = 1023; Count.u64 = 1023; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 161237; SumSQ.u64 = 6842377; Count.u64 = 5022; Min.u64 = 29; Max.u64 = 282; 
l1gcache_35.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 542449; SumSQ.u64 = 812091249; Count.u64 = 930; Min.u64 = 159; Max.u64 = 3139; 
l1gcache_35.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 21801; SumSQ.u64 = 5142317; Count.u64 = 93; Min.u64 = 222; Max.u64 = 281; 
l1gcache_35.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4975; SumSQ.u64 = 4975; Count.u64 = 4975; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 930; SumSQ.u64 = 930; Count.u64 = 930; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 93; SumSQ.u64 = 93; Count.u64 = 93; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5022; SumSQ.u64 = 5022; Count.u64 = 5022; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1023; SumSQ.u64 = 1023; Count.u64 = 1023; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1296; SumSQ.u64 = 1296; Count.u64 = 1296; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7377; SumSQ.u64 = 7377; Count.u64 = 7377; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5952; SumSQ.u64 = 5952; Count.u64 = 5952; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 93; SumSQ.u64 = 93; Count.u64 = 93; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 690; SumSQ.u64 = 690; Count.u64 = 690; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 333; SumSQ.u64 = 333; Count.u64 = 333; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 541896; SumSQ.u64 = 66500332; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_35.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3710; SumSQ.u64 = 3710; Count.u64 = 3710; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 155786; SumSQ.u64 = 6187572; Count.u64 = 4982; Min.u64 = 29; Max.u64 = 301; 
l1gcache_36.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 543875; SumSQ.u64 = 755299985; Count.u64 = 1034; Min.u64 = 159; Max.u64 = 3112; 
l1gcache_36.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22134; SumSQ.u64 = 5253888; Count.u64 = 94; Min.u64 = 222; Max.u64 = 292; 
l1gcache_36.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4935; SumSQ.u64 = 4935; Count.u64 = 4935; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4982; SumSQ.u64 = 4982; Count.u64 = 4982; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1272; SumSQ.u64 = 1272; Count.u64 = 1272; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7572; SumSQ.u64 = 7572; Count.u64 = 7572; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 358; SumSQ.u64 = 358; Count.u64 = 358; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 539379; SumSQ.u64 = 62168073; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_36.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3780; SumSQ.u64 = 3780; Count.u64 = 3780; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 163168; SumSQ.u64 = 6913770; Count.u64 = 5076; Min.u64 = 29; Max.u64 = 277; 
l1gcache_37.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 540603; SumSQ.u64 = 813445541; Count.u64 = 940; Min.u64 = 159; Max.u64 = 3103; 
l1gcache_37.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22108; SumSQ.u64 = 5238478; Count.u64 = 94; Min.u64 = 222; Max.u64 = 291; 
l1gcache_37.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5029; SumSQ.u64 = 5029; Count.u64 = 5029; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5076; SumSQ.u64 = 5076; Count.u64 = 5076; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1296; SumSQ.u64 = 1296; Count.u64 = 1296; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7454; SumSQ.u64 = 7454; Count.u64 = 7454; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 334; SumSQ.u64 = 334; Count.u64 = 334; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 540042; SumSQ.u64 = 65007982; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_37.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3710; SumSQ.u64 = 3710; Count.u64 = 3710; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 156070; SumSQ.u64 = 6254354; Count.u64 = 4982; Min.u64 = 29; Max.u64 = 283; 
l1gcache_38.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 549087; SumSQ.u64 = 770504245; Count.u64 = 1034; Min.u64 = 159; Max.u64 = 3035; 
l1gcache_38.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22185; SumSQ.u64 = 5281477; Count.u64 = 94; Min.u64 = 222; Max.u64 = 293; 
l1gcache_38.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4936; SumSQ.u64 = 4936; Count.u64 = 4936; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4982; SumSQ.u64 = 4982; Count.u64 = 4982; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1272; SumSQ.u64 = 1272; Count.u64 = 1272; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7572; SumSQ.u64 = 7572; Count.u64 = 7572; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 358; SumSQ.u64 = 358; Count.u64 = 358; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 544809; SumSQ.u64 = 62693509; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_38.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3780; SumSQ.u64 = 3780; Count.u64 = 3780; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 162530; SumSQ.u64 = 6835820; Count.u64 = 5076; Min.u64 = 29; Max.u64 = 275; 
l1gcache_39.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 535049; SumSQ.u64 = 797979691; Count.u64 = 940; Min.u64 = 159; Max.u64 = 2976; 
l1gcache_39.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22087; SumSQ.u64 = 5225757; Count.u64 = 94; Min.u64 = 222; Max.u64 = 289; 
l1gcache_39.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5029; SumSQ.u64 = 5029; Count.u64 = 5029; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5076; SumSQ.u64 = 5076; Count.u64 = 5076; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1296; SumSQ.u64 = 1296; Count.u64 = 1296; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7454; SumSQ.u64 = 7454; Count.u64 = 7454; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 334; SumSQ.u64 = 334; Count.u64 = 334; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 534322; SumSQ.u64 = 64313124; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_39.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3710; SumSQ.u64 = 3710; Count.u64 = 3710; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 156193; SumSQ.u64 = 6285187; Count.u64 = 4982; Min.u64 = 29; Max.u64 = 283; 
l1gcache_40.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 566474; SumSQ.u64 = 862848870; Count.u64 = 1034; Min.u64 = 159; Max.u64 = 3044; 
l1gcache_40.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22121; SumSQ.u64 = 5244297; Count.u64 = 94; Min.u64 = 222; Max.u64 = 287; 
l1gcache_40.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4939; SumSQ.u64 = 4939; Count.u64 = 4939; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4982; SumSQ.u64 = 4982; Count.u64 = 4982; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1272; SumSQ.u64 = 1272; Count.u64 = 1272; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7572; SumSQ.u64 = 7572; Count.u64 = 7572; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 358; SumSQ.u64 = 358; Count.u64 = 358; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 562190; SumSQ.u64 = 67657780; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_40.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3780; SumSQ.u64 = 3780; Count.u64 = 3780; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 163366; SumSQ.u64 = 6945880; Count.u64 = 5076; Min.u64 = 29; Max.u64 = 286; 
l1gcache_41.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 521206; SumSQ.u64 = 795991432; Count.u64 = 940; Min.u64 = 159; Max.u64 = 3142; 
l1gcache_41.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22037; SumSQ.u64 = 5199833; Count.u64 = 94; Min.u64 = 222; Max.u64 = 282; 
l1gcache_41.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5029; SumSQ.u64 = 5029; Count.u64 = 5029; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5076; SumSQ.u64 = 5076; Count.u64 = 5076; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1296; SumSQ.u64 = 1296; Count.u64 = 1296; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7454; SumSQ.u64 = 7454; Count.u64 = 7454; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 334; SumSQ.u64 = 334; Count.u64 = 334; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 520606; SumSQ.u64 = 59989922; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_41.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3710; SumSQ.u64 = 3710; Count.u64 = 3710; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 155018; SumSQ.u64 = 6133956; Count.u64 = 4982; Min.u64 = 29; Max.u64 = 286; 
l1gcache_42.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 550328; SumSQ.u64 = 791240224; Count.u64 = 1034; Min.u64 = 159; Max.u64 = 3137; 
l1gcache_42.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22120; SumSQ.u64 = 5245336; Count.u64 = 94; Min.u64 = 222; Max.u64 = 288; 
l1gcache_42.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4937; SumSQ.u64 = 4937; Count.u64 = 4937; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 45; SumSQ.u64 = 45; Count.u64 = 45; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4982; SumSQ.u64 = 4982; Count.u64 = 4982; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1272; SumSQ.u64 = 1272; Count.u64 = 1272; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7572; SumSQ.u64 = 7572; Count.u64 = 7572; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 45; SumSQ.u64 = 45; Count.u64 = 45; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 358; SumSQ.u64 = 358; Count.u64 = 358; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 545803; SumSQ.u64 = 62858269; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_42.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3780; SumSQ.u64 = 3780; Count.u64 = 3780; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 162869; SumSQ.u64 = 6852229; Count.u64 = 5076; Min.u64 = 29; Max.u64 = 282; 
l1gcache_43.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 540334; SumSQ.u64 = 836244056; Count.u64 = 940; Min.u64 = 159; Max.u64 = 3145; 
l1gcache_43.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22120; SumSQ.u64 = 5244368; Count.u64 = 94; Min.u64 = 222; Max.u64 = 287; 
l1gcache_43.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5029; SumSQ.u64 = 5029; Count.u64 = 5029; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5076; SumSQ.u64 = 5076; Count.u64 = 5076; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1296; SumSQ.u64 = 1296; Count.u64 = 1296; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7454; SumSQ.u64 = 7454; Count.u64 = 7454; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 334; SumSQ.u64 = 334; Count.u64 = 334; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 539650; SumSQ.u64 = 64088548; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_43.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3710; SumSQ.u64 = 3710; Count.u64 = 3710; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 156265; SumSQ.u64 = 6311881; Count.u64 = 4982; Min.u64 = 29; Max.u64 = 286; 
l1gcache_44.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 542121; SumSQ.u64 = 779853891; Count.u64 = 1034; Min.u64 = 159; Max.u64 = 3124; 
l1gcache_44.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22144; SumSQ.u64 = 5259652; Count.u64 = 94; Min.u64 = 222; Max.u64 = 297; 
l1gcache_44.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4940; SumSQ.u64 = 4940; Count.u64 = 4940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4982; SumSQ.u64 = 4982; Count.u64 = 4982; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1272; SumSQ.u64 = 1272; Count.u64 = 1272; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7572; SumSQ.u64 = 7572; Count.u64 = 7572; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 358; SumSQ.u64 = 358; Count.u64 = 358; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 537815; SumSQ.u64 = 61376877; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_44.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3780; SumSQ.u64 = 3780; Count.u64 = 3780; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 163537; SumSQ.u64 = 6956585; Count.u64 = 5076; Min.u64 = 29; Max.u64 = 276; 
l1gcache_45.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 534658; SumSQ.u64 = 775975214; Count.u64 = 940; Min.u64 = 159; Max.u64 = 3112; 
l1gcache_45.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22097; SumSQ.u64 = 5232335; Count.u64 = 94; Min.u64 = 222; Max.u64 = 289; 
l1gcache_45.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5029; SumSQ.u64 = 5029; Count.u64 = 5029; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5076; SumSQ.u64 = 5076; Count.u64 = 5076; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1296; SumSQ.u64 = 1296; Count.u64 = 1296; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7454; SumSQ.u64 = 7454; Count.u64 = 7454; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 334; SumSQ.u64 = 334; Count.u64 = 334; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 534125; SumSQ.u64 = 63730005; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_45.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3710; SumSQ.u64 = 3710; Count.u64 = 3710; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 155847; SumSQ.u64 = 6234729; Count.u64 = 4982; Min.u64 = 29; Max.u64 = 284; 
l1gcache_46.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 563229; SumSQ.u64 = 822629309; Count.u64 = 1034; Min.u64 = 159; Max.u64 = 3133; 
l1gcache_46.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22149; SumSQ.u64 = 5263739; Count.u64 = 94; Min.u64 = 222; Max.u64 = 300; 
l1gcache_46.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4936; SumSQ.u64 = 4936; Count.u64 = 4936; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4982; SumSQ.u64 = 4982; Count.u64 = 4982; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1272; SumSQ.u64 = 1272; Count.u64 = 1272; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7572; SumSQ.u64 = 7572; Count.u64 = 7572; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 358; SumSQ.u64 = 358; Count.u64 = 358; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 558978; SumSQ.u64 = 65804584; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_46.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3780; SumSQ.u64 = 3780; Count.u64 = 3780; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 163262; SumSQ.u64 = 6903740; Count.u64 = 5076; Min.u64 = 29; Max.u64 = 285; 
l1gcache_47.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 531329; SumSQ.u64 = 770500353; Count.u64 = 940; Min.u64 = 159; Max.u64 = 3126; 
l1gcache_47.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22058; SumSQ.u64 = 5210696; Count.u64 = 94; Min.u64 = 222; Max.u64 = 285; 
l1gcache_47.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5029; SumSQ.u64 = 5029; Count.u64 = 5029; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5076; SumSQ.u64 = 5076; Count.u64 = 5076; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1296; SumSQ.u64 = 1296; Count.u64 = 1296; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7454; SumSQ.u64 = 7454; Count.u64 = 7454; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 334; SumSQ.u64 = 334; Count.u64 = 334; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 530647; SumSQ.u64 = 62828519; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_47.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3710; SumSQ.u64 = 3710; Count.u64 = 3710; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 155685; SumSQ.u64 = 6203801; Count.u64 = 4982; Min.u64 = 29; Max.u64 = 282; 
l1gcache_48.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 552815; SumSQ.u64 = 775242583; Count.u64 = 1034; Min.u64 = 159; Max.u64 = 3085; 
l1gcache_48.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22138; SumSQ.u64 = 5254432; Count.u64 = 94; Min.u64 = 222; Max.u64 = 286; 
l1gcache_48.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4937; SumSQ.u64 = 4937; Count.u64 = 4937; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 45; SumSQ.u64 = 45; Count.u64 = 45; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4982; SumSQ.u64 = 4982; Count.u64 = 4982; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1272; SumSQ.u64 = 1272; Count.u64 = 1272; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7572; SumSQ.u64 = 7572; Count.u64 = 7572; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 45; SumSQ.u64 = 45; Count.u64 = 45; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 358; SumSQ.u64 = 358; Count.u64 = 358; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 548417; SumSQ.u64 = 63978175; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_48.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3780; SumSQ.u64 = 3780; Count.u64 = 3780; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 162437; SumSQ.u64 = 6790031; Count.u64 = 5076; Min.u64 = 29; Max.u64 = 276; 
l1gcache_49.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 554226; SumSQ.u64 = 843213834; Count.u64 = 940; Min.u64 = 159; Max.u64 = 3018; 
l1gcache_49.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22095; SumSQ.u64 = 5231657; Count.u64 = 94; Min.u64 = 222; Max.u64 = 296; 
l1gcache_49.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5029; SumSQ.u64 = 5029; Count.u64 = 5029; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5076; SumSQ.u64 = 5076; Count.u64 = 5076; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1296; SumSQ.u64 = 1296; Count.u64 = 1296; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7454; SumSQ.u64 = 7454; Count.u64 = 7454; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 334; SumSQ.u64 = 334; Count.u64 = 334; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 553415; SumSQ.u64 = 67574725; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_49.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3710; SumSQ.u64 = 3710; Count.u64 = 3710; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 155961; SumSQ.u64 = 6277163; Count.u64 = 4982; Min.u64 = 29; Max.u64 = 280; 
l1gcache_50.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 554392; SumSQ.u64 = 781398392; Count.u64 = 1034; Min.u64 = 159; Max.u64 = 2982; 
l1gcache_50.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22089; SumSQ.u64 = 5231391; Count.u64 = 94; Min.u64 = 222; Max.u64 = 291; 
l1gcache_50.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4938; SumSQ.u64 = 4938; Count.u64 = 4938; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4982; SumSQ.u64 = 4982; Count.u64 = 4982; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1272; SumSQ.u64 = 1272; Count.u64 = 1272; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7572; SumSQ.u64 = 7572; Count.u64 = 7572; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 358; SumSQ.u64 = 358; Count.u64 = 358; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 550104; SumSQ.u64 = 64024956; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_50.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3780; SumSQ.u64 = 3780; Count.u64 = 3780; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 163028; SumSQ.u64 = 6854830; Count.u64 = 5076; Min.u64 = 29; Max.u64 = 274; 
l1gcache_51.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 516324; SumSQ.u64 = 735275914; Count.u64 = 940; Min.u64 = 159; Max.u64 = 3021; 
l1gcache_51.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22021; SumSQ.u64 = 5192327; Count.u64 = 94; Min.u64 = 222; Max.u64 = 286; 
l1gcache_51.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5029; SumSQ.u64 = 5029; Count.u64 = 5029; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5076; SumSQ.u64 = 5076; Count.u64 = 5076; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1296; SumSQ.u64 = 1296; Count.u64 = 1296; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7454; SumSQ.u64 = 7454; Count.u64 = 7454; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 334; SumSQ.u64 = 334; Count.u64 = 334; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 515535; SumSQ.u64 = 59844725; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_51.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3710; SumSQ.u64 = 3710; Count.u64 = 3710; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 156452; SumSQ.u64 = 6334528; Count.u64 = 4982; Min.u64 = 29; Max.u64 = 281; 
l1gcache_52.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 561887; SumSQ.u64 = 836132697; Count.u64 = 1034; Min.u64 = 159; Max.u64 = 2998; 
l1gcache_52.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22129; SumSQ.u64 = 5253821; Count.u64 = 94; Min.u64 = 222; Max.u64 = 298; 
l1gcache_52.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4938; SumSQ.u64 = 4938; Count.u64 = 4938; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4982; SumSQ.u64 = 4982; Count.u64 = 4982; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1272; SumSQ.u64 = 1272; Count.u64 = 1272; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7572; SumSQ.u64 = 7572; Count.u64 = 7572; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 358; SumSQ.u64 = 358; Count.u64 = 358; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 557688; SumSQ.u64 = 65751492; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_52.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3780; SumSQ.u64 = 3780; Count.u64 = 3780; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 162367; SumSQ.u64 = 6769305; Count.u64 = 5076; Min.u64 = 29; Max.u64 = 274; 
l1gcache_53.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 553260; SumSQ.u64 = 848108532; Count.u64 = 940; Min.u64 = 159; Max.u64 = 3021; 
l1gcache_53.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22063; SumSQ.u64 = 5213011; Count.u64 = 94; Min.u64 = 222; Max.u64 = 284; 
l1gcache_53.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5029; SumSQ.u64 = 5029; Count.u64 = 5029; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5076; SumSQ.u64 = 5076; Count.u64 = 5076; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1296; SumSQ.u64 = 1296; Count.u64 = 1296; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7454; SumSQ.u64 = 7454; Count.u64 = 7454; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 334; SumSQ.u64 = 334; Count.u64 = 334; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 552346; SumSQ.u64 = 66917692; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_53.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3710; SumSQ.u64 = 3710; Count.u64 = 3710; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 156836; SumSQ.u64 = 6389894; Count.u64 = 4982; Min.u64 = 29; Max.u64 = 282; 
l1gcache_54.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 587683; SumSQ.u64 = 958009299; Count.u64 = 1034; Min.u64 = 159; Max.u64 = 3146; 
l1gcache_54.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22202; SumSQ.u64 = 5290830; Count.u64 = 94; Min.u64 = 222; Max.u64 = 298; 
l1gcache_54.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4938; SumSQ.u64 = 4938; Count.u64 = 4938; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4982; SumSQ.u64 = 4982; Count.u64 = 4982; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1272; SumSQ.u64 = 1272; Count.u64 = 1272; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7572; SumSQ.u64 = 7572; Count.u64 = 7572; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 358; SumSQ.u64 = 358; Count.u64 = 358; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 583654; SumSQ.u64 = 69569184; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_54.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3780; SumSQ.u64 = 3780; Count.u64 = 3780; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 161916; SumSQ.u64 = 6759328; Count.u64 = 5076; Min.u64 = 29; Max.u64 = 273; 
l1gcache_55.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 552662; SumSQ.u64 = 880609046; Count.u64 = 940; Min.u64 = 159; Max.u64 = 3023; 
l1gcache_55.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22089; SumSQ.u64 = 5229443; Count.u64 = 94; Min.u64 = 222; Max.u64 = 296; 
l1gcache_55.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5029; SumSQ.u64 = 5029; Count.u64 = 5029; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5076; SumSQ.u64 = 5076; Count.u64 = 5076; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1296; SumSQ.u64 = 1296; Count.u64 = 1296; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7454; SumSQ.u64 = 7454; Count.u64 = 7454; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 334; SumSQ.u64 = 334; Count.u64 = 334; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 551819; SumSQ.u64 = 66101861; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_55.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3710; SumSQ.u64 = 3710; Count.u64 = 3710; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 156838; SumSQ.u64 = 6405386; Count.u64 = 4982; Min.u64 = 29; Max.u64 = 286; 
l1gcache_56.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 571437; SumSQ.u64 = 863649247; Count.u64 = 1034; Min.u64 = 159; Max.u64 = 3102; 
l1gcache_56.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22149; SumSQ.u64 = 5260063; Count.u64 = 94; Min.u64 = 222; Max.u64 = 286; 
l1gcache_56.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4936; SumSQ.u64 = 4936; Count.u64 = 4936; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4982; SumSQ.u64 = 4982; Count.u64 = 4982; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1272; SumSQ.u64 = 1272; Count.u64 = 1272; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7572; SumSQ.u64 = 7572; Count.u64 = 7572; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 358; SumSQ.u64 = 358; Count.u64 = 358; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 567462; SumSQ.u64 = 65987852; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_56.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 930; SumSQ.u64 = 930; Count.u64 = 930; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3780; SumSQ.u64 = 3780; Count.u64 = 3780; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 93; SumSQ.u64 = 93; Count.u64 = 93; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 230; SumSQ.u64 = 230; Count.u64 = 230; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 93; SumSQ.u64 = 93; Count.u64 = 93; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 930; SumSQ.u64 = 930; Count.u64 = 930; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 93; SumSQ.u64 = 93; Count.u64 = 93; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 230; SumSQ.u64 = 230; Count.u64 = 230; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5952; SumSQ.u64 = 5952; Count.u64 = 5952; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 93; SumSQ.u64 = 93; Count.u64 = 93; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1023; SumSQ.u64 = 1023; Count.u64 = 1023; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 161564; SumSQ.u64 = 6869286; Count.u64 = 5022; Min.u64 = 29; Max.u64 = 284; 
l1gcache_57.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 505031; SumSQ.u64 = 730548049; Count.u64 = 930; Min.u64 = 159; Max.u64 = 2820; 
l1gcache_57.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 21723; SumSQ.u64 = 5103425; Count.u64 = 93; Min.u64 = 222; Max.u64 = 288; 
l1gcache_57.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4975; SumSQ.u64 = 4975; Count.u64 = 4975; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 930; SumSQ.u64 = 930; Count.u64 = 930; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 93; SumSQ.u64 = 93; Count.u64 = 93; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5022; SumSQ.u64 = 5022; Count.u64 = 5022; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1023; SumSQ.u64 = 1023; Count.u64 = 1023; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1242; SumSQ.u64 = 1242; Count.u64 = 1242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 230; SumSQ.u64 = 230; Count.u64 = 230; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7367; SumSQ.u64 = 7367; Count.u64 = 7367; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5952; SumSQ.u64 = 5952; Count.u64 = 5952; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 93; SumSQ.u64 = 93; Count.u64 = 93; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 323; SumSQ.u64 = 323; Count.u64 = 323; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 230; SumSQ.u64 = 230; Count.u64 = 230; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 504388; SumSQ.u64 = 56997730; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 184; 
l1gcache_57.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3816; SumSQ.u64 = 3816; Count.u64 = 3816; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 792; SumSQ.u64 = 792; Count.u64 = 792; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 156037; SumSQ.u64 = 6250583; Count.u64 = 4982; Min.u64 = 29; Max.u64 = 297; 
l1gcache_58.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 472137; SumSQ.u64 = 560540799; Count.u64 = 1034; Min.u64 = 159; Max.u64 = 3002; 
l1gcache_58.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22000; SumSQ.u64 = 5185136; Count.u64 = 94; Min.u64 = 222; Max.u64 = 288; 
l1gcache_58.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4937; SumSQ.u64 = 4937; Count.u64 = 4937; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 45; SumSQ.u64 = 45; Count.u64 = 45; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4982; SumSQ.u64 = 4982; Count.u64 = 4982; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1166; SumSQ.u64 = 1166; Count.u64 = 1166; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7550; SumSQ.u64 = 7550; Count.u64 = 7550; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 45; SumSQ.u64 = 45; Count.u64 = 45; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 792; SumSQ.u64 = 792; Count.u64 = 792; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 336; SumSQ.u64 = 336; Count.u64 = 336; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 467524; SumSQ.u64 = 46745704; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_58.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3888; SumSQ.u64 = 3888; Count.u64 = 3888; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 720; SumSQ.u64 = 720; Count.u64 = 720; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 161643; SumSQ.u64 = 6632591; Count.u64 = 5076; Min.u64 = 29; Max.u64 = 274; 
l1gcache_59.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 452534; SumSQ.u64 = 570181564; Count.u64 = 940; Min.u64 = 159; Max.u64 = 2945; 
l1gcache_59.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 21847; SumSQ.u64 = 5100473; Count.u64 = 94; Min.u64 = 222; Max.u64 = 265; 
l1gcache_59.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5029; SumSQ.u64 = 5029; Count.u64 = 5029; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5076; SumSQ.u64 = 5076; Count.u64 = 5076; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1188; SumSQ.u64 = 1188; Count.u64 = 1188; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7434; SumSQ.u64 = 7434; Count.u64 = 7434; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 720; SumSQ.u64 = 720; Count.u64 = 720; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 314; SumSQ.u64 = 314; Count.u64 = 314; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 451175; SumSQ.u64 = 45761793; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_59.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3816; SumSQ.u64 = 3816; Count.u64 = 3816; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 792; SumSQ.u64 = 792; Count.u64 = 792; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 156441; SumSQ.u64 = 6283673; Count.u64 = 4982; Min.u64 = 29; Max.u64 = 288; 
l1gcache_60.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 467537; SumSQ.u64 = 553091083; Count.u64 = 1034; Min.u64 = 159; Max.u64 = 3005; 
l1gcache_60.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 21991; SumSQ.u64 = 5180527; Count.u64 = 94; Min.u64 = 222; Max.u64 = 299; 
l1gcache_60.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4937; SumSQ.u64 = 4937; Count.u64 = 4937; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 45; SumSQ.u64 = 45; Count.u64 = 45; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4982; SumSQ.u64 = 4982; Count.u64 = 4982; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1166; SumSQ.u64 = 1166; Count.u64 = 1166; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7550; SumSQ.u64 = 7550; Count.u64 = 7550; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 45; SumSQ.u64 = 45; Count.u64 = 45; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 792; SumSQ.u64 = 792; Count.u64 = 792; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 336; SumSQ.u64 = 336; Count.u64 = 336; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 463015; SumSQ.u64 = 45240975; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_60.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3888; SumSQ.u64 = 3888; Count.u64 = 3888; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 720; SumSQ.u64 = 720; Count.u64 = 720; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 162142; SumSQ.u64 = 6707498; Count.u64 = 5076; Min.u64 = 29; Max.u64 = 273; 
l1gcache_61.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 462407; SumSQ.u64 = 620073315; Count.u64 = 940; Min.u64 = 159; Max.u64 = 2946; 
l1gcache_61.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 21877; SumSQ.u64 = 5119203; Count.u64 = 94; Min.u64 = 222; Max.u64 = 281; 
l1gcache_61.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5029; SumSQ.u64 = 5029; Count.u64 = 5029; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5076; SumSQ.u64 = 5076; Count.u64 = 5076; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1188; SumSQ.u64 = 1188; Count.u64 = 1188; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7434; SumSQ.u64 = 7434; Count.u64 = 7434; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 720; SumSQ.u64 = 720; Count.u64 = 720; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 314; SumSQ.u64 = 314; Count.u64 = 314; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 461249; SumSQ.u64 = 46711739; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_61.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3816; SumSQ.u64 = 3816; Count.u64 = 3816; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 792; SumSQ.u64 = 792; Count.u64 = 792; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 156852; SumSQ.u64 = 6364588; Count.u64 = 4982; Min.u64 = 29; Max.u64 = 276; 
l1gcache_62.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 480025; SumSQ.u64 = 625473353; Count.u64 = 1034; Min.u64 = 159; Max.u64 = 3005; 
l1gcache_62.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22040; SumSQ.u64 = 5205270; Count.u64 = 94; Min.u64 = 222; Max.u64 = 294; 
l1gcache_62.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4936; SumSQ.u64 = 4936; Count.u64 = 4936; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4982; SumSQ.u64 = 4982; Count.u64 = 4982; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1166; SumSQ.u64 = 1166; Count.u64 = 1166; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7550; SumSQ.u64 = 7550; Count.u64 = 7550; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 792; SumSQ.u64 = 792; Count.u64 = 792; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 336; SumSQ.u64 = 336; Count.u64 = 336; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 475792; SumSQ.u64 = 46595482; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_62.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3888; SumSQ.u64 = 3888; Count.u64 = 3888; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 720; SumSQ.u64 = 720; Count.u64 = 720; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 162188; SumSQ.u64 = 6726066; Count.u64 = 5076; Min.u64 = 29; Max.u64 = 272; 
l1gcache_63.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 449401; SumSQ.u64 = 575619905; Count.u64 = 940; Min.u64 = 159; Max.u64 = 2957; 
l1gcache_63.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 21868; SumSQ.u64 = 5114572; Count.u64 = 94; Min.u64 = 222; Max.u64 = 271; 
l1gcache_63.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5029; SumSQ.u64 = 5029; Count.u64 = 5029; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5076; SumSQ.u64 = 5076; Count.u64 = 5076; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1188; SumSQ.u64 = 1188; Count.u64 = 1188; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7434; SumSQ.u64 = 7434; Count.u64 = 7434; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 720; SumSQ.u64 = 720; Count.u64 = 720; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 314; SumSQ.u64 = 314; Count.u64 = 314; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 448280; SumSQ.u64 = 44844766; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_63.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3816; SumSQ.u64 = 3816; Count.u64 = 3816; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 792; SumSQ.u64 = 792; Count.u64 = 792; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 156794; SumSQ.u64 = 6347464; Count.u64 = 4982; Min.u64 = 29; Max.u64 = 279; 
l1gcache_64.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 482872; SumSQ.u64 = 618547320; Count.u64 = 1034; Min.u64 = 159; Max.u64 = 2995; 
l1gcache_64.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22065; SumSQ.u64 = 5219497; Count.u64 = 94; Min.u64 = 222; Max.u64 = 297; 
l1gcache_64.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4937; SumSQ.u64 = 4937; Count.u64 = 4937; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 45; SumSQ.u64 = 45; Count.u64 = 45; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4982; SumSQ.u64 = 4982; Count.u64 = 4982; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1166; SumSQ.u64 = 1166; Count.u64 = 1166; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7550; SumSQ.u64 = 7550; Count.u64 = 7550; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 45; SumSQ.u64 = 45; Count.u64 = 45; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 792; SumSQ.u64 = 792; Count.u64 = 792; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 336; SumSQ.u64 = 336; Count.u64 = 336; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 478635; SumSQ.u64 = 47477751; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_64.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3888; SumSQ.u64 = 3888; Count.u64 = 3888; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 720; SumSQ.u64 = 720; Count.u64 = 720; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 162863; SumSQ.u64 = 6845995; Count.u64 = 5076; Min.u64 = 29; Max.u64 = 279; 
l1gcache_65.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 483985; SumSQ.u64 = 708908929; Count.u64 = 940; Min.u64 = 159; Max.u64 = 2955; 
l1gcache_65.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 21882; SumSQ.u64 = 5120022; Count.u64 = 94; Min.u64 = 222; Max.u64 = 274; 
l1gcache_65.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5029; SumSQ.u64 = 5029; Count.u64 = 5029; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5076; SumSQ.u64 = 5076; Count.u64 = 5076; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1188; SumSQ.u64 = 1188; Count.u64 = 1188; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7434; SumSQ.u64 = 7434; Count.u64 = 7434; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 720; SumSQ.u64 = 720; Count.u64 = 720; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 314; SumSQ.u64 = 314; Count.u64 = 314; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 483056; SumSQ.u64 = 49161590; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_65.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3816; SumSQ.u64 = 3816; Count.u64 = 3816; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 792; SumSQ.u64 = 792; Count.u64 = 792; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 156491; SumSQ.u64 = 6354663; Count.u64 = 4982; Min.u64 = 29; Max.u64 = 288; 
l1gcache_66.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 511997; SumSQ.u64 = 800105697; Count.u64 = 1034; Min.u64 = 159; Max.u64 = 2998; 
l1gcache_66.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22086; SumSQ.u64 = 5231192; Count.u64 = 94; Min.u64 = 222; Max.u64 = 300; 
l1gcache_66.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4937; SumSQ.u64 = 4937; Count.u64 = 4937; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 45; SumSQ.u64 = 45; Count.u64 = 45; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4982; SumSQ.u64 = 4982; Count.u64 = 4982; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1166; SumSQ.u64 = 1166; Count.u64 = 1166; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7550; SumSQ.u64 = 7550; Count.u64 = 7550; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 45; SumSQ.u64 = 45; Count.u64 = 45; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 792; SumSQ.u64 = 792; Count.u64 = 792; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 336; SumSQ.u64 = 336; Count.u64 = 336; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 507781; SumSQ.u64 = 50502511; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_66.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3888; SumSQ.u64 = 3888; Count.u64 = 3888; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 720; SumSQ.u64 = 720; Count.u64 = 720; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 162467; SumSQ.u64 = 6803845; Count.u64 = 5076; Min.u64 = 29; Max.u64 = 275; 
l1gcache_67.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 481312; SumSQ.u64 = 695411568; Count.u64 = 940; Min.u64 = 159; Max.u64 = 2956; 
l1gcache_67.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 21865; SumSQ.u64 = 5111651; Count.u64 = 94; Min.u64 = 222; Max.u64 = 277; 
l1gcache_67.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5029; SumSQ.u64 = 5029; Count.u64 = 5029; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5076; SumSQ.u64 = 5076; Count.u64 = 5076; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1188; SumSQ.u64 = 1188; Count.u64 = 1188; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7434; SumSQ.u64 = 7434; Count.u64 = 7434; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 720; SumSQ.u64 = 720; Count.u64 = 720; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 314; SumSQ.u64 = 314; Count.u64 = 314; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 480301; SumSQ.u64 = 48825063; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_67.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3816; SumSQ.u64 = 3816; Count.u64 = 3816; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 792; SumSQ.u64 = 792; Count.u64 = 792; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 154905; SumSQ.u64 = 6107113; Count.u64 = 4982; Min.u64 = 29; Max.u64 = 285; 
l1gcache_68.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 495430; SumSQ.u64 = 686560632; Count.u64 = 1034; Min.u64 = 159; Max.u64 = 3011; 
l1gcache_68.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22049; SumSQ.u64 = 5210797; Count.u64 = 94; Min.u64 = 222; Max.u64 = 299; 
l1gcache_68.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4938; SumSQ.u64 = 4938; Count.u64 = 4938; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4982; SumSQ.u64 = 4982; Count.u64 = 4982; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1166; SumSQ.u64 = 1166; Count.u64 = 1166; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7550; SumSQ.u64 = 7550; Count.u64 = 7550; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 792; SumSQ.u64 = 792; Count.u64 = 792; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 336; SumSQ.u64 = 336; Count.u64 = 336; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 490599; SumSQ.u64 = 48501389; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_68.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3888; SumSQ.u64 = 3888; Count.u64 = 3888; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 720; SumSQ.u64 = 720; Count.u64 = 720; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 162197; SumSQ.u64 = 6749217; Count.u64 = 5076; Min.u64 = 29; Max.u64 = 273; 
l1gcache_69.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 476185; SumSQ.u64 = 652277387; Count.u64 = 940; Min.u64 = 159; Max.u64 = 2944; 
l1gcache_69.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 21866; SumSQ.u64 = 5109982; Count.u64 = 94; Min.u64 = 222; Max.u64 = 268; 
l1gcache_69.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5029; SumSQ.u64 = 5029; Count.u64 = 5029; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 940; SumSQ.u64 = 940; Count.u64 = 940; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5076; SumSQ.u64 = 5076; Count.u64 = 5076; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1188; SumSQ.u64 = 1188; Count.u64 = 1188; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7434; SumSQ.u64 = 7434; Count.u64 = 7434; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 720; SumSQ.u64 = 720; Count.u64 = 720; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 314; SumSQ.u64 = 314; Count.u64 = 314; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 475071; SumSQ.u64 = 48570053; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_69.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3816; SumSQ.u64 = 3816; Count.u64 = 3816; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 792; SumSQ.u64 = 792; Count.u64 = 792; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 156129; SumSQ.u64 = 6252883; Count.u64 = 4982; Min.u64 = 29; Max.u64 = 295; 
l1gcache_70.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 495111; SumSQ.u64 = 685268111; Count.u64 = 1034; Min.u64 = 159; Max.u64 = 3008; 
l1gcache_70.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22092; SumSQ.u64 = 5235290; Count.u64 = 94; Min.u64 = 222; Max.u64 = 299; 
l1gcache_70.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4938; SumSQ.u64 = 4938; Count.u64 = 4938; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1034; SumSQ.u64 = 1034; Count.u64 = 1034; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4982; SumSQ.u64 = 4982; Count.u64 = 4982; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1128; SumSQ.u64 = 1128; Count.u64 = 1128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1166; SumSQ.u64 = 1166; Count.u64 = 1166; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7550; SumSQ.u64 = 7550; Count.u64 = 7550; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 6016; SumSQ.u64 = 6016; Count.u64 = 6016; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 792; SumSQ.u64 = 792; Count.u64 = 792; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 336; SumSQ.u64 = 336; Count.u64 = 336; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 490537; SumSQ.u64 = 48104805; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_70.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 930; SumSQ.u64 = 930; Count.u64 = 930; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3834; SumSQ.u64 = 3834; Count.u64 = 3834; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 93; SumSQ.u64 = 93; Count.u64 = 93; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 710; SumSQ.u64 = 710; Count.u64 = 710; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 93; SumSQ.u64 = 93; Count.u64 = 93; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 930; SumSQ.u64 = 930; Count.u64 = 930; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 93; SumSQ.u64 = 93; Count.u64 = 93; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5952; SumSQ.u64 = 5952; Count.u64 = 5952; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 93; SumSQ.u64 = 93; Count.u64 = 93; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1023; SumSQ.u64 = 1023; Count.u64 = 1023; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 160523; SumSQ.u64 = 6695341; Count.u64 = 5022; Min.u64 = 29; Max.u64 = 273; 
l1gcache_71.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 493954; SumSQ.u64 = 760350564; Count.u64 = 930; Min.u64 = 159; Max.u64 = 3002; 
l1gcache_71.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 21622; SumSQ.u64 = 5052014; Count.u64 = 93; Min.u64 = 222; Max.u64 = 274; 
l1gcache_71.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4975; SumSQ.u64 = 4975; Count.u64 = 4975; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 930; SumSQ.u64 = 930; Count.u64 = 930; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 93; SumSQ.u64 = 93; Count.u64 = 93; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5022; SumSQ.u64 = 5022; Count.u64 = 5022; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1023; SumSQ.u64 = 1023; Count.u64 = 1023; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1188; SumSQ.u64 = 1188; Count.u64 = 1188; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7358; SumSQ.u64 = 7358; Count.u64 = 7358; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5952; SumSQ.u64 = 5952; Count.u64 = 5952; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 93; SumSQ.u64 = 93; Count.u64 = 93; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 710; SumSQ.u64 = 710; Count.u64 = 710; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 313; SumSQ.u64 = 313; Count.u64 = 313; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 492839; SumSQ.u64 = 49730611; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_71.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1012; SumSQ.u64 = 1012; Count.u64 = 1012; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3710; SumSQ.u64 = 3710; Count.u64 = 3710; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1012; SumSQ.u64 = 1012; Count.u64 = 1012; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5888; SumSQ.u64 = 5888; Count.u64 = 5888; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1104; SumSQ.u64 = 1104; Count.u64 = 1104; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 153729; SumSQ.u64 = 6285657; Count.u64 = 4876; Min.u64 = 29; Max.u64 = 304; 
l1gcache_72.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 486609; SumSQ.u64 = 648286847; Count.u64 = 1012; Min.u64 = 159; Max.u64 = 3000; 
l1gcache_72.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 21515; SumSQ.u64 = 5063517; Count.u64 = 92; Min.u64 = 222; Max.u64 = 281; 
l1gcache_72.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4832; SumSQ.u64 = 4832; Count.u64 = 4832; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1012; SumSQ.u64 = 1012; Count.u64 = 1012; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4876; SumSQ.u64 = 4876; Count.u64 = 4876; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1104; SumSQ.u64 = 1104; Count.u64 = 1104; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1166; SumSQ.u64 = 1166; Count.u64 = 1166; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7396; SumSQ.u64 = 7396; Count.u64 = 7396; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5888; SumSQ.u64 = 5888; Count.u64 = 5888; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 334; SumSQ.u64 = 334; Count.u64 = 334; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 482427; SumSQ.u64 = 47715765; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_72.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 920; SumSQ.u64 = 920; Count.u64 = 920; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3780; SumSQ.u64 = 3780; Count.u64 = 3780; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 920; SumSQ.u64 = 920; Count.u64 = 920; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5888; SumSQ.u64 = 5888; Count.u64 = 5888; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1012; SumSQ.u64 = 1012; Count.u64 = 1012; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 159196; SumSQ.u64 = 6695342; Count.u64 = 4968; Min.u64 = 29; Max.u64 = 272; 
l1gcache_73.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 472774; SumSQ.u64 = 686582022; Count.u64 = 920; Min.u64 = 159; Max.u64 = 2948; 
l1gcache_73.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 21410; SumSQ.u64 = 5006718; Count.u64 = 92; Min.u64 = 222; Max.u64 = 267; 
l1gcache_73.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4922; SumSQ.u64 = 4922; Count.u64 = 4922; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 920; SumSQ.u64 = 920; Count.u64 = 920; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4968; SumSQ.u64 = 4968; Count.u64 = 4968; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1012; SumSQ.u64 = 1012; Count.u64 = 1012; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1188; SumSQ.u64 = 1188; Count.u64 = 1188; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7282; SumSQ.u64 = 7282; Count.u64 = 7282; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5888; SumSQ.u64 = 5888; Count.u64 = 5888; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 312; SumSQ.u64 = 312; Count.u64 = 312; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 471834; SumSQ.u64 = 47482652; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_73.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1012; SumSQ.u64 = 1012; Count.u64 = 1012; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3710; SumSQ.u64 = 3710; Count.u64 = 3710; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1012; SumSQ.u64 = 1012; Count.u64 = 1012; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5888; SumSQ.u64 = 5888; Count.u64 = 5888; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1104; SumSQ.u64 = 1104; Count.u64 = 1104; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 152681; SumSQ.u64 = 6100217; Count.u64 = 4876; Min.u64 = 29; Max.u64 = 290; 
l1gcache_74.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 478975; SumSQ.u64 = 624573725; Count.u64 = 1012; Min.u64 = 159; Max.u64 = 3001; 
l1gcache_74.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 21534; SumSQ.u64 = 5072408; Count.u64 = 92; Min.u64 = 222; Max.u64 = 284; 
l1gcache_74.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4836; SumSQ.u64 = 4836; Count.u64 = 4836; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1012; SumSQ.u64 = 1012; Count.u64 = 1012; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4876; SumSQ.u64 = 4876; Count.u64 = 4876; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1104; SumSQ.u64 = 1104; Count.u64 = 1104; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1166; SumSQ.u64 = 1166; Count.u64 = 1166; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7396; SumSQ.u64 = 7396; Count.u64 = 7396; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5888; SumSQ.u64 = 5888; Count.u64 = 5888; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 334; SumSQ.u64 = 334; Count.u64 = 334; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 474397; SumSQ.u64 = 46603825; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_74.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 920; SumSQ.u64 = 920; Count.u64 = 920; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3780; SumSQ.u64 = 3780; Count.u64 = 3780; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 920; SumSQ.u64 = 920; Count.u64 = 920; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5888; SumSQ.u64 = 5888; Count.u64 = 5888; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1012; SumSQ.u64 = 1012; Count.u64 = 1012; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 159089; SumSQ.u64 = 6635053; Count.u64 = 4968; Min.u64 = 29; Max.u64 = 275; 
l1gcache_75.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 464060; SumSQ.u64 = 619915054; Count.u64 = 920; Min.u64 = 159; Max.u64 = 2946; 
l1gcache_75.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 21456; SumSQ.u64 = 5030530; Count.u64 = 92; Min.u64 = 222; Max.u64 = 270; 
l1gcache_75.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4922; SumSQ.u64 = 4922; Count.u64 = 4922; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 920; SumSQ.u64 = 920; Count.u64 = 920; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4968; SumSQ.u64 = 4968; Count.u64 = 4968; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1012; SumSQ.u64 = 1012; Count.u64 = 1012; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1188; SumSQ.u64 = 1188; Count.u64 = 1188; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7282; SumSQ.u64 = 7282; Count.u64 = 7282; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5888; SumSQ.u64 = 5888; Count.u64 = 5888; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 312; SumSQ.u64 = 312; Count.u64 = 312; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 463059; SumSQ.u64 = 46252885; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_75.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1012; SumSQ.u64 = 1012; Count.u64 = 1012; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3710; SumSQ.u64 = 3710; Count.u64 = 3710; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1012; SumSQ.u64 = 1012; Count.u64 = 1012; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5888; SumSQ.u64 = 5888; Count.u64 = 5888; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1104; SumSQ.u64 = 1104; Count.u64 = 1104; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 153229; SumSQ.u64 = 6200191; Count.u64 = 4876; Min.u64 = 29; Max.u64 = 289; 
l1gcache_76.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 488525; SumSQ.u64 = 676917225; Count.u64 = 1012; Min.u64 = 159; Max.u64 = 3005; 
l1gcache_76.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 21558; SumSQ.u64 = 5086836; Count.u64 = 92; Min.u64 = 222; Max.u64 = 286; 
l1gcache_76.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4833; SumSQ.u64 = 4833; Count.u64 = 4833; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1012; SumSQ.u64 = 1012; Count.u64 = 1012; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4876; SumSQ.u64 = 4876; Count.u64 = 4876; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1104; SumSQ.u64 = 1104; Count.u64 = 1104; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1166; SumSQ.u64 = 1166; Count.u64 = 1166; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7396; SumSQ.u64 = 7396; Count.u64 = 7396; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5888; SumSQ.u64 = 5888; Count.u64 = 5888; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 334; SumSQ.u64 = 334; Count.u64 = 334; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 484185; SumSQ.u64 = 47548329; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_76.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 920; SumSQ.u64 = 920; Count.u64 = 920; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3780; SumSQ.u64 = 3780; Count.u64 = 3780; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 920; SumSQ.u64 = 920; Count.u64 = 920; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5888; SumSQ.u64 = 5888; Count.u64 = 5888; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1012; SumSQ.u64 = 1012; Count.u64 = 1012; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 159282; SumSQ.u64 = 6710314; Count.u64 = 4968; Min.u64 = 29; Max.u64 = 275; 
l1gcache_77.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 461555; SumSQ.u64 = 667272859; Count.u64 = 920; Min.u64 = 159; Max.u64 = 3063; 
l1gcache_77.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 21474; SumSQ.u64 = 5041008; Count.u64 = 92; Min.u64 = 222; Max.u64 = 279; 
l1gcache_77.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4922; SumSQ.u64 = 4922; Count.u64 = 4922; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 920; SumSQ.u64 = 920; Count.u64 = 920; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4968; SumSQ.u64 = 4968; Count.u64 = 4968; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1012; SumSQ.u64 = 1012; Count.u64 = 1012; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1188; SumSQ.u64 = 1188; Count.u64 = 1188; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7282; SumSQ.u64 = 7282; Count.u64 = 7282; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5888; SumSQ.u64 = 5888; Count.u64 = 5888; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 312; SumSQ.u64 = 312; Count.u64 = 312; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 460765; SumSQ.u64 = 45518187; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_77.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1012; SumSQ.u64 = 1012; Count.u64 = 1012; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3710; SumSQ.u64 = 3710; Count.u64 = 3710; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1012; SumSQ.u64 = 1012; Count.u64 = 1012; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5888; SumSQ.u64 = 5888; Count.u64 = 5888; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1104; SumSQ.u64 = 1104; Count.u64 = 1104; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 153372; SumSQ.u64 = 6229452; Count.u64 = 4876; Min.u64 = 29; Max.u64 = 295; 
l1gcache_78.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 500593; SumSQ.u64 = 703981559; Count.u64 = 1012; Min.u64 = 159; Max.u64 = 3007; 
l1gcache_78.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 21578; SumSQ.u64 = 5098384; Count.u64 = 92; Min.u64 = 222; Max.u64 = 297; 
l1gcache_78.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4833; SumSQ.u64 = 4833; Count.u64 = 4833; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1012; SumSQ.u64 = 1012; Count.u64 = 1012; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4876; SumSQ.u64 = 4876; Count.u64 = 4876; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1104; SumSQ.u64 = 1104; Count.u64 = 1104; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1166; SumSQ.u64 = 1166; Count.u64 = 1166; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7396; SumSQ.u64 = 7396; Count.u64 = 7396; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5888; SumSQ.u64 = 5888; Count.u64 = 5888; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 770; SumSQ.u64 = 770; Count.u64 = 770; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 334; SumSQ.u64 = 334; Count.u64 = 334; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 496429; SumSQ.u64 = 49029763; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_78.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 920; SumSQ.u64 = 920; Count.u64 = 920; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3780; SumSQ.u64 = 3780; Count.u64 = 3780; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 920; SumSQ.u64 = 920; Count.u64 = 920; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5888; SumSQ.u64 = 5888; Count.u64 = 5888; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.EventStalledForLockedCacheline : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1012; SumSQ.u64 = 1012; Count.u64 = 1012; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 159177; SumSQ.u64 = 6668325; Count.u64 = 4968; Min.u64 = 29; Max.u64 = 281; 
l1gcache_79.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 465720; SumSQ.u64 = 656245678; Count.u64 = 920; Min.u64 = 159; Max.u64 = 2947; 
l1gcache_79.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 21455; SumSQ.u64 = 5030923; Count.u64 = 92; Min.u64 = 222; Max.u64 = 276; 
l1gcache_79.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.latency_FlushLine_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.latency_FlushLineInv_fail : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4922; SumSQ.u64 = 4922; Count.u64 = 4922; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 920; SumSQ.u64 = 920; Count.u64 = 920; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4968; SumSQ.u64 = 4968; Count.u64 = 4968; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1012; SumSQ.u64 = 1012; Count.u64 = 1012; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1188; SumSQ.u64 = 1188; Count.u64 = 1188; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7282; SumSQ.u64 = 7282; Count.u64 = 7282; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 5888; SumSQ.u64 = 5888; Count.u64 = 5888; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 312; SumSQ.u64 = 312; Count.u64 = 312; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 464806; SumSQ.u64 = 46782128; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 192; 
l1gcache_79.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_0.requests_received_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2463; SumSQ.u64 = 2463; Count.u64 = 2463; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_0.requests_received_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_0.requests_received_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_0.requests_received_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_0.requests_received_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_0.outstanding_requests : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1826282; SumSQ.u64 = 2123858768; Count.u64 = 8509093; Min.u64 = 0; Max.u64 = 1775; 
Simplehbm_0.latency_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1815073; SumSQ.u64 = 2123824055; Count.u64 = 2463; Min.u64 = 40; Max.u64 = 1775; 
Simplehbm_0.latency_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_0.latency_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 11209; SumSQ.u64 = 536459; Count.u64 = 240; Min.u64 = 40; Max.u64 = 65; 
Simplehbm_0.latency_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_0.latency_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_0.cycles_with_issue : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2703; SumSQ.u64 = 2703; Count.u64 = 2703; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_0.cycles_attempted_issue_but_rejected : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_0.total_cycles : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 8509093; SumSQ.u64 = 72404663682649; Count.u64 = 1; Min.u64 = 8509093; Max.u64 = 8509093; 
Simplehbm_1.requests_received_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2460; SumSQ.u64 = 2460; Count.u64 = 2460; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_1.requests_received_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_1.requests_received_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_1.requests_received_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_1.requests_received_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_1.outstanding_requests : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1822730; SumSQ.u64 = 2118503004; Count.u64 = 8509093; Min.u64 = 0; Max.u64 = 1775; 
Simplehbm_1.latency_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1811392; SumSQ.u64 = 2118436380; Count.u64 = 2460; Min.u64 = 40; Max.u64 = 1775; 
Simplehbm_1.latency_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_1.latency_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 11338; SumSQ.u64 = 550176; Count.u64 = 240; Min.u64 = 40; Max.u64 = 65; 
Simplehbm_1.latency_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_1.latency_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_1.cycles_with_issue : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2700; SumSQ.u64 = 2700; Count.u64 = 2700; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_1.cycles_attempted_issue_but_rejected : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_1.total_cycles : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 8509093; SumSQ.u64 = 72404663682649; Count.u64 = 1; Min.u64 = 8509093; Max.u64 = 8509093; 
l2gcache_0.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 682; SumSQ.u64 = 682; Count.u64 = 682; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutS_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutS_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutS_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutS_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutS_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutM_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutM_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutM_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Fetch_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Fetch_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchResp_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_AckInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_AckInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_AckInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_AckInv_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1854; SumSQ.u64 = 1854; Count.u64 = 1854; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 874; SumSQ.u64 = 874; Count.u64 = 874; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_Fetch : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_FetchInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.eventSent_ForceInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_FetchInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.eventSent_Inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 124836; SumSQ.u64 = 12608436; Count.u64 = 1236; Min.u64 = 101; Max.u64 = 101; 
l2gcache_0.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 826772; SumSQ.u64 = 1628721794; Count.u64 = 618; Min.u64 = 199; Max.u64 = 3062; 
l2gcache_0.latency_GetS_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 134074; SumSQ.u64 = 30440852; Count.u64 = 618; Min.u64 = 164; Max.u64 = 353; 
l2gcache_0.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 13428; SumSQ.u64 = 2825470; Count.u64 = 64; Min.u64 = 200; Max.u64 = 237; 
l2gcache_0.latency_GetX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 31573; SumSQ.u64 = 5192061; Count.u64 = 192; Min.u64 = 164; Max.u64 = 166; 
l2gcache_0.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.latency_GetSX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1854; SumSQ.u64 = 1854; Count.u64 = 1854; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2046; SumSQ.u64 = 2046; Count.u64 = 2046; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 682; SumSQ.u64 = 682; Count.u64 = 682; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1854; SumSQ.u64 = 1854; Count.u64 = 1854; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutS_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutE_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutE_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutE_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutE_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutE_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutE_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutM_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutM_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutM_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchResp_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.stateEvent_AckInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4220; SumSQ.u64 = 4220; Count.u64 = 4220; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 810; SumSQ.u64 = 810; Count.u64 = 810; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2472; SumSQ.u64 = 2472; Count.u64 = 2472; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 256; SumSQ.u64 = 256; Count.u64 = 256; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 682; SumSQ.u64 = 682; Count.u64 = 682; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.WriteResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.PutS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.PutM_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.PutE_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.PutX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.FetchResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.FetchXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.AckInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 956611; SumSQ.u64 = 266621307; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 460; 
l2gcache_0.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 680; SumSQ.u64 = 680; Count.u64 = 680; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 616; SumSQ.u64 = 616; Count.u64 = 616; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 616; SumSQ.u64 = 616; Count.u64 = 616; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutS_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutS_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutS_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutS_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutS_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutM_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutM_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutM_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Fetch_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Fetch_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchResp_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_AckInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_AckInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_AckInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_AckInv_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 616; SumSQ.u64 = 616; Count.u64 = 616; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1848; SumSQ.u64 = 1848; Count.u64 = 1848; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 872; SumSQ.u64 = 872; Count.u64 = 872; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_Fetch : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_FetchInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.eventSent_ForceInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_FetchInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 616; SumSQ.u64 = 616; Count.u64 = 616; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.eventSent_Inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 124432; SumSQ.u64 = 12567632; Count.u64 = 1232; Min.u64 = 101; Max.u64 = 101; 
l2gcache_1.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 816769; SumSQ.u64 = 1593417769; Count.u64 = 616; Min.u64 = 199; Max.u64 = 3056; 
l2gcache_1.latency_GetS_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 132493; SumSQ.u64 = 29973521; Count.u64 = 616; Min.u64 = 164; Max.u64 = 357; 
l2gcache_1.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 13546; SumSQ.u64 = 2875544; Count.u64 = 64; Min.u64 = 199; Max.u64 = 238; 
l2gcache_1.latency_GetX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 31595; SumSQ.u64 = 5199319; Count.u64 = 192; Min.u64 = 164; Max.u64 = 166; 
l2gcache_1.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.latency_GetSX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1848; SumSQ.u64 = 1848; Count.u64 = 1848; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 616; SumSQ.u64 = 616; Count.u64 = 616; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2040; SumSQ.u64 = 2040; Count.u64 = 2040; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 680; SumSQ.u64 = 680; Count.u64 = 680; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1848; SumSQ.u64 = 1848; Count.u64 = 1848; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutS_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutE_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutE_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutE_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutE_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutE_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutE_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutM_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutM_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutM_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchResp_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 616; SumSQ.u64 = 616; Count.u64 = 616; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.stateEvent_AckInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4208; SumSQ.u64 = 4208; Count.u64 = 4208; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 808; SumSQ.u64 = 808; Count.u64 = 808; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2464; SumSQ.u64 = 2464; Count.u64 = 2464; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 256; SumSQ.u64 = 256; Count.u64 = 256; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 680; SumSQ.u64 = 680; Count.u64 = 680; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.WriteResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.PutS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.PutM_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.PutE_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.PutX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.FetchResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.FetchXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 616; SumSQ.u64 = 616; Count.u64 = 616; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.AckInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 945299; SumSQ.u64 = 262592627; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 462; 
l2gcache_1.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 674; SumSQ.u64 = 674; Count.u64 = 674; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutS_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutS_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutS_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutS_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutS_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutM_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutM_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutM_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Fetch_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Fetch_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchResp_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_AckInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_AckInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_AckInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_AckInv_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1854; SumSQ.u64 = 1854; Count.u64 = 1854; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 842; SumSQ.u64 = 842; Count.u64 = 842; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_Fetch : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_FetchInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.eventSent_ForceInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_FetchInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.eventSent_Inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 124836; SumSQ.u64 = 12608436; Count.u64 = 1236; Min.u64 = 101; Max.u64 = 101; 
l2gcache_8.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 836459; SumSQ.u64 = 1675264157; Count.u64 = 618; Min.u64 = 199; Max.u64 = 3059; 
l2gcache_8.latency_GetS_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 134014; SumSQ.u64 = 30370928; Count.u64 = 618; Min.u64 = 164; Max.u64 = 351; 
l2gcache_8.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 12068; SumSQ.u64 = 2612394; Count.u64 = 56; Min.u64 = 199; Max.u64 = 241; 
l2gcache_8.latency_GetX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 27652; SumSQ.u64 = 4551504; Count.u64 = 168; Min.u64 = 164; Max.u64 = 166; 
l2gcache_8.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.latency_GetSX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1854; SumSQ.u64 = 1854; Count.u64 = 1854; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2022; SumSQ.u64 = 2022; Count.u64 = 2022; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 674; SumSQ.u64 = 674; Count.u64 = 674; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1854; SumSQ.u64 = 1854; Count.u64 = 1854; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutS_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutE_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutE_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutE_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutE_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutE_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutE_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutM_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutM_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutM_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchResp_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.stateEvent_AckInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4156; SumSQ.u64 = 4156; Count.u64 = 4156; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 786; SumSQ.u64 = 786; Count.u64 = 786; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2472; SumSQ.u64 = 2472; Count.u64 = 2472; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 674; SumSQ.u64 = 674; Count.u64 = 674; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.WriteResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.PutS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.PutM_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.PutE_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.PutX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.FetchResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.FetchXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.AckInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 962013; SumSQ.u64 = 270511123; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 462; 
l2gcache_8.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 673; SumSQ.u64 = 673; Count.u64 = 673; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 617; SumSQ.u64 = 617; Count.u64 = 617; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 617; SumSQ.u64 = 617; Count.u64 = 617; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutS_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutS_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutS_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutS_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutS_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutM_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutM_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutM_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Fetch_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Fetch_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchResp_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_AckInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_AckInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_AckInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_AckInv_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 617; SumSQ.u64 = 617; Count.u64 = 617; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1851; SumSQ.u64 = 1851; Count.u64 = 1851; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 841; SumSQ.u64 = 841; Count.u64 = 841; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_Fetch : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_FetchInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.eventSent_ForceInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_FetchInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 617; SumSQ.u64 = 617; Count.u64 = 617; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.eventSent_Inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 124634; SumSQ.u64 = 12588034; Count.u64 = 1234; Min.u64 = 101; Max.u64 = 101; 
l2gcache_9.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 840098; SumSQ.u64 = 1690897692; Count.u64 = 617; Min.u64 = 199; Max.u64 = 3063; 
l2gcache_9.latency_GetS_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 136548; SumSQ.u64 = 31690712; Count.u64 = 617; Min.u64 = 164; Max.u64 = 352; 
l2gcache_9.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 12198; SumSQ.u64 = 2671648; Count.u64 = 56; Min.u64 = 199; Max.u64 = 241; 
l2gcache_9.latency_GetX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 27641; SumSQ.u64 = 4547875; Count.u64 = 168; Min.u64 = 164; Max.u64 = 166; 
l2gcache_9.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.latency_GetSX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1851; SumSQ.u64 = 1851; Count.u64 = 1851; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 617; SumSQ.u64 = 617; Count.u64 = 617; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2019; SumSQ.u64 = 2019; Count.u64 = 2019; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 673; SumSQ.u64 = 673; Count.u64 = 673; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1851; SumSQ.u64 = 1851; Count.u64 = 1851; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutS_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutE_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutE_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutE_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutE_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutE_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutE_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutM_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutM_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutM_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchResp_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 617; SumSQ.u64 = 617; Count.u64 = 617; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.stateEvent_AckInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4150; SumSQ.u64 = 4150; Count.u64 = 4150; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 785; SumSQ.u64 = 785; Count.u64 = 785; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2468; SumSQ.u64 = 2468; Count.u64 = 2468; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 673; SumSQ.u64 = 673; Count.u64 = 673; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.WriteResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.PutS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.PutM_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.PutE_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.PutX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.FetchResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.FetchXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 617; SumSQ.u64 = 617; Count.u64 = 617; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.AckInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 968371; SumSQ.u64 = 271612851; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 461; 
l2gcache_9.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 673; SumSQ.u64 = 673; Count.u64 = 673; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 617; SumSQ.u64 = 617; Count.u64 = 617; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 617; SumSQ.u64 = 617; Count.u64 = 617; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutS_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutS_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutS_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutS_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutS_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutM_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutM_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutM_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Fetch_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Fetch_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchResp_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_AckInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_AckInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_AckInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_AckInv_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 617; SumSQ.u64 = 617; Count.u64 = 617; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1851; SumSQ.u64 = 1851; Count.u64 = 1851; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 841; SumSQ.u64 = 841; Count.u64 = 841; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_Fetch : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_FetchInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.eventSent_ForceInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_FetchInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 617; SumSQ.u64 = 617; Count.u64 = 617; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.eventSent_Inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 124634; SumSQ.u64 = 12588034; Count.u64 = 1234; Min.u64 = 101; Max.u64 = 101; 
l2gcache_16.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 830221; SumSQ.u64 = 1657584891; Count.u64 = 617; Min.u64 = 199; Max.u64 = 3040; 
l2gcache_16.latency_GetS_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 139137; SumSQ.u64 = 32900241; Count.u64 = 617; Min.u64 = 164; Max.u64 = 384; 
l2gcache_16.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 11722; SumSQ.u64 = 2459230; Count.u64 = 56; Min.u64 = 199; Max.u64 = 234; 
l2gcache_16.latency_GetX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 27651; SumSQ.u64 = 4551179; Count.u64 = 168; Min.u64 = 164; Max.u64 = 167; 
l2gcache_16.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.latency_GetSX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1851; SumSQ.u64 = 1851; Count.u64 = 1851; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 617; SumSQ.u64 = 617; Count.u64 = 617; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2019; SumSQ.u64 = 2019; Count.u64 = 2019; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 673; SumSQ.u64 = 673; Count.u64 = 673; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1851; SumSQ.u64 = 1851; Count.u64 = 1851; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutS_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutE_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutE_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutE_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutE_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutE_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutE_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutM_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutM_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutM_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchResp_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 617; SumSQ.u64 = 617; Count.u64 = 617; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.stateEvent_AckInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4150; SumSQ.u64 = 4150; Count.u64 = 4150; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 785; SumSQ.u64 = 785; Count.u64 = 785; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2468; SumSQ.u64 = 2468; Count.u64 = 2468; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 673; SumSQ.u64 = 673; Count.u64 = 673; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.WriteResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.PutS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.PutM_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.PutE_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.PutX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.FetchResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.FetchXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 617; SumSQ.u64 = 617; Count.u64 = 617; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.AckInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 960617; SumSQ.u64 = 268421363; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 460; 
l2gcache_16.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 616; SumSQ.u64 = 616; Count.u64 = 616; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 616; SumSQ.u64 = 616; Count.u64 = 616; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutS_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutS_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutS_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutS_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutS_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutM_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutM_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutM_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Fetch_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Fetch_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchResp_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_AckInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_AckInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_AckInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_AckInv_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 616; SumSQ.u64 = 616; Count.u64 = 616; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1848; SumSQ.u64 = 1848; Count.u64 = 1848; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 840; SumSQ.u64 = 840; Count.u64 = 840; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_Fetch : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_FetchInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.eventSent_ForceInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_FetchInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 616; SumSQ.u64 = 616; Count.u64 = 616; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.eventSent_Inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 124432; SumSQ.u64 = 12567632; Count.u64 = 1232; Min.u64 = 101; Max.u64 = 101; 
l2gcache_17.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 828160; SumSQ.u64 = 1651424518; Count.u64 = 616; Min.u64 = 199; Max.u64 = 3035; 
l2gcache_17.latency_GetS_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 138595; SumSQ.u64 = 32653565; Count.u64 = 616; Min.u64 = 164; Max.u64 = 383; 
l2gcache_17.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 11768; SumSQ.u64 = 2481232; Count.u64 = 56; Min.u64 = 199; Max.u64 = 240; 
l2gcache_17.latency_GetX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 27636; SumSQ.u64 = 4546232; Count.u64 = 168; Min.u64 = 164; Max.u64 = 166; 
l2gcache_17.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.latency_GetSX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1848; SumSQ.u64 = 1848; Count.u64 = 1848; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 616; SumSQ.u64 = 616; Count.u64 = 616; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2016; SumSQ.u64 = 2016; Count.u64 = 2016; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1848; SumSQ.u64 = 1848; Count.u64 = 1848; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutS_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutE_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutE_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutE_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutE_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutE_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutE_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutM_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutM_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutM_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchResp_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 616; SumSQ.u64 = 616; Count.u64 = 616; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.stateEvent_AckInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4144; SumSQ.u64 = 4144; Count.u64 = 4144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 784; SumSQ.u64 = 784; Count.u64 = 784; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2464; SumSQ.u64 = 2464; Count.u64 = 2464; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.WriteResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.PutS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.PutM_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.PutE_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.PutX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.FetchResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.FetchXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 616; SumSQ.u64 = 616; Count.u64 = 616; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.AckInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 958111; SumSQ.u64 = 267400117; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 460; 
l2gcache_17.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 674; SumSQ.u64 = 674; Count.u64 = 674; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 610; SumSQ.u64 = 610; Count.u64 = 610; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 610; SumSQ.u64 = 610; Count.u64 = 610; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutS_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutS_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutS_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutS_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutS_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutM_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutM_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutM_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Fetch_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Fetch_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchResp_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_AckInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_AckInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_AckInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_AckInv_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 610; SumSQ.u64 = 610; Count.u64 = 610; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1830; SumSQ.u64 = 1830; Count.u64 = 1830; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 866; SumSQ.u64 = 866; Count.u64 = 866; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_Fetch : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_FetchInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.eventSent_ForceInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_FetchInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 610; SumSQ.u64 = 610; Count.u64 = 610; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.eventSent_Inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 123220; SumSQ.u64 = 12445220; Count.u64 = 1220; Min.u64 = 101; Max.u64 = 101; 
l2gcache_24.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 831237; SumSQ.u64 = 1666215653; Count.u64 = 610; Min.u64 = 199; Max.u64 = 3047; 
l2gcache_24.latency_GetS_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 143429; SumSQ.u64 = 35573707; Count.u64 = 610; Min.u64 = 164; Max.u64 = 376; 
l2gcache_24.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 13454; SumSQ.u64 = 2836616; Count.u64 = 64; Min.u64 = 199; Max.u64 = 236; 
l2gcache_24.latency_GetX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 31600; SumSQ.u64 = 5200980; Count.u64 = 192; Min.u64 = 164; Max.u64 = 167; 
l2gcache_24.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.latency_GetSX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1830; SumSQ.u64 = 1830; Count.u64 = 1830; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 610; SumSQ.u64 = 610; Count.u64 = 610; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2022; SumSQ.u64 = 2022; Count.u64 = 2022; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 674; SumSQ.u64 = 674; Count.u64 = 674; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1830; SumSQ.u64 = 1830; Count.u64 = 1830; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutS_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutE_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutE_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutE_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutE_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutE_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutE_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutM_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutM_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutM_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchResp_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 610; SumSQ.u64 = 610; Count.u64 = 610; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.stateEvent_AckInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4172; SumSQ.u64 = 4172; Count.u64 = 4172; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 802; SumSQ.u64 = 802; Count.u64 = 802; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2440; SumSQ.u64 = 2440; Count.u64 = 2440; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 256; SumSQ.u64 = 256; Count.u64 = 256; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 674; SumSQ.u64 = 674; Count.u64 = 674; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.WriteResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.PutS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.PutM_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.PutE_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.PutX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.FetchResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.FetchXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 610; SumSQ.u64 = 610; Count.u64 = 610; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.AckInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 971012; SumSQ.u64 = 268806182; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 458; 
l2gcache_24.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 675; SumSQ.u64 = 675; Count.u64 = 675; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 611; SumSQ.u64 = 611; Count.u64 = 611; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 611; SumSQ.u64 = 611; Count.u64 = 611; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutS_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutS_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutS_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutS_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutS_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutM_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutM_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutM_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Fetch_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Fetch_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchResp_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_AckInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_AckInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_AckInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_AckInv_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 611; SumSQ.u64 = 611; Count.u64 = 611; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1833; SumSQ.u64 = 1833; Count.u64 = 1833; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 867; SumSQ.u64 = 867; Count.u64 = 867; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_Fetch : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_FetchInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.eventSent_ForceInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_FetchInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 611; SumSQ.u64 = 611; Count.u64 = 611; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.eventSent_Inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 123422; SumSQ.u64 = 12465622; Count.u64 = 1222; Min.u64 = 101; Max.u64 = 101; 
l2gcache_25.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 833226; SumSQ.u64 = 1675762570; Count.u64 = 611; Min.u64 = 199; Max.u64 = 3017; 
l2gcache_25.latency_GetS_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 146365; SumSQ.u64 = 36910559; Count.u64 = 611; Min.u64 = 164; Max.u64 = 395; 
l2gcache_25.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 13379; SumSQ.u64 = 2802079; Count.u64 = 64; Min.u64 = 200; Max.u64 = 235; 
l2gcache_25.latency_GetX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 31580; SumSQ.u64 = 5194368; Count.u64 = 192; Min.u64 = 164; Max.u64 = 166; 
l2gcache_25.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.latency_GetSX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1833; SumSQ.u64 = 1833; Count.u64 = 1833; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 611; SumSQ.u64 = 611; Count.u64 = 611; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2025; SumSQ.u64 = 2025; Count.u64 = 2025; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 675; SumSQ.u64 = 675; Count.u64 = 675; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1833; SumSQ.u64 = 1833; Count.u64 = 1833; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutS_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutE_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutE_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutE_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutE_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutE_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutE_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutM_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutM_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutM_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchResp_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 611; SumSQ.u64 = 611; Count.u64 = 611; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.stateEvent_AckInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4178; SumSQ.u64 = 4178; Count.u64 = 4178; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 803; SumSQ.u64 = 803; Count.u64 = 803; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2444; SumSQ.u64 = 2444; Count.u64 = 2444; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 256; SumSQ.u64 = 256; Count.u64 = 256; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 675; SumSQ.u64 = 675; Count.u64 = 675; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.WriteResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.PutS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.PutM_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.PutE_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.PutX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.FetchResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.FetchXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 611; SumSQ.u64 = 611; Count.u64 = 611; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.AckInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 975776; SumSQ.u64 = 272587620; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 457; 
l2gcache_25.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_2.requests_received_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2462; SumSQ.u64 = 2462; Count.u64 = 2462; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_2.requests_received_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_2.requests_received_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 235; SumSQ.u64 = 235; Count.u64 = 235; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_2.requests_received_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_2.requests_received_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_2.outstanding_requests : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1822416; SumSQ.u64 = 2118696682; Count.u64 = 8509093; Min.u64 = 0; Max.u64 = 1776; 
Simplehbm_2.latency_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1812043; SumSQ.u64 = 2118742581; Count.u64 = 2462; Min.u64 = 40; Max.u64 = 1776; 
Simplehbm_2.latency_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_2.latency_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 10373; SumSQ.u64 = 464239; Count.u64 = 235; Min.u64 = 40; Max.u64 = 59; 
Simplehbm_2.latency_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_2.latency_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_2.cycles_with_issue : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2697; SumSQ.u64 = 2697; Count.u64 = 2697; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_2.cycles_attempted_issue_but_rejected : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_2.total_cycles : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 8509093; SumSQ.u64 = 72404663682649; Count.u64 = 1; Min.u64 = 8509093; Max.u64 = 8509093; 
Simplehbm_3.requests_received_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2462; SumSQ.u64 = 2462; Count.u64 = 2462; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_3.requests_received_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_3.requests_received_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 232; SumSQ.u64 = 232; Count.u64 = 232; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_3.requests_received_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_3.requests_received_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_3.outstanding_requests : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1821255; SumSQ.u64 = 2117929175; Count.u64 = 8509093; Min.u64 = 0; Max.u64 = 1776; 
Simplehbm_3.latency_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1810418; SumSQ.u64 = 2117902752; Count.u64 = 2462; Min.u64 = 40; Max.u64 = 1776; 
Simplehbm_3.latency_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_3.latency_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 10837; SumSQ.u64 = 516431; Count.u64 = 232; Min.u64 = 40; Max.u64 = 65; 
Simplehbm_3.latency_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_3.latency_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_3.cycles_with_issue : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2694; SumSQ.u64 = 2694; Count.u64 = 2694; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_3.cycles_attempted_issue_but_rejected : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_3.total_cycles : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 8509093; SumSQ.u64 = 72404663682649; Count.u64 = 1; Min.u64 = 8509093; Max.u64 = 8509093; 
l2gcache_2.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 677; SumSQ.u64 = 677; Count.u64 = 677; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 59; SumSQ.u64 = 59; Count.u64 = 59; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 177; SumSQ.u64 = 177; Count.u64 = 177; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 59; SumSQ.u64 = 59; Count.u64 = 59; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutS_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutS_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutS_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutS_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutS_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutM_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutM_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutM_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Fetch_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Fetch_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchResp_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 177; SumSQ.u64 = 177; Count.u64 = 177; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_AckInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_AckInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_AckInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_AckInv_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 59; SumSQ.u64 = 59; Count.u64 = 59; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1854; SumSQ.u64 = 1854; Count.u64 = 1854; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 854; SumSQ.u64 = 854; Count.u64 = 854; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_Fetch : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_FetchInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 177; SumSQ.u64 = 177; Count.u64 = 177; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.eventSent_ForceInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_FetchInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.eventSent_Inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 124836; SumSQ.u64 = 12608436; Count.u64 = 1236; Min.u64 = 101; Max.u64 = 101; 
l2gcache_2.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 824862; SumSQ.u64 = 1624282208; Count.u64 = 618; Min.u64 = 199; Max.u64 = 3062; 
l2gcache_2.latency_GetS_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 136460; SumSQ.u64 = 31658140; Count.u64 = 618; Min.u64 = 164; Max.u64 = 363; 
l2gcache_2.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 12248; SumSQ.u64 = 2547008; Count.u64 = 59; Min.u64 = 199; Max.u64 = 232; 
l2gcache_2.latency_GetX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 29107; SumSQ.u64 = 4786649; Count.u64 = 177; Min.u64 = 164; Max.u64 = 166; 
l2gcache_2.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.latency_GetSX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1854; SumSQ.u64 = 1854; Count.u64 = 1854; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 177; SumSQ.u64 = 177; Count.u64 = 177; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 59; SumSQ.u64 = 59; Count.u64 = 59; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2031; SumSQ.u64 = 2031; Count.u64 = 2031; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 677; SumSQ.u64 = 677; Count.u64 = 677; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1854; SumSQ.u64 = 1854; Count.u64 = 1854; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutS_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutE_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutE_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutE_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutE_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutE_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutE_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutM_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutM_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutM_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchResp_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.stateEvent_AckInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4180; SumSQ.u64 = 4180; Count.u64 = 4180; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 795; SumSQ.u64 = 795; Count.u64 = 795; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2472; SumSQ.u64 = 2472; Count.u64 = 2472; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 236; SumSQ.u64 = 236; Count.u64 = 236; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 677; SumSQ.u64 = 677; Count.u64 = 677; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.WriteResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.PutS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.PutM_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.PutE_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.PutX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.FetchResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 177; SumSQ.u64 = 177; Count.u64 = 177; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.FetchXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.AckInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 954101; SumSQ.u64 = 266984659; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 462; 
l2gcache_2.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 674; SumSQ.u64 = 674; Count.u64 = 674; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutS_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutS_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutS_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutS_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutS_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutM_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutM_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutM_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Fetch_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Fetch_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchResp_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_AckInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_AckInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_AckInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_AckInv_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1854; SumSQ.u64 = 1854; Count.u64 = 1854; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 842; SumSQ.u64 = 842; Count.u64 = 842; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_Fetch : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_FetchInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.eventSent_ForceInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_FetchInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.eventSent_Inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 124836; SumSQ.u64 = 12608436; Count.u64 = 1236; Min.u64 = 101; Max.u64 = 101; 
l2gcache_3.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 827763; SumSQ.u64 = 1637112253; Count.u64 = 618; Min.u64 = 199; Max.u64 = 3060; 
l2gcache_3.latency_GetS_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 137504; SumSQ.u64 = 32173098; Count.u64 = 618; Min.u64 = 164; Max.u64 = 359; 
l2gcache_3.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 11795; SumSQ.u64 = 2489501; Count.u64 = 56; Min.u64 = 200; Max.u64 = 234; 
l2gcache_3.latency_GetX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 27633; SumSQ.u64 = 4545245; Count.u64 = 168; Min.u64 = 164; Max.u64 = 166; 
l2gcache_3.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.latency_GetSX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1854; SumSQ.u64 = 1854; Count.u64 = 1854; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2022; SumSQ.u64 = 2022; Count.u64 = 2022; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 674; SumSQ.u64 = 674; Count.u64 = 674; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1854; SumSQ.u64 = 1854; Count.u64 = 1854; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutS_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutE_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutE_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutE_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutE_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutE_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutE_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutM_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutM_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutM_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchResp_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.stateEvent_AckInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4156; SumSQ.u64 = 4156; Count.u64 = 4156; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 786; SumSQ.u64 = 786; Count.u64 = 786; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2472; SumSQ.u64 = 2472; Count.u64 = 2472; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 674; SumSQ.u64 = 674; Count.u64 = 674; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.WriteResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.PutS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.PutM_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.PutE_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.PutX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.FetchResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.FetchXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.AckInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 956515; SumSQ.u64 = 269360733; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 463; 
l2gcache_3.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 673; SumSQ.u64 = 673; Count.u64 = 673; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 617; SumSQ.u64 = 617; Count.u64 = 617; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 617; SumSQ.u64 = 617; Count.u64 = 617; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutS_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutS_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutS_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutS_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutS_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutM_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutM_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutM_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Fetch_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Fetch_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchResp_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_AckInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_AckInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_AckInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_AckInv_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 617; SumSQ.u64 = 617; Count.u64 = 617; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1851; SumSQ.u64 = 1851; Count.u64 = 1851; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 841; SumSQ.u64 = 841; Count.u64 = 841; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_Fetch : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_FetchInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.eventSent_ForceInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_FetchInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 617; SumSQ.u64 = 617; Count.u64 = 617; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.eventSent_Inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 124634; SumSQ.u64 = 12588034; Count.u64 = 1234; Min.u64 = 101; Max.u64 = 101; 
l2gcache_10.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 836941; SumSQ.u64 = 1683600965; Count.u64 = 617; Min.u64 = 199; Max.u64 = 3064; 
l2gcache_10.latency_GetS_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 139884; SumSQ.u64 = 33255842; Count.u64 = 617; Min.u64 = 164; Max.u64 = 362; 
l2gcache_10.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 11761; SumSQ.u64 = 2476205; Count.u64 = 56; Min.u64 = 199; Max.u64 = 230; 
l2gcache_10.latency_GetX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 27646; SumSQ.u64 = 4549524; Count.u64 = 168; Min.u64 = 164; Max.u64 = 166; 
l2gcache_10.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.latency_GetSX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1851; SumSQ.u64 = 1851; Count.u64 = 1851; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 617; SumSQ.u64 = 617; Count.u64 = 617; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2019; SumSQ.u64 = 2019; Count.u64 = 2019; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 673; SumSQ.u64 = 673; Count.u64 = 673; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1851; SumSQ.u64 = 1851; Count.u64 = 1851; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutS_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutE_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutE_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutE_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutE_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutE_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutE_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutM_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutM_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutM_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchResp_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 617; SumSQ.u64 = 617; Count.u64 = 617; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.stateEvent_AckInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4150; SumSQ.u64 = 4150; Count.u64 = 4150; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 785; SumSQ.u64 = 785; Count.u64 = 785; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2468; SumSQ.u64 = 2468; Count.u64 = 2468; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 673; SumSQ.u64 = 673; Count.u64 = 673; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.WriteResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.PutS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.PutM_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.PutE_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.PutX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.FetchResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.FetchXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 617; SumSQ.u64 = 617; Count.u64 = 617; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.AckInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 968118; SumSQ.u64 = 271770152; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 462; 
l2gcache_10.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 616; SumSQ.u64 = 616; Count.u64 = 616; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 616; SumSQ.u64 = 616; Count.u64 = 616; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutS_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutS_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutS_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutS_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutS_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutM_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutM_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutM_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Fetch_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Fetch_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchResp_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_AckInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_AckInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_AckInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_AckInv_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 616; SumSQ.u64 = 616; Count.u64 = 616; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1848; SumSQ.u64 = 1848; Count.u64 = 1848; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 840; SumSQ.u64 = 840; Count.u64 = 840; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_Fetch : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_FetchInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.eventSent_ForceInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_FetchInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 616; SumSQ.u64 = 616; Count.u64 = 616; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.eventSent_Inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 124432; SumSQ.u64 = 12567632; Count.u64 = 1232; Min.u64 = 101; Max.u64 = 101; 
l2gcache_11.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 834112; SumSQ.u64 = 1672257476; Count.u64 = 616; Min.u64 = 199; Max.u64 = 3064; 
l2gcache_11.latency_GetS_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 135483; SumSQ.u64 = 31399703; Count.u64 = 616; Min.u64 = 164; Max.u64 = 364; 
l2gcache_11.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 12147; SumSQ.u64 = 2644913; Count.u64 = 56; Min.u64 = 200; Max.u64 = 240; 
l2gcache_11.latency_GetX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 27647; SumSQ.u64 = 4549855; Count.u64 = 168; Min.u64 = 164; Max.u64 = 166; 
l2gcache_11.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.latency_GetSX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1848; SumSQ.u64 = 1848; Count.u64 = 1848; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 616; SumSQ.u64 = 616; Count.u64 = 616; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2016; SumSQ.u64 = 2016; Count.u64 = 2016; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1848; SumSQ.u64 = 1848; Count.u64 = 1848; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutS_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutE_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutE_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutE_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutE_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutE_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutE_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutM_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutM_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutM_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchResp_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 616; SumSQ.u64 = 616; Count.u64 = 616; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.stateEvent_AckInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4144; SumSQ.u64 = 4144; Count.u64 = 4144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 784; SumSQ.u64 = 784; Count.u64 = 784; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2464; SumSQ.u64 = 2464; Count.u64 = 2464; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.WriteResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.PutS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.PutM_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.PutE_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.PutX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.FetchResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.FetchXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 616; SumSQ.u64 = 616; Count.u64 = 616; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.AckInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 961341; SumSQ.u64 = 270149509; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 461; 
l2gcache_11.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 674; SumSQ.u64 = 674; Count.u64 = 674; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutS_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutS_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutS_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutS_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutS_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutM_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutM_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutM_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Fetch_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Fetch_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchResp_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_AckInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_AckInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_AckInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_AckInv_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1854; SumSQ.u64 = 1854; Count.u64 = 1854; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 842; SumSQ.u64 = 842; Count.u64 = 842; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_Fetch : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_FetchInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.eventSent_ForceInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_FetchInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.eventSent_Inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 124836; SumSQ.u64 = 12608436; Count.u64 = 1236; Min.u64 = 101; Max.u64 = 101; 
l2gcache_18.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 827572; SumSQ.u64 = 1653033488; Count.u64 = 618; Min.u64 = 199; Max.u64 = 3061; 
l2gcache_18.latency_GetS_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 136563; SumSQ.u64 = 31586027; Count.u64 = 618; Min.u64 = 164; Max.u64 = 353; 
l2gcache_18.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 11467; SumSQ.u64 = 2350213; Count.u64 = 56; Min.u64 = 199; Max.u64 = 227; 
l2gcache_18.latency_GetX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 27653; SumSQ.u64 = 4551839; Count.u64 = 168; Min.u64 = 164; Max.u64 = 166; 
l2gcache_18.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.latency_GetSX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1854; SumSQ.u64 = 1854; Count.u64 = 1854; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2022; SumSQ.u64 = 2022; Count.u64 = 2022; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 674; SumSQ.u64 = 674; Count.u64 = 674; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1854; SumSQ.u64 = 1854; Count.u64 = 1854; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutS_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutE_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutE_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutE_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutE_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutE_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutE_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutM_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutM_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutM_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchResp_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.stateEvent_AckInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4156; SumSQ.u64 = 4156; Count.u64 = 4156; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 786; SumSQ.u64 = 786; Count.u64 = 786; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2472; SumSQ.u64 = 2472; Count.u64 = 2472; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 674; SumSQ.u64 = 674; Count.u64 = 674; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.WriteResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.PutS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.PutM_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.PutE_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.PutX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.FetchResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.FetchXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.AckInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 955075; SumSQ.u64 = 263482637; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 457; 
l2gcache_18.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 673; SumSQ.u64 = 673; Count.u64 = 673; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 617; SumSQ.u64 = 617; Count.u64 = 617; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 617; SumSQ.u64 = 617; Count.u64 = 617; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutS_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutS_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutS_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutS_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutS_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutM_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutM_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutM_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Fetch_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Fetch_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchResp_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_AckInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_AckInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_AckInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_AckInv_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 617; SumSQ.u64 = 617; Count.u64 = 617; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1851; SumSQ.u64 = 1851; Count.u64 = 1851; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 841; SumSQ.u64 = 841; Count.u64 = 841; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_Fetch : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_FetchInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.eventSent_ForceInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_FetchInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 617; SumSQ.u64 = 617; Count.u64 = 617; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.eventSent_Inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 124634; SumSQ.u64 = 12588034; Count.u64 = 1234; Min.u64 = 101; Max.u64 = 101; 
l2gcache_19.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 841236; SumSQ.u64 = 1703359460; Count.u64 = 617; Min.u64 = 199; Max.u64 = 3055; 
l2gcache_19.latency_GetS_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 139582; SumSQ.u64 = 33058126; Count.u64 = 617; Min.u64 = 164; Max.u64 = 345; 
l2gcache_19.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 11575; SumSQ.u64 = 2395709; Count.u64 = 56; Min.u64 = 199; Max.u64 = 238; 
l2gcache_19.latency_GetX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 27633; SumSQ.u64 = 4545237; Count.u64 = 168; Min.u64 = 164; Max.u64 = 166; 
l2gcache_19.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.latency_GetSX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1851; SumSQ.u64 = 1851; Count.u64 = 1851; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 617; SumSQ.u64 = 617; Count.u64 = 617; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2019; SumSQ.u64 = 2019; Count.u64 = 2019; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 673; SumSQ.u64 = 673; Count.u64 = 673; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1851; SumSQ.u64 = 1851; Count.u64 = 1851; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutS_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutE_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutE_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutE_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutE_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutE_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutE_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutM_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutM_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutM_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchResp_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 617; SumSQ.u64 = 617; Count.u64 = 617; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.stateEvent_AckInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4150; SumSQ.u64 = 4150; Count.u64 = 4150; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 785; SumSQ.u64 = 785; Count.u64 = 785; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2468; SumSQ.u64 = 2468; Count.u64 = 2468; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 673; SumSQ.u64 = 673; Count.u64 = 673; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.WriteResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.PutS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.PutM_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.PutE_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.PutX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.FetchResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.FetchXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 617; SumSQ.u64 = 617; Count.u64 = 617; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.AckInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 971912; SumSQ.u64 = 270990964; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 456; 
l2gcache_19.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 673; SumSQ.u64 = 673; Count.u64 = 673; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 609; SumSQ.u64 = 609; Count.u64 = 609; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 609; SumSQ.u64 = 609; Count.u64 = 609; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutS_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutS_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutS_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutS_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutS_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutM_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutM_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutM_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Fetch_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Fetch_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchResp_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_AckInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_AckInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_AckInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_AckInv_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 609; SumSQ.u64 = 609; Count.u64 = 609; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1827; SumSQ.u64 = 1827; Count.u64 = 1827; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 865; SumSQ.u64 = 865; Count.u64 = 865; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_Fetch : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_FetchInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.eventSent_ForceInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_FetchInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 609; SumSQ.u64 = 609; Count.u64 = 609; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.eventSent_Inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 123018; SumSQ.u64 = 12424818; Count.u64 = 1218; Min.u64 = 101; Max.u64 = 101; 
l2gcache_26.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 830215; SumSQ.u64 = 1651850009; Count.u64 = 609; Min.u64 = 199; Max.u64 = 3015; 
l2gcache_26.latency_GetS_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 137869; SumSQ.u64 = 32766871; Count.u64 = 609; Min.u64 = 164; Max.u64 = 389; 
l2gcache_26.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 13150; SumSQ.u64 = 2705570; Count.u64 = 64; Min.u64 = 200; Max.u64 = 231; 
l2gcache_26.latency_GetX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 31571; SumSQ.u64 = 5191397; Count.u64 = 192; Min.u64 = 164; Max.u64 = 166; 
l2gcache_26.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.latency_GetSX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1827; SumSQ.u64 = 1827; Count.u64 = 1827; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 609; SumSQ.u64 = 609; Count.u64 = 609; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2019; SumSQ.u64 = 2019; Count.u64 = 2019; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 673; SumSQ.u64 = 673; Count.u64 = 673; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1827; SumSQ.u64 = 1827; Count.u64 = 1827; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutS_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutE_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutE_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutE_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutE_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutE_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutE_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutM_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutM_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutM_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchResp_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 609; SumSQ.u64 = 609; Count.u64 = 609; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.stateEvent_AckInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4166; SumSQ.u64 = 4166; Count.u64 = 4166; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 801; SumSQ.u64 = 801; Count.u64 = 801; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2436; SumSQ.u64 = 2436; Count.u64 = 2436; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 256; SumSQ.u64 = 256; Count.u64 = 256; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 673; SumSQ.u64 = 673; Count.u64 = 673; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.WriteResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.PutS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.PutM_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.PutE_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.PutX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.FetchResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.FetchXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 609; SumSQ.u64 = 609; Count.u64 = 609; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.AckInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 964163; SumSQ.u64 = 268995293; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 459; 
l2gcache_26.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 675; SumSQ.u64 = 675; Count.u64 = 675; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 611; SumSQ.u64 = 611; Count.u64 = 611; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 611; SumSQ.u64 = 611; Count.u64 = 611; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutS_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutS_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutS_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutS_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutS_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutM_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutM_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutM_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Fetch_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Fetch_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchResp_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_AckInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_AckInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_AckInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_AckInv_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 611; SumSQ.u64 = 611; Count.u64 = 611; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1833; SumSQ.u64 = 1833; Count.u64 = 1833; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 867; SumSQ.u64 = 867; Count.u64 = 867; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_Fetch : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_FetchInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.eventSent_ForceInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_FetchInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 611; SumSQ.u64 = 611; Count.u64 = 611; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.eventSent_Inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 123422; SumSQ.u64 = 12465622; Count.u64 = 1222; Min.u64 = 101; Max.u64 = 101; 
l2gcache_27.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 813758; SumSQ.u64 = 1596853466; Count.u64 = 611; Min.u64 = 199; Max.u64 = 3040; 
l2gcache_27.latency_GetS_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 142529; SumSQ.u64 = 35018431; Count.u64 = 611; Min.u64 = 164; Max.u64 = 387; 
l2gcache_27.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 13473; SumSQ.u64 = 2842371; Count.u64 = 64; Min.u64 = 200; Max.u64 = 241; 
l2gcache_27.latency_GetX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 31608; SumSQ.u64 = 5203612; Count.u64 = 192; Min.u64 = 164; Max.u64 = 166; 
l2gcache_27.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.latency_GetSX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1833; SumSQ.u64 = 1833; Count.u64 = 1833; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 611; SumSQ.u64 = 611; Count.u64 = 611; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2025; SumSQ.u64 = 2025; Count.u64 = 2025; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 675; SumSQ.u64 = 675; Count.u64 = 675; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1833; SumSQ.u64 = 1833; Count.u64 = 1833; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutS_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutE_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutE_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutE_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutE_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutE_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutE_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutM_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutM_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutM_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchResp_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 611; SumSQ.u64 = 611; Count.u64 = 611; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.stateEvent_AckInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4178; SumSQ.u64 = 4178; Count.u64 = 4178; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 803; SumSQ.u64 = 803; Count.u64 = 803; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2444; SumSQ.u64 = 2444; Count.u64 = 2444; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 256; SumSQ.u64 = 256; Count.u64 = 256; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 675; SumSQ.u64 = 675; Count.u64 = 675; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.WriteResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.PutS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.PutM_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.PutE_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.PutX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.FetchResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.FetchXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 611; SumSQ.u64 = 611; Count.u64 = 611; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.AckInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 952594; SumSQ.u64 = 262066722; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 457; 
l2gcache_27.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_4.requests_received_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2460; SumSQ.u64 = 2460; Count.u64 = 2460; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_4.requests_received_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_4.requests_received_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 232; SumSQ.u64 = 232; Count.u64 = 232; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_4.requests_received_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_4.requests_received_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_4.outstanding_requests : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1820423; SumSQ.u64 = 2114123919; Count.u64 = 8509093; Min.u64 = 0; Max.u64 = 1776; 
Simplehbm_4.latency_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1809907; SumSQ.u64 = 2114137889; Count.u64 = 2460; Min.u64 = 40; Max.u64 = 1776; 
Simplehbm_4.latency_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_4.latency_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 10516; SumSQ.u64 = 484888; Count.u64 = 232; Min.u64 = 40; Max.u64 = 61; 
Simplehbm_4.latency_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_4.latency_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_4.cycles_with_issue : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2692; SumSQ.u64 = 2692; Count.u64 = 2692; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_4.cycles_attempted_issue_but_rejected : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_4.total_cycles : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 8509093; SumSQ.u64 = 72404663682649; Count.u64 = 1; Min.u64 = 8509093; Max.u64 = 8509093; 
Simplehbm_5.requests_received_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2462; SumSQ.u64 = 2462; Count.u64 = 2462; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_5.requests_received_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_5.requests_received_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 232; SumSQ.u64 = 232; Count.u64 = 232; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_5.requests_received_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_5.requests_received_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_5.outstanding_requests : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1821051; SumSQ.u64 = 2115885695; Count.u64 = 8509093; Min.u64 = 0; Max.u64 = 1776; 
Simplehbm_5.latency_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1810702; SumSQ.u64 = 2115916910; Count.u64 = 2462; Min.u64 = 40; Max.u64 = 1776; 
Simplehbm_5.latency_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_5.latency_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 10349; SumSQ.u64 = 467229; Count.u64 = 232; Min.u64 = 40; Max.u64 = 58; 
Simplehbm_5.latency_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_5.latency_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_5.cycles_with_issue : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2694; SumSQ.u64 = 2694; Count.u64 = 2694; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_5.cycles_attempted_issue_but_rejected : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_5.total_cycles : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 8509093; SumSQ.u64 = 72404663682649; Count.u64 = 1; Min.u64 = 8509093; Max.u64 = 8509093; 
l2gcache_4.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 671; SumSQ.u64 = 671; Count.u64 = 671; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 615; SumSQ.u64 = 615; Count.u64 = 615; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 615; SumSQ.u64 = 615; Count.u64 = 615; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutS_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutS_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutS_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutS_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutS_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutM_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutM_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutM_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Fetch_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Fetch_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchResp_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_AckInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_AckInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_AckInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_AckInv_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 615; SumSQ.u64 = 615; Count.u64 = 615; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1845; SumSQ.u64 = 1845; Count.u64 = 1845; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 839; SumSQ.u64 = 839; Count.u64 = 839; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_Fetch : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_FetchInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.eventSent_ForceInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_FetchInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 615; SumSQ.u64 = 615; Count.u64 = 615; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.eventSent_Inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 124230; SumSQ.u64 = 12547230; Count.u64 = 1230; Min.u64 = 101; Max.u64 = 101; 
l2gcache_4.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 826236; SumSQ.u64 = 1634763806; Count.u64 = 615; Min.u64 = 199; Max.u64 = 3059; 
l2gcache_4.latency_GetS_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 138452; SumSQ.u64 = 32855524; Count.u64 = 615; Min.u64 = 164; Max.u64 = 369; 
l2gcache_4.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 11664; SumSQ.u64 = 2434414; Count.u64 = 56; Min.u64 = 199; Max.u64 = 234; 
l2gcache_4.latency_GetX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 27653; SumSQ.u64 = 4551845; Count.u64 = 168; Min.u64 = 164; Max.u64 = 167; 
l2gcache_4.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.latency_GetSX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1845; SumSQ.u64 = 1845; Count.u64 = 1845; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 615; SumSQ.u64 = 615; Count.u64 = 615; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2013; SumSQ.u64 = 2013; Count.u64 = 2013; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 671; SumSQ.u64 = 671; Count.u64 = 671; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1845; SumSQ.u64 = 1845; Count.u64 = 1845; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutS_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutE_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutE_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutE_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutE_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutE_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutE_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutM_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutM_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutM_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchResp_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 615; SumSQ.u64 = 615; Count.u64 = 615; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.stateEvent_AckInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4138; SumSQ.u64 = 4138; Count.u64 = 4138; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 783; SumSQ.u64 = 783; Count.u64 = 783; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2460; SumSQ.u64 = 2460; Count.u64 = 2460; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 671; SumSQ.u64 = 671; Count.u64 = 671; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.WriteResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.PutS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.PutM_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.PutE_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.PutX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.FetchResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.FetchXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 615; SumSQ.u64 = 615; Count.u64 = 615; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.AckInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 956023; SumSQ.u64 = 267205481; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 460; 
l2gcache_4.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 673; SumSQ.u64 = 673; Count.u64 = 673; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 617; SumSQ.u64 = 617; Count.u64 = 617; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 617; SumSQ.u64 = 617; Count.u64 = 617; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutS_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutS_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutS_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutS_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutS_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutM_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutM_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutM_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Fetch_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Fetch_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchResp_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_AckInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_AckInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_AckInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_AckInv_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 617; SumSQ.u64 = 617; Count.u64 = 617; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1851; SumSQ.u64 = 1851; Count.u64 = 1851; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 841; SumSQ.u64 = 841; Count.u64 = 841; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_Fetch : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_FetchInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.eventSent_ForceInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_FetchInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 617; SumSQ.u64 = 617; Count.u64 = 617; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.eventSent_Inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 124634; SumSQ.u64 = 12588034; Count.u64 = 1234; Min.u64 = 101; Max.u64 = 101; 
l2gcache_5.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 828466; SumSQ.u64 = 1642374290; Count.u64 = 617; Min.u64 = 199; Max.u64 = 3064; 
l2gcache_5.latency_GetS_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 135049; SumSQ.u64 = 31175441; Count.u64 = 617; Min.u64 = 164; Max.u64 = 372; 
l2gcache_5.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 11614; SumSQ.u64 = 2411486; Count.u64 = 56; Min.u64 = 199; Max.u64 = 223; 
l2gcache_5.latency_GetX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 27653; SumSQ.u64 = 4551835; Count.u64 = 168; Min.u64 = 164; Max.u64 = 166; 
l2gcache_5.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.latency_GetSX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1851; SumSQ.u64 = 1851; Count.u64 = 1851; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 617; SumSQ.u64 = 617; Count.u64 = 617; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2019; SumSQ.u64 = 2019; Count.u64 = 2019; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 673; SumSQ.u64 = 673; Count.u64 = 673; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1851; SumSQ.u64 = 1851; Count.u64 = 1851; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutS_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutE_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutE_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutE_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutE_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutE_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutE_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutM_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutM_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutM_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchResp_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 617; SumSQ.u64 = 617; Count.u64 = 617; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.stateEvent_AckInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4150; SumSQ.u64 = 4150; Count.u64 = 4150; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 785; SumSQ.u64 = 785; Count.u64 = 785; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2468; SumSQ.u64 = 2468; Count.u64 = 2468; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 673; SumSQ.u64 = 673; Count.u64 = 673; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.WriteResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.PutS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.PutM_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.PutE_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.PutX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.FetchResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.FetchXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 617; SumSQ.u64 = 617; Count.u64 = 617; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.AckInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 954668; SumSQ.u64 = 268824772; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 461; 
l2gcache_5.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 675; SumSQ.u64 = 675; Count.u64 = 675; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 619; SumSQ.u64 = 619; Count.u64 = 619; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 619; SumSQ.u64 = 619; Count.u64 = 619; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutS_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutS_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutS_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutS_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutS_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutM_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutM_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutM_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Fetch_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Fetch_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchResp_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_AckInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_AckInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_AckInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_AckInv_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 619; SumSQ.u64 = 619; Count.u64 = 619; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1857; SumSQ.u64 = 1857; Count.u64 = 1857; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 843; SumSQ.u64 = 843; Count.u64 = 843; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_Fetch : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_FetchInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.eventSent_ForceInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_FetchInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 619; SumSQ.u64 = 619; Count.u64 = 619; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.eventSent_Inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 125038; SumSQ.u64 = 12628838; Count.u64 = 1238; Min.u64 = 101; Max.u64 = 101; 
l2gcache_12.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 820585; SumSQ.u64 = 1620703029; Count.u64 = 619; Min.u64 = 199; Max.u64 = 3064; 
l2gcache_12.latency_GetS_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 137948; SumSQ.u64 = 32438546; Count.u64 = 619; Min.u64 = 164; Max.u64 = 379; 
l2gcache_12.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 11792; SumSQ.u64 = 2489326; Count.u64 = 56; Min.u64 = 199; Max.u64 = 232; 
l2gcache_12.latency_GetX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 27629; SumSQ.u64 = 4543921; Count.u64 = 168; Min.u64 = 164; Max.u64 = 166; 
l2gcache_12.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.latency_GetSX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1857; SumSQ.u64 = 1857; Count.u64 = 1857; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 619; SumSQ.u64 = 619; Count.u64 = 619; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2025; SumSQ.u64 = 2025; Count.u64 = 2025; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 675; SumSQ.u64 = 675; Count.u64 = 675; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1857; SumSQ.u64 = 1857; Count.u64 = 1857; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutS_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutE_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutE_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutE_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutE_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutE_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutE_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutM_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutM_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutM_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchResp_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 619; SumSQ.u64 = 619; Count.u64 = 619; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.stateEvent_AckInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4162; SumSQ.u64 = 4162; Count.u64 = 4162; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 787; SumSQ.u64 = 787; Count.u64 = 787; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2476; SumSQ.u64 = 2476; Count.u64 = 2476; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 675; SumSQ.u64 = 675; Count.u64 = 675; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.WriteResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.PutS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.PutM_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.PutE_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.PutX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.FetchResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.FetchXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 619; SumSQ.u64 = 619; Count.u64 = 619; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.AckInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 949708; SumSQ.u64 = 263432320; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 461; 
l2gcache_12.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 671; SumSQ.u64 = 671; Count.u64 = 671; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 615; SumSQ.u64 = 615; Count.u64 = 615; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 615; SumSQ.u64 = 615; Count.u64 = 615; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutS_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutS_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutS_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutS_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutS_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutM_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutM_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutM_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Fetch_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Fetch_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchResp_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_AckInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_AckInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_AckInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_AckInv_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 615; SumSQ.u64 = 615; Count.u64 = 615; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1845; SumSQ.u64 = 1845; Count.u64 = 1845; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 839; SumSQ.u64 = 839; Count.u64 = 839; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_Fetch : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_FetchInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.eventSent_ForceInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_FetchInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 615; SumSQ.u64 = 615; Count.u64 = 615; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.eventSent_Inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 124230; SumSQ.u64 = 12547230; Count.u64 = 1230; Min.u64 = 101; Max.u64 = 101; 
l2gcache_13.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 836635; SumSQ.u64 = 1680924441; Count.u64 = 615; Min.u64 = 199; Max.u64 = 3065; 
l2gcache_13.latency_GetS_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 142430; SumSQ.u64 = 34894026; Count.u64 = 615; Min.u64 = 164; Max.u64 = 380; 
l2gcache_13.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 11602; SumSQ.u64 = 2406972; Count.u64 = 56; Min.u64 = 199; Max.u64 = 227; 
l2gcache_13.latency_GetX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 27628; SumSQ.u64 = 4543592; Count.u64 = 168; Min.u64 = 164; Max.u64 = 166; 
l2gcache_13.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.latency_GetSX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1845; SumSQ.u64 = 1845; Count.u64 = 1845; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 615; SumSQ.u64 = 615; Count.u64 = 615; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2013; SumSQ.u64 = 2013; Count.u64 = 2013; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 671; SumSQ.u64 = 671; Count.u64 = 671; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1845; SumSQ.u64 = 1845; Count.u64 = 1845; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutS_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutE_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutE_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutE_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutE_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutE_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutE_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutM_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutM_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutM_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchResp_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 615; SumSQ.u64 = 615; Count.u64 = 615; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.stateEvent_AckInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4138; SumSQ.u64 = 4138; Count.u64 = 4138; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 783; SumSQ.u64 = 783; Count.u64 = 783; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2460; SumSQ.u64 = 2460; Count.u64 = 2460; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 671; SumSQ.u64 = 671; Count.u64 = 671; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.WriteResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.PutS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.PutM_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.PutE_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.PutX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.FetchResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.FetchXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 615; SumSQ.u64 = 615; Count.u64 = 615; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.AckInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 970313; SumSQ.u64 = 271135805; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 459; 
l2gcache_13.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 673; SumSQ.u64 = 673; Count.u64 = 673; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 617; SumSQ.u64 = 617; Count.u64 = 617; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 617; SumSQ.u64 = 617; Count.u64 = 617; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutS_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutS_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutS_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutS_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutS_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutM_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutM_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutM_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Fetch_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Fetch_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchResp_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_AckInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_AckInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_AckInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_AckInv_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 617; SumSQ.u64 = 617; Count.u64 = 617; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1851; SumSQ.u64 = 1851; Count.u64 = 1851; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 841; SumSQ.u64 = 841; Count.u64 = 841; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_Fetch : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_FetchInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.eventSent_ForceInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_FetchInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 617; SumSQ.u64 = 617; Count.u64 = 617; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.eventSent_Inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 124634; SumSQ.u64 = 12588034; Count.u64 = 1234; Min.u64 = 101; Max.u64 = 101; 
l2gcache_20.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 844246; SumSQ.u64 = 1705264660; Count.u64 = 617; Min.u64 = 199; Max.u64 = 3051; 
l2gcache_20.latency_GetS_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 140636; SumSQ.u64 = 33623890; Count.u64 = 617; Min.u64 = 164; Max.u64 = 362; 
l2gcache_20.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 11722; SumSQ.u64 = 2459894; Count.u64 = 56; Min.u64 = 199; Max.u64 = 233; 
l2gcache_20.latency_GetX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 27655; SumSQ.u64 = 4552497; Count.u64 = 168; Min.u64 = 164; Max.u64 = 166; 
l2gcache_20.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.latency_GetSX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1851; SumSQ.u64 = 1851; Count.u64 = 1851; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 617; SumSQ.u64 = 617; Count.u64 = 617; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2019; SumSQ.u64 = 2019; Count.u64 = 2019; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 673; SumSQ.u64 = 673; Count.u64 = 673; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1851; SumSQ.u64 = 1851; Count.u64 = 1851; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutS_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutE_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutE_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutE_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutE_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutE_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutE_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutM_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutM_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutM_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchResp_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 617; SumSQ.u64 = 617; Count.u64 = 617; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.stateEvent_AckInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4150; SumSQ.u64 = 4150; Count.u64 = 4150; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 785; SumSQ.u64 = 785; Count.u64 = 785; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2468; SumSQ.u64 = 2468; Count.u64 = 2468; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 673; SumSQ.u64 = 673; Count.u64 = 673; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.WriteResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.PutS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.PutM_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.PutE_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.PutX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.FetchResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.FetchXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 617; SumSQ.u64 = 617; Count.u64 = 617; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.AckInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 976145; SumSQ.u64 = 275208203; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 462; 
l2gcache_20.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 674; SumSQ.u64 = 674; Count.u64 = 674; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutS_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutS_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutS_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutS_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutS_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutM_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutM_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutM_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Fetch_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Fetch_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchResp_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_AckInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_AckInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_AckInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_AckInv_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1854; SumSQ.u64 = 1854; Count.u64 = 1854; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 842; SumSQ.u64 = 842; Count.u64 = 842; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_Fetch : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_FetchInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.eventSent_ForceInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_FetchInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.eventSent_Inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 124836; SumSQ.u64 = 12608436; Count.u64 = 1236; Min.u64 = 101; Max.u64 = 101; 
l2gcache_21.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 836555; SumSQ.u64 = 1672201453; Count.u64 = 618; Min.u64 = 199; Max.u64 = 3037; 
l2gcache_21.latency_GetS_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 144150; SumSQ.u64 = 35430206; Count.u64 = 618; Min.u64 = 164; Max.u64 = 367; 
l2gcache_21.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 11743; SumSQ.u64 = 2467791; Count.u64 = 56; Min.u64 = 199; Max.u64 = 230; 
l2gcache_21.latency_GetX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 27639; SumSQ.u64 = 4547221; Count.u64 = 168; Min.u64 = 164; Max.u64 = 166; 
l2gcache_21.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.latency_GetSX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1854; SumSQ.u64 = 1854; Count.u64 = 1854; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2022; SumSQ.u64 = 2022; Count.u64 = 2022; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 674; SumSQ.u64 = 674; Count.u64 = 674; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1854; SumSQ.u64 = 1854; Count.u64 = 1854; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutS_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutE_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutE_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutE_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutE_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutE_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutE_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutM_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutM_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutM_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchResp_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.stateEvent_AckInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4156; SumSQ.u64 = 4156; Count.u64 = 4156; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 786; SumSQ.u64 = 786; Count.u64 = 786; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2472; SumSQ.u64 = 2472; Count.u64 = 2472; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 674; SumSQ.u64 = 674; Count.u64 = 674; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.WriteResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.PutS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.PutM_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.PutE_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.PutX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.FetchResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.FetchXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.AckInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 971907; SumSQ.u64 = 272482997; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 462; 
l2gcache_21.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 673; SumSQ.u64 = 673; Count.u64 = 673; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 609; SumSQ.u64 = 609; Count.u64 = 609; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 609; SumSQ.u64 = 609; Count.u64 = 609; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutS_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutS_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutS_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutS_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutS_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutM_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutM_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutM_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Fetch_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Fetch_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchResp_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_AckInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_AckInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_AckInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_AckInv_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 609; SumSQ.u64 = 609; Count.u64 = 609; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1827; SumSQ.u64 = 1827; Count.u64 = 1827; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 865; SumSQ.u64 = 865; Count.u64 = 865; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_Fetch : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_FetchInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.eventSent_ForceInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_FetchInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 609; SumSQ.u64 = 609; Count.u64 = 609; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.eventSent_Inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 123018; SumSQ.u64 = 12424818; Count.u64 = 1218; Min.u64 = 101; Max.u64 = 101; 
l2gcache_28.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 824728; SumSQ.u64 = 1638405780; Count.u64 = 609; Min.u64 = 199; Max.u64 = 3054; 
l2gcache_28.latency_GetS_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 147063; SumSQ.u64 = 37485617; Count.u64 = 609; Min.u64 = 164; Max.u64 = 391; 
l2gcache_28.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 13277; SumSQ.u64 = 2759035; Count.u64 = 64; Min.u64 = 199; Max.u64 = 228; 
l2gcache_28.latency_GetX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 31602; SumSQ.u64 = 5201630; Count.u64 = 192; Min.u64 = 164; Max.u64 = 168; 
l2gcache_28.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.latency_GetSX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1827; SumSQ.u64 = 1827; Count.u64 = 1827; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 609; SumSQ.u64 = 609; Count.u64 = 609; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2019; SumSQ.u64 = 2019; Count.u64 = 2019; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 673; SumSQ.u64 = 673; Count.u64 = 673; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1827; SumSQ.u64 = 1827; Count.u64 = 1827; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutS_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutE_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutE_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutE_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutE_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutE_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutE_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutM_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutM_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutM_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchResp_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 609; SumSQ.u64 = 609; Count.u64 = 609; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.stateEvent_AckInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4166; SumSQ.u64 = 4166; Count.u64 = 4166; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 801; SumSQ.u64 = 801; Count.u64 = 801; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2436; SumSQ.u64 = 2436; Count.u64 = 2436; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 256; SumSQ.u64 = 256; Count.u64 = 256; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 673; SumSQ.u64 = 673; Count.u64 = 673; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.WriteResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.PutS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.PutM_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.PutE_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.PutX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.FetchResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.FetchXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 609; SumSQ.u64 = 609; Count.u64 = 609; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.AckInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 968028; SumSQ.u64 = 267974588; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 455; 
l2gcache_28.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 676; SumSQ.u64 = 676; Count.u64 = 676; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 612; SumSQ.u64 = 612; Count.u64 = 612; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 612; SumSQ.u64 = 612; Count.u64 = 612; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutS_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutS_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutS_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutS_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutS_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutM_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutM_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutM_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Fetch_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Fetch_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchResp_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_AckInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_AckInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_AckInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_AckInv_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 612; SumSQ.u64 = 612; Count.u64 = 612; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1836; SumSQ.u64 = 1836; Count.u64 = 1836; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 868; SumSQ.u64 = 868; Count.u64 = 868; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_Fetch : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_FetchInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.eventSent_ForceInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_FetchInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 612; SumSQ.u64 = 612; Count.u64 = 612; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.eventSent_Inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 123624; SumSQ.u64 = 12486024; Count.u64 = 1224; Min.u64 = 101; Max.u64 = 101; 
l2gcache_29.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 815695; SumSQ.u64 = 1608833759; Count.u64 = 612; Min.u64 = 199; Max.u64 = 3054; 
l2gcache_29.latency_GetS_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 146101; SumSQ.u64 = 36759967; Count.u64 = 612; Min.u64 = 164; Max.u64 = 347; 
l2gcache_29.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 13211; SumSQ.u64 = 2730477; Count.u64 = 64; Min.u64 = 199; Max.u64 = 230; 
l2gcache_29.latency_GetX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 31581; SumSQ.u64 = 5194691; Count.u64 = 192; Min.u64 = 164; Max.u64 = 166; 
l2gcache_29.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.latency_GetSX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1836; SumSQ.u64 = 1836; Count.u64 = 1836; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 612; SumSQ.u64 = 612; Count.u64 = 612; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2028; SumSQ.u64 = 2028; Count.u64 = 2028; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 676; SumSQ.u64 = 676; Count.u64 = 676; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1836; SumSQ.u64 = 1836; Count.u64 = 1836; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutS_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutE_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutE_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutE_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutE_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutE_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutE_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutM_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutM_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutM_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchResp_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 612; SumSQ.u64 = 612; Count.u64 = 612; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.stateEvent_AckInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4184; SumSQ.u64 = 4184; Count.u64 = 4184; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 804; SumSQ.u64 = 804; Count.u64 = 804; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2448; SumSQ.u64 = 2448; Count.u64 = 2448; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 256; SumSQ.u64 = 256; Count.u64 = 256; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 676; SumSQ.u64 = 676; Count.u64 = 676; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.WriteResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.PutS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.PutM_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.PutE_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.PutX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.FetchResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.FetchXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 612; SumSQ.u64 = 612; Count.u64 = 612; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.AckInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 957748; SumSQ.u64 = 262608364; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 458; 
l2gcache_29.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_6.requests_received_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2462; SumSQ.u64 = 2462; Count.u64 = 2462; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_6.requests_received_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_6.requests_received_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 232; SumSQ.u64 = 232; Count.u64 = 232; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_6.requests_received_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_6.requests_received_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_6.outstanding_requests : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1823919; SumSQ.u64 = 2123115183; Count.u64 = 8509093; Min.u64 = 0; Max.u64 = 1777; 
Simplehbm_6.latency_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1813320; SumSQ.u64 = 2123139316; Count.u64 = 2462; Min.u64 = 40; Max.u64 = 1777; 
Simplehbm_6.latency_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_6.latency_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 10599; SumSQ.u64 = 492393; Count.u64 = 232; Min.u64 = 40; Max.u64 = 57; 
Simplehbm_6.latency_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_6.latency_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_6.cycles_with_issue : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2694; SumSQ.u64 = 2694; Count.u64 = 2694; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_6.cycles_attempted_issue_but_rejected : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_6.total_cycles : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 8509093; SumSQ.u64 = 72404663682649; Count.u64 = 1; Min.u64 = 8509093; Max.u64 = 8509093; 
Simplehbm_7.requests_received_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2457; SumSQ.u64 = 2457; Count.u64 = 2457; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_7.requests_received_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_7.requests_received_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 232; SumSQ.u64 = 232; Count.u64 = 232; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_7.requests_received_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_7.requests_received_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_7.outstanding_requests : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1814665; SumSQ.u64 = 2104758925; Count.u64 = 8509093; Min.u64 = 0; Max.u64 = 1772; 
Simplehbm_7.latency_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1804579; SumSQ.u64 = 2104806899; Count.u64 = 2457; Min.u64 = 40; Max.u64 = 1772; 
Simplehbm_7.latency_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_7.latency_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 10086; SumSQ.u64 = 442170; Count.u64 = 232; Min.u64 = 40; Max.u64 = 56; 
Simplehbm_7.latency_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_7.latency_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_7.cycles_with_issue : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2689; SumSQ.u64 = 2689; Count.u64 = 2689; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_7.cycles_attempted_issue_but_rejected : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_7.total_cycles : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 8509093; SumSQ.u64 = 72404663682649; Count.u64 = 1; Min.u64 = 8509093; Max.u64 = 8509093; 
l2gcache_6.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 675; SumSQ.u64 = 675; Count.u64 = 675; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 619; SumSQ.u64 = 619; Count.u64 = 619; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 619; SumSQ.u64 = 619; Count.u64 = 619; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutS_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutS_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutS_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutS_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutS_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutM_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutM_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutM_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Fetch_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Fetch_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchResp_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_AckInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_AckInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_AckInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_AckInv_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 619; SumSQ.u64 = 619; Count.u64 = 619; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1857; SumSQ.u64 = 1857; Count.u64 = 1857; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 843; SumSQ.u64 = 843; Count.u64 = 843; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_Fetch : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_FetchInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.eventSent_ForceInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_FetchInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 619; SumSQ.u64 = 619; Count.u64 = 619; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.eventSent_Inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 125038; SumSQ.u64 = 12628838; Count.u64 = 1238; Min.u64 = 101; Max.u64 = 101; 
l2gcache_6.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 816926; SumSQ.u64 = 1598074280; Count.u64 = 619; Min.u64 = 199; Max.u64 = 3062; 
l2gcache_6.latency_GetS_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 136182; SumSQ.u64 = 31463126; Count.u64 = 619; Min.u64 = 164; Max.u64 = 374; 
l2gcache_6.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 11809; SumSQ.u64 = 2495325; Count.u64 = 56; Min.u64 = 200; Max.u64 = 227; 
l2gcache_6.latency_GetX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 27633; SumSQ.u64 = 4545243; Count.u64 = 168; Min.u64 = 164; Max.u64 = 166; 
l2gcache_6.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.latency_GetSX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1857; SumSQ.u64 = 1857; Count.u64 = 1857; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 619; SumSQ.u64 = 619; Count.u64 = 619; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2025; SumSQ.u64 = 2025; Count.u64 = 2025; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 675; SumSQ.u64 = 675; Count.u64 = 675; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1857; SumSQ.u64 = 1857; Count.u64 = 1857; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutS_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutE_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutE_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutE_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutE_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutE_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutE_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutM_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutM_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutM_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchResp_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 619; SumSQ.u64 = 619; Count.u64 = 619; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.stateEvent_AckInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4162; SumSQ.u64 = 4162; Count.u64 = 4162; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 787; SumSQ.u64 = 787; Count.u64 = 787; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2476; SumSQ.u64 = 2476; Count.u64 = 2476; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 675; SumSQ.u64 = 675; Count.u64 = 675; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.WriteResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.PutS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.PutM_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.PutE_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.PutX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.FetchResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.FetchXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 619; SumSQ.u64 = 619; Count.u64 = 619; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.AckInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 944304; SumSQ.u64 = 263084478; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 463; 
l2gcache_6.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 616; SumSQ.u64 = 616; Count.u64 = 616; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 616; SumSQ.u64 = 616; Count.u64 = 616; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutS_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutS_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutS_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutS_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutS_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutM_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutM_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutM_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Fetch_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Fetch_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchResp_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_AckInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_AckInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_AckInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_AckInv_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 616; SumSQ.u64 = 616; Count.u64 = 616; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1848; SumSQ.u64 = 1848; Count.u64 = 1848; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 840; SumSQ.u64 = 840; Count.u64 = 840; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_Fetch : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_FetchInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.eventSent_ForceInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_FetchInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 616; SumSQ.u64 = 616; Count.u64 = 616; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.eventSent_Inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 124432; SumSQ.u64 = 12567632; Count.u64 = 1232; Min.u64 = 101; Max.u64 = 101; 
l2gcache_7.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 822536; SumSQ.u64 = 1627127968; Count.u64 = 616; Min.u64 = 199; Max.u64 = 3058; 
l2gcache_7.latency_GetS_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 134274; SumSQ.u64 = 30559872; Count.u64 = 616; Min.u64 = 164; Max.u64 = 355; 
l2gcache_7.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 11500; SumSQ.u64 = 2363300; Count.u64 = 56; Min.u64 = 200; Max.u64 = 221; 
l2gcache_7.latency_GetX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 27626; SumSQ.u64 = 4542938; Count.u64 = 168; Min.u64 = 164; Max.u64 = 167; 
l2gcache_7.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.latency_GetSX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1848; SumSQ.u64 = 1848; Count.u64 = 1848; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 616; SumSQ.u64 = 616; Count.u64 = 616; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2016; SumSQ.u64 = 2016; Count.u64 = 2016; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1848; SumSQ.u64 = 1848; Count.u64 = 1848; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutS_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutE_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutE_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutE_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutE_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutE_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutE_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutM_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutM_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutM_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchResp_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 616; SumSQ.u64 = 616; Count.u64 = 616; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.stateEvent_AckInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4144; SumSQ.u64 = 4144; Count.u64 = 4144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 784; SumSQ.u64 = 784; Count.u64 = 784; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2464; SumSQ.u64 = 2464; Count.u64 = 2464; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.WriteResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.PutS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.PutM_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.PutE_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.PutX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.FetchResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.FetchXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 616; SumSQ.u64 = 616; Count.u64 = 616; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.AckInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 947888; SumSQ.u64 = 262301608; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 461; 
l2gcache_7.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 674; SumSQ.u64 = 674; Count.u64 = 674; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutS_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutS_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutS_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutS_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutS_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutM_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutM_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutM_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Fetch_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Fetch_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchResp_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_AckInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_AckInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_AckInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_AckInv_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1854; SumSQ.u64 = 1854; Count.u64 = 1854; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 842; SumSQ.u64 = 842; Count.u64 = 842; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_Fetch : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_FetchInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.eventSent_ForceInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_FetchInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.eventSent_Inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 124836; SumSQ.u64 = 12608436; Count.u64 = 1236; Min.u64 = 101; Max.u64 = 101; 
l2gcache_14.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 836134; SumSQ.u64 = 1676602674; Count.u64 = 618; Min.u64 = 199; Max.u64 = 3048; 
l2gcache_14.latency_GetS_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 140038; SumSQ.u64 = 33549804; Count.u64 = 618; Min.u64 = 164; Max.u64 = 379; 
l2gcache_14.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 11750; SumSQ.u64 = 2471206; Count.u64 = 56; Min.u64 = 199; Max.u64 = 228; 
l2gcache_14.latency_GetX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 27636; SumSQ.u64 = 4546224; Count.u64 = 168; Min.u64 = 164; Max.u64 = 166; 
l2gcache_14.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.latency_GetSX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1854; SumSQ.u64 = 1854; Count.u64 = 1854; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2022; SumSQ.u64 = 2022; Count.u64 = 2022; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 674; SumSQ.u64 = 674; Count.u64 = 674; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1854; SumSQ.u64 = 1854; Count.u64 = 1854; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutS_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutE_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutE_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutE_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutE_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutE_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutE_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutM_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutM_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutM_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchResp_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.stateEvent_AckInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4156; SumSQ.u64 = 4156; Count.u64 = 4156; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 786; SumSQ.u64 = 786; Count.u64 = 786; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2472; SumSQ.u64 = 2472; Count.u64 = 2472; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 674; SumSQ.u64 = 674; Count.u64 = 674; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.WriteResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.PutS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.PutM_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.PutE_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.PutX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.FetchResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.FetchXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.AckInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 967378; SumSQ.u64 = 272616640; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 461; 
l2gcache_14.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 674; SumSQ.u64 = 674; Count.u64 = 674; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutS_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutS_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutS_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutS_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutS_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutM_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutM_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutM_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Fetch_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Fetch_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchResp_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_AckInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_AckInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_AckInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_AckInv_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1854; SumSQ.u64 = 1854; Count.u64 = 1854; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 842; SumSQ.u64 = 842; Count.u64 = 842; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_Fetch : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_FetchInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.eventSent_ForceInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_FetchInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.eventSent_Inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 124836; SumSQ.u64 = 12608436; Count.u64 = 1236; Min.u64 = 101; Max.u64 = 101; 
l2gcache_15.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 828516; SumSQ.u64 = 1643714750; Count.u64 = 618; Min.u64 = 199; Max.u64 = 3032; 
l2gcache_15.latency_GetS_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 136759; SumSQ.u64 = 31988867; Count.u64 = 618; Min.u64 = 164; Max.u64 = 384; 
l2gcache_15.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 11590; SumSQ.u64 = 2401722; Count.u64 = 56; Min.u64 = 200; Max.u64 = 226; 
l2gcache_15.latency_GetX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 27631; SumSQ.u64 = 4544583; Count.u64 = 168; Min.u64 = 164; Max.u64 = 167; 
l2gcache_15.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.latency_GetSX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1854; SumSQ.u64 = 1854; Count.u64 = 1854; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2022; SumSQ.u64 = 2022; Count.u64 = 2022; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 674; SumSQ.u64 = 674; Count.u64 = 674; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1854; SumSQ.u64 = 1854; Count.u64 = 1854; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutS_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutE_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutE_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutE_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutE_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutE_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutE_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutM_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutM_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutM_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchResp_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.stateEvent_AckInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4156; SumSQ.u64 = 4156; Count.u64 = 4156; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 786; SumSQ.u64 = 786; Count.u64 = 786; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2472; SumSQ.u64 = 2472; Count.u64 = 2472; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 674; SumSQ.u64 = 674; Count.u64 = 674; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.WriteResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.PutS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.PutM_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.PutE_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.PutX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.FetchResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.FetchXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.AckInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 956316; SumSQ.u64 = 267325304; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 464; 
l2gcache_15.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 616; SumSQ.u64 = 616; Count.u64 = 616; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 616; SumSQ.u64 = 616; Count.u64 = 616; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutS_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutS_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutS_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutS_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutS_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutM_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutM_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutM_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Fetch_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Fetch_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchResp_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_AckInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_AckInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_AckInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_AckInv_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 616; SumSQ.u64 = 616; Count.u64 = 616; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1848; SumSQ.u64 = 1848; Count.u64 = 1848; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 840; SumSQ.u64 = 840; Count.u64 = 840; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_Fetch : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_FetchInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.eventSent_ForceInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_FetchInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 616; SumSQ.u64 = 616; Count.u64 = 616; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.eventSent_Inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 124432; SumSQ.u64 = 12567632; Count.u64 = 1232; Min.u64 = 101; Max.u64 = 101; 
l2gcache_22.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 843956; SumSQ.u64 = 1701562252; Count.u64 = 616; Min.u64 = 199; Max.u64 = 3036; 
l2gcache_22.latency_GetS_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 140408; SumSQ.u64 = 33680232; Count.u64 = 616; Min.u64 = 164; Max.u64 = 373; 
l2gcache_22.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 11724; SumSQ.u64 = 2460332; Count.u64 = 56; Min.u64 = 199; Max.u64 = 228; 
l2gcache_22.latency_GetX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 27655; SumSQ.u64 = 4552495; Count.u64 = 168; Min.u64 = 164; Max.u64 = 166; 
l2gcache_22.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.latency_GetSX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1848; SumSQ.u64 = 1848; Count.u64 = 1848; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 616; SumSQ.u64 = 616; Count.u64 = 616; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2016; SumSQ.u64 = 2016; Count.u64 = 2016; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1848; SumSQ.u64 = 1848; Count.u64 = 1848; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutS_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutE_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutE_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutE_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutE_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutE_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutE_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutM_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutM_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutM_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchResp_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 616; SumSQ.u64 = 616; Count.u64 = 616; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.stateEvent_AckInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4144; SumSQ.u64 = 4144; Count.u64 = 4144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 784; SumSQ.u64 = 784; Count.u64 = 784; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2464; SumSQ.u64 = 2464; Count.u64 = 2464; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.WriteResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.PutS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.PutM_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.PutE_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.PutX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.FetchResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.FetchXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 616; SumSQ.u64 = 616; Count.u64 = 616; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.AckInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 975695; SumSQ.u64 = 276776919; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 461; 
l2gcache_22.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 668; SumSQ.u64 = 668; Count.u64 = 668; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 612; SumSQ.u64 = 612; Count.u64 = 612; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 612; SumSQ.u64 = 612; Count.u64 = 612; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutS_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutS_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutS_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutS_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutS_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutM_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutM_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutM_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Fetch_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Fetch_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchResp_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_AckInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_AckInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_AckInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_AckInv_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 612; SumSQ.u64 = 612; Count.u64 = 612; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1836; SumSQ.u64 = 1836; Count.u64 = 1836; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 836; SumSQ.u64 = 836; Count.u64 = 836; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_Fetch : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_FetchInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.eventSent_ForceInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_FetchInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 612; SumSQ.u64 = 612; Count.u64 = 612; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.eventSent_Inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 123624; SumSQ.u64 = 12486024; Count.u64 = 1224; Min.u64 = 101; Max.u64 = 101; 
l2gcache_23.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 827992; SumSQ.u64 = 1649050930; Count.u64 = 612; Min.u64 = 199; Max.u64 = 3047; 
l2gcache_23.latency_GetS_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 140346; SumSQ.u64 = 33868362; Count.u64 = 612; Min.u64 = 164; Max.u64 = 369; 
l2gcache_23.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 11429; SumSQ.u64 = 2334153; Count.u64 = 56; Min.u64 = 200; Max.u64 = 221; 
l2gcache_23.latency_GetX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 27653; SumSQ.u64 = 4551833; Count.u64 = 168; Min.u64 = 164; Max.u64 = 166; 
l2gcache_23.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.latency_GetSX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1836; SumSQ.u64 = 1836; Count.u64 = 1836; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 612; SumSQ.u64 = 612; Count.u64 = 612; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2004; SumSQ.u64 = 2004; Count.u64 = 2004; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 668; SumSQ.u64 = 668; Count.u64 = 668; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1836; SumSQ.u64 = 1836; Count.u64 = 1836; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutS_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutE_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutE_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutE_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutE_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutE_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutE_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutM_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutM_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutM_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchResp_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 612; SumSQ.u64 = 612; Count.u64 = 612; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.stateEvent_AckInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4120; SumSQ.u64 = 4120; Count.u64 = 4120; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 780; SumSQ.u64 = 780; Count.u64 = 780; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2448; SumSQ.u64 = 2448; Count.u64 = 2448; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 668; SumSQ.u64 = 668; Count.u64 = 668; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.WriteResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.PutS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.PutM_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.PutE_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.PutX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.FetchResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.FetchXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 612; SumSQ.u64 = 612; Count.u64 = 612; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.AckInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 959636; SumSQ.u64 = 268195704; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 456; 
l2gcache_23.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 673; SumSQ.u64 = 673; Count.u64 = 673; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 609; SumSQ.u64 = 609; Count.u64 = 609; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 609; SumSQ.u64 = 609; Count.u64 = 609; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutS_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutS_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutS_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutS_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutS_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutM_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutM_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutM_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Fetch_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Fetch_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchResp_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_AckInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_AckInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_AckInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_AckInv_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 609; SumSQ.u64 = 609; Count.u64 = 609; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1827; SumSQ.u64 = 1827; Count.u64 = 1827; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 865; SumSQ.u64 = 865; Count.u64 = 865; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_Fetch : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_FetchInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.eventSent_ForceInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_FetchInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 609; SumSQ.u64 = 609; Count.u64 = 609; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.eventSent_Inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 123018; SumSQ.u64 = 12424818; Count.u64 = 1218; Min.u64 = 101; Max.u64 = 101; 
l2gcache_30.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 824687; SumSQ.u64 = 1649065005; Count.u64 = 609; Min.u64 = 199; Max.u64 = 3066; 
l2gcache_30.latency_GetS_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 136317; SumSQ.u64 = 31810919; Count.u64 = 609; Min.u64 = 164; Max.u64 = 349; 
l2gcache_30.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 13312; SumSQ.u64 = 2774270; Count.u64 = 64; Min.u64 = 199; Max.u64 = 229; 
l2gcache_30.latency_GetX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 31591; SumSQ.u64 = 5197997; Count.u64 = 192; Min.u64 = 164; Max.u64 = 166; 
l2gcache_30.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.latency_GetSX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1827; SumSQ.u64 = 1827; Count.u64 = 1827; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 609; SumSQ.u64 = 609; Count.u64 = 609; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2019; SumSQ.u64 = 2019; Count.u64 = 2019; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 673; SumSQ.u64 = 673; Count.u64 = 673; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1827; SumSQ.u64 = 1827; Count.u64 = 1827; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutS_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutE_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutE_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutE_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutE_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutE_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutE_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutM_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutM_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutM_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchResp_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 609; SumSQ.u64 = 609; Count.u64 = 609; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.stateEvent_AckInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4166; SumSQ.u64 = 4166; Count.u64 = 4166; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 801; SumSQ.u64 = 801; Count.u64 = 801; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2436; SumSQ.u64 = 2436; Count.u64 = 2436; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 256; SumSQ.u64 = 256; Count.u64 = 256; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 673; SumSQ.u64 = 673; Count.u64 = 673; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.WriteResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.PutS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.PutM_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.PutE_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.PutX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.FetchResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.FetchXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 609; SumSQ.u64 = 609; Count.u64 = 609; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.AckInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 957265; SumSQ.u64 = 262604219; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 455; 
l2gcache_30.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 675; SumSQ.u64 = 675; Count.u64 = 675; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.evict_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_GetS_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 611; SumSQ.u64 = 611; Count.u64 = 611; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.stateEvent_GetS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_GetS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_GetX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.stateEvent_GetX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_GetX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.stateEvent_GetSX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_GetSX_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_GetSX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_GetSResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_GetXResp_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 611; SumSQ.u64 = 611; Count.u64 = 611; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.stateEvent_GetXResp_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.stateEvent_GetXResp_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutS_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutS_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutS_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutS_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutS_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutS_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutS_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutM_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutM_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutM_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Inv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Inv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Inv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Inv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Inv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Inv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Inv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInvX_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInvX_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInvX_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInvX_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInvX_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInvX_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Fetch_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Fetch_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Fetch_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Fetch_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Fetch_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Fetch_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Fetch_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Fetch_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Fetch_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_IS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_IM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_SM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchResp_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_AckInv_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_AckInv_SInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_AckInv_SMInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_AckInv_SBInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FlushLine_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FlushLine_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FlushLine_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FlushLineInv_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FlushLineInv_S : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FlushLineInv_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FlushLineResp_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 611; SumSQ.u64 = 611; Count.u64 = 611; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_PutS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_FetchXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1833; SumSQ.u64 = 1833; Count.u64 = 1833; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 867; SumSQ.u64 = 867; Count.u64 = 867; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_Fetch : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_FetchInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.eventSent_ForceInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_FetchInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 611; SumSQ.u64 = 611; Count.u64 = 611; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.eventSent_Inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_Put : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_Get : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_AckMove : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_CustomReq : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_CustomResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_CustomAck : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.latency_GetS_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 123422; SumSQ.u64 = 12465622; Count.u64 = 1222; Min.u64 = 101; Max.u64 = 101; 
l2gcache_31.latency_GetS_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 827527; SumSQ.u64 = 1651449417; Count.u64 = 611; Min.u64 = 199; Max.u64 = 3056; 
l2gcache_31.latency_GetS_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 142370; SumSQ.u64 = 34829926; Count.u64 = 611; Min.u64 = 164; Max.u64 = 359; 
l2gcache_31.latency_GetX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.latency_GetX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 13234; SumSQ.u64 = 2739884; Count.u64 = 64; Min.u64 = 199; Max.u64 = 226; 
l2gcache_31.latency_GetX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 31624; SumSQ.u64 = 5208880; Count.u64 = 192; Min.u64 = 164; Max.u64 = 166; 
l2gcache_31.latency_GetX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.latency_GetSX_hit : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.latency_GetSX_miss : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.latency_GetSX_inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.latency_GetSX_upgrade : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.latency_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.latency_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.GetSHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1833; SumSQ.u64 = 1833; Count.u64 = 1833; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.GetXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.GetSXHit_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.GetSHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.GetXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.GetSXHit_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.GetSMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 611; SumSQ.u64 = 611; Count.u64 = 611; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.GetXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.GetSXMiss_Arrival : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.GetSMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.GetXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.GetSXMiss_Blocked : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.CacheHits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2025; SumSQ.u64 = 2025; Count.u64 = 2025; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.CacheMisses : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 675; SumSQ.u64 = 675; Count.u64 = 675; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.stateEvent_AckPut_I : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_GetS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1833; SumSQ.u64 = 1833; Count.u64 = 1833; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.stateEvent_GetX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_GetSX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutS_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutS_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutE_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutE_M : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutE_MInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutE_MInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutE_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutE_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutM_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutM_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutM_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInvX_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchResp_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 611; SumSQ.u64 = 611; Count.u64 = 611; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.stateEvent_AckInv_EInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FlushLine_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FlushLineInv_E : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_PutE : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.TotalEventsReceived : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 4178; SumSQ.u64 = 4178; Count.u64 = 4178; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.TotalEventsReplayed : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 803; SumSQ.u64 = 803; Count.u64 = 803; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.Put_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.Get_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.AckMove_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.NULLCMD_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2444; SumSQ.u64 = 2444; Count.u64 = 2444; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 256; SumSQ.u64 = 256; Count.u64 = 256; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 675; SumSQ.u64 = 675; Count.u64 = 675; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.WriteResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.PutS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.PutM_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.PutE_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.PutX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.Inv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.Fetch_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.FetchInvX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.FetchResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.FetchXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 611; SumSQ.u64 = 611; Count.u64 = 611; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.AckInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.AckPut_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 965981; SumSQ.u64 = 267982523; Count.u64 = 14038157; Min.u64 = 0; Max.u64 = 455; 
l2gcache_31.Bank_conflicts : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
dmaEngine:mmio_iface:memlink.packet_latency : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1007; SumSQ.u64 = 5797; Count.u64 = 176; Min.u64 = 5; Max.u64 = 6; 
dmaEngine:mmio_iface:memlink.send_bit_count : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 67584; SumSQ.u64 = 25952256; Count.u64 = 176; Min.u64 = 384; Max.u64 = 384; 
dmaEngine:mmio_iface:memlink.output_port_stalls : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
dmaEngine:mmio_iface:memlink.idle_time : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7476205420; SumSQ.u64 = 11460264203330472400; Count.u64 = 176; Min.u64 = 10940; Max.u64 = 1927409300; 
node0.chiprtr.send_bit_count.port0 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 52697024; SumSQ.u64 = 29842141184; Count.u64 = 105359; Min.u64 = 64; Max.u64 = 576; 
node0.chiprtr.send_packet_count.port0 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 105359; SumSQ.u64 = 105359; Count.u64 = 105359; Min.u64 = 1; Max.u64 = 1; 
node0.chiprtr.output_port_stalls.port0 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.chiprtr.idle_time.port0 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 9396933185; SumSQ.u64 = 8969496176100114625; Count.u64 = 76705; Min.u64 = 3000; Max.u64 = 1487604960; 
node0.chiprtr.width_adj_count.port0 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.chiprtr.send_bit_count.port1 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 29395712; SumSQ.u64 = 15837347840; Count.u64 = 80596; Min.u64 = 64; Max.u64 = 576; 
node0.chiprtr.send_packet_count.port1 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 80596; SumSQ.u64 = 80596; Count.u64 = 80596; Min.u64 = 1; Max.u64 = 1; 
node0.chiprtr.output_port_stalls.port1 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.chiprtr.idle_time.port1 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 9468250625; SumSQ.u64 = 8699104181172085825; Count.u64 = 58728; Min.u64 = 3000; Max.u64 = 1476043200; 
node0.chiprtr.width_adj_count.port1 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.chiprtr.send_bit_count.port2 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 83712; SumSQ.u64 = 27672576; Count.u64 = 344; Min.u64 = 64; Max.u64 = 384; 
node0.chiprtr.send_packet_count.port2 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 344; SumSQ.u64 = 344; Count.u64 = 344; Min.u64 = 1; Max.u64 = 1; 
node0.chiprtr.output_port_stalls.port2 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.chiprtr.idle_time.port2 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 9699376385; SumSQ.u64 = 14796555248819610625; Count.u64 = 345; Min.u64 = 37440; Max.u64 = 1927395360; 
node0.chiprtr.width_adj_count.port2 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.chiprtr.send_bit_count.port3 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 67584; SumSQ.u64 = 25952256; Count.u64 = 176; Min.u64 = 384; Max.u64 = 384; 
node0.chiprtr.send_packet_count.port3 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 176; SumSQ.u64 = 176; Count.u64 = 176; Min.u64 = 1; Max.u64 = 1; 
node0.chiprtr.output_port_stalls.port3 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.chiprtr.idle_time.port3 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 9699860225; SumSQ.u64 = 14797478901920361025; Count.u64 = 177; Min.u64 = 66240; Max.u64 = 1927445760; 
node0.chiprtr.width_adj_count.port3 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.chiprtr.send_bit_count.port4 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 55677632; SumSQ.u64 = 28784832512; Count.u64 = 185787; Min.u64 = 64; Max.u64 = 576; 
node0.chiprtr.send_packet_count.port4 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 185787; SumSQ.u64 = 185787; Count.u64 = 185787; Min.u64 = 1; Max.u64 = 1; 
node0.chiprtr.output_port_stalls.port4 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.chiprtr.idle_time.port4 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 9165300545; SumSQ.u64 = 8781604410441777025; Count.u64 = 95206; Min.u64 = 3000; Max.u64 = 1485185760; 
node0.chiprtr.width_adj_count.port4 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.chiprtr.xbar_stalls.port0 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 266; SumSQ.u64 = 266; Count.u64 = 266; Min.u64 = 1; Max.u64 = 1; 
node0.chiprtr.xbar_stalls.port1 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3599; SumSQ.u64 = 3599; Count.u64 = 3599; Min.u64 = 1; Max.u64 = 1; 
node0.chiprtr.xbar_stalls.port2 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.chiprtr.xbar_stalls.port3 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.chiprtr.xbar_stalls.port4 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.chiprtr.xbar_stalls.port5 : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl:cpulink.packet_latency : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3485340; SumSQ.u64 = 285308188; Count.u64 = 185787; Min.u64 = 2; Max.u64 = 190; 
node0.dirctrl:cpulink.send_bit_count : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 82071232; SumSQ.u64 = 45676736512; Count.u64 = 185787; Min.u64 = 64; Max.u64 = 576; 
node0.dirctrl:cpulink.output_port_stalls : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl:cpulink.idle_time : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 8739374465; SumSQ.u64 = 8781507284224339025; Count.u64 = 104354; Min.u64 = 40; Max.u64 = 1485180120; 
node0.dirctrl.default_stat : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.replacement_request_latency : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 77004; SumSQ.u64 = 154296; Count.u64 = 38484; Min.u64 = 2; Max.u64 = 8; 
node0.dirctrl.get_request_latency : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2850595; SumSQ.u64 = 229189835; Count.u64 = 98754; Min.u64 = 2; Max.u64 = 204; 
node0.dirctrl.directory_cache_hits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 137231; SumSQ.u64 = 137231; Count.u64 = 137231; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.mshr_hits : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.GetX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 63889; SumSQ.u64 = 63889; Count.u64 = 63889; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.GetS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 34864; SumSQ.u64 = 34864; Count.u64 = 34864; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.GetSX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.Write_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.PutM_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 35455; SumSQ.u64 = 35455; Count.u64 = 35455; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.PutX_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.PutE_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.PutS_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3021; SumSQ.u64 = 3021; Count.u64 = 3021; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.NACK_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.FetchResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 43615; SumSQ.u64 = 43615; Count.u64 = 43615; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.FetchXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3423; SumSQ.u64 = 3423; Count.u64 = 3423; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.GetSResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.GetXResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 51557; SumSQ.u64 = 51557; Count.u64 = 51557; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.WriteResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.ForceInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.FetchInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.AckInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1511; SumSQ.u64 = 1511; Count.u64 = 1511; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.FlushLine_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.FlushLineInv_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.FlushLineResp_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.GetS_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.Write_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.GetSX_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.GetSResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.WriteResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.CustomReq_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.CustomResp_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.CustomAck_uncache_recv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.eventSent_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 31441; SumSQ.u64 = 31441; Count.u64 = 31441; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.eventSent_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 20108; SumSQ.u64 = 20108; Count.u64 = 20108; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.eventSent_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.eventSent_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.eventSent_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 59408; SumSQ.u64 = 59408; Count.u64 = 59408; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.eventSent_Inv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1511; SumSQ.u64 = 1511; Count.u64 = 1511; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.eventSent_FetchInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 43615; SumSQ.u64 = 43615; Count.u64 = 43615; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.eventSent_FetchInvX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3423; SumSQ.u64 = 3423; Count.u64 = 3423; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.eventSent_ForceInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.eventSent_NACK : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.eventSent_GetSResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3424; SumSQ.u64 = 3424; Count.u64 = 3424; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.eventSent_GetXResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 95330; SumSQ.u64 = 95330; Count.u64 = 95330; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.eventSent_WriteResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.eventSent_FetchResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.eventSent_AckInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.eventSent_AckPut : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 38484; SumSQ.u64 = 38484; Count.u64 = 38484; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.eventSent_FlushLine : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.eventSent_FlushLineInv : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.eventSent_FlushLineResp : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.eventSent_read_directory_entry : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.eventSent_write_directory_entry : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 710; SumSQ.u64 = 710; Count.u64 = 710; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.MSHR_occupancy : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 2653123; SumSQ.u64 = 35253651; Count.u64 = 9700343; Min.u64 = 0; Max.u64 = 35; 
node0.memory.requests_received_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 31448; SumSQ.u64 = 31448; Count.u64 = 31448; Min.u64 = 1; Max.u64 = 1; 
node0.memory.requests_received_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
node0.memory.requests_received_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 20108; SumSQ.u64 = 20108; Count.u64 = 20108; Min.u64 = 1; Max.u64 = 1; 
node0.memory.requests_received_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.memory.requests_received_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 59408; SumSQ.u64 = 59408; Count.u64 = 59408; Min.u64 = 1; Max.u64 = 1; 
node0.memory.outstanding_requests : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 332895; SumSQ.u64 = 332917; Count.u64 = 22299694; Min.u64 = 0; Max.u64 = 2; 
node0.memory.latency_GetS : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 94344; SumSQ.u64 = 283032; Count.u64 = 31448; Min.u64 = 3; Max.u64 = 3; 
node0.memory.latency_GetSX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 9; Count.u64 = 1; Min.u64 = 3; Max.u64 = 3; 
node0.memory.latency_GetX : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 60324; SumSQ.u64 = 180972; Count.u64 = 20108; Min.u64 = 3; Max.u64 = 3; 
node0.memory.latency_Write : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.memory.latency_PutM : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 178224; SumSQ.u64 = 534672; Count.u64 = 59408; Min.u64 = 3; Max.u64 = 3; 
node0.memory.cycles_with_issue : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 110965; SumSQ.u64 = 110965; Count.u64 = 110965; Min.u64 = 1; Max.u64 = 1; 
node0.memory.cycles_attempted_issue_but_rejected : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.memory.total_cycles : Accumulator : SimTime = 9700367105; Rank = 0; Sum.u64 = 22299694; SumSQ.u64 = 497276352493636; Count.u64 = 1; Min.u64 = 22299694; Max.u64 = 22299694; 
