//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31294372
// Cuda compilation tools, release 11.7, V11.7.64
// Based on NVVM 7.0.1
//

.version 7.7
.target sm_52
.address_size 64

	// .globl	convert_nv12_bt701_block_linear

.visible .entry convert_nv12_bt701_block_linear(
	.param .u64 convert_nv12_bt701_block_linear_param_0,
	.param .u64 convert_nv12_bt701_block_linear_param_1,
	.param .u64 convert_nv12_bt701_block_linear_param_2,
	.param .u32 convert_nv12_bt701_block_linear_param_3,
	.param .u32 convert_nv12_bt701_block_linear_param_4,
	.param .u32 convert_nv12_bt701_block_linear_param_5,
	.param .u32 convert_nv12_bt701_block_linear_param_6
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<3>;
	.reg .f32 	%f<21>;
	.reg .b32 	%r<75>;
	.reg .f64 	%fd<19>;
	.reg .b64 	%rd<31>;


	ld.param.u64 	%rd6, [convert_nv12_bt701_block_linear_param_0];
	ld.param.u64 	%rd7, [convert_nv12_bt701_block_linear_param_1];
	ld.param.u64 	%rd8, [convert_nv12_bt701_block_linear_param_2];
	ld.param.u32 	%r7, [convert_nv12_bt701_block_linear_param_3];
	ld.param.u32 	%r10, [convert_nv12_bt701_block_linear_param_5];
	ld.param.u32 	%r11, [convert_nv12_bt701_block_linear_param_6];
	cvta.to.global.u64 	%rd9, %rd6;
	cvta.to.global.u64 	%rd1, %rd8;
	cvta.to.global.u64 	%rd2, %rd7;
	mov.u32 	%r12, 8;
	shl.b32 	%r13, %r12, %r11;
	shr.u32 	%r14, %r13, 3;
	mov.u32 	%r15, 16;
	shl.b32 	%r16, %r15, %r10;
	add.s32 	%r17, %r7, %r16;
	add.s32 	%r18, %r17, -1;
	add.s32 	%r19, %r10, 4;
	shr.u32 	%r20, %r18, %r19;
	mov.u32 	%r21, %ctaid.y;
	mov.u32 	%r22, %ctaid.x;
	mad.lo.s32 	%r23, %r20, %r21, %r22;
	mul.lo.s32 	%r24, %r16, %r13;
	mul.lo.s32 	%r25, %r24, %r23;
	shl.b32 	%r26, %r25, 2;
	mov.u32 	%r27, %tid.x;
	mov.u32 	%r28, %tid.y;
	mad.lo.s32 	%r29, %r14, %r27, %r28;
	shl.b32 	%r30, %r29, 9;
	shl.b32 	%r31, %r27, 4;
	mad.lo.s32 	%r1, %r16, %r22, %r31;
	shl.b32 	%r32, %r28, 3;
	mad.lo.s32 	%r2, %r13, %r21, %r32;
	cvt.u64.u32 	%rd10, %r26;
	cvt.u64.u32 	%rd11, %r30;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd13, %rd9, %rd12;
	add.s64 	%rd30, %rd13, 4;
	mov.u32 	%r74, 0;
	mov.u32 	%r73, 1;
	mov.f32 	%f2, 0f437F0000;
	mov.f32 	%f4, 0f00000000;

$L__BB0_1:
	add.s32 	%r33, %r73, -1;
	and.b32  	%r34, %r33, 2;
	bfe.u32 	%r35, %r33, 2, 2;
	shr.u32 	%r36, %r74, 5;
	and.b32  	%r37, %r36, 134217720;
	add.s32 	%r38, %r1, %r37;
	shr.u32 	%r39, %r74, 4;
	and.b32  	%r40, %r39, 4;
	add.s32 	%r41, %r38, %r34;
	add.s32 	%r42, %r41, %r40;
	and.b32  	%r43, %r36, 4;
	add.s32 	%r44, %r2, %r43;
	add.s32 	%r45, %r44, %r35;
	mul.lo.s32 	%r46, %r45, %r7;
	cvt.u64.u32 	%rd14, %r46;
	cvt.u64.u32 	%rd15, %r42;
	add.s64 	%rd16, %rd14, %rd15;
	add.s64 	%rd17, %rd2, %rd16;
	shr.u32 	%r47, %r45, 1;
	mul.lo.s32 	%r48, %r47, %r7;
	cvt.u64.u32 	%rd18, %r48;
	and.b32  	%r49, %r42, -2;
	cvt.u64.u32 	%rd19, %r49;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.u8 	%r50, [%rd21];
	ld.global.u8 	%rs1, [%rd17];
	cvt.rn.f64.u16 	%fd1, %rs1;
	ld.global.u8 	%r51, [%rd21+1];
	add.s32 	%r52, %r51, -128;
	cvt.rn.f64.s32 	%fd2, %r52;
	fma.rn.f64 	%fd3, %fd2, 0d3FF66E978D4FDF3B, %fd1;
	cvt.rn.f32.f64 	%f1, %fd3;
	min.f32 	%f3, %f1, %f2;
	max.f32 	%f5, %f3, %f4;
	cvt.rzi.u32.f32 	%r53, %f5;
	st.global.u8 	[%rd30+-2], %r53;
	add.s32 	%r54, %r50, -128;
	cvt.rn.f64.s32 	%fd4, %r54;
	mul.f64 	%fd5, %fd4, 0d3FD60639D5E4A383;
	sub.f64 	%fd6, %fd1, %fd5;
	mul.f64 	%fd7, %fd2, 0d3FE6DA3C21187E7C;
	sub.f64 	%fd8, %fd6, %fd7;
	cvt.rn.f32.f64 	%f6, %fd8;
	min.f32 	%f7, %f6, %f2;
	max.f32 	%f8, %f7, %f4;
	cvt.rzi.u32.f32 	%r55, %f8;
	st.global.u8 	[%rd30+-3], %r55;
	fma.rn.f64 	%fd9, %fd4, 0d3FFC5A1CAC083127, %fd1;
	cvt.rn.f32.f64 	%f9, %fd9;
	min.f32 	%f10, %f9, %f2;
	max.f32 	%f11, %f10, %f4;
	cvt.rzi.u32.f32 	%r56, %f11;
	st.global.u8 	[%rd30+-4], %r56;
	bfe.u32 	%r57, %r73, 2, 2;
	and.b32  	%r58, %r73, 3;
	add.s32 	%r59, %r38, %r58;
	add.s32 	%r60, %r59, %r40;
	add.s32 	%r61, %r44, %r57;
	mul.lo.s32 	%r62, %r61, %r7;
	cvt.u64.u32 	%rd22, %r62;
	cvt.u64.u32 	%rd23, %r60;
	add.s64 	%rd24, %rd22, %rd23;
	add.s64 	%rd25, %rd2, %rd24;
	shr.u32 	%r63, %r61, 1;
	mul.lo.s32 	%r64, %r63, %r7;
	cvt.u64.u32 	%rd26, %r64;
	and.b32  	%r65, %r60, -2;
	cvt.u64.u32 	%rd27, %r65;
	add.s64 	%rd28, %rd26, %rd27;
	add.s64 	%rd29, %rd1, %rd28;
	ld.global.u8 	%r66, [%rd29];
	ld.global.u8 	%rs2, [%rd25];
	cvt.rn.f64.u16 	%fd10, %rs2;
	ld.global.u8 	%r67, [%rd29+1];
	add.s32 	%r68, %r67, -128;
	cvt.rn.f64.s32 	%fd11, %r68;
	fma.rn.f64 	%fd12, %fd11, 0d3FF66E978D4FDF3B, %fd10;
	cvt.rn.f32.f64 	%f12, %fd12;
	min.f32 	%f13, %f12, %f2;
	max.f32 	%f14, %f13, %f4;
	cvt.rzi.u32.f32 	%r69, %f14;
	st.global.u8 	[%rd30+2], %r69;
	add.s32 	%r70, %r66, -128;
	cvt.rn.f64.s32 	%fd13, %r70;
	mul.f64 	%fd14, %fd13, 0d3FD60639D5E4A383;
	sub.f64 	%fd15, %fd10, %fd14;
	mul.f64 	%fd16, %fd11, 0d3FE6DA3C21187E7C;
	sub.f64 	%fd17, %fd15, %fd16;
	cvt.rn.f32.f64 	%f15, %fd17;
	min.f32 	%f16, %f15, %f2;
	max.f32 	%f17, %f16, %f4;
	cvt.rzi.u32.f32 	%r71, %f17;
	st.global.u8 	[%rd30+1], %r71;
	fma.rn.f64 	%fd18, %fd13, 0d3FFC5A1CAC083127, %fd10;
	cvt.rn.f32.f64 	%f18, %fd18;
	min.f32 	%f19, %f18, %f2;
	max.f32 	%f20, %f19, %f4;
	cvt.rzi.u32.f32 	%r72, %f20;
	st.global.u8 	[%rd30], %r72;
	add.s32 	%r73, %r73, 2;
	add.s64 	%rd30, %rd30, 8;
	add.s32 	%r74, %r74, 8;
	setp.lt.u32 	%p1, %r74, 512;
	@%p1 bra 	$L__BB0_1;

	ret;

}

