#-----------------------------------------------------------
# Webtalk v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon May 27 20:45:49 2019
# Process ID: 16463
# Current directory: /home/data/VHDL/FPGA_Nand2Tetris/Mux/Mux.sim/sim_1/behav/xsim
# Command line: wbtcv -mode batch -source /home/data/VHDL/FPGA_Nand2Tetris/Mux/Mux.sim/sim_1/behav/xsim/xsim.dir/Mux_tb_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: /home/data/VHDL/FPGA_Nand2Tetris/Mux/Mux.sim/sim_1/behav/xsim/webtalk.log
# Journal file: /home/data/VHDL/FPGA_Nand2Tetris/Mux/Mux.sim/sim_1/behav/xsim/webtalk.jou
#-----------------------------------------------------------
source /home/data/VHDL/FPGA_Nand2Tetris/Mux/Mux.sim/sim_1/behav/xsim/xsim.dir/Mux_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/data/VHDL/FPGA_Nand2Tetris/Mux/Mux.sim/sim_1/behav/xsim/xsim.dir/Mux_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon May 27 20:45:54 2019. For additional details about this file, please refer to the WebTalk help file at /home/data/FPGA/vivado/Vivado/2018.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:05 . Memory (MB): peak = 366.984 ; gain = 0.000 ; free physical = 19338 ; free virtual = 27581
INFO: [Common 17-206] Exiting Webtalk at Mon May 27 20:45:54 2019...
