// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _subsamble_HH_
#define _subsamble_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Filter2D.h"
#include "AXIvideo2Mat.h"
#include "CvtColor.h"
#include "Mat2AXIvideo.h"
#include "fifo_w8_d1_A.h"

namespace ap_rtl {

struct subsamble : public sc_module {
    // Port declarations 33
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<24> > stream_in_TDATA;
    sc_in< sc_logic > stream_in_TVALID;
    sc_out< sc_logic > stream_in_TREADY;
    sc_in< sc_lv<3> > stream_in_TKEEP;
    sc_in< sc_lv<3> > stream_in_TSTRB;
    sc_in< sc_lv<1> > stream_in_TUSER;
    sc_in< sc_lv<1> > stream_in_TLAST;
    sc_in< sc_lv<1> > stream_in_TID;
    sc_in< sc_lv<1> > stream_in_TDEST;
    sc_out< sc_lv<24> > stream_process_TDATA;
    sc_out< sc_logic > stream_process_TVALID;
    sc_in< sc_logic > stream_process_TREADY;
    sc_out< sc_lv<3> > stream_process_TKEEP;
    sc_out< sc_lv<3> > stream_process_TSTRB;
    sc_out< sc_lv<1> > stream_process_TUSER;
    sc_out< sc_lv<1> > stream_process_TLAST;
    sc_out< sc_lv<1> > stream_process_TID;
    sc_out< sc_lv<1> > stream_process_TDEST;
    sc_out< sc_lv<24> > stream_passThrough_TDATA;
    sc_out< sc_logic > stream_passThrough_TVALID;
    sc_in< sc_logic > stream_passThrough_TREADY;
    sc_out< sc_lv<3> > stream_passThrough_TKEEP;
    sc_out< sc_lv<3> > stream_passThrough_TSTRB;
    sc_out< sc_lv<1> > stream_passThrough_TUSER;
    sc_out< sc_lv<1> > stream_passThrough_TLAST;
    sc_out< sc_lv<1> > stream_passThrough_TID;
    sc_out< sc_lv<1> > stream_passThrough_TDEST;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    subsamble(sc_module_name name);
    SC_HAS_PROCESS(subsamble);

    ~subsamble();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    Filter2D* grp_Filter2D_fu_615;
    AXIvideo2Mat* grp_AXIvideo2Mat_fu_625;
    CvtColor* grp_CvtColor_fu_646;
    Mat2AXIvideo* grp_Mat2AXIvideo_fu_656;
    Mat2AXIvideo* grp_Mat2AXIvideo_fu_677;
    fifo_w8_d1_A* img0_data_stream_0_s_fifo_U;
    fifo_w8_d1_A* img0_data_stream_1_s_fifo_U;
    fifo_w8_d1_A* img0_data_stream_2_s_fifo_U;
    fifo_w8_d1_A* img1_data_stream_0_s_fifo_U;
    fifo_w8_d1_A* img1_data_stream_1_s_fifo_U;
    fifo_w8_d1_A* img1_data_stream_2_s_fifo_U;
    fifo_w8_d1_A* img2_data_stream_0_s_fifo_U;
    fifo_w8_d1_A* img2_data_stream_1_s_fifo_U;
    fifo_w8_d1_A* img2_data_stream_2_s_fifo_U;
    fifo_w8_d1_A* img3_data_stream_0_s_fifo_U;
    fifo_w8_d1_A* img3_data_stream_1_s_fifo_U;
    fifo_w8_d1_A* img3_data_stream_2_s_fifo_U;
    fifo_w8_d1_A* img4_data_stream_0_s_fifo_U;
    fifo_w8_d1_A* img4_data_stream_1_s_fifo_U;
    fifo_w8_d1_A* img4_data_stream_2_s_fifo_U;
    fifo_w8_d1_A* imgDuplicate_data_st_fifo_U;
    fifo_w8_d1_A* imgDuplicate_data_st_1_fifo_U;
    fifo_w8_d1_A* imgDuplicate_data_st_2_fifo_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<14> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<24> > stream_in_V_data_V_0_data_out;
    sc_signal< sc_logic > stream_in_V_data_V_0_vld_in;
    sc_signal< sc_logic > stream_in_V_data_V_0_vld_out;
    sc_signal< sc_logic > stream_in_V_data_V_0_ack_in;
    sc_signal< sc_logic > stream_in_V_data_V_0_ack_out;
    sc_signal< sc_lv<24> > stream_in_V_data_V_0_payload_A;
    sc_signal< sc_lv<24> > stream_in_V_data_V_0_payload_B;
    sc_signal< sc_logic > stream_in_V_data_V_0_sel_rd;
    sc_signal< sc_logic > stream_in_V_data_V_0_sel_wr;
    sc_signal< sc_logic > stream_in_V_data_V_0_sel;
    sc_signal< sc_logic > stream_in_V_data_V_0_load_A;
    sc_signal< sc_logic > stream_in_V_data_V_0_load_B;
    sc_signal< sc_lv<2> > stream_in_V_data_V_0_state;
    sc_signal< sc_logic > stream_in_V_data_V_0_state_cmp_full;
    sc_signal< sc_lv<3> > stream_in_V_keep_V_0_data_out;
    sc_signal< sc_logic > stream_in_V_keep_V_0_vld_in;
    sc_signal< sc_logic > stream_in_V_keep_V_0_vld_out;
    sc_signal< sc_logic > stream_in_V_keep_V_0_ack_in;
    sc_signal< sc_logic > stream_in_V_keep_V_0_ack_out;
    sc_signal< sc_lv<3> > stream_in_V_keep_V_0_payload_A;
    sc_signal< sc_lv<3> > stream_in_V_keep_V_0_payload_B;
    sc_signal< sc_logic > stream_in_V_keep_V_0_sel_rd;
    sc_signal< sc_logic > stream_in_V_keep_V_0_sel_wr;
    sc_signal< sc_logic > stream_in_V_keep_V_0_sel;
    sc_signal< sc_logic > stream_in_V_keep_V_0_load_A;
    sc_signal< sc_logic > stream_in_V_keep_V_0_load_B;
    sc_signal< sc_lv<2> > stream_in_V_keep_V_0_state;
    sc_signal< sc_logic > stream_in_V_keep_V_0_state_cmp_full;
    sc_signal< sc_lv<3> > stream_in_V_strb_V_0_data_out;
    sc_signal< sc_logic > stream_in_V_strb_V_0_vld_in;
    sc_signal< sc_logic > stream_in_V_strb_V_0_vld_out;
    sc_signal< sc_logic > stream_in_V_strb_V_0_ack_in;
    sc_signal< sc_logic > stream_in_V_strb_V_0_ack_out;
    sc_signal< sc_lv<3> > stream_in_V_strb_V_0_payload_A;
    sc_signal< sc_lv<3> > stream_in_V_strb_V_0_payload_B;
    sc_signal< sc_logic > stream_in_V_strb_V_0_sel_rd;
    sc_signal< sc_logic > stream_in_V_strb_V_0_sel_wr;
    sc_signal< sc_logic > stream_in_V_strb_V_0_sel;
    sc_signal< sc_logic > stream_in_V_strb_V_0_load_A;
    sc_signal< sc_logic > stream_in_V_strb_V_0_load_B;
    sc_signal< sc_lv<2> > stream_in_V_strb_V_0_state;
    sc_signal< sc_logic > stream_in_V_strb_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > stream_in_V_user_V_0_data_out;
    sc_signal< sc_logic > stream_in_V_user_V_0_vld_in;
    sc_signal< sc_logic > stream_in_V_user_V_0_vld_out;
    sc_signal< sc_logic > stream_in_V_user_V_0_ack_in;
    sc_signal< sc_logic > stream_in_V_user_V_0_ack_out;
    sc_signal< sc_lv<1> > stream_in_V_user_V_0_payload_A;
    sc_signal< sc_lv<1> > stream_in_V_user_V_0_payload_B;
    sc_signal< sc_logic > stream_in_V_user_V_0_sel_rd;
    sc_signal< sc_logic > stream_in_V_user_V_0_sel_wr;
    sc_signal< sc_logic > stream_in_V_user_V_0_sel;
    sc_signal< sc_logic > stream_in_V_user_V_0_load_A;
    sc_signal< sc_logic > stream_in_V_user_V_0_load_B;
    sc_signal< sc_lv<2> > stream_in_V_user_V_0_state;
    sc_signal< sc_logic > stream_in_V_user_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > stream_in_V_last_V_0_data_out;
    sc_signal< sc_logic > stream_in_V_last_V_0_vld_in;
    sc_signal< sc_logic > stream_in_V_last_V_0_vld_out;
    sc_signal< sc_logic > stream_in_V_last_V_0_ack_in;
    sc_signal< sc_logic > stream_in_V_last_V_0_ack_out;
    sc_signal< sc_lv<1> > stream_in_V_last_V_0_payload_A;
    sc_signal< sc_lv<1> > stream_in_V_last_V_0_payload_B;
    sc_signal< sc_logic > stream_in_V_last_V_0_sel_rd;
    sc_signal< sc_logic > stream_in_V_last_V_0_sel_wr;
    sc_signal< sc_logic > stream_in_V_last_V_0_sel;
    sc_signal< sc_logic > stream_in_V_last_V_0_load_A;
    sc_signal< sc_logic > stream_in_V_last_V_0_load_B;
    sc_signal< sc_lv<2> > stream_in_V_last_V_0_state;
    sc_signal< sc_logic > stream_in_V_last_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > stream_in_V_id_V_0_data_out;
    sc_signal< sc_logic > stream_in_V_id_V_0_vld_in;
    sc_signal< sc_logic > stream_in_V_id_V_0_vld_out;
    sc_signal< sc_logic > stream_in_V_id_V_0_ack_in;
    sc_signal< sc_logic > stream_in_V_id_V_0_ack_out;
    sc_signal< sc_lv<1> > stream_in_V_id_V_0_payload_A;
    sc_signal< sc_lv<1> > stream_in_V_id_V_0_payload_B;
    sc_signal< sc_logic > stream_in_V_id_V_0_sel_rd;
    sc_signal< sc_logic > stream_in_V_id_V_0_sel_wr;
    sc_signal< sc_logic > stream_in_V_id_V_0_sel;
    sc_signal< sc_logic > stream_in_V_id_V_0_load_A;
    sc_signal< sc_logic > stream_in_V_id_V_0_load_B;
    sc_signal< sc_lv<2> > stream_in_V_id_V_0_state;
    sc_signal< sc_logic > stream_in_V_id_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > stream_in_V_dest_V_0_data_out;
    sc_signal< sc_logic > stream_in_V_dest_V_0_vld_in;
    sc_signal< sc_logic > stream_in_V_dest_V_0_vld_out;
    sc_signal< sc_logic > stream_in_V_dest_V_0_ack_in;
    sc_signal< sc_logic > stream_in_V_dest_V_0_ack_out;
    sc_signal< sc_lv<1> > stream_in_V_dest_V_0_payload_A;
    sc_signal< sc_lv<1> > stream_in_V_dest_V_0_payload_B;
    sc_signal< sc_logic > stream_in_V_dest_V_0_sel_rd;
    sc_signal< sc_logic > stream_in_V_dest_V_0_sel_wr;
    sc_signal< sc_logic > stream_in_V_dest_V_0_sel;
    sc_signal< sc_logic > stream_in_V_dest_V_0_load_A;
    sc_signal< sc_logic > stream_in_V_dest_V_0_load_B;
    sc_signal< sc_lv<2> > stream_in_V_dest_V_0_state;
    sc_signal< sc_logic > stream_in_V_dest_V_0_state_cmp_full;
    sc_signal< sc_lv<24> > stream_process_V_data_V_1_data_out;
    sc_signal< sc_logic > stream_process_V_data_V_1_vld_in;
    sc_signal< sc_logic > stream_process_V_data_V_1_vld_out;
    sc_signal< sc_logic > stream_process_V_data_V_1_ack_in;
    sc_signal< sc_logic > stream_process_V_data_V_1_ack_out;
    sc_signal< sc_lv<24> > stream_process_V_data_V_1_payload_A;
    sc_signal< sc_lv<24> > stream_process_V_data_V_1_payload_B;
    sc_signal< sc_logic > stream_process_V_data_V_1_sel_rd;
    sc_signal< sc_logic > stream_process_V_data_V_1_sel_wr;
    sc_signal< sc_logic > stream_process_V_data_V_1_sel;
    sc_signal< sc_logic > stream_process_V_data_V_1_load_A;
    sc_signal< sc_logic > stream_process_V_data_V_1_load_B;
    sc_signal< sc_lv<2> > stream_process_V_data_V_1_state;
    sc_signal< sc_logic > stream_process_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<3> > stream_process_V_keep_V_1_data_out;
    sc_signal< sc_logic > stream_process_V_keep_V_1_vld_in;
    sc_signal< sc_logic > stream_process_V_keep_V_1_vld_out;
    sc_signal< sc_logic > stream_process_V_keep_V_1_ack_in;
    sc_signal< sc_logic > stream_process_V_keep_V_1_ack_out;
    sc_signal< sc_lv<3> > stream_process_V_keep_V_1_payload_A;
    sc_signal< sc_lv<3> > stream_process_V_keep_V_1_payload_B;
    sc_signal< sc_logic > stream_process_V_keep_V_1_sel_rd;
    sc_signal< sc_logic > stream_process_V_keep_V_1_sel_wr;
    sc_signal< sc_logic > stream_process_V_keep_V_1_sel;
    sc_signal< sc_logic > stream_process_V_keep_V_1_load_A;
    sc_signal< sc_logic > stream_process_V_keep_V_1_load_B;
    sc_signal< sc_lv<2> > stream_process_V_keep_V_1_state;
    sc_signal< sc_logic > stream_process_V_keep_V_1_state_cmp_full;
    sc_signal< sc_lv<3> > stream_process_V_strb_V_1_data_out;
    sc_signal< sc_logic > stream_process_V_strb_V_1_vld_in;
    sc_signal< sc_logic > stream_process_V_strb_V_1_vld_out;
    sc_signal< sc_logic > stream_process_V_strb_V_1_ack_in;
    sc_signal< sc_logic > stream_process_V_strb_V_1_ack_out;
    sc_signal< sc_lv<3> > stream_process_V_strb_V_1_payload_A;
    sc_signal< sc_lv<3> > stream_process_V_strb_V_1_payload_B;
    sc_signal< sc_logic > stream_process_V_strb_V_1_sel_rd;
    sc_signal< sc_logic > stream_process_V_strb_V_1_sel_wr;
    sc_signal< sc_logic > stream_process_V_strb_V_1_sel;
    sc_signal< sc_logic > stream_process_V_strb_V_1_load_A;
    sc_signal< sc_logic > stream_process_V_strb_V_1_load_B;
    sc_signal< sc_lv<2> > stream_process_V_strb_V_1_state;
    sc_signal< sc_logic > stream_process_V_strb_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > stream_process_V_user_V_1_data_out;
    sc_signal< sc_logic > stream_process_V_user_V_1_vld_in;
    sc_signal< sc_logic > stream_process_V_user_V_1_vld_out;
    sc_signal< sc_logic > stream_process_V_user_V_1_ack_in;
    sc_signal< sc_logic > stream_process_V_user_V_1_ack_out;
    sc_signal< sc_lv<1> > stream_process_V_user_V_1_payload_A;
    sc_signal< sc_lv<1> > stream_process_V_user_V_1_payload_B;
    sc_signal< sc_logic > stream_process_V_user_V_1_sel_rd;
    sc_signal< sc_logic > stream_process_V_user_V_1_sel_wr;
    sc_signal< sc_logic > stream_process_V_user_V_1_sel;
    sc_signal< sc_logic > stream_process_V_user_V_1_load_A;
    sc_signal< sc_logic > stream_process_V_user_V_1_load_B;
    sc_signal< sc_lv<2> > stream_process_V_user_V_1_state;
    sc_signal< sc_logic > stream_process_V_user_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > stream_process_V_last_V_1_data_out;
    sc_signal< sc_logic > stream_process_V_last_V_1_vld_in;
    sc_signal< sc_logic > stream_process_V_last_V_1_vld_out;
    sc_signal< sc_logic > stream_process_V_last_V_1_ack_in;
    sc_signal< sc_logic > stream_process_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > stream_process_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > stream_process_V_last_V_1_payload_B;
    sc_signal< sc_logic > stream_process_V_last_V_1_sel_rd;
    sc_signal< sc_logic > stream_process_V_last_V_1_sel_wr;
    sc_signal< sc_logic > stream_process_V_last_V_1_sel;
    sc_signal< sc_logic > stream_process_V_last_V_1_load_A;
    sc_signal< sc_logic > stream_process_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > stream_process_V_last_V_1_state;
    sc_signal< sc_logic > stream_process_V_last_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > stream_process_V_id_V_1_data_out;
    sc_signal< sc_logic > stream_process_V_id_V_1_vld_in;
    sc_signal< sc_logic > stream_process_V_id_V_1_vld_out;
    sc_signal< sc_logic > stream_process_V_id_V_1_ack_in;
    sc_signal< sc_logic > stream_process_V_id_V_1_ack_out;
    sc_signal< sc_lv<1> > stream_process_V_id_V_1_payload_A;
    sc_signal< sc_lv<1> > stream_process_V_id_V_1_payload_B;
    sc_signal< sc_logic > stream_process_V_id_V_1_sel_rd;
    sc_signal< sc_logic > stream_process_V_id_V_1_sel_wr;
    sc_signal< sc_logic > stream_process_V_id_V_1_sel;
    sc_signal< sc_logic > stream_process_V_id_V_1_load_A;
    sc_signal< sc_logic > stream_process_V_id_V_1_load_B;
    sc_signal< sc_lv<2> > stream_process_V_id_V_1_state;
    sc_signal< sc_logic > stream_process_V_id_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > stream_process_V_dest_V_1_data_out;
    sc_signal< sc_logic > stream_process_V_dest_V_1_vld_in;
    sc_signal< sc_logic > stream_process_V_dest_V_1_vld_out;
    sc_signal< sc_logic > stream_process_V_dest_V_1_ack_in;
    sc_signal< sc_logic > stream_process_V_dest_V_1_ack_out;
    sc_signal< sc_lv<1> > stream_process_V_dest_V_1_payload_A;
    sc_signal< sc_lv<1> > stream_process_V_dest_V_1_payload_B;
    sc_signal< sc_logic > stream_process_V_dest_V_1_sel_rd;
    sc_signal< sc_logic > stream_process_V_dest_V_1_sel_wr;
    sc_signal< sc_logic > stream_process_V_dest_V_1_sel;
    sc_signal< sc_logic > stream_process_V_dest_V_1_load_A;
    sc_signal< sc_logic > stream_process_V_dest_V_1_load_B;
    sc_signal< sc_lv<2> > stream_process_V_dest_V_1_state;
    sc_signal< sc_logic > stream_process_V_dest_V_1_state_cmp_full;
    sc_signal< sc_lv<24> > stream_passThrough_V_data_V_1_data_out;
    sc_signal< sc_logic > stream_passThrough_V_data_V_1_vld_in;
    sc_signal< sc_logic > stream_passThrough_V_data_V_1_vld_out;
    sc_signal< sc_logic > stream_passThrough_V_data_V_1_ack_in;
    sc_signal< sc_logic > stream_passThrough_V_data_V_1_ack_out;
    sc_signal< sc_lv<24> > stream_passThrough_V_data_V_1_payload_A;
    sc_signal< sc_lv<24> > stream_passThrough_V_data_V_1_payload_B;
    sc_signal< sc_logic > stream_passThrough_V_data_V_1_sel_rd;
    sc_signal< sc_logic > stream_passThrough_V_data_V_1_sel_wr;
    sc_signal< sc_logic > stream_passThrough_V_data_V_1_sel;
    sc_signal< sc_logic > stream_passThrough_V_data_V_1_load_A;
    sc_signal< sc_logic > stream_passThrough_V_data_V_1_load_B;
    sc_signal< sc_lv<2> > stream_passThrough_V_data_V_1_state;
    sc_signal< sc_logic > stream_passThrough_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<3> > stream_passThrough_V_keep_V_1_data_out;
    sc_signal< sc_logic > stream_passThrough_V_keep_V_1_vld_in;
    sc_signal< sc_logic > stream_passThrough_V_keep_V_1_vld_out;
    sc_signal< sc_logic > stream_passThrough_V_keep_V_1_ack_in;
    sc_signal< sc_logic > stream_passThrough_V_keep_V_1_ack_out;
    sc_signal< sc_lv<3> > stream_passThrough_V_keep_V_1_payload_A;
    sc_signal< sc_lv<3> > stream_passThrough_V_keep_V_1_payload_B;
    sc_signal< sc_logic > stream_passThrough_V_keep_V_1_sel_rd;
    sc_signal< sc_logic > stream_passThrough_V_keep_V_1_sel_wr;
    sc_signal< sc_logic > stream_passThrough_V_keep_V_1_sel;
    sc_signal< sc_logic > stream_passThrough_V_keep_V_1_load_A;
    sc_signal< sc_logic > stream_passThrough_V_keep_V_1_load_B;
    sc_signal< sc_lv<2> > stream_passThrough_V_keep_V_1_state;
    sc_signal< sc_logic > stream_passThrough_V_keep_V_1_state_cmp_full;
    sc_signal< sc_lv<3> > stream_passThrough_V_strb_V_1_data_out;
    sc_signal< sc_logic > stream_passThrough_V_strb_V_1_vld_in;
    sc_signal< sc_logic > stream_passThrough_V_strb_V_1_vld_out;
    sc_signal< sc_logic > stream_passThrough_V_strb_V_1_ack_in;
    sc_signal< sc_logic > stream_passThrough_V_strb_V_1_ack_out;
    sc_signal< sc_lv<3> > stream_passThrough_V_strb_V_1_payload_A;
    sc_signal< sc_lv<3> > stream_passThrough_V_strb_V_1_payload_B;
    sc_signal< sc_logic > stream_passThrough_V_strb_V_1_sel_rd;
    sc_signal< sc_logic > stream_passThrough_V_strb_V_1_sel_wr;
    sc_signal< sc_logic > stream_passThrough_V_strb_V_1_sel;
    sc_signal< sc_logic > stream_passThrough_V_strb_V_1_load_A;
    sc_signal< sc_logic > stream_passThrough_V_strb_V_1_load_B;
    sc_signal< sc_lv<2> > stream_passThrough_V_strb_V_1_state;
    sc_signal< sc_logic > stream_passThrough_V_strb_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > stream_passThrough_V_user_V_1_data_out;
    sc_signal< sc_logic > stream_passThrough_V_user_V_1_vld_in;
    sc_signal< sc_logic > stream_passThrough_V_user_V_1_vld_out;
    sc_signal< sc_logic > stream_passThrough_V_user_V_1_ack_in;
    sc_signal< sc_logic > stream_passThrough_V_user_V_1_ack_out;
    sc_signal< sc_lv<1> > stream_passThrough_V_user_V_1_payload_A;
    sc_signal< sc_lv<1> > stream_passThrough_V_user_V_1_payload_B;
    sc_signal< sc_logic > stream_passThrough_V_user_V_1_sel_rd;
    sc_signal< sc_logic > stream_passThrough_V_user_V_1_sel_wr;
    sc_signal< sc_logic > stream_passThrough_V_user_V_1_sel;
    sc_signal< sc_logic > stream_passThrough_V_user_V_1_load_A;
    sc_signal< sc_logic > stream_passThrough_V_user_V_1_load_B;
    sc_signal< sc_lv<2> > stream_passThrough_V_user_V_1_state;
    sc_signal< sc_logic > stream_passThrough_V_user_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > stream_passThrough_V_last_V_1_data_out;
    sc_signal< sc_logic > stream_passThrough_V_last_V_1_vld_in;
    sc_signal< sc_logic > stream_passThrough_V_last_V_1_vld_out;
    sc_signal< sc_logic > stream_passThrough_V_last_V_1_ack_in;
    sc_signal< sc_logic > stream_passThrough_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > stream_passThrough_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > stream_passThrough_V_last_V_1_payload_B;
    sc_signal< sc_logic > stream_passThrough_V_last_V_1_sel_rd;
    sc_signal< sc_logic > stream_passThrough_V_last_V_1_sel_wr;
    sc_signal< sc_logic > stream_passThrough_V_last_V_1_sel;
    sc_signal< sc_logic > stream_passThrough_V_last_V_1_load_A;
    sc_signal< sc_logic > stream_passThrough_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > stream_passThrough_V_last_V_1_state;
    sc_signal< sc_logic > stream_passThrough_V_last_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > stream_passThrough_V_id_V_1_data_out;
    sc_signal< sc_logic > stream_passThrough_V_id_V_1_vld_in;
    sc_signal< sc_logic > stream_passThrough_V_id_V_1_vld_out;
    sc_signal< sc_logic > stream_passThrough_V_id_V_1_ack_in;
    sc_signal< sc_logic > stream_passThrough_V_id_V_1_ack_out;
    sc_signal< sc_lv<1> > stream_passThrough_V_id_V_1_payload_A;
    sc_signal< sc_lv<1> > stream_passThrough_V_id_V_1_payload_B;
    sc_signal< sc_logic > stream_passThrough_V_id_V_1_sel_rd;
    sc_signal< sc_logic > stream_passThrough_V_id_V_1_sel_wr;
    sc_signal< sc_logic > stream_passThrough_V_id_V_1_sel;
    sc_signal< sc_logic > stream_passThrough_V_id_V_1_load_A;
    sc_signal< sc_logic > stream_passThrough_V_id_V_1_load_B;
    sc_signal< sc_lv<2> > stream_passThrough_V_id_V_1_state;
    sc_signal< sc_logic > stream_passThrough_V_id_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > stream_passThrough_V_dest_V_1_data_out;
    sc_signal< sc_logic > stream_passThrough_V_dest_V_1_vld_in;
    sc_signal< sc_logic > stream_passThrough_V_dest_V_1_vld_out;
    sc_signal< sc_logic > stream_passThrough_V_dest_V_1_ack_in;
    sc_signal< sc_logic > stream_passThrough_V_dest_V_1_ack_out;
    sc_signal< sc_lv<1> > stream_passThrough_V_dest_V_1_payload_A;
    sc_signal< sc_lv<1> > stream_passThrough_V_dest_V_1_payload_B;
    sc_signal< sc_logic > stream_passThrough_V_dest_V_1_sel_rd;
    sc_signal< sc_logic > stream_passThrough_V_dest_V_1_sel_wr;
    sc_signal< sc_logic > stream_passThrough_V_dest_V_1_sel;
    sc_signal< sc_logic > stream_passThrough_V_dest_V_1_load_A;
    sc_signal< sc_logic > stream_passThrough_V_dest_V_1_load_B;
    sc_signal< sc_lv<2> > stream_passThrough_V_dest_V_1_state;
    sc_signal< sc_logic > stream_passThrough_V_dest_V_1_state_cmp_full;
    sc_signal< sc_lv<11> > t_V_1_reg_582;
    sc_signal< sc_lv<11> > j_i_reg_604;
    sc_signal< sc_lv<1> > exitcond5_i_fu_698_p2;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<11> > i_V_fu_704_p2;
    sc_signal< sc_lv<11> > i_V_reg_858;
    sc_signal< sc_lv<1> > exitcond_i_fu_710_p2;
    sc_signal< sc_lv<1> > exitcond_i_reg_863;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter0;
    sc_signal< sc_lv<8> > img0_data_stream_0_s_dout;
    sc_signal< sc_logic > img0_data_stream_0_s_empty_n;
    sc_signal< sc_logic > img0_data_stream_0_s_read;
    sc_signal< sc_lv<8> > img0_data_stream_1_s_dout;
    sc_signal< sc_logic > img0_data_stream_1_s_empty_n;
    sc_signal< sc_logic > img0_data_stream_1_s_read;
    sc_signal< sc_lv<8> > img0_data_stream_2_s_dout;
    sc_signal< sc_logic > img0_data_stream_2_s_empty_n;
    sc_signal< sc_logic > img0_data_stream_2_s_read;
    sc_signal< sc_logic > img1_data_stream_0_s_full_n;
    sc_signal< sc_logic > img1_data_stream_0_s_write;
    sc_signal< sc_logic > img1_data_stream_1_s_full_n;
    sc_signal< sc_logic > img1_data_stream_1_s_write;
    sc_signal< sc_logic > img1_data_stream_2_s_full_n;
    sc_signal< sc_logic > img1_data_stream_2_s_write;
    sc_signal< sc_logic > imgDuplicate_data_st_full_n;
    sc_signal< sc_logic > imgDuplicate_data_st_write;
    sc_signal< sc_logic > imgDuplicate_data_st_1_full_n;
    sc_signal< sc_logic > imgDuplicate_data_st_1_write;
    sc_signal< sc_logic > imgDuplicate_data_st_2_full_n;
    sc_signal< sc_logic > imgDuplicate_data_st_2_write;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<11> > j_V_fu_716_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > exitcond1_fu_722_p2;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<11> > i_fu_728_p2;
    sc_signal< sc_lv<11> > i_reg_876;
    sc_signal< sc_lv<1> > exitcond_fu_734_p2;
    sc_signal< sc_lv<1> > exitcond_reg_881;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state12_pp1_stage0_iter0;
    sc_signal< sc_lv<8> > img3_data_stream_0_s_dout;
    sc_signal< sc_logic > img3_data_stream_0_s_empty_n;
    sc_signal< sc_logic > img3_data_stream_0_s_read;
    sc_signal< sc_lv<8> > img3_data_stream_1_s_dout;
    sc_signal< sc_logic > img3_data_stream_1_s_empty_n;
    sc_signal< sc_logic > img3_data_stream_1_s_read;
    sc_signal< sc_lv<8> > img3_data_stream_2_s_dout;
    sc_signal< sc_logic > img3_data_stream_2_s_empty_n;
    sc_signal< sc_logic > img3_data_stream_2_s_read;
    sc_signal< sc_logic > img4_data_stream_0_s_full_n;
    sc_signal< sc_logic > img4_data_stream_0_s_write;
    sc_signal< sc_logic > img4_data_stream_1_s_full_n;
    sc_signal< sc_logic > img4_data_stream_1_s_write;
    sc_signal< sc_logic > img4_data_stream_2_s_full_n;
    sc_signal< sc_logic > img4_data_stream_2_s_write;
    sc_signal< bool > ap_block_state13_pp1_stage0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<11> > j_fu_740_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state5;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state12;
    sc_signal< sc_logic > grp_Filter2D_fu_615_ap_start;
    sc_signal< sc_logic > grp_Filter2D_fu_615_ap_done;
    sc_signal< sc_logic > grp_Filter2D_fu_615_ap_idle;
    sc_signal< sc_logic > grp_Filter2D_fu_615_ap_ready;
    sc_signal< sc_logic > grp_Filter2D_fu_615_p_src_data_stream_0_V_read;
    sc_signal< sc_logic > grp_Filter2D_fu_615_p_src_data_stream_1_V_read;
    sc_signal< sc_logic > grp_Filter2D_fu_615_p_src_data_stream_2_V_read;
    sc_signal< sc_lv<8> > grp_Filter2D_fu_615_p_dst_data_stream_0_V_din;
    sc_signal< sc_logic > grp_Filter2D_fu_615_p_dst_data_stream_0_V_write;
    sc_signal< sc_lv<8> > grp_Filter2D_fu_615_p_dst_data_stream_1_V_din;
    sc_signal< sc_logic > grp_Filter2D_fu_615_p_dst_data_stream_1_V_write;
    sc_signal< sc_lv<8> > grp_Filter2D_fu_615_p_dst_data_stream_2_V_din;
    sc_signal< sc_logic > grp_Filter2D_fu_615_p_dst_data_stream_2_V_write;
    sc_signal< sc_logic > grp_AXIvideo2Mat_fu_625_ap_start;
    sc_signal< sc_logic > grp_AXIvideo2Mat_fu_625_ap_done;
    sc_signal< sc_logic > grp_AXIvideo2Mat_fu_625_ap_idle;
    sc_signal< sc_logic > grp_AXIvideo2Mat_fu_625_ap_ready;
    sc_signal< sc_logic > grp_AXIvideo2Mat_fu_625_stream_in_TVALID;
    sc_signal< sc_logic > grp_AXIvideo2Mat_fu_625_stream_in_TREADY;
    sc_signal< sc_lv<8> > grp_AXIvideo2Mat_fu_625_img_data_stream_0_V_din;
    sc_signal< sc_logic > grp_AXIvideo2Mat_fu_625_img_data_stream_0_V_write;
    sc_signal< sc_lv<8> > grp_AXIvideo2Mat_fu_625_img_data_stream_1_V_din;
    sc_signal< sc_logic > grp_AXIvideo2Mat_fu_625_img_data_stream_1_V_write;
    sc_signal< sc_lv<8> > grp_AXIvideo2Mat_fu_625_img_data_stream_2_V_din;
    sc_signal< sc_logic > grp_AXIvideo2Mat_fu_625_img_data_stream_2_V_write;
    sc_signal< sc_logic > grp_CvtColor_fu_646_ap_start;
    sc_signal< sc_logic > grp_CvtColor_fu_646_ap_done;
    sc_signal< sc_logic > grp_CvtColor_fu_646_ap_idle;
    sc_signal< sc_logic > grp_CvtColor_fu_646_ap_ready;
    sc_signal< sc_logic > grp_CvtColor_fu_646_p_src_data_stream_0_V_read;
    sc_signal< sc_logic > grp_CvtColor_fu_646_p_src_data_stream_1_V_read;
    sc_signal< sc_logic > grp_CvtColor_fu_646_p_src_data_stream_2_V_read;
    sc_signal< sc_lv<8> > grp_CvtColor_fu_646_p_dst_data_stream_0_V_din;
    sc_signal< sc_logic > grp_CvtColor_fu_646_p_dst_data_stream_0_V_write;
    sc_signal< sc_lv<8> > grp_CvtColor_fu_646_p_dst_data_stream_1_V_din;
    sc_signal< sc_logic > grp_CvtColor_fu_646_p_dst_data_stream_1_V_write;
    sc_signal< sc_lv<8> > grp_CvtColor_fu_646_p_dst_data_stream_2_V_din;
    sc_signal< sc_logic > grp_CvtColor_fu_646_p_dst_data_stream_2_V_write;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_656_ap_start;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_656_ap_done;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_656_ap_idle;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_656_ap_ready;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_656_img_data_stream_0_V_read;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_656_img_data_stream_1_V_read;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_656_img_data_stream_2_V_read;
    sc_signal< sc_lv<24> > grp_Mat2AXIvideo_fu_656_stream_passThrough_TDATA;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_656_stream_passThrough_TVALID;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_656_stream_passThrough_TREADY;
    sc_signal< sc_lv<3> > grp_Mat2AXIvideo_fu_656_stream_passThrough_TKEEP;
    sc_signal< sc_lv<3> > grp_Mat2AXIvideo_fu_656_stream_passThrough_TSTRB;
    sc_signal< sc_lv<1> > grp_Mat2AXIvideo_fu_656_stream_passThrough_TUSER;
    sc_signal< sc_lv<1> > grp_Mat2AXIvideo_fu_656_stream_passThrough_TLAST;
    sc_signal< sc_lv<1> > grp_Mat2AXIvideo_fu_656_stream_passThrough_TID;
    sc_signal< sc_lv<1> > grp_Mat2AXIvideo_fu_656_stream_passThrough_TDEST;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_677_ap_start;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_677_ap_done;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_677_ap_idle;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_677_ap_ready;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_677_img_data_stream_0_V_read;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_677_img_data_stream_1_V_read;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_677_img_data_stream_2_V_read;
    sc_signal< sc_lv<24> > grp_Mat2AXIvideo_fu_677_stream_passThrough_TDATA;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_677_stream_passThrough_TVALID;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_677_stream_passThrough_TREADY;
    sc_signal< sc_lv<3> > grp_Mat2AXIvideo_fu_677_stream_passThrough_TKEEP;
    sc_signal< sc_lv<3> > grp_Mat2AXIvideo_fu_677_stream_passThrough_TSTRB;
    sc_signal< sc_lv<1> > grp_Mat2AXIvideo_fu_677_stream_passThrough_TUSER;
    sc_signal< sc_lv<1> > grp_Mat2AXIvideo_fu_677_stream_passThrough_TLAST;
    sc_signal< sc_lv<1> > grp_Mat2AXIvideo_fu_677_stream_passThrough_TID;
    sc_signal< sc_lv<1> > grp_Mat2AXIvideo_fu_677_stream_passThrough_TDEST;
    sc_signal< sc_lv<11> > t_V_reg_571;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<11> > i_i_reg_593;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > grp_Filter2D_fu_615_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<8> > img2_data_stream_0_s_dout;
    sc_signal< sc_logic > img2_data_stream_0_s_empty_n;
    sc_signal< sc_logic > img2_data_stream_0_s_read;
    sc_signal< sc_lv<8> > img2_data_stream_1_s_dout;
    sc_signal< sc_logic > img2_data_stream_1_s_empty_n;
    sc_signal< sc_logic > img2_data_stream_1_s_read;
    sc_signal< sc_lv<8> > img2_data_stream_2_s_dout;
    sc_signal< sc_logic > img2_data_stream_2_s_empty_n;
    sc_signal< sc_logic > img2_data_stream_2_s_read;
    sc_signal< sc_logic > img3_data_stream_0_s_full_n;
    sc_signal< sc_logic > img3_data_stream_0_s_write;
    sc_signal< sc_logic > img3_data_stream_1_s_full_n;
    sc_signal< sc_logic > img3_data_stream_1_s_write;
    sc_signal< sc_logic > img3_data_stream_2_s_full_n;
    sc_signal< sc_logic > img3_data_stream_2_s_write;
    sc_signal< sc_logic > grp_AXIvideo2Mat_fu_625_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > img0_data_stream_0_s_full_n;
    sc_signal< sc_logic > img0_data_stream_0_s_write;
    sc_signal< sc_logic > img0_data_stream_1_s_full_n;
    sc_signal< sc_logic > img0_data_stream_1_s_write;
    sc_signal< sc_logic > img0_data_stream_2_s_full_n;
    sc_signal< sc_logic > img0_data_stream_2_s_write;
    sc_signal< sc_logic > grp_CvtColor_fu_646_ap_start_reg;
    sc_signal< sc_lv<8> > img1_data_stream_0_s_dout;
    sc_signal< sc_logic > img1_data_stream_0_s_empty_n;
    sc_signal< sc_logic > img1_data_stream_0_s_read;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<8> > img1_data_stream_1_s_dout;
    sc_signal< sc_logic > img1_data_stream_1_s_empty_n;
    sc_signal< sc_logic > img1_data_stream_1_s_read;
    sc_signal< sc_lv<8> > img1_data_stream_2_s_dout;
    sc_signal< sc_logic > img1_data_stream_2_s_empty_n;
    sc_signal< sc_logic > img1_data_stream_2_s_read;
    sc_signal< sc_logic > img2_data_stream_0_s_full_n;
    sc_signal< sc_logic > img2_data_stream_0_s_write;
    sc_signal< sc_logic > img2_data_stream_1_s_full_n;
    sc_signal< sc_logic > img2_data_stream_1_s_write;
    sc_signal< sc_logic > img2_data_stream_2_s_full_n;
    sc_signal< sc_logic > img2_data_stream_2_s_write;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_656_ap_start_reg;
    sc_signal< sc_lv<8> > img4_data_stream_0_s_dout;
    sc_signal< sc_logic > img4_data_stream_0_s_empty_n;
    sc_signal< sc_logic > img4_data_stream_0_s_read;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<8> > img4_data_stream_1_s_dout;
    sc_signal< sc_logic > img4_data_stream_1_s_empty_n;
    sc_signal< sc_logic > img4_data_stream_1_s_read;
    sc_signal< sc_lv<8> > img4_data_stream_2_s_dout;
    sc_signal< sc_logic > img4_data_stream_2_s_empty_n;
    sc_signal< sc_logic > img4_data_stream_2_s_read;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_677_ap_start_reg;
    sc_signal< sc_lv<8> > imgDuplicate_data_st_dout;
    sc_signal< sc_logic > imgDuplicate_data_st_empty_n;
    sc_signal< sc_logic > imgDuplicate_data_st_read;
    sc_signal< sc_lv<8> > imgDuplicate_data_st_1_dout;
    sc_signal< sc_logic > imgDuplicate_data_st_1_empty_n;
    sc_signal< sc_logic > imgDuplicate_data_st_1_read;
    sc_signal< sc_lv<8> > imgDuplicate_data_st_2_dout;
    sc_signal< sc_logic > imgDuplicate_data_st_2_empty_n;
    sc_signal< sc_logic > imgDuplicate_data_st_2_read;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< bool > ap_block_pp1_stage0_01001;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< bool > ap_block_state16;
    sc_signal< sc_lv<14> > ap_NS_fsm;
    sc_signal< bool > ap_block_state15_on_subcall_done;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<14> ap_ST_fsm_state1;
    static const sc_lv<14> ap_ST_fsm_state2;
    static const sc_lv<14> ap_ST_fsm_state3;
    static const sc_lv<14> ap_ST_fsm_state4;
    static const sc_lv<14> ap_ST_fsm_pp0_stage0;
    static const sc_lv<14> ap_ST_fsm_state7;
    static const sc_lv<14> ap_ST_fsm_state8;
    static const sc_lv<14> ap_ST_fsm_state9;
    static const sc_lv<14> ap_ST_fsm_state10;
    static const sc_lv<14> ap_ST_fsm_state11;
    static const sc_lv<14> ap_ST_fsm_pp1_stage0;
    static const sc_lv<14> ap_ST_fsm_state14;
    static const sc_lv<14> ap_ST_fsm_state15;
    static const sc_lv<14> ap_ST_fsm_state16;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<11> ap_const_lv11_41A;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<11> ap_const_lv11_690;
    static const sc_lv<32> ap_const_lv32_D;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_01001();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_state12_pp1_stage0_iter0();
    void thread_ap_block_state13_pp1_stage0_iter1();
    void thread_ap_block_state15_on_subcall_done();
    void thread_ap_block_state16();
    void thread_ap_block_state5_pp0_stage0_iter0();
    void thread_ap_block_state6_pp0_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state5();
    void thread_ap_condition_pp1_exit_iter0_state12();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_exitcond1_fu_722_p2();
    void thread_exitcond5_i_fu_698_p2();
    void thread_exitcond_fu_734_p2();
    void thread_exitcond_i_fu_710_p2();
    void thread_grp_AXIvideo2Mat_fu_625_ap_start();
    void thread_grp_AXIvideo2Mat_fu_625_stream_in_TVALID();
    void thread_grp_CvtColor_fu_646_ap_start();
    void thread_grp_Filter2D_fu_615_ap_start();
    void thread_grp_Mat2AXIvideo_fu_656_ap_start();
    void thread_grp_Mat2AXIvideo_fu_656_stream_passThrough_TREADY();
    void thread_grp_Mat2AXIvideo_fu_677_ap_start();
    void thread_grp_Mat2AXIvideo_fu_677_stream_passThrough_TREADY();
    void thread_i_V_fu_704_p2();
    void thread_i_fu_728_p2();
    void thread_img0_data_stream_0_s_read();
    void thread_img0_data_stream_0_s_write();
    void thread_img0_data_stream_1_s_read();
    void thread_img0_data_stream_1_s_write();
    void thread_img0_data_stream_2_s_read();
    void thread_img0_data_stream_2_s_write();
    void thread_img1_data_stream_0_s_read();
    void thread_img1_data_stream_0_s_write();
    void thread_img1_data_stream_1_s_read();
    void thread_img1_data_stream_1_s_write();
    void thread_img1_data_stream_2_s_read();
    void thread_img1_data_stream_2_s_write();
    void thread_img2_data_stream_0_s_read();
    void thread_img2_data_stream_0_s_write();
    void thread_img2_data_stream_1_s_read();
    void thread_img2_data_stream_1_s_write();
    void thread_img2_data_stream_2_s_read();
    void thread_img2_data_stream_2_s_write();
    void thread_img3_data_stream_0_s_read();
    void thread_img3_data_stream_0_s_write();
    void thread_img3_data_stream_1_s_read();
    void thread_img3_data_stream_1_s_write();
    void thread_img3_data_stream_2_s_read();
    void thread_img3_data_stream_2_s_write();
    void thread_img4_data_stream_0_s_read();
    void thread_img4_data_stream_0_s_write();
    void thread_img4_data_stream_1_s_read();
    void thread_img4_data_stream_1_s_write();
    void thread_img4_data_stream_2_s_read();
    void thread_img4_data_stream_2_s_write();
    void thread_imgDuplicate_data_st_1_read();
    void thread_imgDuplicate_data_st_1_write();
    void thread_imgDuplicate_data_st_2_read();
    void thread_imgDuplicate_data_st_2_write();
    void thread_imgDuplicate_data_st_read();
    void thread_imgDuplicate_data_st_write();
    void thread_j_V_fu_716_p2();
    void thread_j_fu_740_p2();
    void thread_stream_in_TREADY();
    void thread_stream_in_V_data_V_0_ack_in();
    void thread_stream_in_V_data_V_0_ack_out();
    void thread_stream_in_V_data_V_0_data_out();
    void thread_stream_in_V_data_V_0_load_A();
    void thread_stream_in_V_data_V_0_load_B();
    void thread_stream_in_V_data_V_0_sel();
    void thread_stream_in_V_data_V_0_state_cmp_full();
    void thread_stream_in_V_data_V_0_vld_in();
    void thread_stream_in_V_data_V_0_vld_out();
    void thread_stream_in_V_dest_V_0_ack_in();
    void thread_stream_in_V_dest_V_0_ack_out();
    void thread_stream_in_V_dest_V_0_data_out();
    void thread_stream_in_V_dest_V_0_load_A();
    void thread_stream_in_V_dest_V_0_load_B();
    void thread_stream_in_V_dest_V_0_sel();
    void thread_stream_in_V_dest_V_0_state_cmp_full();
    void thread_stream_in_V_dest_V_0_vld_in();
    void thread_stream_in_V_dest_V_0_vld_out();
    void thread_stream_in_V_id_V_0_ack_in();
    void thread_stream_in_V_id_V_0_ack_out();
    void thread_stream_in_V_id_V_0_data_out();
    void thread_stream_in_V_id_V_0_load_A();
    void thread_stream_in_V_id_V_0_load_B();
    void thread_stream_in_V_id_V_0_sel();
    void thread_stream_in_V_id_V_0_state_cmp_full();
    void thread_stream_in_V_id_V_0_vld_in();
    void thread_stream_in_V_id_V_0_vld_out();
    void thread_stream_in_V_keep_V_0_ack_in();
    void thread_stream_in_V_keep_V_0_ack_out();
    void thread_stream_in_V_keep_V_0_data_out();
    void thread_stream_in_V_keep_V_0_load_A();
    void thread_stream_in_V_keep_V_0_load_B();
    void thread_stream_in_V_keep_V_0_sel();
    void thread_stream_in_V_keep_V_0_state_cmp_full();
    void thread_stream_in_V_keep_V_0_vld_in();
    void thread_stream_in_V_keep_V_0_vld_out();
    void thread_stream_in_V_last_V_0_ack_in();
    void thread_stream_in_V_last_V_0_ack_out();
    void thread_stream_in_V_last_V_0_data_out();
    void thread_stream_in_V_last_V_0_load_A();
    void thread_stream_in_V_last_V_0_load_B();
    void thread_stream_in_V_last_V_0_sel();
    void thread_stream_in_V_last_V_0_state_cmp_full();
    void thread_stream_in_V_last_V_0_vld_in();
    void thread_stream_in_V_last_V_0_vld_out();
    void thread_stream_in_V_strb_V_0_ack_in();
    void thread_stream_in_V_strb_V_0_ack_out();
    void thread_stream_in_V_strb_V_0_data_out();
    void thread_stream_in_V_strb_V_0_load_A();
    void thread_stream_in_V_strb_V_0_load_B();
    void thread_stream_in_V_strb_V_0_sel();
    void thread_stream_in_V_strb_V_0_state_cmp_full();
    void thread_stream_in_V_strb_V_0_vld_in();
    void thread_stream_in_V_strb_V_0_vld_out();
    void thread_stream_in_V_user_V_0_ack_in();
    void thread_stream_in_V_user_V_0_ack_out();
    void thread_stream_in_V_user_V_0_data_out();
    void thread_stream_in_V_user_V_0_load_A();
    void thread_stream_in_V_user_V_0_load_B();
    void thread_stream_in_V_user_V_0_sel();
    void thread_stream_in_V_user_V_0_state_cmp_full();
    void thread_stream_in_V_user_V_0_vld_in();
    void thread_stream_in_V_user_V_0_vld_out();
    void thread_stream_passThrough_TDATA();
    void thread_stream_passThrough_TDEST();
    void thread_stream_passThrough_TID();
    void thread_stream_passThrough_TKEEP();
    void thread_stream_passThrough_TLAST();
    void thread_stream_passThrough_TSTRB();
    void thread_stream_passThrough_TUSER();
    void thread_stream_passThrough_TVALID();
    void thread_stream_passThrough_V_data_V_1_ack_in();
    void thread_stream_passThrough_V_data_V_1_ack_out();
    void thread_stream_passThrough_V_data_V_1_data_out();
    void thread_stream_passThrough_V_data_V_1_load_A();
    void thread_stream_passThrough_V_data_V_1_load_B();
    void thread_stream_passThrough_V_data_V_1_sel();
    void thread_stream_passThrough_V_data_V_1_state_cmp_full();
    void thread_stream_passThrough_V_data_V_1_vld_in();
    void thread_stream_passThrough_V_data_V_1_vld_out();
    void thread_stream_passThrough_V_dest_V_1_ack_in();
    void thread_stream_passThrough_V_dest_V_1_ack_out();
    void thread_stream_passThrough_V_dest_V_1_data_out();
    void thread_stream_passThrough_V_dest_V_1_load_A();
    void thread_stream_passThrough_V_dest_V_1_load_B();
    void thread_stream_passThrough_V_dest_V_1_sel();
    void thread_stream_passThrough_V_dest_V_1_state_cmp_full();
    void thread_stream_passThrough_V_dest_V_1_vld_in();
    void thread_stream_passThrough_V_dest_V_1_vld_out();
    void thread_stream_passThrough_V_id_V_1_ack_in();
    void thread_stream_passThrough_V_id_V_1_ack_out();
    void thread_stream_passThrough_V_id_V_1_data_out();
    void thread_stream_passThrough_V_id_V_1_load_A();
    void thread_stream_passThrough_V_id_V_1_load_B();
    void thread_stream_passThrough_V_id_V_1_sel();
    void thread_stream_passThrough_V_id_V_1_state_cmp_full();
    void thread_stream_passThrough_V_id_V_1_vld_in();
    void thread_stream_passThrough_V_id_V_1_vld_out();
    void thread_stream_passThrough_V_keep_V_1_ack_in();
    void thread_stream_passThrough_V_keep_V_1_ack_out();
    void thread_stream_passThrough_V_keep_V_1_data_out();
    void thread_stream_passThrough_V_keep_V_1_load_A();
    void thread_stream_passThrough_V_keep_V_1_load_B();
    void thread_stream_passThrough_V_keep_V_1_sel();
    void thread_stream_passThrough_V_keep_V_1_state_cmp_full();
    void thread_stream_passThrough_V_keep_V_1_vld_in();
    void thread_stream_passThrough_V_keep_V_1_vld_out();
    void thread_stream_passThrough_V_last_V_1_ack_in();
    void thread_stream_passThrough_V_last_V_1_ack_out();
    void thread_stream_passThrough_V_last_V_1_data_out();
    void thread_stream_passThrough_V_last_V_1_load_A();
    void thread_stream_passThrough_V_last_V_1_load_B();
    void thread_stream_passThrough_V_last_V_1_sel();
    void thread_stream_passThrough_V_last_V_1_state_cmp_full();
    void thread_stream_passThrough_V_last_V_1_vld_in();
    void thread_stream_passThrough_V_last_V_1_vld_out();
    void thread_stream_passThrough_V_strb_V_1_ack_in();
    void thread_stream_passThrough_V_strb_V_1_ack_out();
    void thread_stream_passThrough_V_strb_V_1_data_out();
    void thread_stream_passThrough_V_strb_V_1_load_A();
    void thread_stream_passThrough_V_strb_V_1_load_B();
    void thread_stream_passThrough_V_strb_V_1_sel();
    void thread_stream_passThrough_V_strb_V_1_state_cmp_full();
    void thread_stream_passThrough_V_strb_V_1_vld_in();
    void thread_stream_passThrough_V_strb_V_1_vld_out();
    void thread_stream_passThrough_V_user_V_1_ack_in();
    void thread_stream_passThrough_V_user_V_1_ack_out();
    void thread_stream_passThrough_V_user_V_1_data_out();
    void thread_stream_passThrough_V_user_V_1_load_A();
    void thread_stream_passThrough_V_user_V_1_load_B();
    void thread_stream_passThrough_V_user_V_1_sel();
    void thread_stream_passThrough_V_user_V_1_state_cmp_full();
    void thread_stream_passThrough_V_user_V_1_vld_in();
    void thread_stream_passThrough_V_user_V_1_vld_out();
    void thread_stream_process_TDATA();
    void thread_stream_process_TDEST();
    void thread_stream_process_TID();
    void thread_stream_process_TKEEP();
    void thread_stream_process_TLAST();
    void thread_stream_process_TSTRB();
    void thread_stream_process_TUSER();
    void thread_stream_process_TVALID();
    void thread_stream_process_V_data_V_1_ack_in();
    void thread_stream_process_V_data_V_1_ack_out();
    void thread_stream_process_V_data_V_1_data_out();
    void thread_stream_process_V_data_V_1_load_A();
    void thread_stream_process_V_data_V_1_load_B();
    void thread_stream_process_V_data_V_1_sel();
    void thread_stream_process_V_data_V_1_state_cmp_full();
    void thread_stream_process_V_data_V_1_vld_in();
    void thread_stream_process_V_data_V_1_vld_out();
    void thread_stream_process_V_dest_V_1_ack_in();
    void thread_stream_process_V_dest_V_1_ack_out();
    void thread_stream_process_V_dest_V_1_data_out();
    void thread_stream_process_V_dest_V_1_load_A();
    void thread_stream_process_V_dest_V_1_load_B();
    void thread_stream_process_V_dest_V_1_sel();
    void thread_stream_process_V_dest_V_1_state_cmp_full();
    void thread_stream_process_V_dest_V_1_vld_in();
    void thread_stream_process_V_dest_V_1_vld_out();
    void thread_stream_process_V_id_V_1_ack_in();
    void thread_stream_process_V_id_V_1_ack_out();
    void thread_stream_process_V_id_V_1_data_out();
    void thread_stream_process_V_id_V_1_load_A();
    void thread_stream_process_V_id_V_1_load_B();
    void thread_stream_process_V_id_V_1_sel();
    void thread_stream_process_V_id_V_1_state_cmp_full();
    void thread_stream_process_V_id_V_1_vld_in();
    void thread_stream_process_V_id_V_1_vld_out();
    void thread_stream_process_V_keep_V_1_ack_in();
    void thread_stream_process_V_keep_V_1_ack_out();
    void thread_stream_process_V_keep_V_1_data_out();
    void thread_stream_process_V_keep_V_1_load_A();
    void thread_stream_process_V_keep_V_1_load_B();
    void thread_stream_process_V_keep_V_1_sel();
    void thread_stream_process_V_keep_V_1_state_cmp_full();
    void thread_stream_process_V_keep_V_1_vld_in();
    void thread_stream_process_V_keep_V_1_vld_out();
    void thread_stream_process_V_last_V_1_ack_in();
    void thread_stream_process_V_last_V_1_ack_out();
    void thread_stream_process_V_last_V_1_data_out();
    void thread_stream_process_V_last_V_1_load_A();
    void thread_stream_process_V_last_V_1_load_B();
    void thread_stream_process_V_last_V_1_sel();
    void thread_stream_process_V_last_V_1_state_cmp_full();
    void thread_stream_process_V_last_V_1_vld_in();
    void thread_stream_process_V_last_V_1_vld_out();
    void thread_stream_process_V_strb_V_1_ack_in();
    void thread_stream_process_V_strb_V_1_ack_out();
    void thread_stream_process_V_strb_V_1_data_out();
    void thread_stream_process_V_strb_V_1_load_A();
    void thread_stream_process_V_strb_V_1_load_B();
    void thread_stream_process_V_strb_V_1_sel();
    void thread_stream_process_V_strb_V_1_state_cmp_full();
    void thread_stream_process_V_strb_V_1_vld_in();
    void thread_stream_process_V_strb_V_1_vld_out();
    void thread_stream_process_V_user_V_1_ack_in();
    void thread_stream_process_V_user_V_1_ack_out();
    void thread_stream_process_V_user_V_1_data_out();
    void thread_stream_process_V_user_V_1_load_A();
    void thread_stream_process_V_user_V_1_load_B();
    void thread_stream_process_V_user_V_1_sel();
    void thread_stream_process_V_user_V_1_state_cmp_full();
    void thread_stream_process_V_user_V_1_vld_in();
    void thread_stream_process_V_user_V_1_vld_out();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
