# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PWM_DAC1612.srcs/sources_1/new/CA2sToUnsigned.vhd" \
"../../../../PWM_DAC1612.srcs/sources_1/imports/VHDL/PWM_12b.vhd" \
"../../../../PWM_DAC1612.srcs/sources_1/new/DAC12bits.vhd" \

# Do not sort compile order
nosort
