INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga_projects/SDUP/projekt/nlms_acc/nlms_acc.ip_user_files/bd/system_top/ip/system_top_axi_bram_ctrl_0_0/sim/system_top_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_top_axi_bram_ctrl_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga_projects/SDUP/projekt/nlms_acc/nlms_acc.ip_user_files/bd/system_top/ip/system_top_microblaze_0_2/sim/system_top_microblaze_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_top_microblaze_0_2'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga_projects/SDUP/projekt/nlms_acc/nlms_acc.ip_user_files/bd/system_top/ip/system_top_dlmb_v10_2/sim/system_top_dlmb_v10_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_top_dlmb_v10_2'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga_projects/SDUP/projekt/nlms_acc/nlms_acc.ip_user_files/bd/system_top/ip/system_top_ilmb_v10_2/sim/system_top_ilmb_v10_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_top_ilmb_v10_2'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga_projects/SDUP/projekt/nlms_acc/nlms_acc.ip_user_files/bd/system_top/ip/system_top_dlmb_bram_if_cntlr_2/sim/system_top_dlmb_bram_if_cntlr_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_top_dlmb_bram_if_cntlr_2'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga_projects/SDUP/projekt/nlms_acc/nlms_acc.ip_user_files/bd/system_top/ip/system_top_ilmb_bram_if_cntlr_2/sim/system_top_ilmb_bram_if_cntlr_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_top_ilmb_bram_if_cntlr_2'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga_projects/SDUP/projekt/nlms_acc/nlms_acc.ip_user_files/bd/system_top/ip/system_top_mdm_1_2/sim/system_top_mdm_1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_top_mdm_1_2'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga_projects/SDUP/projekt/nlms_acc/nlms_acc.ip_user_files/bd/system_top/ip/system_top_rst_clk_wiz_1_100M_2/sim/system_top_rst_clk_wiz_1_100M_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_top_rst_clk_wiz_1_100M_2'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga_projects/SDUP/projekt/nlms_acc/nlms_acc.ip_user_files/bd/system_top/ip/system_top_axi_smc_2/bd_0/ip/ip_1/sim/bd_a7a5_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_a7a5_psr_aclk_0'
