#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Aug 31 15:54:04 2018
# Process ID: 12722
# Current directory: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/project.runs/synth_1
# Command line: vivado -log operator_float_div5.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source operator_float_div5.tcl
# Log file: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/project.runs/synth_1/operator_float_div5.vds
# Journal file: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/project.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source operator_float_div5.tcl -notrace
Command: synth_design -top operator_float_div5 -part xc7k160tfbg484-1 -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12767 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1266.355 ; gain = 80.895 ; free physical = 1578 ; free virtual = 9312
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'operator_float_div5' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_div5.vhd:25]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_div5.vhd:99]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_div5.vhd:102]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_div5.vhd:105]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_div5.vhd:110]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_div5.vhd:112]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_div5.vhd:114]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_div5.vhd:116]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_div5.vhd:118]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_div5.vhd:120]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_div5.vhd:122]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_div5.vhd:134]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_div5.vhd:142]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_div5.vhd:148]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_div5.vhd:152]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_div5.vhd:158]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_div5.vhd:161]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_div5.vhd:185]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_div5.vhd:187]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_div5.vhd:189]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_div5.vhd:191]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_div5.vhd:193]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_div5.vhd:195]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_div5.vhd:197]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_div5.vhd:199]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_div5.vhd:201]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_div5.vhd:203]
INFO: [Synth 8-3491] module 'lut_div5_chunk' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk.vhd:12' bound to instance 'grp_lut_div5_chunk_fu_106' of component 'lut_div5_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_div5.vhd:288]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk.vhd:27]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk.vhd:37]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk.vhd:40]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk.vhd:62]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_r0' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_r0.vhd:76' bound to instance 'r0_U' of component 'lut_div5_chunk_r0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk.vhd:156]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_r0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_r0.vhd:89]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_r0_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_r0.vhd:12' bound to instance 'lut_div5_chunk_r0_rom_U' of component 'lut_div5_chunk_r0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_r0.vhd:101]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_r0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_r0.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_r0.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_r0_rom' (1#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_r0.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_r0' (2#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_r0.vhd:89]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_r1' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_r1.vhd:72' bound to instance 'r1_U' of component 'lut_div5_chunk_r1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk.vhd:168]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_r1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_r1.vhd:85]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_r1_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_r1.vhd:12' bound to instance 'lut_div5_chunk_r1_rom_U' of component 'lut_div5_chunk_r1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_r1.vhd:97]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_r1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_r1.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_r1.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_r1_rom' (3#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_r1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_r1' (4#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_r1.vhd:85]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_r2' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_r2.vhd:72' bound to instance 'r2_U' of component 'lut_div5_chunk_r2' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk.vhd:180]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_r2' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_r2.vhd:85]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_r2_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_r2.vhd:12' bound to instance 'lut_div5_chunk_r2_rom_U' of component 'lut_div5_chunk_r2_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_r2.vhd:97]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_r2_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_r2.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_r2.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_r2_rom' (5#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_r2.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_r2' (6#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_r2.vhd:85]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_q0' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_q0.vhd:70' bound to instance 'q0_U' of component 'lut_div5_chunk_q0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk.vhd:192]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_q0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_q0.vhd:83]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_q0_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_q0.vhd:12' bound to instance 'lut_div5_chunk_q0_rom_U' of component 'lut_div5_chunk_q0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_q0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_q0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_q0.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_q0.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_q0_rom' (7#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_q0.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_q0' (8#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_q0.vhd:83]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_q1' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_q1.vhd:69' bound to instance 'q1_U' of component 'lut_div5_chunk_q1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk.vhd:204]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_q1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_q1.vhd:82]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_q1_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_q1.vhd:12' bound to instance 'lut_div5_chunk_q1_rom_U' of component 'lut_div5_chunk_q1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_q1.vhd:94]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_q1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_q1.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_q1.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_q1_rom' (9#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_q1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_q1' (10#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_q1.vhd:82]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_q2' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_q2.vhd:69' bound to instance 'q2_U' of component 'lut_div5_chunk_q2' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk.vhd:216]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_q2' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_q2.vhd:82]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_q2_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_q2.vhd:12' bound to instance 'lut_div5_chunk_q2_rom_U' of component 'lut_div5_chunk_q2_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_q2.vhd:94]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_q2_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_q2.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_q2.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_q2_rom' (11#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_q2.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_q2' (12#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk_q2.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk' (13#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/lut_div5_chunk.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 23 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'operator_float_dibkb' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_dibkb.vhd:13' bound to instance 'operator_float_dibkb_U9' of component 'operator_float_dibkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_div5.vhd:301]
INFO: [Synth 8-638] synthesizing module 'operator_float_dibkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_dibkb.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 23 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'operator_float_dibkb' (14#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_dibkb.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter OP bound to: 0 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'operator_float_dicud' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_dicud.vhd:13' bound to instance 'operator_float_dicud_U10' of component 'operator_float_dicud' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_div5.vhd:317]
INFO: [Synth 8-638] synthesizing module 'operator_float_dicud' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_dicud.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter OP bound to: 0 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'operator_float_dicud' (15#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_dicud.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'operator_float_div5' (16#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_div5.vhd:25]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[31]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[30]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[29]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[28]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[27]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[26]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[25]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[24]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[23]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[22]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[21]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[20]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[19]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[18]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[17]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[16]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[15]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[14]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[13]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[12]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[11]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[10]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[9]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[8]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[22]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[21]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[20]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[19]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[18]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[17]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[16]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[15]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[14]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[13]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[12]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[11]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[10]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[9]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[8]
WARNING: [Synth 8-3331] design lut_div5_chunk_q2 has unconnected port reset
WARNING: [Synth 8-3331] design lut_div5_chunk_q1 has unconnected port reset
WARNING: [Synth 8-3331] design lut_div5_chunk_q0 has unconnected port reset
WARNING: [Synth 8-3331] design lut_div5_chunk_r2 has unconnected port reset
WARNING: [Synth 8-3331] design lut_div5_chunk_r1 has unconnected port reset
WARNING: [Synth 8-3331] design lut_div5_chunk_r0 has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1312.980 ; gain = 127.520 ; free physical = 1582 ; free virtual = 9323
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1312.980 ; gain = 127.520 ; free physical = 1583 ; free virtual = 9323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1312.980 ; gain = 127.520 ; free physical = 1583 ; free virtual = 9323
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_div5.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_div5.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1655.457 ; gain = 0.000 ; free physical = 1335 ; free virtual = 9073
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1655.457 ; gain = 469.996 ; free physical = 1415 ; free virtual = 9153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1655.457 ; gain = 469.996 ; free physical = 1415 ; free virtual = 9153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1655.457 ; gain = 469.996 ; free physical = 1417 ; free virtual = 9155
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'call_ret2_i_i_reg_653_0_reg' and it is trimmed from '3' to '2' bits. [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_div5.vhd:368]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp4_fu_194_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_fu_170_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_5_fu_276_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_fu_200_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp4_fu_194_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_fu_170_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_5_fu_276_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_fu_200_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_V_cast_cast_fu_176_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xf_V_fu_330_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1655.457 ; gain = 469.996 ; free physical = 1408 ; free virtual = 9147
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               27 Bit    Registers := 3     
	               23 Bit    Registers := 5     
	                8 Bit    Registers := 11    
	                3 Bit    Registers := 18    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     27 Bit        Muxes := 3     
	  28 Input     27 Bit        Muxes := 1     
	   3 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module operator_float_div5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               27 Bit    Registers := 3     
	               23 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                3 Bit    Registers := 16    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 3     
	  28 Input     27 Bit        Muxes := 1     
	   3 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module lut_div5_chunk_r0_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_div5_chunk_r1_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_div5_chunk_r2_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_div5_chunk_q0_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_div5_chunk_q1_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_div5_chunk_q2_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_div5_chunk 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
Module operator_float_dibkb 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 3     
	                8 Bit    Registers := 3     
Module operator_float_dicud 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'operator_float_dicud_U10/din1_cast_array_reg[0][7:0]' into 'operator_float_dibkb_U9/din1_cast_array_reg[0][7:0]' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_dicud.vhd:62]
INFO: [Synth 8-4471] merging register 'operator_float_dicud_U10/dout_array_loop[1].din1_cast_array_reg[1][7:0]' into 'operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][7:0]' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_dicud.vhd:84]
INFO: [Synth 8-4471] merging register 'operator_float_dicud_U10/dout_array_loop[2].din1_cast_array_reg[2][7:0]' into 'operator_float_dibkb_U9/dout_array_loop[2].din1_cast_array_reg[2][7:0]' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_dicud.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element operator_float_dicud_U10/din1_cast_array_reg[0] was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_dicud.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element operator_float_dicud_U10/dout_array_loop[1].din1_cast_array_reg[1] was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_dicud.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element operator_float_dicud_U10/dout_array_loop[2].din1_cast_array_reg[2] was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/operator_float_dicud.vhd:84]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_5_fu_276_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp4_fu_194_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_fu_200_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][25]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][27]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][28]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][29]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][30]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][31]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][24]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][26]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\operator_float_dicud_U10/dout_array_reg[0][23] )
WARNING: [Synth 8-3332] Sequential element (operator_float_dibkb_U9/din1_cast_array_reg[0][7]) is unused and will be removed from module operator_float_div5.
WARNING: [Synth 8-3332] Sequential element (operator_float_dibkb_U9/din1_cast_array_reg[0][6]) is unused and will be removed from module operator_float_div5.
WARNING: [Synth 8-3332] Sequential element (operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][7]) is unused and will be removed from module operator_float_div5.
WARNING: [Synth 8-3332] Sequential element (operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][6]) is unused and will be removed from module operator_float_div5.
WARNING: [Synth 8-3332] Sequential element (operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][5]) is unused and will be removed from module operator_float_div5.
WARNING: [Synth 8-3332] Sequential element (operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][4]) is unused and will be removed from module operator_float_div5.
WARNING: [Synth 8-3332] Sequential element (operator_float_dibkb_U9/dout_array_loop[2].din1_cast_array_reg[2][7]) is unused and will be removed from module operator_float_div5.
WARNING: [Synth 8-3332] Sequential element (operator_float_dibkb_U9/dout_array_loop[2].din1_cast_array_reg[2][6]) is unused and will be removed from module operator_float_div5.
WARNING: [Synth 8-3332] Sequential element (operator_float_dibkb_U9/dout_array_loop[2].din1_cast_array_reg[2][5]) is unused and will be removed from module operator_float_div5.
WARNING: [Synth 8-3332] Sequential element (operator_float_dibkb_U9/dout_array_loop[2].din1_cast_array_reg[2][4]) is unused and will be removed from module operator_float_div5.
WARNING: [Synth 8-3332] Sequential element (operator_float_dibkb_U9/dout_array_loop[2].din1_cast_array_reg[2][3]) is unused and will be removed from module operator_float_div5.
WARNING: [Synth 8-3332] Sequential element (operator_float_dibkb_U9/dout_array_loop[2].din1_cast_array_reg[2][2]) is unused and will be removed from module operator_float_div5.
WARNING: [Synth 8-3332] Sequential element (operator_float_dicud_U10/dout_array_reg[0][23]) is unused and will be removed from module operator_float_div5.
WARNING: [Synth 8-3332] Sequential element (operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][31]) is unused and will be removed from module operator_float_div5.
WARNING: [Synth 8-3332] Sequential element (operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][30]) is unused and will be removed from module operator_float_div5.
WARNING: [Synth 8-3332] Sequential element (operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][29]) is unused and will be removed from module operator_float_div5.
WARNING: [Synth 8-3332] Sequential element (operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][28]) is unused and will be removed from module operator_float_div5.
WARNING: [Synth 8-3332] Sequential element (operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][27]) is unused and will be removed from module operator_float_div5.
WARNING: [Synth 8-3332] Sequential element (operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][31]) is unused and will be removed from module operator_float_div5.
WARNING: [Synth 8-3332] Sequential element (operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][30]) is unused and will be removed from module operator_float_div5.
WARNING: [Synth 8-3332] Sequential element (operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][29]) is unused and will be removed from module operator_float_div5.
WARNING: [Synth 8-3332] Sequential element (operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][28]) is unused and will be removed from module operator_float_div5.
WARNING: [Synth 8-3332] Sequential element (operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][27]) is unused and will be removed from module operator_float_div5.
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_reg[0][0]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][21]' (FDR) to 'operator_float_dibkb_U9/dout_array_reg[0][21]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][22]' (FDR) to 'operator_float_dibkb_U9/dout_array_reg[0][22]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][13]' (FDR) to 'operator_float_dibkb_U9/dout_array_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][17]' (FDR) to 'operator_float_dibkb_U9/dout_array_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][15]' (FDR) to 'operator_float_dibkb_U9/dout_array_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][19]' (FDR) to 'operator_float_dibkb_U9/dout_array_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][14]' (FDR) to 'operator_float_dibkb_U9/dout_array_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][18]' (FDR) to 'operator_float_dibkb_U9/dout_array_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][16]' (FDR) to 'operator_float_dibkb_U9/dout_array_reg[0][16]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][12]' (FDR) to 'operator_float_dibkb_U9/dout_array_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][20]' (FDR) to 'operator_float_dibkb_U9/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_reg[0][1]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_reg[0][2]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_reg[0][3]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_reg[0][4]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_reg[0][5]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_reg[0][6]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_reg[0][7]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_reg[0][8]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_reg[0][9]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_reg[0][10]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_reg[0][11]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][13]' (FDR) to 'operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][15]' (FDR) to 'operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][14]' (FDR) to 'operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][12]' (FDR) to 'operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][7]' (FDR) to 'operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][8]' (FDR) to 'operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][9]' (FDR) to 'operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][10]' (FDR) to 'operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][11]' (FDR) to 'operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][11]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 1655.457 ; gain = 469.996 ; free physical = 1395 ; free virtual = 9135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------------+------------+---------------+----------------+
|Module Name           | RTL Object | Depth x Width | Implemented As | 
+----------------------+------------+---------------+----------------+
|lut_div5_chunk_r0_rom | p_0_out    | 64x1          | LUT            | 
|lut_div5_chunk_r1_rom | p_0_out    | 64x1          | LUT            | 
|lut_div5_chunk_r2_rom | p_0_out    | 64x1          | LUT            | 
|lut_div5_chunk_q0_rom | p_0_out    | 64x1          | LUT            | 
|lut_div5_chunk_q1_rom | p_0_out    | 64x1          | LUT            | 
|lut_div5_chunk_q2_rom | p_0_out    | 64x1          | LUT            | 
|operator_float_div5   | p_0_out    | 64x1          | LUT            | 
|operator_float_div5   | p_0_out    | 64x1          | LUT            | 
|operator_float_div5   | p_0_out    | 64x1          | LUT            | 
+----------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 1655.457 ; gain = 469.996 ; free physical = 1283 ; free virtual = 9024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1655.457 ; gain = 469.996 ; free physical = 1280 ; free virtual = 9020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 1655.457 ; gain = 469.996 ; free physical = 1278 ; free virtual = 9019
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 1655.457 ; gain = 469.996 ; free physical = 1277 ; free virtual = 9018
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 1655.457 ; gain = 469.996 ; free physical = 1277 ; free virtual = 9018
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 1655.457 ; gain = 469.996 ; free physical = 1277 ; free virtual = 9018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 1655.457 ; gain = 469.996 ; free physical = 1277 ; free virtual = 9018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 1655.457 ; gain = 469.996 ; free physical = 1277 ; free virtual = 9018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 1655.457 ; gain = 469.996 ; free physical = 1277 ; free virtual = 9018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     7|
|2     |LUT1   |     2|
|3     |LUT2   |    14|
|4     |LUT3   |   116|
|5     |LUT4   |    52|
|6     |LUT5   |    35|
|7     |LUT6   |   125|
|8     |FDRE   |   354|
|9     |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------+----------------------+------+
|      |Instance                      |Module                |Cells |
+------+------------------------------+----------------------+------+
|1     |top                           |                      |   707|
|2     |  grp_lut_div5_chunk_fu_106   |lut_div5_chunk        |    94|
|3     |    q0_U                      |lut_div5_chunk_q0     |    15|
|4     |      lut_div5_chunk_q0_rom_U |lut_div5_chunk_q0_rom |    15|
|5     |    q1_U                      |lut_div5_chunk_q1     |    15|
|6     |      lut_div5_chunk_q1_rom_U |lut_div5_chunk_q1_rom |    15|
|7     |    q2_U                      |lut_div5_chunk_q2     |    20|
|8     |      lut_div5_chunk_q2_rom_U |lut_div5_chunk_q2_rom |    20|
|9     |    r0_U                      |lut_div5_chunk_r0     |     4|
|10    |      lut_div5_chunk_r0_rom_U |lut_div5_chunk_r0_rom |     4|
|11    |    r1_U                      |lut_div5_chunk_r1     |     4|
|12    |      lut_div5_chunk_r1_rom_U |lut_div5_chunk_r1_rom |     4|
|13    |    r2_U                      |lut_div5_chunk_r2     |     4|
|14    |      lut_div5_chunk_r2_rom_U |lut_div5_chunk_r2_rom |     4|
|15    |  operator_float_dibkb_U9     |operator_float_dibkb  |   167|
|16    |  operator_float_dicud_U10    |operator_float_dicud  |   123|
+------+------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 1655.457 ; gain = 469.996 ; free physical = 1277 ; free virtual = 9018
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1655.457 ; gain = 127.520 ; free physical = 1333 ; free virtual = 9074
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 1655.465 ; gain = 469.996 ; free physical = 1333 ; free virtual = 9074
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
175 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 1655.465 ; gain = 470.109 ; free physical = 1329 ; free virtual = 9070
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5/impl/vhdl/project.runs/synth_1/operator_float_div5.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file operator_float_div5_utilization_synth.rpt -pb operator_float_div5_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1679.469 ; gain = 0.000 ; free physical = 1330 ; free virtual = 9071
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 15:54:50 2018...
