# Part4-BRAM

## What is BRAM?
BRAMï¼ˆBlock RAMï¼‰æ˜¯ FPGA å…§å»ºçš„ä¸€ç¨®é«˜é€Ÿè¨˜æ†¶é«”è³‡æºï¼Œå°ˆé–€ç”¨æ–¼å„²å­˜å¤§é‡è³‡æ–™ï¼Œå¯ç”±`é‚è¼¯é›»è·¯`æˆ– `ZYNQ çš„ ARM æ ¸å¿ƒ` é€²è¡Œè®€å¯«ã€‚èˆ‡å¤–éƒ¨è¨˜æ†¶é«”ï¼ˆ DDR ï¼‰ç›¸æ¯”ï¼ŒBRAM æ“æœ‰æ›´å¿«çš„å­˜å–é€Ÿåº¦èˆ‡æ›´ä½çš„å»¶é²ï¼Œé©åˆç”¨æ–¼å°é€Ÿåº¦èˆ‡æ™‚åºè¦æ±‚è¼ƒé«˜çš„æ‡‰ç”¨ã€‚

## BRAM in Zynq-7020
Zynq-7000 ç³»åˆ—ä¸­çš„ Zynq-7020 SoCï¼Œå…§éƒ¨ PL ä¸­æä¾›ï¼š  

| è³‡æºé¡å‹ | æ•¸é‡ | èªªæ˜ |
| ------- | -----| --- |
| **36K BRAM blocks** | 140 å€‹ | æ¯å€‹ Block ç‚º 36Kbitsï¼ˆ4.5KBï¼‰ï¼Œå¯é…ç½®ç‚º Single Port æˆ– Dual Port è¨˜æ†¶é«” |
| **ç¸½å®¹é‡** | ç´„ 630KB | åˆè¨ˆå®¹é‡ç‚º 140 Ã— 4.5KB â‰ˆ 630KB |


## Part 4.1 BRAM Configuration

1.  Create a New Vivado Project and Create a New Block Design

2.  åŠ å…¥ `Block Memory Generator`

    ![BRAM_Add](./png/BRAM_Add.png)

3.  é€²å…¥è©² IP è¨­å®šé é¢  

    ![BRAM_Config](./png/BRAM_Config.png)  

### Mode:
| Mode | èªªæ˜ |
| ------- | ---- |
| **BRAM Controller** | æ­é… Vivado ä¸­çš„ AXI BRAM Controller IP ä½¿ç”¨ï¼Œç”± AXI æ§åˆ¶ BRAM Controller ä¾†ç”Ÿæˆ BRAM è®€å–å¯«å…¥æ‰€éœ€çš„è¨Šè™Ÿã€‚å¯é€éè»Ÿé«”ç«¯å°è©²BRAMé€²è¡Œå¯«å…¥è®€å–ã€‚ |
| **Standalone** | ä¸æ­é… `BRAM Controller`ä¾†ä½¿ç”¨ï¼Œç„¡æ³•ç”±è»Ÿé«”ç›´æ¥å­˜å–ï¼Œéœ€ç”±ç¡¬é«”è‡ªè¡Œç®¡ç†è³‡æ–™çš„è®€å¯«æ™‚åºï¼Œä½†åœ¨**ç´°ç¯€é…ç½®ä¸Šæ›´éˆæ´»**ã€‚|

### Memory Type:
| è¨˜æ†¶é«”é¡å‹ | èªªæ˜ |
| --------- | ---- |
| **Single Port RAM** | å–®ä¸€è®€å¯« portï¼Œæ¯å€‹Clockå…§åªèƒ½é€²è¡Œä¸€æ¬¡ Read æˆ– Writeã€‚ |
| **True Dual Port RAM** | å…©å€‹ç¨ç«‹çš„è®€å¯« portï¼ˆPort A èˆ‡ Port Bï¼‰ï¼Œå¯åŒæ™‚æˆ–äº¤éŒ¯é€²è¡Œå…©ç­†è³‡æ–™çš„è®€å¯«æ“ä½œã€‚ |
| **Simple Dual Port RAM**ï¼ˆéƒ¨åˆ†ç‰ˆæœ¬ä¸­æ‰æœ‰ï¼‰| ä¸€å€‹ port å°ˆé–€å¯«å…¥ã€ä¸€å€‹ port å°ˆé–€è®€å‡ºï¼Œ**ç„¡æ³•é›™å‘æ“ä½œ**ï¼Œé©ç”¨æ–¼ FIFO æˆ–è³‡æ–™æ¬ç§»æ‡‰ç”¨ã€‚ |
| **Single Port ROM** | å–® Port å”¯è®€è¨˜æ†¶é«”ï¼Œ**åƒ…æ”¯æ´è®€å–**ï¼Œå¸¸ç”¨ä¾†åˆå§‹åŒ–å¸¸æ•¸è³‡æ–™ï¼ˆå¦‚æŸ¥æ‰¾è¡¨ LUTï¼‰ã€‚ |
| **Dual Port ROM** | é›™ Port å”¯è®€è¨˜æ†¶é«”ï¼Œæ”¯æ´**å…©çµ„ç¨ç«‹çš„è®€å–å­˜å–**ã€‚ |

### Write Enable
| é¸é …  | èªªæ˜ |
| ---- | ---- |
| **Byte Write Enable** | å•Ÿç”¨å¾Œï¼Œå…è¨±ä»¥ã€ŒByte ç‚ºå–®ä½ã€é€²è¡Œé¸æ“‡æ€§å¯«å…¥ï¼ˆä¾‹å¦‚ï¼šåªæ”¹æŸä¸€å€‹ Byteï¼Œä¸å½±éŸ¿æ•´å€‹ wordï¼‰ï¼Œåœ¨ `BRAM Controller` ä¸‹é è¨­é–‹å•Ÿã€‚ |
| **Byte Size (bits)**  | æŒ‡å®šä¸€å€‹ã€ŒByteã€çš„å¤§å°ï¼Œé¸é …æœ‰ï¼š**8-bitï¼ˆ1 Byteï¼‰ã€9-bitï¼ˆå¸¶ parity bitï¼‰**ã€‚è©²é¸é …æœƒå½±éŸ¿ Write Enable mask çš„ bit æ•¸ã€‚ä¾‹å¦‚ï¼šè‹¥è³‡æ–™å¯¬åº¦ç‚º 32-bitã€Byte Size ç‚º 8-bit â†’ å‰‡æœƒæœ‰ 4-bit çš„ write enable maskï¼ˆæ¯ bit æ§åˆ¶ä¸€å€‹ Byteï¼‰ã€‚ |

### Standalone mode Port

![Port_Config_standalone](./png/Port_Config_standalone.png)  

| æ¬„ä½åç¨± | èªªæ˜ |
| ------- | ---- |
| **Write Width / Read Width** | è³‡æ–™çš„å¯«å…¥èˆ‡è®€å‡º widthï¼ˆbitï¼‰ï¼Œè©²å¯¬åº¦å³ç‚º BRAM å…§ä¸€å€‹ word çš„å¤§å°ï¼Œåœ¨ `standalone` æ¨¡å¼ä¸‹æ¯å€‹ address å°±å°æ‡‰åˆ°ä¸€ç­†è³‡æ–™ (word)ã€‚ |
| **Write Depth / Read Depth** | è¨˜æ†¶é«”çš„æ·±åº¦ï¼ˆå³æœ‰å¹¾ç­†è³‡æ–™ï¼‰ |
| **Operating Mode** | BRAM å¯«å…¥è¡Œç‚º |
| **Enable Port Type** | æ§åˆ¶ä½¿èƒ½è¨Šè™Ÿï¼Œå¯è¨­å®šæˆ `Use ENA Pin`ï¼Œä½¿ç”¨å–®ç¨çš„ ENA è…³ä½æ§åˆ¶å•Ÿç”¨ï¼Œ`Always Enabled`ï¼Œæ°¸é å•Ÿç”¨ |
| **Primitives Output Register** | å•Ÿç”¨å¾Œï¼Œä½¿ç”¨ BRAM çš„è¼¸å‡ºRegisterï¼Œæœƒé€ æˆè®€å‡ºè³‡æ–™çš„ delay å¢åŠ ï¼Œä½†å¯ä»¥æ”¹å–„ `Critical Path` |
| **Core Output Register** | å¾ IP æ ¸å¿ƒæ’å…¥ä¸€ç´š Registerï¼Œç”¨æ–¼åŒæ­¥è³‡æ–™è¼¸å‡ºï¼Œå¯æ”¹å–„æ”¹å–„ `Critical Path` |

### Operating Mode

`Operating Mode` æ˜¯ç”¨ä¾†æ§åˆ¶ç•¶ä½ å° BRAM å¯«å…¥è³‡æ–™æ™‚ï¼Œè¼¸å‡ºç«¯ï¼ˆå³ DO æˆ– DOUTï¼‰çš„è¡Œç‚ºã€‚  

>   ğŸ“Œ**å¯«è³‡æ–™çš„åŒæ™‚ï¼Œè¼¸å‡ºç«¯åˆ°åº•è¦é¡¯ç¤ºä»€éº¼ï¼Ÿ**

#### Write First

![Write_First](./png/Write_First.png)

>   å¯«å…¥è³‡æ–™èˆ‡è¼¸å‡ºåŒæ­¥æ›´æ–°ã€‚å¯«å…¥ clock è§¸ç™¼å¾Œï¼ŒDOUT ç«‹å³åæ˜ å¯«å…¥å€¼ã€‚

#### Read First

![Read_First](./png/Read_First.png)

>   å¯«å…¥ clock è§¸ç™¼æ™‚ï¼ŒDOUT è¼¸å‡ºå¯«å…¥ä½ç½®çš„èˆŠè³‡æ–™ã€‚

#### No Change

![No_Change](./png/No_Change.png)

>   å¯«å…¥ clock è§¸ç™¼æ™‚ï¼ŒDOUT ä¿æŒå‰ä¸€æ¬¡è¼¸å‡ºçš„å€¼ä¸è®Šã€‚

### BRAM Controller mode Port

![Port_Config_BRAM_Config](./png/Port_Config_BRAM_Controller.png)

ç•¶ä½ åœ¨ `Block Memory Generator IP` ä¸­é¸æ“‡ `BRAM Controller Mode` æ™‚ï¼Œè©² IP å°±ä¸å†æ˜¯ä¸€å€‹ç¨ç«‹çš„ BRAMï¼Œè€Œæ˜¯ç”± AXI BRAM Controller æ‰€ä¸»æ§çš„è¨˜æ†¶é«”è³‡æºã€‚  

æ­¤æ™‚çš„ BRAM æ˜¯é€é AXI ç¸½ç·šèˆ‡ PS ç«¯é€²è¡Œè³‡æ–™äº¤æ›ï¼Œç„¡æ³•è‡ªè¡Œä¿®æ”¹ `Write/Read Width`ï¼Œæ‰€æœ‰è¨­å®šçš†ç”± AXI æ¥å£å”å®šæ‰€æ±ºå®šã€‚

![AXI_Address_Map](./png/AXI_Address_Map.png)

BRAM çš„ `Depth` ä¸å†ç”± `Block Memory Generator IP` çš„ä»‹é¢è¨­å®šï¼Œè€Œæ˜¯ç”± Vivado çš„ Address Editor ä¸­çš„ Address Map ä¾†æ±ºå®šã€‚  

### Memory Initialization

![Memory_Init](./png/Memory_Init.png)

åœ¨ Standalone æ¨¡å¼ ä¸‹ä½¿ç”¨ BRAM æ™‚ï¼Œè¨˜æ†¶é«”çš„å…§å®¹å¯ä»¥é€é `.coe` æª”æ¡ˆï¼ˆCoefficient fileï¼‰ é€²è¡Œåˆå§‹åŒ–ã€‚

>   `.coe` æª”æ¡ˆæ˜¯ä¸€ç¨®æ–‡å­—æ ¼å¼çš„è¨˜æ†¶é«”åˆå§‹åŒ–æª”æ¡ˆï¼ŒVivado æœƒåœ¨ç”¢ç”Ÿ bitstream æ™‚å°‡å…¶å…§å®¹å¯«å…¥ BRAM ä¸­ã€‚

### BRAM Summary

![BRAM_Summary](./png/Summary.png)

å¯ä»¥å¾è©²é é¢çœ‹åˆ°æ‰€ä½¿ç”¨çš„ BRAM æ•¸é‡è·Ÿ Port Read Latency

## Part 4.2 Standalone BRAM
åœ¨é€²è¡Œç´”ç¡¬é«”è¨­è¨ˆï¼ˆPure RTL or Block Design without Processorï¼‰çš„æƒ…å¢ƒä¸‹ï¼ŒBRAM æ˜¯æˆ‘å€‘åœ¨ FPGA è£¡æœ€å¸¸ç”¨ä¾†å„²å­˜å¤§é‡è³‡æ–™çš„å…ƒä»¶ã€‚

**Standalone BRAM è«‹è‡ªè¡Œç·´ç¿’è¨­è¨ˆ**ï¼ŒStandalone BRAM ä½¿ç”¨ä¸Šè·Ÿ ASIC Designçš„SRAMé¡ä¼¼

## Part 4.3 BRAM Controller

1.  Create a New Vivado Project and Create a New Block Design

2.  åŠ å…¥ `ZYNQ7 Processing System`ï¼Œä¸¦é»é¸ä¸Šæ–¹çš„ `Run Block Automation `

3.  å°‡ `ZYNQ7 Processing System` è¨­å®šä¸­çš„ `Peripheral I/O Pins`ï¼Œå…¨éƒ¨å–æ¶ˆä¸¦åªå‹¾é¸ `UART0`

    ![Peripheral_Setting](./png/Peripheral_Setting.png)

4.  åŠ å…¥ `AXI BRAM Controller`

    ![AXI_BRAM_Controller](./png/AXI_BRAM_Controller.png)

5.  é»é¸å·¦å´é¸å–® `Project Manager ->  Add Sources`ï¼ŒåŠ å…¥ `HDL/mul16.v`

    ![Add_Mul](./png/Add_Mul.png)

6.  å°‡ `mul16.v` åŠ å…¥ Block Designï¼Œå¯å° `mul16.v` é»å³éµæŒ‰ `Add Module to Block Design` æˆ– ç›´æ¥æ‹–æ›³åˆ°å³é‚Šçš„ Block Design  

    ![Mul_Block_Design](./png/Mul_Block_Design.png)  

7.  æœªé€£ç·šå‰æ‡‰è©²å¦‚ä¸‹åœ–æ‰€ç¤º  

    ![Block_Design_Not_Connect](./png/Block_Design_Not_Connect.png)

8.  é»é¸ä¸Šæ–¹ `Run Connection Automation`ï¼Œé™¤äº† BRAM_PORTB ä¹‹å¤–éƒ½å‹¾é¸

    ![Run_Connection](./png/Run_Connection.png)

9.  å°‡ `Block Memory Generator` è¨­å®šæˆ TDP (True Dual Port)

    ![TDP](./png/TDP.png)

10. å°‡ `mul16` æ¥åˆ° `Block Memory Generator`ï¼Œå¿…é ˆæ‰‹å‹•ä¸€å€‹ä¸€å€‹æ¥ï¼Œå…¶ä¸­`rstb` ç‚ºæ­£ç·£è§¸ç™¼ï¼Œå¿…é ˆæ¥åœ¨ Process System Reset çš„ `peripheral_reset` ä¸Š

    ![Mul_Connect_BRAM](./png/Mul_Connect_BRAM.png)

11. å°‡ `AXI BRAM Controller` è¨­å®šä¸­ï¼Œ`Number of BRAM interfaces` è¨­å®šæˆ 1  

    ![AXI_BRAM_Controller_Num](./png/AXI_BRAM_Controller_Num.png)

12. é›»è·¯è¨­è¨ˆå®Œæˆåœ–  

    ![Final_Block](./png/Final_Block.png)

13. `Create HDL Wrapper` -> `Generate Bitstream` -> `Export .xsa`

## Part 4.4 Vitis Project

1.  ç…§ `Part1` çš„æ–¹å¼å‰µç«‹ä¸€å€‹ Vitis Project  

2.  ä½¿ç”¨ Part4.3 ç”¢ç”Ÿçš„ `.xsa` æª”æ¡ˆï¼Œå‰µå»º `Platform Component`  

3.  ä¸€æ¨£ä½¿ç”¨ `Example Design` è£¡é¢çš„ `Hello_World` ä½œç‚ºåˆå§‹çš„ `Application Project`

4.  å°‡ `Application Project` å…§çš„ `hello_world.c` æ›¿æ›æˆè©²æ¬¡Labè£¡é¢çš„`src/main.c`

5.  å…ˆ `build platform`

6.  å† `build application`

7.  é€£æ¥ä¸Š PYNQ æ¿

8.  æ‰“é–‹ `MobaXterm` Serial æ–¹å¼é€£æ¥ä¸Š PYNQ

9.  é»é¸`Run`

## Part 4.5 Run & Result

-   å°‡å…©ç­†è³‡æ–™ï¼ˆ60 å’Œ 20ï¼‰å¯«å…¥ BRAM çš„ç‰¹å®šä½å€

-   è®“ç¡¬é«”é‚è¼¯ï¼ˆmul16 æ¨¡çµ„ï¼‰è‡ªå‹•è®€å–é€™å…©ç­†è³‡æ–™ã€é€²è¡Œä¹˜æ³•

-   å¾ BRAM çš„çµæœä½å€è®€å›ç¡¬é«”è¨ˆç®—å‡ºä¾†çš„ä¹˜ç©ï¼ˆæ‡‰ç‚º 1200ï¼‰

-   é€é UART å°å‡ºé€™äº›æ“ä½œçš„éç¨‹èˆ‡çµæœ

![MobaXterm](./png/MobaXterm.png)
