Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sat Feb 14 06:14:51 2026
| Host         : aetherion running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
| Design       : system_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 1
+---------+----------+------------------------------+--------+
| Rule    | Severity | Description                  | Checks |
+---------+----------+------------------------------+--------+
| LUTAR-1 | Warning  | LUT drives async reset alert | 1      |
+---------+----------+------------------------------+--------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell system_i/axi_lite_wrapper_0/inst/core/stage1_valid_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/axi_lite_wrapper_0/inst/core/stage2_valid_reg/CLR,
system_i/axi_lite_wrapper_0/inst/core/stage3_valid_reg/CLR,
system_i/axi_lite_wrapper_0/inst/core/stage4_valid_reg/CLR,
system_i/axi_lite_wrapper_0/inst/core/stage5_valid_reg/CLR,
system_i/axi_lite_wrapper_0/inst/core/stage6_valid_reg/CLR,
system_i/axi_lite_wrapper_0/level1_sum_reg[0][31]_i_10/CLR,
system_i/axi_lite_wrapper_0/level1_sum_reg[1][31]_i_10/CLR,
system_i/axi_lite_wrapper_0/level1_sum_reg[2][31]_i_10/CLR,
system_i/axi_lite_wrapper_0/level1_sum_reg[3][31]_i_10/CLR,
system_i/axi_lite_wrapper_0/level1_sum_reg[4][31]_i_10/CLR,
system_i/axi_lite_wrapper_0/level1_sum_reg[5][31]_i_10/CLR,
system_i/axi_lite_wrapper_0/level1_sum_reg[6][31]_i_10/CLR,
system_i/axi_lite_wrapper_0/level1_sum_reg[7][31]_i_10/CLR,
system_i/axi_lite_wrapper_0/level1_sum_reg[8][31]_i_10/CLR,
system_i/axi_lite_wrapper_0/level1_sum_reg[9][31]_i_10/CLR
 (the first 15 of 792 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>


