ISim log file
Running: C:\vhdl_stuff\exam1\toplvl_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/vhdl_stuff/exam1/toplvl_isim_beh.wdb 
ISim P.20131013 (signature 0x8ef4fb42)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# isim force add /toplvl/d_clk 1 -radix bin -value 0 -radix bin -time 20 ns -repeat 40 ns
# isim force add /toplvl/d_clk 1 -radix bin -value 0 -radix bin -time 20 ns -repeat 40 ns
# isim force add /toplvl/v_clk 1 -radix bin -value 0 -radix bin -time 50 ps -repeat 100 ps
# isim force add /toplvl/v_clk 1 -radix bin -value 0 -radix bin -time 50 ps -repeat 100 ps
# isim force add /toplvl/data 1 -radix bin
# isim force add /toplvl/data 1 -radix bin
# run 1.00us
at 1240 ns(1): Note: Block Memory Generator CORE Generator module is using a behavioral model FOR simulation which will not precisely model memory collision behavior. (/toplvl/memory/U0/native_mem_module/mem_module/).
# restart
# isim force add /toplvl/d_clk 1 -radix bin -value 0 -radix bin -time 20 ns -repeat 40 ns
# isim force add /toplvl/d_clk 1 -radix bin -value 0 -radix bin -time 20 ns -repeat 40 ns
# isim force add /toplvl/v_clk 1 -radix bin -value 0 -radix bin -time 50 ns -repeat 100 ns
# isim force add /toplvl/v_clk 1 -radix bin -value 0 -radix bin -time 50 ns -repeat 100 ns
# isim force add /toplvl/data 111 -radix bin
# isim force add /toplvl/data 111 -radix bin
# isim force add /toplvl/rxf_l 1 -radix bin
# isim force add /toplvl/rxf_l 1 -radix bin
# run 40 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 40 ns
# isim force add /toplvl/rxf_l 0 -radix bin
# isim force add /toplvl/rxf_l 0 -radix bin
# run 40 ns
# run 40 ns
# run 40 ns
# isim force add /toplvl/rxf_l 1 -radix bin
# isim force add /toplvl/rxf_l 1 -radix bin
# run 40 ns
# run 40 ns
at 280 ns(1): Note: Block Memory Generator CORE Generator module is using a behavioral model FOR simulation which will not precisely model memory collision behavior. (/toplvl/memory/U0/native_mem_module/mem_module/).
# run 40 ns
# run 40 ns
# run 40 ns
# isim force add /toplvl/rxf_l 0 -radix bin
# isim force add /toplvl/rxf_l 0 -radix bin
# run 40 ns
# run 40 ns
# run 40 ns
# isim force add /toplvl/rxf_l 1 -radix bin
# isim force add /toplvl/rxf_l 1 -radix bin
# run 40 ns
# run 40 ns
# run 40 ns
# run 40 ns
# run 40 ns
# run 40 ns
# run 40 ns
# run 40 ns
# run 40 ns
# run 40 ns
# run 40 ns
# isim force add /toplvl/rxf_l 0 -radix bin
# isim force add /toplvl/rxf_l 0 -radix bin
# run 40 ns
# run 40 ns
# isim force add /toplvl/rxf_l 1 -radix bin
# isim force add /toplvl/rxf_l 1 -radix bin
# run 40 ns
# run 40 ns
# run 40 ns
# isim force add /toplvl/rxf_l 0 -radix bin
# isim force add /toplvl/rxf_l 0 -radix bin
# run 40 ns
# run 40 ns
# isim force add /toplvl/rxf_l 1 -radix bin
# isim force add /toplvl/rxf_l 1 -radix bin
# run 40 ns
# run 40 ns
# run 40 ns
# isim force add /toplvl/rxf_l 0 -radix bin
# isim force add /toplvl/rxf_l 0 -radix bin
# run 40 ns
# run 40 ns
# run 40 ns
# run 40 ns
# run 40 ns
# run 40 ns
# run 40 ns
# run 40 ns
# isim force add /toplvl/data 11111111 -radix bin
# isim force add /toplvl/data 11111111 -radix bin
# run 40 ns
# run 40 ns
# run 40 ns
# run 40 ns
# run 40 ns
# run 40 ns
# run 40 ns
# run 40 ns
# run 40 ns
# run 40 ns
# run 40 ns
# run 40 ns
# run 40 ns
# run 40 ns
# run 40 ns
# run 40 ns
