// Seed: 751850600
module module_0 (
    input wor id_0,
    input tri1 id_1,
    output tri id_2,
    input wire id_3,
    input tri0 id_4,
    output supply0 id_5
);
  assign id_5 = id_4 ? id_1 : -1;
  wire id_7;
  ;
endmodule
module module_1 (
    input  wire id_0,
    input  wire id_1,
    input  tri  id_2,
    output wand id_3,
    input  wire id_4,
    input  tri0 id_5,
    output wand id_6
);
  logic id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_2,
      id_2,
      id_6
  );
endmodule
