INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jacka/Documents/CPE133/Team_Final/Team_Final.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
WARNING: [VRFC 10-3380] identifier 'random' is used before its declaration [C:/Users/jacka/Documents/CPE133/Team_Final/Team_Final.srcs/sources_1/new/LFSR.v:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE133/Accumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE133/Team_Final/Team_Final.srcs/sources_1/new/BCD2BIN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD2BIN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE133/Team_Final/Team_Final.srcs/sources_1/FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE133/Team_Final/Team_Final.srcs/sources_1/ShiftRegister.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftRegister
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE133/Team_Final/Team_Final.srcs/sources_1/TOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE133/Team_Final/Team_Final.srcs/sim_1/new/Top_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jacka/Documents/CPE133/Team_Final/Team_Final.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
