module tb;  
  reg clock;  
  reg rstn;  
  reg T;
  wire out;
  T_FF name_module ( clock, rstn, T, out);  
  always #1 clock = ~clock;    
  initial
   begin 
     $dumpfile("dump.vcd");
     $dumpvars;
     { clock, T} <= 0;
     rstn<=0;//reset q=0 at one clock cycle
     #2 rstn=1;
    
     #3 T=1;
    #10 $finish;   
     end 
  endmodule
