#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue May 28 22:34:04 2019
# Process ID: 11988
# Current directory: D:/gyx_uni/2_spring/cod/lab/lab6/lab6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13712 D:\gyx_uni\2_spring\cod\lab\lab6\lab6\lab6.xpr
# Log file: D:/gyx_uni/2_spring/cod/lab/lab6/lab6/vivado.log
# Journal file: D:/gyx_uni/2_spring/cod/lab/lab6/lab6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 762.102 ; gain = 102.328
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: TOP
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 891.363 ; gain = 106.023
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/.Xil/Vivado-11988-GyxPC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/.Xil/Vivado-11988-GyxPC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clock_500hz' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/clock_500hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_500hz' (2#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/clock_500hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_5hz' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/clock_5hz.v:22]
INFO: [Synth 8-6155] done synthesizing module 'clock_5hz' (3#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/clock_5hz.v:22]
INFO: [Synth 8-6157] synthesizing module 'clock_50khz' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/clock_50khz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_50khz' (4#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/clock_50khz.v:23]
INFO: [Synth 8-6157] synthesizing module 'Input_Driver' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Input_Driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'Input_Ctrl' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Input_Ctrl.v:23]
	Parameter IRQ bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'Input_Ctrl' (5#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Input_Ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Input_Ctrl__parameterized0' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Input_Ctrl.v:23]
	Parameter IRQ bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'Input_Ctrl__parameterized0' (5#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Input_Ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Input_Ctrl__parameterized1' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Input_Ctrl.v:23]
	Parameter IRQ bound to: 3'b111 
INFO: [Synth 8-6155] done synthesizing module 'Input_Ctrl__parameterized1' (5#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Input_Ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Input_Ctrl__parameterized2' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Input_Ctrl.v:23]
	Parameter IRQ bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'Input_Ctrl__parameterized2' (5#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Input_Ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Input_Priority' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Input_Priority.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Input_Priority' (6#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Input_Priority.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Input_Driver' (7#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Input_Driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'Addr_Mux' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Addr_Mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_2' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Mux_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux_2' (8#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Mux_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Addr_Mux' (9#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Addr_Mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'LED_driver' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'LED_Ctrl' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Ctrl.v:22]
	Parameter cycles bound to: 999999 - type: integer 
	Parameter LED_RefreshCycles bound to: 999999 - type: integer 
	Parameter LED_IO_In_Mem bound to: 286331153 - type: integer 
	Parameter LED_IRQ bound to: 3'b011 
	Parameter point bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'LED_Ctrl' (10#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Ctrl.v:22]
INFO: [Synth 8-6157] synthesizing module 'LED_Display' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:91]
WARNING: [Synth 8-567] referenced signal 'L0' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L1' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L2' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L3' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L4' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L5' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L6' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L7' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L8' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L9' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'La' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'Lb' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'Lc' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'Ld' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'Le' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'Lf' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
INFO: [Synth 8-6155] done synthesizing module 'LED_Display' (11#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LED_driver' (12#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'Score_Driver' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Score_Driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'Score_Ctrl' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Score_Ctrl.v:23]
	Parameter cycles bound to: 999999 - type: integer 
	Parameter SEG_IO_In_Mem bound to: 31'b0000000000000000000000000000000 
	Parameter SEG_IRQ bound to: 3'b100 
	Parameter SEG_RefreshCycles bound to: 999999 - type: integer 
	Parameter point bound to: 10002 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Score_Ctrl' (13#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Score_Ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'bcd_decoder' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/bcd_decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bcd_decoder' (14#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/bcd_decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Score_Driver' (15#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Score_Driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'IRQ_Handler' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/IRQ_Handler.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IRQ_Handler' (16#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/IRQ_Handler.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Distributor' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Data_Distributor.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Data_Distributor' (17#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Data_Distributor.v:23]
INFO: [Synth 8-6157] synthesizing module 'CPU' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'Register' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Register.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Register' (18#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Register.v:23]
WARNING: [Synth 8-689] width (34) of port connection 'in1' does not match port width (32) of module 'Mux_2' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/CPU.v:100]
INFO: [Synth 8-6157] synthesizing module 'Mux_2_5bits' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Mux_2_5bits.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux_2_5bits' (19#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Mux_2_5bits.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_4' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Mux_4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux_4' (20#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Mux_4.v:23]
INFO: [Synth 8-6157] synthesizing module 'State_Machine' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/State_Machine.v:23]
INFO: [Synth 8-6155] done synthesizing module 'State_Machine' (21#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/State_Machine.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control_Unit' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Control_Unit.v:23]
	Parameter I bound to: 3'b000 
	Parameter II bound to: 3'b001 
	Parameter III bound to: 3'b010 
	Parameter IV bound to: 3'b011 
	Parameter V bound to: 3'b100 
	Parameter VI bound to: 3'b101 
	Parameter AND bound to: 4'b0000 
	Parameter OR bound to: 4'b0001 
	Parameter ADD bound to: 4'b0010 
	Parameter SUB bound to: 4'b0110 
	Parameter SLT bound to: 4'b0111 
	Parameter NOR bound to: 4'b1100 
	Parameter XOR bound to: 4'b1101 
	Parameter ADD_f bound to: 6'b100000 
	Parameter AND_f bound to: 6'b100100 
	Parameter NOR_f bound to: 6'b100111 
	Parameter OR_f bound to: 6'b100101 
	Parameter SLT_f bound to: 6'b101010 
	Parameter XOR_f bound to: 6'b100110 
	Parameter SUB_f bound to: 6'b100010 
	Parameter RET bound to: 6'b010000 
	Parameter SW bound to: 6'b101011 
	Parameter LW bound to: 6'b100011 
	Parameter Rtype bound to: 6'b000000 
	Parameter BEQ bound to: 6'b000100 
	Parameter BNE bound to: 6'b000101 
	Parameter J bound to: 6'b000010 
	Parameter ADDI bound to: 6'b001000 
	Parameter ANDI bound to: 6'b001100 
	Parameter ORI bound to: 6'b001101 
	Parameter XORI bound to: 6'b001110 
	Parameter SLTI bound to: 6'b001010 
	Parameter Imm bound to: 3'b001 
WARNING: [Synth 8-567] referenced signal 'op' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Control_Unit.v:77]
WARNING: [Synth 8-567] referenced signal 'funct' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Control_Unit.v:77]
INFO: [Synth 8-6155] done synthesizing module 'Control_Unit' (22#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Control_Unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Reg_File.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (23#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Reg_File.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/ALU.v:23]
	Parameter AND bound to: 4'b0000 
	Parameter OR bound to: 4'b0001 
	Parameter ADD bound to: 4'b0010 
	Parameter SUB bound to: 4'b0110 
	Parameter SLT bound to: 4'b0111 
	Parameter NOR bound to: 4'b1100 
	Parameter XOR bound to: 4'b1101 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (24#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'SignExtend_Unit' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/SignExtend_Unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SignExtend_Unit' (25#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/SignExtend_Unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Interrupt_Dst' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Interrupt_Dst.v:23]
	Parameter Dir1 bound to: 53 - type: integer 
	Parameter Dir2 bound to: 58 - type: integer 
	Parameter Dir3 bound to: 0 - type: integer 
	Parameter Dir4 bound to: 0 - type: integer 
	Parameter Dir5 bound to: 0 - type: integer 
	Parameter Dir6 bound to: 0 - type: integer 
	Parameter Dir7 bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Interrupt_Dst.v:43]
INFO: [Synth 8-6155] done synthesizing module 'Interrupt_Dst' (26#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Interrupt_Dst.v:23]
INFO: [Synth 8-6157] synthesizing module 'Interrupt_Ctrl' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Interrupt_Ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Interrupt_Ctrl' (27#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Interrupt_Ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Interrupt_flag' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Interrupt_flag.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Interrupt_flag' (28#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Interrupt_flag.v:23]
INFO: [Synth 8-6157] synthesizing module 'Evaluate_Interrupt' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Evaluate_Interrupt.v:23]
WARNING: [Synth 8-6014] Unused sequential element dir_reg was removed.  [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Evaluate_Interrupt.v:68]
INFO: [Synth 8-6155] done synthesizing module 'Evaluate_Interrupt' (29#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Evaluate_Interrupt.v:23]
WARNING: [Synth 8-3848] Net MemWriteData in module/entity CPU does not have driver. [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/CPU.v:32]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (30#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'DDU' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/DDU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DDU' (31#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/DDU.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'pc' does not match port width (8) of module 'DDU' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/TOP.v:79]
INFO: [Synth 8-6157] synthesizing module 'MEM' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/.Xil/Vivado-11988-GyxPC/realtime/MEM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MEM' (32#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/.Xil/Vivado-11988-GyxPC/realtime/MEM_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (12) of module 'MEM' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/TOP.v:80]
WARNING: [Synth 8-689] width (32) of port connection 'dpra' does not match port width (12) of module 'MEM' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/TOP.v:80]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (33#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/TOP.v:23]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[31]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[30]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[29]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[28]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[27]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[26]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[25]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[24]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[23]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[22]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[21]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[20]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[19]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[18]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[17]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[16]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[15]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[14]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[13]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[12]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[11]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[10]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[9]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[8]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[7]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[6]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[5]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[4]
WARNING: [Synth 8-3331] design clock_50khz has unconnected port rst
WARNING: [Synth 8-3331] design clock_5hz has unconnected port rst
WARNING: [Synth 8-3331] design clock_500hz has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 927.086 ; gain = 141.746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 927.086 ; gain = 141.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 927.086 ; gain = 141.746
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'CLK5MHZ'
INFO: [Project 1-454] Reading design checkpoint 'd:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/ip/MEM/MEM.dcp' for cell 'Mem'
INFO: [Netlist 29-17] Analyzing 1282 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLK5MHZ/inst'
Finished Parsing XDC File [d:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLK5MHZ/inst'
Parsing XDC File [d:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLK5MHZ/inst'
Finished Parsing XDC File [d:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLK5MHZ/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/constrs_1/new/nexys4.xdc]
Finished Parsing XDC File [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/constrs_1/new/nexys4.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1024 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 1024 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1327.840 ; gain = 542.500
85 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1327.840 ; gain = 546.164
set_property -dict [list CONFIG.coefficient_file {D:/gyx_uni/2_spring/cod/lab/lab6/lab6/my_code.coe}] [get_ips MEM]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/gyx_uni/2_spring/cod/lab/lab6/lab6/my_code.coe' provided. It will be converted relative to IP Instance files '../../../../my_code.coe'
generate_target all [get_files  D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/ip/MEM/MEM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MEM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MEM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MEM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MEM'...
catch { config_ip_cache -export [get_ips -all MEM] }
export_ip_user_files -of_objects [get_files D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/ip/MEM/MEM.xci] -no_script -sync -force -quiet
reset_run MEM_synth_1
launch_runs -jobs 4 MEM_synth_1
[Tue May 28 22:35:51 2019] Launched MEM_synth_1...
Run output will be captured here: D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.runs/MEM_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'MEM'... please wait for 'MEM_synth_1' run to finish...
wait_on_run MEM_synth_1
[Tue May 28 22:35:51 2019] Waiting for MEM_synth_1 to finish...
[Tue May 28 22:35:56 2019] Waiting for MEM_synth_1 to finish...
[Tue May 28 22:36:01 2019] Waiting for MEM_synth_1 to finish...
[Tue May 28 22:36:06 2019] Waiting for MEM_synth_1 to finish...
[Tue May 28 22:36:16 2019] Waiting for MEM_synth_1 to finish...
[Tue May 28 22:36:26 2019] Waiting for MEM_synth_1 to finish...
[Tue May 28 22:36:36 2019] Waiting for MEM_synth_1 to finish...
[Tue May 28 22:36:47 2019] Waiting for MEM_synth_1 to finish...
[Tue May 28 22:37:07 2019] Waiting for MEM_synth_1 to finish...
[Tue May 28 22:37:27 2019] Waiting for MEM_synth_1 to finish...
[Tue May 28 22:37:47 2019] Waiting for MEM_synth_1 to finish...
[Tue May 28 22:38:07 2019] Waiting for MEM_synth_1 to finish...

*** Running vivado
    with args -log MEM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MEM.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source MEM.tcl -notrace
Command: synth_design -top MEM -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7904 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 360.891 ; gain = 98.301
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MEM' [d:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/ip/MEM/synth/MEM.vhd:71]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 4096 - type: integer 
	Parameter C_HAS_CLK bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 1 - type: integer 
	Parameter C_HAS_DPO bound to: 1 - type: integer 
	Parameter C_HAS_DPRA bound to: 1 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 1 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: MEM.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_12' declared at 'd:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/ip/MEM/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_12' [d:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/ip/MEM/synth/MEM.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'MEM' (4#1) [d:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/ip/MEM/synth/MEM.vhd:71]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[31]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[30]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[29]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[28]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[27]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[26]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[25]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[24]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[23]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[22]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[21]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[20]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[19]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[18]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[17]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[16]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[15]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[14]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[13]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[12]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[11]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[10]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[9]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[8]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[7]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[6]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[5]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[4]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[3]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[2]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[1]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[0]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[31]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[30]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[29]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[28]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[27]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[26]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[25]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[24]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[23]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[22]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[21]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[20]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[19]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[18]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[17]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[16]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[15]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[14]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[13]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[12]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[11]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[10]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[9]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[8]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[7]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[6]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[5]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[4]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[3]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[2]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[1]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[0]
WARNING: [Synth 8-3331] design dpram has unconnected port i_ce
WARNING: [Synth 8-3331] design dpram has unconnected port qspo_ce
WARNING: [Synth 8-3331] design dpram has unconnected port qspo_rst
WARNING: [Synth 8-3331] design dpram has unconnected port qspo_srst
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo_clk
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo_ce
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo_rst
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo_srst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port i_ce
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo_ce
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qdpo_ce
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qdpo_clk
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo_rst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qdpo_rst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo_srst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qdpo_srst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:47 ; elapsed = 00:01:49 . Memory (MB): peak = 1475.383 ; gain = 1212.793
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:47 ; elapsed = 00:01:49 . Memory (MB): peak = 1475.383 ; gain = 1212.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:47 ; elapsed = 00:01:49 . Memory (MB): peak = 1475.383 ; gain = 1212.793
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/ip/MEM/MEM_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/ip/MEM/MEM_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.runs/MEM_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.runs/MEM_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1475.383 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:04 ; elapsed = 00:02:10 . Memory (MB): peak = 1475.383 ; gain = 1212.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:04 ; elapsed = 00:02:10 . Memory (MB): peak = 1475.383 ; gain = 1212.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.runs/MEM_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:04 ; elapsed = 00:02:10 . Memory (MB): peak = 1475.383 ; gain = 1212.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:04 ; elapsed = 00:02:10 . Memory (MB): peak = 1475.383 ; gain = 1212.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dpram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[31]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[30]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[29]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[28]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[27]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[26]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[25]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[24]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[23]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[22]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[21]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[20]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[19]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[18]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[17]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[16]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[15]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[14]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[13]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[12]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:06 ; elapsed = 00:02:12 . Memory (MB): peak = 1475.383 ; gain = 1212.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------------------------------------------------+----------------+----------------------+--------------------+
|Module Name | RTL Object                                                | Inference      | Size (Depth x Width) | Primitives         | 
+------------+-----------------------------------------------------------+----------------+----------------------+--------------------+
|U0          | synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg | User Attribute | 4 K x 32             | RAM128X1D x 1024   | 
+------------+-----------------------------------------------------------+----------------+----------------------+--------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:16 ; elapsed = 00:02:23 . Memory (MB): peak = 1475.383 ; gain = 1212.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:16 ; elapsed = 00:02:24 . Memory (MB): peak = 1475.383 ; gain = 1212.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+-----------------------------------------------------------+----------------+----------------------+--------------------+
|Module Name | RTL Object                                                | Inference      | Size (Depth x Width) | Primitives         | 
+------------+-----------------------------------------------------------+----------------+----------------------+--------------------+
|U0          | synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg | User Attribute | 4 K x 32             | RAM128X1D x 1024   | 
+------------+-----------------------------------------------------------+----------------+----------------------+--------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:17 ; elapsed = 00:02:24 . Memory (MB): peak = 1475.383 ; gain = 1212.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:18 ; elapsed = 00:02:26 . Memory (MB): peak = 1475.383 ; gain = 1212.793
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:19 ; elapsed = 00:02:26 . Memory (MB): peak = 1475.383 ; gain = 1212.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:19 ; elapsed = 00:02:26 . Memory (MB): peak = 1475.383 ; gain = 1212.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:19 ; elapsed = 00:02:26 . Memory (MB): peak = 1475.383 ; gain = 1212.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:19 ; elapsed = 00:02:26 . Memory (MB): peak = 1475.383 ; gain = 1212.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:19 ; elapsed = 00:02:26 . Memory (MB): peak = 1475.383 ; gain = 1212.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |LUT6      |   608|
|2     |MUXF7     |   256|
|3     |RAM128X1D |  1024|
|4     |FDRE      |    64|
+------+----------+------+

Report Instance Areas: 
+------+----------------------------------+---------------------------+------+
|      |Instance                          |Module                     |Cells |
+------+----------------------------------+---------------------------+------+
|1     |top                               |                           |  1952|
|2     |  U0                              |dist_mem_gen_v8_0_12       |  1952|
|3     |    \synth_options.dist_mem_inst  |dist_mem_gen_v8_0_12_synth |  1952|
|4     |      \gen_dp_ram.dpram_inst      |dpram                      |  1952|
+------+----------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:19 ; elapsed = 00:02:26 . Memory (MB): peak = 1475.383 ; gain = 1212.793
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 72 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:02:08 . Memory (MB): peak = 1475.383 ; gain = 1212.793
Synthesis Optimization Complete : Time (s): cpu = 00:02:19 ; elapsed = 00:02:26 . Memory (MB): peak = 1475.383 ; gain = 1212.793
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1280 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'MEM' is not ideal for floorplanning, since the cellview 'dpram' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1024 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 1024 instances

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:23 ; elapsed = 00:02:30 . Memory (MB): peak = 1475.383 ; gain = 1224.266
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.runs/MEM_synth_1/MEM.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/ip/MEM/MEM.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.runs/MEM_synth_1/MEM.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MEM_utilization_synth.rpt -pb MEM_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.241 . Memory (MB): peak = 1475.383 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 28 22:38:33 2019...
[Tue May 28 22:38:37 2019] MEM_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:20 ; elapsed = 00:02:45 . Memory (MB): peak = 1357.305 ; gain = 4.051
export_simulation -of_objects [get_files D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/ip/MEM/MEM.xci] -directory D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.ip_user_files/sim_scripts -ip_user_files_dir D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.ip_user_files -ipstatic_source_dir D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.cache/compile_simlib/modelsim} {questa=D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.cache/compile_simlib/questa} {riviera=D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.cache/compile_simlib/riviera} {activehdl=D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs MEM_synth_1]
set_property needs_refresh false [get_runs clk_wiz_0_synth_1]
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue May 28 22:39:05 2019] Launched synth_1...
Run output will be captured here: D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May 28 22:40:20 2019] Launched impl_1...
Run output will be captured here: D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B53BA
set_property PROGRAM.FILE {D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.runs/impl_1/TOP.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.runs/impl_1/TOP.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
close_design
set_property -dict [list CONFIG.coefficient_file {D:/gyx_uni/2_spring/cod/lab/lab6/lab6/my_code.coe}] [get_ips MEM]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/gyx_uni/2_spring/cod/lab/lab6/lab6/my_code.coe' provided. It will be converted relative to IP Instance files '../../../../my_code.coe'
generate_target all [get_files  D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/ip/MEM/MEM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MEM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MEM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MEM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MEM'...
catch { config_ip_cache -export [get_ips -all MEM] }
export_ip_user_files -of_objects [get_files D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/ip/MEM/MEM.xci] -no_script -sync -force -quiet
reset_run MEM_synth_1
launch_runs -jobs 4 MEM_synth_1
[Tue May 28 23:08:06 2019] Launched MEM_synth_1...
Run output will be captured here: D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.runs/MEM_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'MEM'... please wait for 'MEM_synth_1' run to finish...
wait_on_run MEM_synth_1
[Tue May 28 23:08:06 2019] Waiting for MEM_synth_1 to finish...
[Tue May 28 23:08:11 2019] Waiting for MEM_synth_1 to finish...
[Tue May 28 23:08:16 2019] Waiting for MEM_synth_1 to finish...
[Tue May 28 23:08:21 2019] Waiting for MEM_synth_1 to finish...
[Tue May 28 23:08:31 2019] Waiting for MEM_synth_1 to finish...
[Tue May 28 23:08:41 2019] Waiting for MEM_synth_1 to finish...
[Tue May 28 23:08:51 2019] Waiting for MEM_synth_1 to finish...
[Tue May 28 23:09:01 2019] Waiting for MEM_synth_1 to finish...
[Tue May 28 23:09:21 2019] Waiting for MEM_synth_1 to finish...
[Tue May 28 23:09:41 2019] Waiting for MEM_synth_1 to finish...
[Tue May 28 23:10:01 2019] Waiting for MEM_synth_1 to finish...
[Tue May 28 23:10:21 2019] Waiting for MEM_synth_1 to finish...

*** Running vivado
    with args -log MEM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MEM.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source MEM.tcl -notrace
Command: synth_design -top MEM -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4448 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 360.535 ; gain = 97.676
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MEM' [d:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/ip/MEM/synth/MEM.vhd:71]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 4096 - type: integer 
	Parameter C_HAS_CLK bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 1 - type: integer 
	Parameter C_HAS_DPO bound to: 1 - type: integer 
	Parameter C_HAS_DPRA bound to: 1 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 1 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: MEM.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_12' declared at 'd:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/ip/MEM/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_12' [d:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/ip/MEM/synth/MEM.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'MEM' (4#1) [d:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/ip/MEM/synth/MEM.vhd:71]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[31]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[30]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[29]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[28]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[27]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[26]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[25]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[24]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[23]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[22]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[21]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[20]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[19]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[18]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[17]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[16]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[15]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[14]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[13]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[12]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[11]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[10]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[9]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[8]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[7]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[6]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[5]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[4]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[3]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[2]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[1]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[0]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[31]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[30]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[29]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[28]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[27]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[26]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[25]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[24]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[23]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[22]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[21]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[20]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[19]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[18]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[17]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[16]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[15]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[14]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[13]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[12]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[11]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[10]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[9]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[8]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[7]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[6]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[5]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[4]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[3]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[2]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[1]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[0]
WARNING: [Synth 8-3331] design dpram has unconnected port i_ce
WARNING: [Synth 8-3331] design dpram has unconnected port qspo_ce
WARNING: [Synth 8-3331] design dpram has unconnected port qspo_rst
WARNING: [Synth 8-3331] design dpram has unconnected port qspo_srst
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo_clk
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo_ce
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo_rst
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo_srst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port i_ce
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo_ce
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qdpo_ce
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qdpo_clk
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo_rst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qdpo_rst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo_srst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qdpo_srst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:52 ; elapsed = 00:01:54 . Memory (MB): peak = 1475.359 ; gain = 1212.500
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:52 ; elapsed = 00:01:54 . Memory (MB): peak = 1475.359 ; gain = 1212.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:52 ; elapsed = 00:01:54 . Memory (MB): peak = 1475.359 ; gain = 1212.500
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/ip/MEM/MEM_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/ip/MEM/MEM_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.runs/MEM_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.runs/MEM_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1475.359 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:09 ; elapsed = 00:02:15 . Memory (MB): peak = 1475.359 ; gain = 1212.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:09 ; elapsed = 00:02:15 . Memory (MB): peak = 1475.359 ; gain = 1212.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.runs/MEM_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:09 ; elapsed = 00:02:15 . Memory (MB): peak = 1475.359 ; gain = 1212.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:09 ; elapsed = 00:02:15 . Memory (MB): peak = 1475.359 ; gain = 1212.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dpram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[31]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[30]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[29]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[28]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[27]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[26]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[25]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[24]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[23]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[22]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[21]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[20]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[19]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[18]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[17]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[16]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[15]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[14]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[13]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[12]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:11 ; elapsed = 00:02:17 . Memory (MB): peak = 1475.359 ; gain = 1212.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------------------------------------------------+----------------+----------------------+--------------------+
|Module Name | RTL Object                                                | Inference      | Size (Depth x Width) | Primitives         | 
+------------+-----------------------------------------------------------+----------------+----------------------+--------------------+
|U0          | synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg | User Attribute | 4 K x 32             | RAM128X1D x 1024   | 
+------------+-----------------------------------------------------------+----------------+----------------------+--------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:21 ; elapsed = 00:02:28 . Memory (MB): peak = 1475.359 ; gain = 1212.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:21 ; elapsed = 00:02:29 . Memory (MB): peak = 1475.359 ; gain = 1212.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+-----------------------------------------------------------+----------------+----------------------+--------------------+
|Module Name | RTL Object                                                | Inference      | Size (Depth x Width) | Primitives         | 
+------------+-----------------------------------------------------------+----------------+----------------------+--------------------+
|U0          | synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg | User Attribute | 4 K x 32             | RAM128X1D x 1024   | 
+------------+-----------------------------------------------------------+----------------+----------------------+--------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:22 ; elapsed = 00:02:29 . Memory (MB): peak = 1475.359 ; gain = 1212.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:23 ; elapsed = 00:02:31 . Memory (MB): peak = 1475.359 ; gain = 1212.500
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:23 ; elapsed = 00:02:31 . Memory (MB): peak = 1475.359 ; gain = 1212.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:23 ; elapsed = 00:02:31 . Memory (MB): peak = 1475.359 ; gain = 1212.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:23 ; elapsed = 00:02:31 . Memory (MB): peak = 1475.359 ; gain = 1212.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:23 ; elapsed = 00:02:31 . Memory (MB): peak = 1475.359 ; gain = 1212.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:23 ; elapsed = 00:02:31 . Memory (MB): peak = 1475.359 ; gain = 1212.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |LUT6      |   608|
|2     |MUXF7     |   256|
|3     |RAM128X1D |  1024|
|4     |FDRE      |    64|
+------+----------+------+

Report Instance Areas: 
+------+----------------------------------+---------------------------+------+
|      |Instance                          |Module                     |Cells |
+------+----------------------------------+---------------------------+------+
|1     |top                               |                           |  1952|
|2     |  U0                              |dist_mem_gen_v8_0_12       |  1952|
|3     |    \synth_options.dist_mem_inst  |dist_mem_gen_v8_0_12_synth |  1952|
|4     |      \gen_dp_ram.dpram_inst      |dpram                      |  1952|
+------+----------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:23 ; elapsed = 00:02:31 . Memory (MB): peak = 1475.359 ; gain = 1212.500
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 72 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:02:13 . Memory (MB): peak = 1475.359 ; gain = 1212.500
Synthesis Optimization Complete : Time (s): cpu = 00:02:24 ; elapsed = 00:02:31 . Memory (MB): peak = 1475.359 ; gain = 1212.500
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1280 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'MEM' is not ideal for floorplanning, since the cellview 'dpram' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1024 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 1024 instances

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:27 ; elapsed = 00:02:35 . Memory (MB): peak = 1475.359 ; gain = 1223.973
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.runs/MEM_synth_1/MEM.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/ip/MEM/MEM.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.runs/MEM_synth_1/MEM.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MEM_utilization_synth.rpt -pb MEM_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.202 . Memory (MB): peak = 1475.359 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 28 23:10:52 2019...
[Tue May 28 23:10:57 2019] MEM_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:10 ; elapsed = 00:02:51 . Memory (MB): peak = 2011.082 ; gain = 0.000
export_simulation -of_objects [get_files D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/ip/MEM/MEM.xci] -directory D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.ip_user_files/sim_scripts -ip_user_files_dir D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.ip_user_files -ipstatic_source_dir D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.cache/compile_simlib/modelsim} {questa=D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.cache/compile_simlib/questa} {riviera=D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.cache/compile_simlib/riviera} {activehdl=D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs MEM_synth_1]
set_property needs_refresh false [get_runs clk_wiz_0_synth_1]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: TOP
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2011.082 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/.Xil/Vivado-11988-GyxPC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/.Xil/Vivado-11988-GyxPC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clock_500hz' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/clock_500hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_500hz' (2#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/clock_500hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_5hz' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/clock_5hz.v:22]
INFO: [Synth 8-6155] done synthesizing module 'clock_5hz' (3#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/clock_5hz.v:22]
INFO: [Synth 8-6157] synthesizing module 'clock_50khz' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/clock_50khz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_50khz' (4#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/clock_50khz.v:23]
INFO: [Synth 8-6157] synthesizing module 'Input_Driver' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Input_Driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'Input_Ctrl' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Input_Ctrl.v:23]
	Parameter IRQ bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'Input_Ctrl' (5#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Input_Ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Input_Ctrl__parameterized0' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Input_Ctrl.v:23]
	Parameter IRQ bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'Input_Ctrl__parameterized0' (5#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Input_Ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Input_Ctrl__parameterized1' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Input_Ctrl.v:23]
	Parameter IRQ bound to: 3'b111 
INFO: [Synth 8-6155] done synthesizing module 'Input_Ctrl__parameterized1' (5#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Input_Ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Input_Ctrl__parameterized2' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Input_Ctrl.v:23]
	Parameter IRQ bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'Input_Ctrl__parameterized2' (5#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Input_Ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Input_Priority' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Input_Priority.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Input_Priority' (6#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Input_Priority.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Input_Driver' (7#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Input_Driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'Addr_Mux' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Addr_Mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_2' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Mux_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux_2' (8#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Mux_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Addr_Mux' (9#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Addr_Mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'LED_driver' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'LED_Ctrl' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Ctrl.v:22]
	Parameter cycles bound to: 999999 - type: integer 
	Parameter LED_RefreshCycles bound to: 999999 - type: integer 
	Parameter LED_IO_In_Mem bound to: 286331153 - type: integer 
	Parameter LED_IRQ bound to: 3'b011 
	Parameter point bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'LED_Ctrl' (10#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Ctrl.v:22]
INFO: [Synth 8-6157] synthesizing module 'LED_Display' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:91]
WARNING: [Synth 8-567] referenced signal 'L0' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L1' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L2' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L3' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L4' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L5' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L6' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L7' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L8' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L9' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'La' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'Lb' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'Lc' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'Ld' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'Le' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'Lf' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
INFO: [Synth 8-6155] done synthesizing module 'LED_Display' (11#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LED_driver' (12#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'Score_Driver' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Score_Driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'Score_Ctrl' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Score_Ctrl.v:23]
	Parameter cycles bound to: 999999 - type: integer 
	Parameter SEG_IO_In_Mem bound to: 31'b0000000000000000000000000000000 
	Parameter SEG_IRQ bound to: 3'b100 
	Parameter SEG_RefreshCycles bound to: 999999 - type: integer 
	Parameter point bound to: 10002 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Score_Ctrl' (13#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Score_Ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'bcd_decoder' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/bcd_decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bcd_decoder' (14#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/bcd_decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Score_Driver' (15#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Score_Driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'IRQ_Handler' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/IRQ_Handler.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IRQ_Handler' (16#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/IRQ_Handler.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Distributor' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Data_Distributor.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Data_Distributor' (17#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Data_Distributor.v:23]
INFO: [Synth 8-6157] synthesizing module 'CPU' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'Register' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Register.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Register' (18#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Register.v:23]
WARNING: [Synth 8-689] width (34) of port connection 'in1' does not match port width (32) of module 'Mux_2' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/CPU.v:100]
INFO: [Synth 8-6157] synthesizing module 'Mux_2_5bits' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Mux_2_5bits.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux_2_5bits' (19#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Mux_2_5bits.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_4' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Mux_4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux_4' (20#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Mux_4.v:23]
INFO: [Synth 8-6157] synthesizing module 'State_Machine' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/State_Machine.v:23]
INFO: [Synth 8-6155] done synthesizing module 'State_Machine' (21#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/State_Machine.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control_Unit' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Control_Unit.v:23]
	Parameter I bound to: 3'b000 
	Parameter II bound to: 3'b001 
	Parameter III bound to: 3'b010 
	Parameter IV bound to: 3'b011 
	Parameter V bound to: 3'b100 
	Parameter VI bound to: 3'b101 
	Parameter AND bound to: 4'b0000 
	Parameter OR bound to: 4'b0001 
	Parameter ADD bound to: 4'b0010 
	Parameter SUB bound to: 4'b0110 
	Parameter SLT bound to: 4'b0111 
	Parameter NOR bound to: 4'b1100 
	Parameter XOR bound to: 4'b1101 
	Parameter ADD_f bound to: 6'b100000 
	Parameter AND_f bound to: 6'b100100 
	Parameter NOR_f bound to: 6'b100111 
	Parameter OR_f bound to: 6'b100101 
	Parameter SLT_f bound to: 6'b101010 
	Parameter XOR_f bound to: 6'b100110 
	Parameter SUB_f bound to: 6'b100010 
	Parameter RET bound to: 6'b010000 
	Parameter SW bound to: 6'b101011 
	Parameter LW bound to: 6'b100011 
	Parameter Rtype bound to: 6'b000000 
	Parameter BEQ bound to: 6'b000100 
	Parameter BNE bound to: 6'b000101 
	Parameter J bound to: 6'b000010 
	Parameter ADDI bound to: 6'b001000 
	Parameter ANDI bound to: 6'b001100 
	Parameter ORI bound to: 6'b001101 
	Parameter XORI bound to: 6'b001110 
	Parameter SLTI bound to: 6'b001010 
	Parameter Imm bound to: 3'b001 
WARNING: [Synth 8-567] referenced signal 'op' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Control_Unit.v:77]
WARNING: [Synth 8-567] referenced signal 'funct' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Control_Unit.v:77]
INFO: [Synth 8-6155] done synthesizing module 'Control_Unit' (22#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Control_Unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Reg_File.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (23#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Reg_File.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/ALU.v:23]
	Parameter AND bound to: 4'b0000 
	Parameter OR bound to: 4'b0001 
	Parameter ADD bound to: 4'b0010 
	Parameter SUB bound to: 4'b0110 
	Parameter SLT bound to: 4'b0111 
	Parameter NOR bound to: 4'b1100 
	Parameter XOR bound to: 4'b1101 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (24#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'SignExtend_Unit' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/SignExtend_Unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SignExtend_Unit' (25#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/SignExtend_Unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Interrupt_Dst' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Interrupt_Dst.v:23]
	Parameter Dir1 bound to: 0 - type: integer 
	Parameter Dir2 bound to: 100 - type: integer 
	Parameter Dir3 bound to: 42 - type: integer 
	Parameter Dir4 bound to: 77 - type: integer 
	Parameter Dir5 bound to: 79 - type: integer 
	Parameter Dir6 bound to: 86 - type: integer 
	Parameter Dir7 bound to: 93 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Interrupt_Dst.v:43]
INFO: [Synth 8-6155] done synthesizing module 'Interrupt_Dst' (26#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Interrupt_Dst.v:23]
INFO: [Synth 8-6157] synthesizing module 'Interrupt_Ctrl' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Interrupt_Ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Interrupt_Ctrl' (27#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Interrupt_Ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Interrupt_flag' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Interrupt_flag.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Interrupt_flag' (28#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Interrupt_flag.v:23]
INFO: [Synth 8-6157] synthesizing module 'Evaluate_Interrupt' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Evaluate_Interrupt.v:23]
WARNING: [Synth 8-6014] Unused sequential element dir_reg was removed.  [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Evaluate_Interrupt.v:68]
INFO: [Synth 8-6155] done synthesizing module 'Evaluate_Interrupt' (29#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Evaluate_Interrupt.v:23]
WARNING: [Synth 8-3848] Net MemWriteData in module/entity CPU does not have driver. [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/CPU.v:32]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (30#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'DDU' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/DDU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DDU' (31#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/DDU.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'pc' does not match port width (8) of module 'DDU' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/TOP.v:79]
INFO: [Synth 8-6157] synthesizing module 'MEM' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/.Xil/Vivado-11988-GyxPC/realtime/MEM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MEM' (32#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/.Xil/Vivado-11988-GyxPC/realtime/MEM_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (12) of module 'MEM' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/TOP.v:80]
WARNING: [Synth 8-689] width (32) of port connection 'dpra' does not match port width (12) of module 'MEM' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/TOP.v:80]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (33#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/TOP.v:23]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[31]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[30]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[29]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[28]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[27]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[26]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[25]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[24]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[23]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[22]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[21]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[20]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[19]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[18]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[17]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[16]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[15]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[14]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[13]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[12]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[11]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[10]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[9]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[8]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[7]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[6]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[5]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[4]
WARNING: [Synth 8-3331] design clock_50khz has unconnected port rst
WARNING: [Synth 8-3331] design clock_5hz has unconnected port rst
WARNING: [Synth 8-3331] design clock_500hz has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2011.082 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2011.082 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2011.082 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'CLK5MHZ'
INFO: [Project 1-454] Reading design checkpoint 'd:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/ip/MEM/MEM.dcp' for cell 'Mem'
INFO: [Netlist 29-17] Analyzing 1282 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLK5MHZ/inst'
Finished Parsing XDC File [d:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLK5MHZ/inst'
Parsing XDC File [d:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLK5MHZ/inst'
Finished Parsing XDC File [d:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLK5MHZ/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/constrs_1/new/nexys4.xdc]
Finished Parsing XDC File [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/constrs_1/new/nexys4.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1024 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 1024 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2104.762 ; gain = 93.680
84 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2104.762 ; gain = 93.680
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May 28 23:17:12 2019] Launched synth_1...
Run output will be captured here: D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.runs/synth_1/runme.log
[Tue May 28 23:17:12 2019] Launched impl_1...
Run output will be captured here: D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B53BA
set_property PROGRAM.FILE {D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.runs/impl_1/TOP.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.runs/impl_1/TOP.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.runs/impl_1/TOP.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 28 23:26:08 2019...
