Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Nov  3 10:22:11 2023
| Host         : DippeePrime running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file testOfCalibration_timing_summary_routed.rpt -pb testOfCalibration_timing_summary_routed.pb -rpx testOfCalibration_timing_summary_routed.rpx -warn_on_violation
| Design       : testOfCalibration
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  49          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (49)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (91)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (49)
-------------------------
 There are 37 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pwmCalibration/scaleClk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (91)
-------------------------------------------------
 There are 91 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   95          inf        0.000                      0                   95           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            95 Endpoints
Min Delay            95 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwmModule1/PWM_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.780ns  (logic 3.630ns (46.662%)  route 4.150ns (53.338%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE                         0.000     0.000 r  pwmModule1/PWM_reg[3]/C
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pwmModule1/PWM_reg[3]/Q
                         net (fo=1, routed)           4.150     4.419    PWM_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.361     7.780 r  PWM_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.780    PWM[3]
    G17                                                               r  PWM[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/PWM_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.070ns  (logic 3.686ns (72.695%)  route 1.384ns (27.305%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE                         0.000     0.000 r  pwmModule1/PWM_reg[3]_lopt_replica/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.246     0.246 r  pwmModule1/PWM_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.384     1.630    lopt
    U16                  OBUF (Prop_obuf_I_O)         3.440     5.070 r  PWM_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.070    PWM[0]
    U16                                                               r  PWM[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/PWM_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.865ns  (logic 3.626ns (74.526%)  route 1.239ns (25.474%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  pwmModule1/PWM_reg[3]_lopt_replica_2/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pwmModule1/PWM_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           1.239     1.508    lopt_1
    P18                  OBUF (Prop_obuf_I_O)         3.357     4.865 r  PWM_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.865    PWM[1]
    P18                                                               r  PWM[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/PWM_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.861ns  (logic 3.621ns (74.495%)  route 1.240ns (25.505%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  pwmModule1/PWM_reg[3]_lopt_replica_3/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pwmModule1/PWM_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           1.240     1.509    lopt_2
    R18                  OBUF (Prop_obuf_I_O)         3.352     4.861 r  PWM_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.861    PWM[2]
    R18                                                               r  PWM[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/scaleClk_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.699ns  (logic 0.594ns (22.012%)  route 2.105ns (77.988%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDRE                         0.000     0.000 r  pwmCalibration/count_reg[2]/C
    SLICE_X2Y3           FDRE (Prop_fdre_C_Q)         0.282     0.282 f  pwmCalibration/count_reg[2]/Q
                         net (fo=12, routed)          0.579     0.861    pwmCalibration/count_reg[2]
    SLICE_X2Y2           LUT6 (Prop_lut6_I0_O)        0.153     1.014 r  pwmCalibration/scaleClk_i_4/O
                         net (fo=1, routed)           0.707     1.721    pwmCalibration/scaleClk_i_4_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I0_O)        0.053     1.774 r  pwmCalibration/scaleClk_i_2/O
                         net (fo=2, routed)           0.580     2.354    pwmCalibration/scaleClk_i_2_n_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I2_O)        0.053     2.407 r  pwmCalibration/scaleClk_i_3/O
                         net (fo=1, routed)           0.239     2.646    pwmCalibration/scaleClk_i_3_n_0
    SLICE_X2Y0           LUT4 (Prop_lut4_I3_O)        0.053     2.699 r  pwmCalibration/scaleClk_i_1/O
                         net (fo=1, routed)           0.000     2.699    pwmCalibration/scaleClk_i_1_n_0
    SLICE_X2Y0           FDRE                                         r  pwmCalibration/scaleClk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/newCount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/newCount_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.612ns  (logic 0.428ns (16.384%)  route 2.184ns (83.616%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE                         0.000     0.000 r  pwmCalibration/newCount_reg[6]/C
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.269     0.269 f  pwmCalibration/newCount_reg[6]/Q
                         net (fo=4, routed)           0.635     0.904    pwmCalibration/newCount_reg_n_0_[6]
    SLICE_X3Y4           LUT4 (Prop_lut4_I0_O)        0.053     0.957 f  pwmCalibration/newCount[8]_i_7/O
                         net (fo=2, routed)           0.137     1.093    pwmCalibration/newCount[8]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I0_O)        0.053     1.146 r  pwmCalibration/newCount[8]_i_4/O
                         net (fo=26, routed)          1.010     2.156    pwmCalibration/newCount[8]_i_1_n_0
    SLICE_X3Y3           LUT3 (Prop_lut3_I0_O)        0.053     2.209 r  pwmCalibration/newCount[8]_i_2/O
                         net (fo=8, routed)           0.403     2.612    pwmCalibration/newCount[8]_i_2_n_0
    SLICE_X2Y4           FDRE                                         r  pwmCalibration/newCount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/newCount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/newCount_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.612ns  (logic 0.428ns (16.384%)  route 2.184ns (83.616%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE                         0.000     0.000 r  pwmCalibration/newCount_reg[6]/C
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.269     0.269 f  pwmCalibration/newCount_reg[6]/Q
                         net (fo=4, routed)           0.635     0.904    pwmCalibration/newCount_reg_n_0_[6]
    SLICE_X3Y4           LUT4 (Prop_lut4_I0_O)        0.053     0.957 f  pwmCalibration/newCount[8]_i_7/O
                         net (fo=2, routed)           0.137     1.093    pwmCalibration/newCount[8]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I0_O)        0.053     1.146 r  pwmCalibration/newCount[8]_i_4/O
                         net (fo=26, routed)          1.010     2.156    pwmCalibration/newCount[8]_i_1_n_0
    SLICE_X3Y3           LUT3 (Prop_lut3_I0_O)        0.053     2.209 r  pwmCalibration/newCount[8]_i_2/O
                         net (fo=8, routed)           0.403     2.612    pwmCalibration/newCount[8]_i_2_n_0
    SLICE_X2Y4           FDRE                                         r  pwmCalibration/newCount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/newCount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/newCount_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.612ns  (logic 0.428ns (16.384%)  route 2.184ns (83.616%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE                         0.000     0.000 r  pwmCalibration/newCount_reg[6]/C
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.269     0.269 f  pwmCalibration/newCount_reg[6]/Q
                         net (fo=4, routed)           0.635     0.904    pwmCalibration/newCount_reg_n_0_[6]
    SLICE_X3Y4           LUT4 (Prop_lut4_I0_O)        0.053     0.957 f  pwmCalibration/newCount[8]_i_7/O
                         net (fo=2, routed)           0.137     1.093    pwmCalibration/newCount[8]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I0_O)        0.053     1.146 r  pwmCalibration/newCount[8]_i_4/O
                         net (fo=26, routed)          1.010     2.156    pwmCalibration/newCount[8]_i_1_n_0
    SLICE_X3Y3           LUT3 (Prop_lut3_I0_O)        0.053     2.209 r  pwmCalibration/newCount[8]_i_2/O
                         net (fo=8, routed)           0.403     2.612    pwmCalibration/newCount[8]_i_2_n_0
    SLICE_X2Y4           FDRE                                         r  pwmCalibration/newCount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/newCount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/newCount_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.612ns  (logic 0.428ns (16.384%)  route 2.184ns (83.616%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE                         0.000     0.000 r  pwmCalibration/newCount_reg[6]/C
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.269     0.269 f  pwmCalibration/newCount_reg[6]/Q
                         net (fo=4, routed)           0.635     0.904    pwmCalibration/newCount_reg_n_0_[6]
    SLICE_X3Y4           LUT4 (Prop_lut4_I0_O)        0.053     0.957 f  pwmCalibration/newCount[8]_i_7/O
                         net (fo=2, routed)           0.137     1.093    pwmCalibration/newCount[8]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I0_O)        0.053     1.146 r  pwmCalibration/newCount[8]_i_4/O
                         net (fo=26, routed)          1.010     2.156    pwmCalibration/newCount[8]_i_1_n_0
    SLICE_X3Y3           LUT3 (Prop_lut3_I0_O)        0.053     2.209 r  pwmCalibration/newCount[8]_i_2/O
                         net (fo=8, routed)           0.403     2.612    pwmCalibration/newCount[8]_i_2_n_0
    SLICE_X2Y4           FDRE                                         r  pwmCalibration/newCount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmModule1/PWM_reg[3]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.465ns  (logic 0.610ns (24.744%)  route 1.855ns (75.256%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  pwmModule1/count_reg[0]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  pwmModule1/count_reg[0]/Q
                         net (fo=12, routed)          0.737     1.006    pwmModule1/count_reg[1]_0[0]
    SLICE_X0Y2           LUT4 (Prop_lut4_I2_O)        0.053     1.059 r  pwmModule1/PWM0_carry_i_9/O
                         net (fo=2, routed)           0.690     1.749    pwmModule1/PWM0_carry_i_9_n_0
    SLICE_X1Y2           LUT5 (Prop_lut5_I2_O)        0.053     1.802 r  pwmModule1/PWM0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.802    pwmModule1/PWM0_carry_i_6_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     2.037 r  pwmModule1/PWM0_carry/CO[3]
                         net (fo=4, routed)           0.428     2.465    pwmModule1/PWM0
    SLICE_X0Y1           FDRE                                         r  pwmModule1/PWM_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwmCalibration/rise_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/output_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.157ns  (logic 0.091ns (57.900%)  route 0.066ns (42.100%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  pwmCalibration/rise_reg[7]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.091     0.091 r  pwmCalibration/rise_reg[7]/Q
                         net (fo=2, routed)           0.066     0.157    pwmCalibration/rise_reg[7]
    SLICE_X1Y3           FDRE                                         r  pwmCalibration/output_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/newCount_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/newCount_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.204ns  (logic 0.128ns (62.727%)  route 0.076ns (37.273%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE                         0.000     0.000 r  pwmCalibration/newCount_reg[4]/C
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  pwmCalibration/newCount_reg[4]/Q
                         net (fo=5, routed)           0.076     0.176    pwmCalibration/newCount_reg_n_0_[4]
    SLICE_X2Y4           LUT6 (Prop_lut6_I0_O)        0.028     0.204 r  pwmCalibration/newCount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.204    pwmCalibration/data0[5]
    SLICE_X2Y4           FDRE                                         r  pwmCalibration/newCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/rise_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/output_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.100ns (47.325%)  route 0.111ns (52.675%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  pwmCalibration/rise_reg[6]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  pwmCalibration/rise_reg[6]/Q
                         net (fo=3, routed)           0.111     0.211    pwmCalibration/rise_reg[6]
    SLICE_X0Y2           FDRE                                         r  pwmCalibration/output_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/rise_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/output_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.100ns (44.926%)  route 0.123ns (55.074%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  pwmCalibration/rise_reg[4]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  pwmCalibration/rise_reg[4]/Q
                         net (fo=5, routed)           0.123     0.223    pwmCalibration/rise_reg[4]
    SLICE_X0Y2           FDRE                                         r  pwmCalibration/output_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/rise_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/output_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.100ns (44.475%)  route 0.125ns (55.525%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  pwmCalibration/rise_reg[5]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  pwmCalibration/rise_reg[5]/Q
                         net (fo=4, routed)           0.125     0.225    pwmCalibration/rise_reg[5]
    SLICE_X0Y2           FDRE                                         r  pwmCalibration/output_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/rise_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/output_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.100ns (42.111%)  route 0.137ns (57.889%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  pwmCalibration/rise_reg[0]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  pwmCalibration/rise_reg[0]/Q
                         net (fo=8, routed)           0.137     0.237    pwmCalibration/rise_reg[0]
    SLICE_X0Y2           FDRE                                         r  pwmCalibration/output_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/rise_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/output_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.100ns (41.815%)  route 0.139ns (58.185%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE                         0.000     0.000 r  pwmCalibration/rise_reg[2]/C
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  pwmCalibration/rise_reg[2]/Q
                         net (fo=6, routed)           0.139     0.239    pwmCalibration/rise_reg[2]
    SLICE_X1Y3           FDRE                                         r  pwmCalibration/output_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/rise_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/rise_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.167%)  route 0.113ns (46.833%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  pwmCalibration/rise_reg[0]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  pwmCalibration/rise_reg[0]/Q
                         net (fo=8, routed)           0.113     0.213    pwmCalibration/rise_reg[0]
    SLICE_X1Y3           LUT3 (Prop_lut3_I1_O)        0.028     0.241 r  pwmCalibration/rise[2]_i_1/O
                         net (fo=1, routed)           0.000     0.241    pwmCalibration/plusOp[2]
    SLICE_X1Y3           FDRE                                         r  pwmCalibration/rise_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/rise_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/rise_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.130ns (53.553%)  route 0.113ns (46.447%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  pwmCalibration/rise_reg[0]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  pwmCalibration/rise_reg[0]/Q
                         net (fo=8, routed)           0.113     0.213    pwmCalibration/rise_reg[0]
    SLICE_X1Y3           LUT4 (Prop_lut4_I1_O)        0.030     0.243 r  pwmCalibration/rise[3]_i_1/O
                         net (fo=1, routed)           0.000     0.243    pwmCalibration/plusOp[3]
    SLICE_X1Y3           FDRE                                         r  pwmCalibration/rise_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/count_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.146ns (59.474%)  route 0.099ns (40.526%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE                         0.000     0.000 r  pwmCalibration/count_reg[7]/C
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.118     0.118 r  pwmCalibration/count_reg[7]/Q
                         net (fo=7, routed)           0.099     0.217    pwmCalibration/count_reg[7]
    SLICE_X3Y1           LUT6 (Prop_lut6_I2_O)        0.028     0.245 r  pwmCalibration/count[10]_i_2/O
                         net (fo=1, routed)           0.000     0.245    pwmCalibration/plusOp__0[10]
    SLICE_X3Y1           FDRE                                         r  pwmCalibration/count_reg[10]/D
  -------------------------------------------------------------------    -------------------





