<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>MDCR_EL2</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">MDCR_EL2, Monitor Debug Configuration Register (EL2)</h1><p>The MDCR_EL2 characteristics are:</p><h2>Purpose</h2>
          <p>Provides EL2 configuration options for self-hosted debug and the Performance Monitors Extension.</p>
        <p>This 
        register
       is part of:</p><ul><li>The Debug registers functional group.</li><li>The Virtualization registers functional group.</li></ul><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>EL0</th><th>EL1 (NS)</th><th>EL1 (S)</th><th>EL2 (NS)</th><th>EL3 (SCR.NS=1)</th><th>EL3 (SCR.NS=0)</th></tr><tr><td>-</td><td>-</td><td>-</td><td>RW</td><td>RW</td><td>RW</td></tr></table><h2>Traps and Enables</h2><p>For a description of the prioritization of any generated exceptions, see section D1.13.2 (Synchronous exception prioritization) in the <i>ARM<sup>Â®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i>. Subject to the prioritization rules:</p>
          <p>If <a href="AArch64-mdcr_el3.html">MDCR_EL3</a>.TDA==1, accesses to this register from EL2 are trapped to EL3.</p>
        <h2>Configuration</h2><p>AArch64 System register MDCR_EL2
                is architecturally mapped to
              AArch32 System register <a href="AArch32-hdcr.html">HDCR</a>.
          </p>
          <p>If EL2 is not implemented, this register is <span class="arm-defined-word">RES0</span> from EL3.</p>
        <p>This register is in the Warm reset domain.
                Some or all RW fields of this register have defined reset values. 
                
        On a Warm or Cold reset these apply
      
                only if the PE resets into an Exception level that is using AArch64. 
                Otherwise,
                
                  on a Warm or Cold reset
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
          <p>MDCR_EL2 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The MDCR_EL2 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#TDRA">TDRA</a></td><td class="lr" colspan="1"><a href="#TDOSA">TDOSA</a></td><td class="lr" colspan="1"><a href="#TDA">TDA</a></td><td class="lr" colspan="1"><a href="#TDE">TDE</a></td><td class="lr" colspan="1"><a href="#HPME">HPME</a></td><td class="lr" colspan="1"><a href="#TPM">TPM</a></td><td class="lr" colspan="1"><a href="#TPMCR">TPMCR</a></td><td class="lr" colspan="5"><a href="#HPMN">HPMN</a></td></tr></tbody></table><h4 id="0">
                Bits [31:12]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="TDRA">TDRA, bit [11]
              </h4>
              <p>Trap Debug ROM Address register access. Traps Non-secure System register accesses to the Debug ROM registers to EL2. This trap is from:</p>
            
              <ul>
                <li>
                  Non-secure EL0 using AArch32.
                </li>
                <li>
                  Non-secure EL1, regardless of which Execution state it is using.
                </li>
              </ul>
            <table class="valuetable"><tr><th>TDRA</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This control does not cause any instructions to be trapped.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Non-secure EL0 and EL1 System register accesses to the Debug ROM registers are trapped to EL2, unless it is trapped by <a href="AArch32-dbgdscrext.html">DBGDSCRext</a>.UDCCdis or <a href="AArch64-mdscr_el1.html">MDSCR_EL1</a>.TDCC.</p>
                </td></tr></table>
              <p>The registers for which accesses are trapped are as follows:</p>
            
              <p>AArch64: <a href="AArch64-mdrar_el1.html">MDRAR_EL1</a>.</p>
            
              <p>AArch32: <a href="AArch32-dbgdrar.html">DBGDRAR</a>, <a href="AArch32-dbgdsar.html">DBGDSAR</a>.</p>
            
              <p>If <a href="AArch64-mdcr_el2.html">MDCR_EL2</a>.TDE == 1 or <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE == 1, behavior is as if this bit is 1 other than for the purpose of a direct read.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="TDOSA">TDOSA, bit [10]
              </h4>
              <p>Trap debug OS-related register access. Traps Non-secure EL1 System register accesses to the powerdown debug registers to EL2, from both Execution states:</p>
            <table class="valuetable"><tr><th>TDOSA</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This control does not cause any instructions to be trapped.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Non-secure EL1 System register accesses to the powerdown debug registers are trapped to EL2.</p>
                </td></tr></table>
              <p>The registers for which accesses are trapped are as follows:</p>
            
              <p>AArch64: <a href="AArch64-oslar_el1.html">OSLAR_EL1</a>, <a href="AArch64-oslsr_el1.html">OSLSR_EL1</a>, <a href="AArch64-osdlr_el1.html">OSDLR_EL1</a>, and the <a href="AArch64-dbgprcr_el1.html">DBGPRCR_EL1</a>.</p>
            
              <p>AArch32: <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>, <a href="AArch32-dbgoslar.html">DBGOSLAR</a>, <a href="AArch32-dbgosdlr.html">DBGOSDLR</a>, and the <a href="AArch32-dbgprcr.html">DBGPRCR</a>.</p>
            
              <p>AArch64 and AArch32: Any <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> register with similar functionality that the implementation specifies as trapped by this bit.</p>
            
              <div class="note"><span class="note-header">Note</span>
                <p>These registers are not accessible at EL0.</p>
              </div>
            
              <p>If <a href="AArch64-mdcr_el2.html">MDCR_EL2</a>.TDE == 1 or <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE == 1, behavior is as if this bit is 1 other than for the purpose of a direct read.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="TDA">TDA, bit [9]
              </h4>
              <p>Trap Debug Access. Traps Non-secure EL0 and EL1 System register accesses to those debug System registers that are not trapped by either of the following:</p>
            
              <ul>
                <li>
                  MDCR_EL2.TDRA.
                </li>
                <li>
                  MDCR_EL2.TDOSA.
                </li>
              </ul>
            <table class="valuetable"><tr><th>TDA</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This control does not cause any instructions to be trapped.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Non-secure EL0 or EL1 System register accesses to the debug registers, other than the registers trapped by MDCR_EL2.TDRA and MDCR_EL2.TDOSA, are trapped to EL2, from both Execution states, unless it is trapped by <a href="AArch32-dbgdscrext.html">DBGDSCRext</a>.UDCCdis or <a href="AArch64-mdscr_el1.html">MDSCR_EL1</a>.TDCC.</p>
                </td></tr></table>
              <p>Traps of AArch32 accesses to <a href="AArch32-dbgdtrrxint.html">DBGDTRRXint</a> and <a href="AArch32-dbgdtrtxint.html">DBGDTRTXint</a> are ignored in Debug state.</p>
            
              <p>Traps of AArch64 accesses to <a href="AArch64-dbgdtr_el0.html">DBGDTR_EL0</a>, <a href="AArch64-dbgdtrrx_el0.html">DBGDTRRX_EL0</a>, and <a href="AArch64-dbgdtrtx_el0.html">DBGDTRTX_EL0</a> are ignored in Debug state.</p>
            
              <p>If MDCR_EL2.TDE == 1 or <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE == 1, behavior is as if this bit is 1 other than for the purpose of a direct read.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="TDE">TDE, bit [8]
              </h4>
              <p>Trap Debug exceptions. The possible values of this field are:</p>
            <table class="valuetable"><tr><th>TDE</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This control has no effect on the routing of debug exceptions, and has no effect on Non-secure accesses to debug registers.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>In Non-secure state:</p>
                
                  <ul>
                    <li>
                      Debug exceptions generated at EL1 or EL0 are routed to EL2.
                    </li>
                    <li>
                      The MDCR_EL2.{TDRA, TDOSA, TDA} fields are treated as being 1 for all purposes other than returning the result of a direct read of the register.
                    </li>
                  </ul>
                </td></tr></table>
              <p>When <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE == 1, the PE behaves as if the value of this field is 1 for all purposes other than returning the value of a direct read of the register.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="HPME">HPME, bit [7]
              </h4>
              <p>Hypervisor Performance Monitors Enable. The possible values of this bit are:</p>
            <table class="valuetable"><tr><th>HPME</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>EL2 Performance Monitors disabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>EL2 Performance Monitors enabled.</p>
                </td></tr></table>
              <p>When the value of this bit is 1, the Performance Monitors counters that are reserved for use from EL2 or Secure state are enabled. For more information see the description of the HPMN field.</p>
            
              <p>If the Performance Monitors Extension is not implemented, this field is <span class="arm-defined-word">RES0</span>.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="TPM">TPM, bit [6]
              </h4>
              <p>Trap Performance Monitors accesses. Traps Non-secure EL0 and EL1 accesses to all Performance Monitors registers to EL2, from both Execution states:</p>
            <table class="valuetable"><tr><th>TPM</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This control does not cause any instructions to be trapped.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Non-secure EL0 and EL1 accesses to all Performance Monitors registers are trapped to EL2.</p>
                </td></tr></table>
              <div class="note"><span class="note-header">Note</span>
                <p>EL2 does not provide traps on Performance Monitor register accesses through the optional memory-mapped external debug interface.</p>
              </div>
            
              <p>If the Performance Monitors Extension is not implemented, this field is <span class="arm-defined-word">RES0</span>.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="TPMCR">TPMCR, bit [5]
              </h4>
              <p>Trap <a href="AArch64-pmcr_el0.html">PMCR_EL0</a> or <a href="AArch32-pmcr.html">PMCR</a> accesses. Traps Non-secure EL0 and EL1 accesses to the <a href="AArch64-pmcr_el0.html">PMCR_EL0</a> or <a href="AArch32-pmcr.html">PMCR</a> to EL2.</p>
            <table class="valuetable"><tr><th>TPMCR</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This control does not cause any instructions to be trapped.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Non-secure EL0 and EL1 accesses to the <a href="AArch64-pmcr_el0.html">PMCR_EL0</a> or <a href="AArch32-pmcr.html">PMCR</a> are trapped to EL2, unless it is trapped by <a href="AArch32-pmuserenr.html">PMUSERENR</a>.EN or <a href="AArch64-pmuserenr_el0.html">PMUSERENR_EL0</a>.EN.</p>
                </td></tr></table>
              <div class="note"><span class="note-header">Note</span>
                <p>EL2 does not provide traps on Performance Monitor register accesses through the optional memory-mapped external debug interface.</p>
              </div>
            
              <p>If the Performance Monitors Extension is not implemented, this field is <span class="arm-defined-word">RES0</span>.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="HPMN">HPMN, bits [4:0]
                  </h4>
              <p>Defines the number of Performance Monitors counters that are accessible from Non-secure EL0 and EL1 modes.</p>
            
              <p>If the Performance Monitors Extension is not implemented, this field is <span class="arm-defined-word">RES0</span>.</p>
            
              <p>In Non-secure state, HPMN divides the Performance Monitors counters as follows. For counter n in Non-secure state:</p>
            
              <ul>
                <li>
                  If n is in the range 0&lt;=n&lt;HPMN, the counter is accessible from EL1 and EL2, and from EL0 if permitted by <a href="AArch64-pmuserenr_el0.html">PMUSERENR_EL0</a>. <a href="AArch64-pmcr_el0.html">PMCR_EL0</a>.E enables the operation of counters in this range.
                </li>
                <li>
                  If n is in the range HPMN&lt;=n&lt;<a href="AArch64-pmcr_el0.html">PMCR_EL0</a>.N, the counter is accessible only from EL2 and from Secure state. MDCR_EL2.HPME enables the operation of counters in this range.
                </li>
              </ul>
            
              <p>If this field is set to 0, or to a value larger than <a href="AArch64-pmcr_el0.html">PMCR_EL0</a>.N, then the following <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> behavior applies:</p>
            
              <ul>
                <li>
                  The value returned by a direct read of MDCR_EL2.HPMN is <span class="arm-defined-word">UNKNOWN</span>.
                </li>
                <li>
                  Either:<ul><li>An <span class="arm-defined-word">UNKNOWN</span> number of counters are reserved for EL2 use. That is, the PE behaves as if MDCR_EL2.HPMN is set to an <span class="arm-defined-word">UNKNOWN</span> non-zero value less than <a href="AArch64-pmcr_el0.html">PMCR_EL0</a>.N.</li><li>All counters are reserved for EL2 use, meaning no counters are accessible from Non-secure EL1 and Non-secure EL0.</li></ul>
                </li>
              </ul>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to the value of <a href="AArch64-pmcr_el0.html&#10;        ">PMCR_EL0</a>.N.</p><h2>Accessing the MDCR_EL2</h2><p>To access the MDCR_EL2:</p><p class="asm-code">MRS &lt;Xt&gt;, MDCR_EL2 ; Read MDCR_EL2 into Xt</p><p class="asm-code">MSR MDCR_EL2, &lt;Xt&gt; ; Write Xt to MDCR_EL2</p><p>Register access is encoded as follows:</p><table class="info"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>11</td><td>100</td><td>0001</td><td>0001</td><td>001</td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
