Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Oct 12 19:43:14 2024
| Host         : DESKTOP-MK895J2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_module_timing_summary_routed.rpt -pb TOP_module_timing_summary_routed.pb -rpx TOP_module_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
LUTAR-1    Warning           LUT drives async reset alert                                      3           
TIMING-18  Warning           Missing input or output delay                                     3           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (170)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (170)
--------------------------------
 There are 170 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.789        0.000                      0                  343        0.086        0.000                      0                  343        3.000        0.000                       0                   176  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100M                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100M                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          2.789        0.000                      0                  310        0.155        0.000                      0                  310        4.500        0.000                       0                   172  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        2.789        0.000                      0                  310        0.155        0.000                      0                  310        4.500        0.000                       0                   172  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          2.789        0.000                      0                  310        0.086        0.000                      0                  310  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        2.789        0.000                      0                  310        0.086        0.000                      0                  310  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          6.522        0.000                      0                   33        0.746        0.000                      0                   33  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          6.522        0.000                      0                   33        0.678        0.000                      0                   33  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        6.522        0.000                      0                   33        0.678        0.000                      0                   33  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        6.523        0.000                      0                   33        0.746        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100M
  To Clock:  clk_100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.789ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.789ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/man_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 3.938ns (55.257%)  route 3.189ns (44.743%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.745    -0.795    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y45         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y45         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.087 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=8, routed)           1.728     1.815    memory_unit/BRAMB_n_5
    SLICE_X83Y110        LUT4 (Prop_lut4_I1_O)        0.124     1.939 r  memory_unit/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.939    memory_unit/abs1_carry_i_7_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.489 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     3.406    memory_unit/abs1
    SLICE_X83Y111        LUT2 (Prop_lut2_I0_O)        0.150     3.556 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.556    memory_unit/i__carry_i_4_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.039 r  memory_unit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.039    memory_unit/_inferred__2/i__carry_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.373 r  memory_unit/_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.544     4.917    memory_unit/B[5]
    SLICE_X85Y112        LUT5 (Prop_lut5_I0_O)        0.303     5.220 r  memory_unit/man[4]_i_8/O
                         net (fo=1, routed)           0.000     5.220    main_FSM/man_reg[7][1]
    SLICE_X85Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.770 r  main_FSM/man_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.770    memory_unit/distancia_FSM/CO[0]
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.884 r  memory_unit/distancia_FSM/man_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.884    memory_unit/distancia_FSM/man_reg[8]_i_1_n_0
    SLICE_X85Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.998 r  memory_unit/distancia_FSM/man_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.998    memory_unit/distancia_FSM/man_reg[12]_i_1_n_0
    SLICE_X85Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.332 r  memory_unit/distancia_FSM/man_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.332    memory_unit/distancia_FSM_n_8
    SLICE_X85Y115        FDRE                                         r  memory_unit/man_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.588     8.567    memory_unit/CLK
    SLICE_X85Y115        FDRE                                         r  memory_unit/man_reg[17]/C
                         clock pessimism              0.560     9.127    
                         clock uncertainty           -0.068     9.059    
    SLICE_X85Y115        FDRE (Setup_fdre_C_D)        0.062     9.121    memory_unit/man_reg[17]
  -------------------------------------------------------------------
                         required time                          9.121    
                         arrival time                          -6.332    
  -------------------------------------------------------------------
                         slack                                  2.789    

Slack (MET) :             2.900ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/man_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.016ns  (logic 3.827ns (54.549%)  route 3.189ns (45.451%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.745    -0.795    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y45         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y45         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.087 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=8, routed)           1.728     1.815    memory_unit/BRAMB_n_5
    SLICE_X83Y110        LUT4 (Prop_lut4_I1_O)        0.124     1.939 r  memory_unit/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.939    memory_unit/abs1_carry_i_7_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.489 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     3.406    memory_unit/abs1
    SLICE_X83Y111        LUT2 (Prop_lut2_I0_O)        0.150     3.556 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.556    memory_unit/i__carry_i_4_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.039 r  memory_unit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.039    memory_unit/_inferred__2/i__carry_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.373 r  memory_unit/_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.544     4.917    memory_unit/B[5]
    SLICE_X85Y112        LUT5 (Prop_lut5_I0_O)        0.303     5.220 r  memory_unit/man[4]_i_8/O
                         net (fo=1, routed)           0.000     5.220    main_FSM/man_reg[7][1]
    SLICE_X85Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.770 r  main_FSM/man_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.770    memory_unit/distancia_FSM/CO[0]
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.884 r  memory_unit/distancia_FSM/man_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.884    memory_unit/distancia_FSM/man_reg[8]_i_1_n_0
    SLICE_X85Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.998 r  memory_unit/distancia_FSM/man_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.998    memory_unit/distancia_FSM/man_reg[12]_i_1_n_0
    SLICE_X85Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.221 r  memory_unit/distancia_FSM/man_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.221    memory_unit/distancia_FSM_n_9
    SLICE_X85Y115        FDRE                                         r  memory_unit/man_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.588     8.567    memory_unit/CLK
    SLICE_X85Y115        FDRE                                         r  memory_unit/man_reg[16]/C
                         clock pessimism              0.560     9.127    
                         clock uncertainty           -0.068     9.059    
    SLICE_X85Y115        FDRE (Setup_fdre_C_D)        0.062     9.121    memory_unit/man_reg[16]
  -------------------------------------------------------------------
                         required time                          9.121    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                  2.900    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/man_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.013ns  (logic 3.824ns (54.529%)  route 3.189ns (45.471%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.745    -0.795    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y45         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y45         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.087 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=8, routed)           1.728     1.815    memory_unit/BRAMB_n_5
    SLICE_X83Y110        LUT4 (Prop_lut4_I1_O)        0.124     1.939 r  memory_unit/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.939    memory_unit/abs1_carry_i_7_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.489 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     3.406    memory_unit/abs1
    SLICE_X83Y111        LUT2 (Prop_lut2_I0_O)        0.150     3.556 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.556    memory_unit/i__carry_i_4_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.039 r  memory_unit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.039    memory_unit/_inferred__2/i__carry_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.373 r  memory_unit/_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.544     4.917    memory_unit/B[5]
    SLICE_X85Y112        LUT5 (Prop_lut5_I0_O)        0.303     5.220 r  memory_unit/man[4]_i_8/O
                         net (fo=1, routed)           0.000     5.220    main_FSM/man_reg[7][1]
    SLICE_X85Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.770 r  main_FSM/man_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.770    memory_unit/distancia_FSM/CO[0]
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.884 r  memory_unit/distancia_FSM/man_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.884    memory_unit/distancia_FSM/man_reg[8]_i_1_n_0
    SLICE_X85Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.218 r  memory_unit/distancia_FSM/man_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.218    memory_unit/distancia_FSM_n_6
    SLICE_X85Y114        FDRE                                         r  memory_unit/man_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.589     8.568    memory_unit/CLK
    SLICE_X85Y114        FDRE                                         r  memory_unit/man_reg[13]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.068     9.060    
    SLICE_X85Y114        FDRE (Setup_fdre_C_D)        0.062     9.122    memory_unit/man_reg[13]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -6.218    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.925ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/man_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.992ns  (logic 3.803ns (54.393%)  route 3.189ns (45.607%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.745    -0.795    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y45         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y45         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.087 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=8, routed)           1.728     1.815    memory_unit/BRAMB_n_5
    SLICE_X83Y110        LUT4 (Prop_lut4_I1_O)        0.124     1.939 r  memory_unit/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.939    memory_unit/abs1_carry_i_7_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.489 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     3.406    memory_unit/abs1
    SLICE_X83Y111        LUT2 (Prop_lut2_I0_O)        0.150     3.556 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.556    memory_unit/i__carry_i_4_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.039 r  memory_unit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.039    memory_unit/_inferred__2/i__carry_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.373 r  memory_unit/_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.544     4.917    memory_unit/B[5]
    SLICE_X85Y112        LUT5 (Prop_lut5_I0_O)        0.303     5.220 r  memory_unit/man[4]_i_8/O
                         net (fo=1, routed)           0.000     5.220    main_FSM/man_reg[7][1]
    SLICE_X85Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.770 r  main_FSM/man_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.770    memory_unit/distancia_FSM/CO[0]
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.884 r  memory_unit/distancia_FSM/man_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.884    memory_unit/distancia_FSM/man_reg[8]_i_1_n_0
    SLICE_X85Y114        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.197 r  memory_unit/distancia_FSM/man_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.197    memory_unit/distancia_FSM_n_4
    SLICE_X85Y114        FDRE                                         r  memory_unit/man_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.589     8.568    memory_unit/CLK
    SLICE_X85Y114        FDRE                                         r  memory_unit/man_reg[15]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.068     9.060    
    SLICE_X85Y114        FDRE (Setup_fdre_C_D)        0.062     9.122    memory_unit/man_reg[15]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -6.197    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.999ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/man_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.918ns  (logic 3.729ns (53.905%)  route 3.189ns (46.095%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.745    -0.795    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y45         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y45         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.087 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=8, routed)           1.728     1.815    memory_unit/BRAMB_n_5
    SLICE_X83Y110        LUT4 (Prop_lut4_I1_O)        0.124     1.939 r  memory_unit/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.939    memory_unit/abs1_carry_i_7_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.489 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     3.406    memory_unit/abs1
    SLICE_X83Y111        LUT2 (Prop_lut2_I0_O)        0.150     3.556 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.556    memory_unit/i__carry_i_4_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.039 r  memory_unit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.039    memory_unit/_inferred__2/i__carry_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.373 r  memory_unit/_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.544     4.917    memory_unit/B[5]
    SLICE_X85Y112        LUT5 (Prop_lut5_I0_O)        0.303     5.220 r  memory_unit/man[4]_i_8/O
                         net (fo=1, routed)           0.000     5.220    main_FSM/man_reg[7][1]
    SLICE_X85Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.770 r  main_FSM/man_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.770    memory_unit/distancia_FSM/CO[0]
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.884 r  memory_unit/distancia_FSM/man_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.884    memory_unit/distancia_FSM/man_reg[8]_i_1_n_0
    SLICE_X85Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.123 r  memory_unit/distancia_FSM/man_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.123    memory_unit/distancia_FSM_n_5
    SLICE_X85Y114        FDRE                                         r  memory_unit/man_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.589     8.568    memory_unit/CLK
    SLICE_X85Y114        FDRE                                         r  memory_unit/man_reg[14]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.068     9.060    
    SLICE_X85Y114        FDRE (Setup_fdre_C_D)        0.062     9.122    memory_unit/man_reg[14]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -6.123    
  -------------------------------------------------------------------
                         slack                                  2.999    

Slack (MET) :             3.015ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/man_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.902ns  (logic 3.713ns (53.798%)  route 3.189ns (46.202%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.745    -0.795    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y45         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y45         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.087 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=8, routed)           1.728     1.815    memory_unit/BRAMB_n_5
    SLICE_X83Y110        LUT4 (Prop_lut4_I1_O)        0.124     1.939 r  memory_unit/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.939    memory_unit/abs1_carry_i_7_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.489 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     3.406    memory_unit/abs1
    SLICE_X83Y111        LUT2 (Prop_lut2_I0_O)        0.150     3.556 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.556    memory_unit/i__carry_i_4_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.039 r  memory_unit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.039    memory_unit/_inferred__2/i__carry_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.373 r  memory_unit/_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.544     4.917    memory_unit/B[5]
    SLICE_X85Y112        LUT5 (Prop_lut5_I0_O)        0.303     5.220 r  memory_unit/man[4]_i_8/O
                         net (fo=1, routed)           0.000     5.220    main_FSM/man_reg[7][1]
    SLICE_X85Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.770 r  main_FSM/man_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.770    memory_unit/distancia_FSM/CO[0]
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.884 r  memory_unit/distancia_FSM/man_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.884    memory_unit/distancia_FSM/man_reg[8]_i_1_n_0
    SLICE_X85Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.107 r  memory_unit/distancia_FSM/man_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.107    memory_unit/distancia_FSM_n_7
    SLICE_X85Y114        FDRE                                         r  memory_unit/man_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.589     8.568    memory_unit/CLK
    SLICE_X85Y114        FDRE                                         r  memory_unit/man_reg[12]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.068     9.060    
    SLICE_X85Y114        FDRE (Setup_fdre_C_D)        0.062     9.122    memory_unit/man_reg[12]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -6.107    
  -------------------------------------------------------------------
                         slack                                  3.015    

Slack (MET) :             3.018ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/man_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.899ns  (logic 3.710ns (53.778%)  route 3.189ns (46.222%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.745    -0.795    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y45         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y45         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.087 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=8, routed)           1.728     1.815    memory_unit/BRAMB_n_5
    SLICE_X83Y110        LUT4 (Prop_lut4_I1_O)        0.124     1.939 r  memory_unit/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.939    memory_unit/abs1_carry_i_7_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.489 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     3.406    memory_unit/abs1
    SLICE_X83Y111        LUT2 (Prop_lut2_I0_O)        0.150     3.556 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.556    memory_unit/i__carry_i_4_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.039 r  memory_unit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.039    memory_unit/_inferred__2/i__carry_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.373 r  memory_unit/_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.544     4.917    memory_unit/B[5]
    SLICE_X85Y112        LUT5 (Prop_lut5_I0_O)        0.303     5.220 r  memory_unit/man[4]_i_8/O
                         net (fo=1, routed)           0.000     5.220    main_FSM/man_reg[7][1]
    SLICE_X85Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.770 r  main_FSM/man_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.770    memory_unit/distancia_FSM/CO[0]
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.104 r  memory_unit/distancia_FSM/man_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.104    memory_unit/distancia_FSM_n_2
    SLICE_X85Y113        FDRE                                         r  memory_unit/man_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.589     8.568    memory_unit/CLK
    SLICE_X85Y113        FDRE                                         r  memory_unit/man_reg[9]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.068     9.060    
    SLICE_X85Y113        FDRE (Setup_fdre_C_D)        0.062     9.122    memory_unit/man_reg[9]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -6.104    
  -------------------------------------------------------------------
                         slack                                  3.018    

Slack (MET) :             3.039ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/man_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 3.689ns (53.637%)  route 3.189ns (46.363%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.745    -0.795    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y45         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y45         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.087 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=8, routed)           1.728     1.815    memory_unit/BRAMB_n_5
    SLICE_X83Y110        LUT4 (Prop_lut4_I1_O)        0.124     1.939 r  memory_unit/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.939    memory_unit/abs1_carry_i_7_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.489 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     3.406    memory_unit/abs1
    SLICE_X83Y111        LUT2 (Prop_lut2_I0_O)        0.150     3.556 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.556    memory_unit/i__carry_i_4_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.039 r  memory_unit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.039    memory_unit/_inferred__2/i__carry_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.373 r  memory_unit/_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.544     4.917    memory_unit/B[5]
    SLICE_X85Y112        LUT5 (Prop_lut5_I0_O)        0.303     5.220 r  memory_unit/man[4]_i_8/O
                         net (fo=1, routed)           0.000     5.220    main_FSM/man_reg[7][1]
    SLICE_X85Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.770 r  main_FSM/man_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.770    memory_unit/distancia_FSM/CO[0]
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.083 r  memory_unit/distancia_FSM/man_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.083    memory_unit/distancia_FSM_n_0
    SLICE_X85Y113        FDRE                                         r  memory_unit/man_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.589     8.568    memory_unit/CLK
    SLICE_X85Y113        FDRE                                         r  memory_unit/man_reg[11]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.068     9.060    
    SLICE_X85Y113        FDRE (Setup_fdre_C_D)        0.062     9.122    memory_unit/man_reg[11]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -6.083    
  -------------------------------------------------------------------
                         slack                                  3.039    

Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/man_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.804ns  (logic 3.615ns (53.132%)  route 3.189ns (46.868%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.745    -0.795    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y45         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y45         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.087 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=8, routed)           1.728     1.815    memory_unit/BRAMB_n_5
    SLICE_X83Y110        LUT4 (Prop_lut4_I1_O)        0.124     1.939 r  memory_unit/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.939    memory_unit/abs1_carry_i_7_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.489 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     3.406    memory_unit/abs1
    SLICE_X83Y111        LUT2 (Prop_lut2_I0_O)        0.150     3.556 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.556    memory_unit/i__carry_i_4_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.039 r  memory_unit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.039    memory_unit/_inferred__2/i__carry_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.373 r  memory_unit/_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.544     4.917    memory_unit/B[5]
    SLICE_X85Y112        LUT5 (Prop_lut5_I0_O)        0.303     5.220 r  memory_unit/man[4]_i_8/O
                         net (fo=1, routed)           0.000     5.220    main_FSM/man_reg[7][1]
    SLICE_X85Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.770 r  main_FSM/man_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.770    memory_unit/distancia_FSM/CO[0]
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.009 r  memory_unit/distancia_FSM/man_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.009    memory_unit/distancia_FSM_n_1
    SLICE_X85Y113        FDRE                                         r  memory_unit/man_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.589     8.568    memory_unit/CLK
    SLICE_X85Y113        FDRE                                         r  memory_unit/man_reg[10]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.068     9.060    
    SLICE_X85Y113        FDRE (Setup_fdre_C_D)        0.062     9.122    memory_unit/man_reg[10]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -6.009    
  -------------------------------------------------------------------
                         slack                                  3.113    

Slack (MET) :             3.129ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/man_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.788ns  (logic 3.599ns (53.022%)  route 3.189ns (46.978%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.745    -0.795    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y45         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y45         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.087 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=8, routed)           1.728     1.815    memory_unit/BRAMB_n_5
    SLICE_X83Y110        LUT4 (Prop_lut4_I1_O)        0.124     1.939 r  memory_unit/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.939    memory_unit/abs1_carry_i_7_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.489 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     3.406    memory_unit/abs1
    SLICE_X83Y111        LUT2 (Prop_lut2_I0_O)        0.150     3.556 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.556    memory_unit/i__carry_i_4_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.039 r  memory_unit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.039    memory_unit/_inferred__2/i__carry_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.373 r  memory_unit/_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.544     4.917    memory_unit/B[5]
    SLICE_X85Y112        LUT5 (Prop_lut5_I0_O)        0.303     5.220 r  memory_unit/man[4]_i_8/O
                         net (fo=1, routed)           0.000     5.220    main_FSM/man_reg[7][1]
    SLICE_X85Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.770 r  main_FSM/man_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.770    memory_unit/distancia_FSM/CO[0]
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.993 r  memory_unit/distancia_FSM/man_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.993    memory_unit/distancia_FSM_n_3
    SLICE_X85Y113        FDRE                                         r  memory_unit/man_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.589     8.568    memory_unit/CLK
    SLICE_X85Y113        FDRE                                         r  memory_unit/man_reg[8]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.068     9.060    
    SLICE_X85Y113        FDRE (Setup_fdre_C_D)        0.062     9.122    memory_unit/man_reg[8]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -5.993    
  -------------------------------------------------------------------
                         slack                                  3.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 memory_unit/man_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.327%)  route 0.128ns (40.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    memory_unit/CLK
    SLICE_X85Y111        FDRE                                         r  memory_unit/man_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  memory_unit/man_reg[2]/Q
                         net (fo=2, routed)           0.128    -0.298    memory_unit/distancia_FSM/man_reg[2]
    SLICE_X88Y111        LUT6 (Prop_lut6_I5_O)        0.045    -0.253 r  memory_unit/distancia_FSM/tx_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[2]
    SLICE_X88Y111        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.802    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X88Y111        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[2]/C
                         clock pessimism              0.275    -0.527    
    SLICE_X88Y111        FDRE (Hold_fdre_C_D)         0.120    -0.407    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.597    -0.567    memory_unit/distancia_FSM/CLK
    SLICE_X87Y113        FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[2]/Q
                         net (fo=1, routed)           0.097    -0.329    memory_unit/distancia_FSM/CurrentState[2]
    SLICE_X86Y113        LUT4 (Prop_lut4_I0_O)        0.045    -0.284 r  memory_unit/distancia_FSM/FSM_onehot_CurrentState[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    memory_unit/distancia_FSM/NextState[3]
    SLICE_X86Y113        FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.867    -0.805    memory_unit/distancia_FSM/CLK
    SLICE_X86Y113        FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[3]/C
                         clock pessimism              0.251    -0.554    
    SLICE_X86Y113        FDRE (Hold_fdre_C_D)         0.091    -0.463    memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/din_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.175%)  route 0.110ns (43.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X83Y111        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  uart_basic_inst/uart_rx_blk/rx_data_reg[7]/Q
                         net (fo=3, routed)           0.110    -0.315    memory_unit/din_reg[7]_0[7]
    SLICE_X82Y111        FDRE                                         r  memory_unit/din_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.870    -0.803    memory_unit/CLK
    SLICE_X82Y111        FDRE                                         r  memory_unit/din_reg[7]/C
                         clock pessimism              0.250    -0.553    
    SLICE_X82Y111        FDRE (Hold_fdre_C_D)         0.055    -0.498    memory_unit/din_reg[7]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.824%)  route 0.110ns (37.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.597    -0.567    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X87Y115        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/Q
                         net (fo=2, routed)           0.110    -0.316    uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg_n_0_[0]
    SLICE_X86Y115        LUT3 (Prop_lut3_I1_O)        0.045    -0.271 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1_n_0
    SLICE_X86Y115        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.866    -0.806    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X86Y115        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/C
                         clock pessimism              0.252    -0.554    
    SLICE_X86Y115        FDRE (Hold_fdre_C_D)         0.092    -0.462    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/din_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.218%)  route 0.140ns (49.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.599    -0.565    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X82Y108        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  uart_basic_inst/uart_rx_blk/rx_data_reg[4]/Q
                         net (fo=3, routed)           0.140    -0.284    memory_unit/din_reg[7]_0[4]
    SLICE_X82Y109        FDRE                                         r  memory_unit/din_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.802    memory_unit/CLK
    SLICE_X82Y109        FDRE                                         r  memory_unit/din_reg[4]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X82Y109        FDRE (Hold_fdre_C_D)         0.072    -0.477    memory_unit/din_reg[4]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_rx_blk/rx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.819%)  route 0.142ns (50.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.599    -0.565    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X82Y108        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  uart_basic_inst/uart_rx_blk/rx_data_reg[1]/Q
                         net (fo=4, routed)           0.142    -0.282    uart_basic_inst/uart_rx_blk/Q[1]
    SLICE_X83Y110        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.870    -0.803    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X83Y110        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[0]/C
                         clock pessimism              0.253    -0.550    
    SLICE_X83Y110        FDRE (Hold_fdre_C_D)         0.070    -0.480    uart_basic_inst/uart_rx_blk/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 memory_unit/address_counter/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/addr_count_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.440%)  route 0.144ns (50.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.600    -0.564    memory_unit/address_counter/CLK
    SLICE_X87Y107        FDCE                                         r  memory_unit/address_counter/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  memory_unit/address_counter/count_reg[6]/Q
                         net (fo=6, routed)           0.144    -0.279    memory_unit/count_reg[6]
    SLICE_X86Y107        FDRE                                         r  memory_unit/addr_count_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.801    memory_unit/CLK
    SLICE_X86Y107        FDRE                                         r  memory_unit/addr_count_2_reg[6]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X86Y107        FDRE (Hold_fdre_C_D)         0.072    -0.479    memory_unit/addr_count_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 memory_unit/address_counter/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/addr_count_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.096%)  route 0.125ns (46.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.600    -0.564    memory_unit/address_counter/CLK
    SLICE_X89Y107        FDCE                                         r  memory_unit/address_counter/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  memory_unit/address_counter/count_reg[3]/Q
                         net (fo=5, routed)           0.125    -0.299    memory_unit/count_reg[3]
    SLICE_X86Y107        FDRE                                         r  memory_unit/addr_count_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.801    memory_unit/CLK
    SLICE_X86Y107        FDRE                                         r  memory_unit/addr_count_2_reg[3]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X86Y107        FDRE (Hold_fdre_C_D)         0.047    -0.501    memory_unit/addr_count_2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.595    -0.569    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/Q
                         net (fo=2, routed)           0.114    -0.314    uart_basic_inst/uart_rx_blk/spacing_counter[2]
    SLICE_X83Y116        LUT6 (Prop_lut6_I0_O)        0.045    -0.269 r  uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1_n_0
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.865    -0.808    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/C
                         clock pessimism              0.239    -0.569    
    SLICE_X83Y116        FDRE (Hold_fdre_C_D)         0.091    -0.478    uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.190ns (53.183%)  route 0.167ns (46.817%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.599    -0.565    main_FSM/CLK
    SLICE_X83Y109        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.167    -0.257    uart_basic_inst/uart_rx_blk/FSM_onehot_CurrentState_reg[0][1]
    SLICE_X84Y109        LUT3 (Prop_lut3_I1_O)        0.049    -0.208 r  uart_basic_inst/uart_rx_blk/sel_i_1/O
                         net (fo=1, routed)           0.000    -0.208    memory_unit/sel_reg_0
    SLICE_X84Y109        FDRE                                         r  memory_unit/sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.802    memory_unit/CLK
    SLICE_X84Y109        FDRE                                         r  memory_unit/sel_reg/C
                         clock pessimism              0.253    -0.549    
    SLICE_X84Y109        FDRE (Hold_fdre_C_D)         0.131    -0.418    memory_unit/sel_reg
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y44     memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y44     memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y45     memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y45     memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk100MHZ/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X83Y109    main_FSM/FSM_onehot_CurrentState_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y109    main_FSM/FSM_onehot_CurrentState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y109    main_FSM/FSM_onehot_CurrentState_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y109    main_FSM/FSM_onehot_CurrentState_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X83Y109    main_FSM/FSM_onehot_CurrentState_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X83Y109    main_FSM/FSM_onehot_CurrentState_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y109    main_FSM/FSM_onehot_CurrentState_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y109    main_FSM/FSM_onehot_CurrentState_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y109    main_FSM/FSM_onehot_CurrentState_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y109    main_FSM/FSM_onehot_CurrentState_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y109    main_FSM/FSM_onehot_CurrentState_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y109    main_FSM/FSM_onehot_CurrentState_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y110    main_FSM/FSM_onehot_CurrentState_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y110    main_FSM/FSM_onehot_CurrentState_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X83Y109    main_FSM/FSM_onehot_CurrentState_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X83Y109    main_FSM/FSM_onehot_CurrentState_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y109    main_FSM/FSM_onehot_CurrentState_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y109    main_FSM/FSM_onehot_CurrentState_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y109    main_FSM/FSM_onehot_CurrentState_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y109    main_FSM/FSM_onehot_CurrentState_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y109    main_FSM/FSM_onehot_CurrentState_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y109    main_FSM/FSM_onehot_CurrentState_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y110    main_FSM/FSM_onehot_CurrentState_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y110    main_FSM/FSM_onehot_CurrentState_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk100MHZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.789ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.789ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/man_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 3.938ns (55.257%)  route 3.189ns (44.743%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.745    -0.795    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y45         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y45         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.087 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=8, routed)           1.728     1.815    memory_unit/BRAMB_n_5
    SLICE_X83Y110        LUT4 (Prop_lut4_I1_O)        0.124     1.939 r  memory_unit/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.939    memory_unit/abs1_carry_i_7_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.489 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     3.406    memory_unit/abs1
    SLICE_X83Y111        LUT2 (Prop_lut2_I0_O)        0.150     3.556 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.556    memory_unit/i__carry_i_4_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.039 r  memory_unit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.039    memory_unit/_inferred__2/i__carry_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.373 r  memory_unit/_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.544     4.917    memory_unit/B[5]
    SLICE_X85Y112        LUT5 (Prop_lut5_I0_O)        0.303     5.220 r  memory_unit/man[4]_i_8/O
                         net (fo=1, routed)           0.000     5.220    main_FSM/man_reg[7][1]
    SLICE_X85Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.770 r  main_FSM/man_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.770    memory_unit/distancia_FSM/CO[0]
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.884 r  memory_unit/distancia_FSM/man_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.884    memory_unit/distancia_FSM/man_reg[8]_i_1_n_0
    SLICE_X85Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.998 r  memory_unit/distancia_FSM/man_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.998    memory_unit/distancia_FSM/man_reg[12]_i_1_n_0
    SLICE_X85Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.332 r  memory_unit/distancia_FSM/man_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.332    memory_unit/distancia_FSM_n_8
    SLICE_X85Y115        FDRE                                         r  memory_unit/man_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.588     8.567    memory_unit/CLK
    SLICE_X85Y115        FDRE                                         r  memory_unit/man_reg[17]/C
                         clock pessimism              0.560     9.127    
                         clock uncertainty           -0.067     9.059    
    SLICE_X85Y115        FDRE (Setup_fdre_C_D)        0.062     9.121    memory_unit/man_reg[17]
  -------------------------------------------------------------------
                         required time                          9.121    
                         arrival time                          -6.332    
  -------------------------------------------------------------------
                         slack                                  2.789    

Slack (MET) :             2.900ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/man_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.016ns  (logic 3.827ns (54.549%)  route 3.189ns (45.451%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.745    -0.795    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y45         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y45         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.087 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=8, routed)           1.728     1.815    memory_unit/BRAMB_n_5
    SLICE_X83Y110        LUT4 (Prop_lut4_I1_O)        0.124     1.939 r  memory_unit/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.939    memory_unit/abs1_carry_i_7_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.489 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     3.406    memory_unit/abs1
    SLICE_X83Y111        LUT2 (Prop_lut2_I0_O)        0.150     3.556 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.556    memory_unit/i__carry_i_4_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.039 r  memory_unit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.039    memory_unit/_inferred__2/i__carry_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.373 r  memory_unit/_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.544     4.917    memory_unit/B[5]
    SLICE_X85Y112        LUT5 (Prop_lut5_I0_O)        0.303     5.220 r  memory_unit/man[4]_i_8/O
                         net (fo=1, routed)           0.000     5.220    main_FSM/man_reg[7][1]
    SLICE_X85Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.770 r  main_FSM/man_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.770    memory_unit/distancia_FSM/CO[0]
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.884 r  memory_unit/distancia_FSM/man_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.884    memory_unit/distancia_FSM/man_reg[8]_i_1_n_0
    SLICE_X85Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.998 r  memory_unit/distancia_FSM/man_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.998    memory_unit/distancia_FSM/man_reg[12]_i_1_n_0
    SLICE_X85Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.221 r  memory_unit/distancia_FSM/man_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.221    memory_unit/distancia_FSM_n_9
    SLICE_X85Y115        FDRE                                         r  memory_unit/man_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.588     8.567    memory_unit/CLK
    SLICE_X85Y115        FDRE                                         r  memory_unit/man_reg[16]/C
                         clock pessimism              0.560     9.127    
                         clock uncertainty           -0.067     9.059    
    SLICE_X85Y115        FDRE (Setup_fdre_C_D)        0.062     9.121    memory_unit/man_reg[16]
  -------------------------------------------------------------------
                         required time                          9.121    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                  2.900    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/man_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.013ns  (logic 3.824ns (54.529%)  route 3.189ns (45.471%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.745    -0.795    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y45         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y45         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.087 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=8, routed)           1.728     1.815    memory_unit/BRAMB_n_5
    SLICE_X83Y110        LUT4 (Prop_lut4_I1_O)        0.124     1.939 r  memory_unit/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.939    memory_unit/abs1_carry_i_7_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.489 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     3.406    memory_unit/abs1
    SLICE_X83Y111        LUT2 (Prop_lut2_I0_O)        0.150     3.556 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.556    memory_unit/i__carry_i_4_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.039 r  memory_unit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.039    memory_unit/_inferred__2/i__carry_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.373 r  memory_unit/_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.544     4.917    memory_unit/B[5]
    SLICE_X85Y112        LUT5 (Prop_lut5_I0_O)        0.303     5.220 r  memory_unit/man[4]_i_8/O
                         net (fo=1, routed)           0.000     5.220    main_FSM/man_reg[7][1]
    SLICE_X85Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.770 r  main_FSM/man_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.770    memory_unit/distancia_FSM/CO[0]
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.884 r  memory_unit/distancia_FSM/man_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.884    memory_unit/distancia_FSM/man_reg[8]_i_1_n_0
    SLICE_X85Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.218 r  memory_unit/distancia_FSM/man_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.218    memory_unit/distancia_FSM_n_6
    SLICE_X85Y114        FDRE                                         r  memory_unit/man_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.589     8.568    memory_unit/CLK
    SLICE_X85Y114        FDRE                                         r  memory_unit/man_reg[13]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.067     9.060    
    SLICE_X85Y114        FDRE (Setup_fdre_C_D)        0.062     9.122    memory_unit/man_reg[13]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -6.218    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.925ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/man_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.992ns  (logic 3.803ns (54.393%)  route 3.189ns (45.607%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.745    -0.795    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y45         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y45         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.087 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=8, routed)           1.728     1.815    memory_unit/BRAMB_n_5
    SLICE_X83Y110        LUT4 (Prop_lut4_I1_O)        0.124     1.939 r  memory_unit/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.939    memory_unit/abs1_carry_i_7_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.489 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     3.406    memory_unit/abs1
    SLICE_X83Y111        LUT2 (Prop_lut2_I0_O)        0.150     3.556 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.556    memory_unit/i__carry_i_4_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.039 r  memory_unit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.039    memory_unit/_inferred__2/i__carry_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.373 r  memory_unit/_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.544     4.917    memory_unit/B[5]
    SLICE_X85Y112        LUT5 (Prop_lut5_I0_O)        0.303     5.220 r  memory_unit/man[4]_i_8/O
                         net (fo=1, routed)           0.000     5.220    main_FSM/man_reg[7][1]
    SLICE_X85Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.770 r  main_FSM/man_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.770    memory_unit/distancia_FSM/CO[0]
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.884 r  memory_unit/distancia_FSM/man_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.884    memory_unit/distancia_FSM/man_reg[8]_i_1_n_0
    SLICE_X85Y114        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.197 r  memory_unit/distancia_FSM/man_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.197    memory_unit/distancia_FSM_n_4
    SLICE_X85Y114        FDRE                                         r  memory_unit/man_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.589     8.568    memory_unit/CLK
    SLICE_X85Y114        FDRE                                         r  memory_unit/man_reg[15]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.067     9.060    
    SLICE_X85Y114        FDRE (Setup_fdre_C_D)        0.062     9.122    memory_unit/man_reg[15]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -6.197    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.999ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/man_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.918ns  (logic 3.729ns (53.905%)  route 3.189ns (46.095%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.745    -0.795    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y45         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y45         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.087 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=8, routed)           1.728     1.815    memory_unit/BRAMB_n_5
    SLICE_X83Y110        LUT4 (Prop_lut4_I1_O)        0.124     1.939 r  memory_unit/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.939    memory_unit/abs1_carry_i_7_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.489 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     3.406    memory_unit/abs1
    SLICE_X83Y111        LUT2 (Prop_lut2_I0_O)        0.150     3.556 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.556    memory_unit/i__carry_i_4_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.039 r  memory_unit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.039    memory_unit/_inferred__2/i__carry_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.373 r  memory_unit/_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.544     4.917    memory_unit/B[5]
    SLICE_X85Y112        LUT5 (Prop_lut5_I0_O)        0.303     5.220 r  memory_unit/man[4]_i_8/O
                         net (fo=1, routed)           0.000     5.220    main_FSM/man_reg[7][1]
    SLICE_X85Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.770 r  main_FSM/man_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.770    memory_unit/distancia_FSM/CO[0]
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.884 r  memory_unit/distancia_FSM/man_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.884    memory_unit/distancia_FSM/man_reg[8]_i_1_n_0
    SLICE_X85Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.123 r  memory_unit/distancia_FSM/man_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.123    memory_unit/distancia_FSM_n_5
    SLICE_X85Y114        FDRE                                         r  memory_unit/man_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.589     8.568    memory_unit/CLK
    SLICE_X85Y114        FDRE                                         r  memory_unit/man_reg[14]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.067     9.060    
    SLICE_X85Y114        FDRE (Setup_fdre_C_D)        0.062     9.122    memory_unit/man_reg[14]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -6.123    
  -------------------------------------------------------------------
                         slack                                  2.999    

Slack (MET) :             3.015ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/man_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.902ns  (logic 3.713ns (53.798%)  route 3.189ns (46.202%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.745    -0.795    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y45         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y45         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.087 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=8, routed)           1.728     1.815    memory_unit/BRAMB_n_5
    SLICE_X83Y110        LUT4 (Prop_lut4_I1_O)        0.124     1.939 r  memory_unit/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.939    memory_unit/abs1_carry_i_7_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.489 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     3.406    memory_unit/abs1
    SLICE_X83Y111        LUT2 (Prop_lut2_I0_O)        0.150     3.556 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.556    memory_unit/i__carry_i_4_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.039 r  memory_unit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.039    memory_unit/_inferred__2/i__carry_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.373 r  memory_unit/_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.544     4.917    memory_unit/B[5]
    SLICE_X85Y112        LUT5 (Prop_lut5_I0_O)        0.303     5.220 r  memory_unit/man[4]_i_8/O
                         net (fo=1, routed)           0.000     5.220    main_FSM/man_reg[7][1]
    SLICE_X85Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.770 r  main_FSM/man_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.770    memory_unit/distancia_FSM/CO[0]
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.884 r  memory_unit/distancia_FSM/man_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.884    memory_unit/distancia_FSM/man_reg[8]_i_1_n_0
    SLICE_X85Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.107 r  memory_unit/distancia_FSM/man_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.107    memory_unit/distancia_FSM_n_7
    SLICE_X85Y114        FDRE                                         r  memory_unit/man_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.589     8.568    memory_unit/CLK
    SLICE_X85Y114        FDRE                                         r  memory_unit/man_reg[12]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.067     9.060    
    SLICE_X85Y114        FDRE (Setup_fdre_C_D)        0.062     9.122    memory_unit/man_reg[12]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -6.107    
  -------------------------------------------------------------------
                         slack                                  3.015    

Slack (MET) :             3.018ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/man_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.899ns  (logic 3.710ns (53.778%)  route 3.189ns (46.222%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.745    -0.795    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y45         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y45         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.087 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=8, routed)           1.728     1.815    memory_unit/BRAMB_n_5
    SLICE_X83Y110        LUT4 (Prop_lut4_I1_O)        0.124     1.939 r  memory_unit/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.939    memory_unit/abs1_carry_i_7_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.489 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     3.406    memory_unit/abs1
    SLICE_X83Y111        LUT2 (Prop_lut2_I0_O)        0.150     3.556 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.556    memory_unit/i__carry_i_4_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.039 r  memory_unit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.039    memory_unit/_inferred__2/i__carry_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.373 r  memory_unit/_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.544     4.917    memory_unit/B[5]
    SLICE_X85Y112        LUT5 (Prop_lut5_I0_O)        0.303     5.220 r  memory_unit/man[4]_i_8/O
                         net (fo=1, routed)           0.000     5.220    main_FSM/man_reg[7][1]
    SLICE_X85Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.770 r  main_FSM/man_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.770    memory_unit/distancia_FSM/CO[0]
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.104 r  memory_unit/distancia_FSM/man_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.104    memory_unit/distancia_FSM_n_2
    SLICE_X85Y113        FDRE                                         r  memory_unit/man_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.589     8.568    memory_unit/CLK
    SLICE_X85Y113        FDRE                                         r  memory_unit/man_reg[9]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.067     9.060    
    SLICE_X85Y113        FDRE (Setup_fdre_C_D)        0.062     9.122    memory_unit/man_reg[9]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -6.104    
  -------------------------------------------------------------------
                         slack                                  3.018    

Slack (MET) :             3.039ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/man_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 3.689ns (53.637%)  route 3.189ns (46.363%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.745    -0.795    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y45         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y45         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.087 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=8, routed)           1.728     1.815    memory_unit/BRAMB_n_5
    SLICE_X83Y110        LUT4 (Prop_lut4_I1_O)        0.124     1.939 r  memory_unit/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.939    memory_unit/abs1_carry_i_7_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.489 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     3.406    memory_unit/abs1
    SLICE_X83Y111        LUT2 (Prop_lut2_I0_O)        0.150     3.556 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.556    memory_unit/i__carry_i_4_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.039 r  memory_unit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.039    memory_unit/_inferred__2/i__carry_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.373 r  memory_unit/_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.544     4.917    memory_unit/B[5]
    SLICE_X85Y112        LUT5 (Prop_lut5_I0_O)        0.303     5.220 r  memory_unit/man[4]_i_8/O
                         net (fo=1, routed)           0.000     5.220    main_FSM/man_reg[7][1]
    SLICE_X85Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.770 r  main_FSM/man_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.770    memory_unit/distancia_FSM/CO[0]
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.083 r  memory_unit/distancia_FSM/man_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.083    memory_unit/distancia_FSM_n_0
    SLICE_X85Y113        FDRE                                         r  memory_unit/man_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.589     8.568    memory_unit/CLK
    SLICE_X85Y113        FDRE                                         r  memory_unit/man_reg[11]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.067     9.060    
    SLICE_X85Y113        FDRE (Setup_fdre_C_D)        0.062     9.122    memory_unit/man_reg[11]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -6.083    
  -------------------------------------------------------------------
                         slack                                  3.039    

Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/man_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.804ns  (logic 3.615ns (53.132%)  route 3.189ns (46.868%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.745    -0.795    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y45         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y45         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.087 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=8, routed)           1.728     1.815    memory_unit/BRAMB_n_5
    SLICE_X83Y110        LUT4 (Prop_lut4_I1_O)        0.124     1.939 r  memory_unit/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.939    memory_unit/abs1_carry_i_7_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.489 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     3.406    memory_unit/abs1
    SLICE_X83Y111        LUT2 (Prop_lut2_I0_O)        0.150     3.556 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.556    memory_unit/i__carry_i_4_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.039 r  memory_unit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.039    memory_unit/_inferred__2/i__carry_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.373 r  memory_unit/_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.544     4.917    memory_unit/B[5]
    SLICE_X85Y112        LUT5 (Prop_lut5_I0_O)        0.303     5.220 r  memory_unit/man[4]_i_8/O
                         net (fo=1, routed)           0.000     5.220    main_FSM/man_reg[7][1]
    SLICE_X85Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.770 r  main_FSM/man_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.770    memory_unit/distancia_FSM/CO[0]
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.009 r  memory_unit/distancia_FSM/man_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.009    memory_unit/distancia_FSM_n_1
    SLICE_X85Y113        FDRE                                         r  memory_unit/man_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.589     8.568    memory_unit/CLK
    SLICE_X85Y113        FDRE                                         r  memory_unit/man_reg[10]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.067     9.060    
    SLICE_X85Y113        FDRE (Setup_fdre_C_D)        0.062     9.122    memory_unit/man_reg[10]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -6.009    
  -------------------------------------------------------------------
                         slack                                  3.113    

Slack (MET) :             3.129ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/man_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.788ns  (logic 3.599ns (53.022%)  route 3.189ns (46.978%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.745    -0.795    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y45         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y45         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.087 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=8, routed)           1.728     1.815    memory_unit/BRAMB_n_5
    SLICE_X83Y110        LUT4 (Prop_lut4_I1_O)        0.124     1.939 r  memory_unit/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.939    memory_unit/abs1_carry_i_7_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.489 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     3.406    memory_unit/abs1
    SLICE_X83Y111        LUT2 (Prop_lut2_I0_O)        0.150     3.556 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.556    memory_unit/i__carry_i_4_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.039 r  memory_unit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.039    memory_unit/_inferred__2/i__carry_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.373 r  memory_unit/_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.544     4.917    memory_unit/B[5]
    SLICE_X85Y112        LUT5 (Prop_lut5_I0_O)        0.303     5.220 r  memory_unit/man[4]_i_8/O
                         net (fo=1, routed)           0.000     5.220    main_FSM/man_reg[7][1]
    SLICE_X85Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.770 r  main_FSM/man_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.770    memory_unit/distancia_FSM/CO[0]
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.993 r  memory_unit/distancia_FSM/man_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.993    memory_unit/distancia_FSM_n_3
    SLICE_X85Y113        FDRE                                         r  memory_unit/man_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.589     8.568    memory_unit/CLK
    SLICE_X85Y113        FDRE                                         r  memory_unit/man_reg[8]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.067     9.060    
    SLICE_X85Y113        FDRE (Setup_fdre_C_D)        0.062     9.122    memory_unit/man_reg[8]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -5.993    
  -------------------------------------------------------------------
                         slack                                  3.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 memory_unit/man_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.327%)  route 0.128ns (40.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    memory_unit/CLK
    SLICE_X85Y111        FDRE                                         r  memory_unit/man_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  memory_unit/man_reg[2]/Q
                         net (fo=2, routed)           0.128    -0.298    memory_unit/distancia_FSM/man_reg[2]
    SLICE_X88Y111        LUT6 (Prop_lut6_I5_O)        0.045    -0.253 r  memory_unit/distancia_FSM/tx_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[2]
    SLICE_X88Y111        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.802    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X88Y111        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[2]/C
                         clock pessimism              0.275    -0.527    
    SLICE_X88Y111        FDRE (Hold_fdre_C_D)         0.120    -0.407    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.597    -0.567    memory_unit/distancia_FSM/CLK
    SLICE_X87Y113        FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[2]/Q
                         net (fo=1, routed)           0.097    -0.329    memory_unit/distancia_FSM/CurrentState[2]
    SLICE_X86Y113        LUT4 (Prop_lut4_I0_O)        0.045    -0.284 r  memory_unit/distancia_FSM/FSM_onehot_CurrentState[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    memory_unit/distancia_FSM/NextState[3]
    SLICE_X86Y113        FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.867    -0.805    memory_unit/distancia_FSM/CLK
    SLICE_X86Y113        FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[3]/C
                         clock pessimism              0.251    -0.554    
    SLICE_X86Y113        FDRE (Hold_fdre_C_D)         0.091    -0.463    memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/din_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.175%)  route 0.110ns (43.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X83Y111        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  uart_basic_inst/uart_rx_blk/rx_data_reg[7]/Q
                         net (fo=3, routed)           0.110    -0.315    memory_unit/din_reg[7]_0[7]
    SLICE_X82Y111        FDRE                                         r  memory_unit/din_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.870    -0.803    memory_unit/CLK
    SLICE_X82Y111        FDRE                                         r  memory_unit/din_reg[7]/C
                         clock pessimism              0.250    -0.553    
    SLICE_X82Y111        FDRE (Hold_fdre_C_D)         0.055    -0.498    memory_unit/din_reg[7]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.824%)  route 0.110ns (37.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.597    -0.567    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X87Y115        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/Q
                         net (fo=2, routed)           0.110    -0.316    uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg_n_0_[0]
    SLICE_X86Y115        LUT3 (Prop_lut3_I1_O)        0.045    -0.271 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1_n_0
    SLICE_X86Y115        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.866    -0.806    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X86Y115        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/C
                         clock pessimism              0.252    -0.554    
    SLICE_X86Y115        FDRE (Hold_fdre_C_D)         0.092    -0.462    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/din_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.218%)  route 0.140ns (49.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.599    -0.565    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X82Y108        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  uart_basic_inst/uart_rx_blk/rx_data_reg[4]/Q
                         net (fo=3, routed)           0.140    -0.284    memory_unit/din_reg[7]_0[4]
    SLICE_X82Y109        FDRE                                         r  memory_unit/din_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.802    memory_unit/CLK
    SLICE_X82Y109        FDRE                                         r  memory_unit/din_reg[4]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X82Y109        FDRE (Hold_fdre_C_D)         0.072    -0.477    memory_unit/din_reg[4]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_rx_blk/rx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.819%)  route 0.142ns (50.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.599    -0.565    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X82Y108        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  uart_basic_inst/uart_rx_blk/rx_data_reg[1]/Q
                         net (fo=4, routed)           0.142    -0.282    uart_basic_inst/uart_rx_blk/Q[1]
    SLICE_X83Y110        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.870    -0.803    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X83Y110        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[0]/C
                         clock pessimism              0.253    -0.550    
    SLICE_X83Y110        FDRE (Hold_fdre_C_D)         0.070    -0.480    uart_basic_inst/uart_rx_blk/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 memory_unit/address_counter/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/addr_count_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.440%)  route 0.144ns (50.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.600    -0.564    memory_unit/address_counter/CLK
    SLICE_X87Y107        FDCE                                         r  memory_unit/address_counter/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  memory_unit/address_counter/count_reg[6]/Q
                         net (fo=6, routed)           0.144    -0.279    memory_unit/count_reg[6]
    SLICE_X86Y107        FDRE                                         r  memory_unit/addr_count_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.801    memory_unit/CLK
    SLICE_X86Y107        FDRE                                         r  memory_unit/addr_count_2_reg[6]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X86Y107        FDRE (Hold_fdre_C_D)         0.072    -0.479    memory_unit/addr_count_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 memory_unit/address_counter/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/addr_count_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.096%)  route 0.125ns (46.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.600    -0.564    memory_unit/address_counter/CLK
    SLICE_X89Y107        FDCE                                         r  memory_unit/address_counter/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  memory_unit/address_counter/count_reg[3]/Q
                         net (fo=5, routed)           0.125    -0.299    memory_unit/count_reg[3]
    SLICE_X86Y107        FDRE                                         r  memory_unit/addr_count_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.801    memory_unit/CLK
    SLICE_X86Y107        FDRE                                         r  memory_unit/addr_count_2_reg[3]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X86Y107        FDRE (Hold_fdre_C_D)         0.047    -0.501    memory_unit/addr_count_2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.595    -0.569    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/Q
                         net (fo=2, routed)           0.114    -0.314    uart_basic_inst/uart_rx_blk/spacing_counter[2]
    SLICE_X83Y116        LUT6 (Prop_lut6_I0_O)        0.045    -0.269 r  uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1_n_0
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.865    -0.808    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/C
                         clock pessimism              0.239    -0.569    
    SLICE_X83Y116        FDRE (Hold_fdre_C_D)         0.091    -0.478    uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.190ns (53.183%)  route 0.167ns (46.817%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.599    -0.565    main_FSM/CLK
    SLICE_X83Y109        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.167    -0.257    uart_basic_inst/uart_rx_blk/FSM_onehot_CurrentState_reg[0][1]
    SLICE_X84Y109        LUT3 (Prop_lut3_I1_O)        0.049    -0.208 r  uart_basic_inst/uart_rx_blk/sel_i_1/O
                         net (fo=1, routed)           0.000    -0.208    memory_unit/sel_reg_0
    SLICE_X84Y109        FDRE                                         r  memory_unit/sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.802    memory_unit/CLK
    SLICE_X84Y109        FDRE                                         r  memory_unit/sel_reg/C
                         clock pessimism              0.253    -0.549    
    SLICE_X84Y109        FDRE (Hold_fdre_C_D)         0.131    -0.418    memory_unit/sel_reg
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y44     memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y44     memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y45     memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y45     memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk100MHZ/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X83Y109    main_FSM/FSM_onehot_CurrentState_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y109    main_FSM/FSM_onehot_CurrentState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y109    main_FSM/FSM_onehot_CurrentState_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y109    main_FSM/FSM_onehot_CurrentState_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X83Y109    main_FSM/FSM_onehot_CurrentState_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X83Y109    main_FSM/FSM_onehot_CurrentState_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y109    main_FSM/FSM_onehot_CurrentState_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y109    main_FSM/FSM_onehot_CurrentState_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y109    main_FSM/FSM_onehot_CurrentState_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y109    main_FSM/FSM_onehot_CurrentState_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y109    main_FSM/FSM_onehot_CurrentState_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y109    main_FSM/FSM_onehot_CurrentState_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y110    main_FSM/FSM_onehot_CurrentState_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y110    main_FSM/FSM_onehot_CurrentState_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X83Y109    main_FSM/FSM_onehot_CurrentState_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X83Y109    main_FSM/FSM_onehot_CurrentState_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y109    main_FSM/FSM_onehot_CurrentState_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y109    main_FSM/FSM_onehot_CurrentState_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y109    main_FSM/FSM_onehot_CurrentState_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y109    main_FSM/FSM_onehot_CurrentState_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y109    main_FSM/FSM_onehot_CurrentState_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y109    main_FSM/FSM_onehot_CurrentState_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y110    main_FSM/FSM_onehot_CurrentState_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y110    main_FSM/FSM_onehot_CurrentState_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk100MHZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.789ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.789ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/man_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 3.938ns (55.257%)  route 3.189ns (44.743%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.745    -0.795    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y45         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y45         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.087 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=8, routed)           1.728     1.815    memory_unit/BRAMB_n_5
    SLICE_X83Y110        LUT4 (Prop_lut4_I1_O)        0.124     1.939 r  memory_unit/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.939    memory_unit/abs1_carry_i_7_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.489 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     3.406    memory_unit/abs1
    SLICE_X83Y111        LUT2 (Prop_lut2_I0_O)        0.150     3.556 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.556    memory_unit/i__carry_i_4_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.039 r  memory_unit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.039    memory_unit/_inferred__2/i__carry_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.373 r  memory_unit/_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.544     4.917    memory_unit/B[5]
    SLICE_X85Y112        LUT5 (Prop_lut5_I0_O)        0.303     5.220 r  memory_unit/man[4]_i_8/O
                         net (fo=1, routed)           0.000     5.220    main_FSM/man_reg[7][1]
    SLICE_X85Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.770 r  main_FSM/man_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.770    memory_unit/distancia_FSM/CO[0]
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.884 r  memory_unit/distancia_FSM/man_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.884    memory_unit/distancia_FSM/man_reg[8]_i_1_n_0
    SLICE_X85Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.998 r  memory_unit/distancia_FSM/man_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.998    memory_unit/distancia_FSM/man_reg[12]_i_1_n_0
    SLICE_X85Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.332 r  memory_unit/distancia_FSM/man_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.332    memory_unit/distancia_FSM_n_8
    SLICE_X85Y115        FDRE                                         r  memory_unit/man_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.588     8.567    memory_unit/CLK
    SLICE_X85Y115        FDRE                                         r  memory_unit/man_reg[17]/C
                         clock pessimism              0.560     9.127    
                         clock uncertainty           -0.068     9.059    
    SLICE_X85Y115        FDRE (Setup_fdre_C_D)        0.062     9.121    memory_unit/man_reg[17]
  -------------------------------------------------------------------
                         required time                          9.121    
                         arrival time                          -6.332    
  -------------------------------------------------------------------
                         slack                                  2.789    

Slack (MET) :             2.900ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/man_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.016ns  (logic 3.827ns (54.549%)  route 3.189ns (45.451%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.745    -0.795    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y45         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y45         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.087 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=8, routed)           1.728     1.815    memory_unit/BRAMB_n_5
    SLICE_X83Y110        LUT4 (Prop_lut4_I1_O)        0.124     1.939 r  memory_unit/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.939    memory_unit/abs1_carry_i_7_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.489 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     3.406    memory_unit/abs1
    SLICE_X83Y111        LUT2 (Prop_lut2_I0_O)        0.150     3.556 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.556    memory_unit/i__carry_i_4_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.039 r  memory_unit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.039    memory_unit/_inferred__2/i__carry_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.373 r  memory_unit/_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.544     4.917    memory_unit/B[5]
    SLICE_X85Y112        LUT5 (Prop_lut5_I0_O)        0.303     5.220 r  memory_unit/man[4]_i_8/O
                         net (fo=1, routed)           0.000     5.220    main_FSM/man_reg[7][1]
    SLICE_X85Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.770 r  main_FSM/man_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.770    memory_unit/distancia_FSM/CO[0]
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.884 r  memory_unit/distancia_FSM/man_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.884    memory_unit/distancia_FSM/man_reg[8]_i_1_n_0
    SLICE_X85Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.998 r  memory_unit/distancia_FSM/man_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.998    memory_unit/distancia_FSM/man_reg[12]_i_1_n_0
    SLICE_X85Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.221 r  memory_unit/distancia_FSM/man_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.221    memory_unit/distancia_FSM_n_9
    SLICE_X85Y115        FDRE                                         r  memory_unit/man_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.588     8.567    memory_unit/CLK
    SLICE_X85Y115        FDRE                                         r  memory_unit/man_reg[16]/C
                         clock pessimism              0.560     9.127    
                         clock uncertainty           -0.068     9.059    
    SLICE_X85Y115        FDRE (Setup_fdre_C_D)        0.062     9.121    memory_unit/man_reg[16]
  -------------------------------------------------------------------
                         required time                          9.121    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                  2.900    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/man_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.013ns  (logic 3.824ns (54.529%)  route 3.189ns (45.471%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.745    -0.795    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y45         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y45         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.087 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=8, routed)           1.728     1.815    memory_unit/BRAMB_n_5
    SLICE_X83Y110        LUT4 (Prop_lut4_I1_O)        0.124     1.939 r  memory_unit/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.939    memory_unit/abs1_carry_i_7_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.489 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     3.406    memory_unit/abs1
    SLICE_X83Y111        LUT2 (Prop_lut2_I0_O)        0.150     3.556 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.556    memory_unit/i__carry_i_4_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.039 r  memory_unit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.039    memory_unit/_inferred__2/i__carry_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.373 r  memory_unit/_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.544     4.917    memory_unit/B[5]
    SLICE_X85Y112        LUT5 (Prop_lut5_I0_O)        0.303     5.220 r  memory_unit/man[4]_i_8/O
                         net (fo=1, routed)           0.000     5.220    main_FSM/man_reg[7][1]
    SLICE_X85Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.770 r  main_FSM/man_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.770    memory_unit/distancia_FSM/CO[0]
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.884 r  memory_unit/distancia_FSM/man_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.884    memory_unit/distancia_FSM/man_reg[8]_i_1_n_0
    SLICE_X85Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.218 r  memory_unit/distancia_FSM/man_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.218    memory_unit/distancia_FSM_n_6
    SLICE_X85Y114        FDRE                                         r  memory_unit/man_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.589     8.568    memory_unit/CLK
    SLICE_X85Y114        FDRE                                         r  memory_unit/man_reg[13]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.068     9.060    
    SLICE_X85Y114        FDRE (Setup_fdre_C_D)        0.062     9.122    memory_unit/man_reg[13]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -6.218    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.925ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/man_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.992ns  (logic 3.803ns (54.393%)  route 3.189ns (45.607%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.745    -0.795    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y45         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y45         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.087 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=8, routed)           1.728     1.815    memory_unit/BRAMB_n_5
    SLICE_X83Y110        LUT4 (Prop_lut4_I1_O)        0.124     1.939 r  memory_unit/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.939    memory_unit/abs1_carry_i_7_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.489 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     3.406    memory_unit/abs1
    SLICE_X83Y111        LUT2 (Prop_lut2_I0_O)        0.150     3.556 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.556    memory_unit/i__carry_i_4_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.039 r  memory_unit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.039    memory_unit/_inferred__2/i__carry_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.373 r  memory_unit/_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.544     4.917    memory_unit/B[5]
    SLICE_X85Y112        LUT5 (Prop_lut5_I0_O)        0.303     5.220 r  memory_unit/man[4]_i_8/O
                         net (fo=1, routed)           0.000     5.220    main_FSM/man_reg[7][1]
    SLICE_X85Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.770 r  main_FSM/man_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.770    memory_unit/distancia_FSM/CO[0]
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.884 r  memory_unit/distancia_FSM/man_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.884    memory_unit/distancia_FSM/man_reg[8]_i_1_n_0
    SLICE_X85Y114        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.197 r  memory_unit/distancia_FSM/man_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.197    memory_unit/distancia_FSM_n_4
    SLICE_X85Y114        FDRE                                         r  memory_unit/man_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.589     8.568    memory_unit/CLK
    SLICE_X85Y114        FDRE                                         r  memory_unit/man_reg[15]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.068     9.060    
    SLICE_X85Y114        FDRE (Setup_fdre_C_D)        0.062     9.122    memory_unit/man_reg[15]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -6.197    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.999ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/man_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.918ns  (logic 3.729ns (53.905%)  route 3.189ns (46.095%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.745    -0.795    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y45         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y45         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.087 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=8, routed)           1.728     1.815    memory_unit/BRAMB_n_5
    SLICE_X83Y110        LUT4 (Prop_lut4_I1_O)        0.124     1.939 r  memory_unit/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.939    memory_unit/abs1_carry_i_7_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.489 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     3.406    memory_unit/abs1
    SLICE_X83Y111        LUT2 (Prop_lut2_I0_O)        0.150     3.556 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.556    memory_unit/i__carry_i_4_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.039 r  memory_unit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.039    memory_unit/_inferred__2/i__carry_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.373 r  memory_unit/_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.544     4.917    memory_unit/B[5]
    SLICE_X85Y112        LUT5 (Prop_lut5_I0_O)        0.303     5.220 r  memory_unit/man[4]_i_8/O
                         net (fo=1, routed)           0.000     5.220    main_FSM/man_reg[7][1]
    SLICE_X85Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.770 r  main_FSM/man_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.770    memory_unit/distancia_FSM/CO[0]
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.884 r  memory_unit/distancia_FSM/man_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.884    memory_unit/distancia_FSM/man_reg[8]_i_1_n_0
    SLICE_X85Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.123 r  memory_unit/distancia_FSM/man_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.123    memory_unit/distancia_FSM_n_5
    SLICE_X85Y114        FDRE                                         r  memory_unit/man_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.589     8.568    memory_unit/CLK
    SLICE_X85Y114        FDRE                                         r  memory_unit/man_reg[14]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.068     9.060    
    SLICE_X85Y114        FDRE (Setup_fdre_C_D)        0.062     9.122    memory_unit/man_reg[14]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -6.123    
  -------------------------------------------------------------------
                         slack                                  2.999    

Slack (MET) :             3.015ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/man_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.902ns  (logic 3.713ns (53.798%)  route 3.189ns (46.202%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.745    -0.795    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y45         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y45         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.087 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=8, routed)           1.728     1.815    memory_unit/BRAMB_n_5
    SLICE_X83Y110        LUT4 (Prop_lut4_I1_O)        0.124     1.939 r  memory_unit/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.939    memory_unit/abs1_carry_i_7_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.489 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     3.406    memory_unit/abs1
    SLICE_X83Y111        LUT2 (Prop_lut2_I0_O)        0.150     3.556 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.556    memory_unit/i__carry_i_4_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.039 r  memory_unit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.039    memory_unit/_inferred__2/i__carry_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.373 r  memory_unit/_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.544     4.917    memory_unit/B[5]
    SLICE_X85Y112        LUT5 (Prop_lut5_I0_O)        0.303     5.220 r  memory_unit/man[4]_i_8/O
                         net (fo=1, routed)           0.000     5.220    main_FSM/man_reg[7][1]
    SLICE_X85Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.770 r  main_FSM/man_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.770    memory_unit/distancia_FSM/CO[0]
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.884 r  memory_unit/distancia_FSM/man_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.884    memory_unit/distancia_FSM/man_reg[8]_i_1_n_0
    SLICE_X85Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.107 r  memory_unit/distancia_FSM/man_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.107    memory_unit/distancia_FSM_n_7
    SLICE_X85Y114        FDRE                                         r  memory_unit/man_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.589     8.568    memory_unit/CLK
    SLICE_X85Y114        FDRE                                         r  memory_unit/man_reg[12]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.068     9.060    
    SLICE_X85Y114        FDRE (Setup_fdre_C_D)        0.062     9.122    memory_unit/man_reg[12]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -6.107    
  -------------------------------------------------------------------
                         slack                                  3.015    

Slack (MET) :             3.018ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/man_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.899ns  (logic 3.710ns (53.778%)  route 3.189ns (46.222%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.745    -0.795    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y45         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y45         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.087 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=8, routed)           1.728     1.815    memory_unit/BRAMB_n_5
    SLICE_X83Y110        LUT4 (Prop_lut4_I1_O)        0.124     1.939 r  memory_unit/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.939    memory_unit/abs1_carry_i_7_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.489 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     3.406    memory_unit/abs1
    SLICE_X83Y111        LUT2 (Prop_lut2_I0_O)        0.150     3.556 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.556    memory_unit/i__carry_i_4_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.039 r  memory_unit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.039    memory_unit/_inferred__2/i__carry_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.373 r  memory_unit/_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.544     4.917    memory_unit/B[5]
    SLICE_X85Y112        LUT5 (Prop_lut5_I0_O)        0.303     5.220 r  memory_unit/man[4]_i_8/O
                         net (fo=1, routed)           0.000     5.220    main_FSM/man_reg[7][1]
    SLICE_X85Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.770 r  main_FSM/man_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.770    memory_unit/distancia_FSM/CO[0]
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.104 r  memory_unit/distancia_FSM/man_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.104    memory_unit/distancia_FSM_n_2
    SLICE_X85Y113        FDRE                                         r  memory_unit/man_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.589     8.568    memory_unit/CLK
    SLICE_X85Y113        FDRE                                         r  memory_unit/man_reg[9]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.068     9.060    
    SLICE_X85Y113        FDRE (Setup_fdre_C_D)        0.062     9.122    memory_unit/man_reg[9]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -6.104    
  -------------------------------------------------------------------
                         slack                                  3.018    

Slack (MET) :             3.039ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/man_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 3.689ns (53.637%)  route 3.189ns (46.363%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.745    -0.795    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y45         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y45         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.087 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=8, routed)           1.728     1.815    memory_unit/BRAMB_n_5
    SLICE_X83Y110        LUT4 (Prop_lut4_I1_O)        0.124     1.939 r  memory_unit/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.939    memory_unit/abs1_carry_i_7_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.489 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     3.406    memory_unit/abs1
    SLICE_X83Y111        LUT2 (Prop_lut2_I0_O)        0.150     3.556 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.556    memory_unit/i__carry_i_4_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.039 r  memory_unit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.039    memory_unit/_inferred__2/i__carry_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.373 r  memory_unit/_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.544     4.917    memory_unit/B[5]
    SLICE_X85Y112        LUT5 (Prop_lut5_I0_O)        0.303     5.220 r  memory_unit/man[4]_i_8/O
                         net (fo=1, routed)           0.000     5.220    main_FSM/man_reg[7][1]
    SLICE_X85Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.770 r  main_FSM/man_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.770    memory_unit/distancia_FSM/CO[0]
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.083 r  memory_unit/distancia_FSM/man_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.083    memory_unit/distancia_FSM_n_0
    SLICE_X85Y113        FDRE                                         r  memory_unit/man_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.589     8.568    memory_unit/CLK
    SLICE_X85Y113        FDRE                                         r  memory_unit/man_reg[11]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.068     9.060    
    SLICE_X85Y113        FDRE (Setup_fdre_C_D)        0.062     9.122    memory_unit/man_reg[11]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -6.083    
  -------------------------------------------------------------------
                         slack                                  3.039    

Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/man_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.804ns  (logic 3.615ns (53.132%)  route 3.189ns (46.868%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.745    -0.795    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y45         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y45         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.087 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=8, routed)           1.728     1.815    memory_unit/BRAMB_n_5
    SLICE_X83Y110        LUT4 (Prop_lut4_I1_O)        0.124     1.939 r  memory_unit/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.939    memory_unit/abs1_carry_i_7_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.489 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     3.406    memory_unit/abs1
    SLICE_X83Y111        LUT2 (Prop_lut2_I0_O)        0.150     3.556 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.556    memory_unit/i__carry_i_4_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.039 r  memory_unit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.039    memory_unit/_inferred__2/i__carry_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.373 r  memory_unit/_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.544     4.917    memory_unit/B[5]
    SLICE_X85Y112        LUT5 (Prop_lut5_I0_O)        0.303     5.220 r  memory_unit/man[4]_i_8/O
                         net (fo=1, routed)           0.000     5.220    main_FSM/man_reg[7][1]
    SLICE_X85Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.770 r  main_FSM/man_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.770    memory_unit/distancia_FSM/CO[0]
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.009 r  memory_unit/distancia_FSM/man_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.009    memory_unit/distancia_FSM_n_1
    SLICE_X85Y113        FDRE                                         r  memory_unit/man_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.589     8.568    memory_unit/CLK
    SLICE_X85Y113        FDRE                                         r  memory_unit/man_reg[10]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.068     9.060    
    SLICE_X85Y113        FDRE (Setup_fdre_C_D)        0.062     9.122    memory_unit/man_reg[10]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -6.009    
  -------------------------------------------------------------------
                         slack                                  3.113    

Slack (MET) :             3.129ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/man_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.788ns  (logic 3.599ns (53.022%)  route 3.189ns (46.978%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.745    -0.795    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y45         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y45         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.087 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=8, routed)           1.728     1.815    memory_unit/BRAMB_n_5
    SLICE_X83Y110        LUT4 (Prop_lut4_I1_O)        0.124     1.939 r  memory_unit/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.939    memory_unit/abs1_carry_i_7_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.489 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     3.406    memory_unit/abs1
    SLICE_X83Y111        LUT2 (Prop_lut2_I0_O)        0.150     3.556 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.556    memory_unit/i__carry_i_4_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.039 r  memory_unit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.039    memory_unit/_inferred__2/i__carry_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.373 r  memory_unit/_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.544     4.917    memory_unit/B[5]
    SLICE_X85Y112        LUT5 (Prop_lut5_I0_O)        0.303     5.220 r  memory_unit/man[4]_i_8/O
                         net (fo=1, routed)           0.000     5.220    main_FSM/man_reg[7][1]
    SLICE_X85Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.770 r  main_FSM/man_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.770    memory_unit/distancia_FSM/CO[0]
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.993 r  memory_unit/distancia_FSM/man_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.993    memory_unit/distancia_FSM_n_3
    SLICE_X85Y113        FDRE                                         r  memory_unit/man_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.589     8.568    memory_unit/CLK
    SLICE_X85Y113        FDRE                                         r  memory_unit/man_reg[8]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.068     9.060    
    SLICE_X85Y113        FDRE (Setup_fdre_C_D)        0.062     9.122    memory_unit/man_reg[8]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -5.993    
  -------------------------------------------------------------------
                         slack                                  3.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 memory_unit/man_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.327%)  route 0.128ns (40.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    memory_unit/CLK
    SLICE_X85Y111        FDRE                                         r  memory_unit/man_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  memory_unit/man_reg[2]/Q
                         net (fo=2, routed)           0.128    -0.298    memory_unit/distancia_FSM/man_reg[2]
    SLICE_X88Y111        LUT6 (Prop_lut6_I5_O)        0.045    -0.253 r  memory_unit/distancia_FSM/tx_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[2]
    SLICE_X88Y111        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.802    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X88Y111        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[2]/C
                         clock pessimism              0.275    -0.527    
                         clock uncertainty            0.068    -0.459    
    SLICE_X88Y111        FDRE (Hold_fdre_C_D)         0.120    -0.339    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.597    -0.567    memory_unit/distancia_FSM/CLK
    SLICE_X87Y113        FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[2]/Q
                         net (fo=1, routed)           0.097    -0.329    memory_unit/distancia_FSM/CurrentState[2]
    SLICE_X86Y113        LUT4 (Prop_lut4_I0_O)        0.045    -0.284 r  memory_unit/distancia_FSM/FSM_onehot_CurrentState[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    memory_unit/distancia_FSM/NextState[3]
    SLICE_X86Y113        FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.867    -0.805    memory_unit/distancia_FSM/CLK
    SLICE_X86Y113        FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[3]/C
                         clock pessimism              0.251    -0.554    
                         clock uncertainty            0.068    -0.486    
    SLICE_X86Y113        FDRE (Hold_fdre_C_D)         0.091    -0.395    memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[3]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/din_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.175%)  route 0.110ns (43.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X83Y111        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  uart_basic_inst/uart_rx_blk/rx_data_reg[7]/Q
                         net (fo=3, routed)           0.110    -0.315    memory_unit/din_reg[7]_0[7]
    SLICE_X82Y111        FDRE                                         r  memory_unit/din_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.870    -0.803    memory_unit/CLK
    SLICE_X82Y111        FDRE                                         r  memory_unit/din_reg[7]/C
                         clock pessimism              0.250    -0.553    
                         clock uncertainty            0.068    -0.485    
    SLICE_X82Y111        FDRE (Hold_fdre_C_D)         0.055    -0.430    memory_unit/din_reg[7]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.824%)  route 0.110ns (37.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.597    -0.567    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X87Y115        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/Q
                         net (fo=2, routed)           0.110    -0.316    uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg_n_0_[0]
    SLICE_X86Y115        LUT3 (Prop_lut3_I1_O)        0.045    -0.271 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1_n_0
    SLICE_X86Y115        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.866    -0.806    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X86Y115        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/C
                         clock pessimism              0.252    -0.554    
                         clock uncertainty            0.068    -0.486    
    SLICE_X86Y115        FDRE (Hold_fdre_C_D)         0.092    -0.394    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/din_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.218%)  route 0.140ns (49.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.599    -0.565    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X82Y108        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  uart_basic_inst/uart_rx_blk/rx_data_reg[4]/Q
                         net (fo=3, routed)           0.140    -0.284    memory_unit/din_reg[7]_0[4]
    SLICE_X82Y109        FDRE                                         r  memory_unit/din_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.802    memory_unit/CLK
    SLICE_X82Y109        FDRE                                         r  memory_unit/din_reg[4]/C
                         clock pessimism              0.253    -0.549    
                         clock uncertainty            0.068    -0.481    
    SLICE_X82Y109        FDRE (Hold_fdre_C_D)         0.072    -0.409    memory_unit/din_reg[4]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_rx_blk/rx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.819%)  route 0.142ns (50.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.599    -0.565    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X82Y108        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  uart_basic_inst/uart_rx_blk/rx_data_reg[1]/Q
                         net (fo=4, routed)           0.142    -0.282    uart_basic_inst/uart_rx_blk/Q[1]
    SLICE_X83Y110        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.870    -0.803    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X83Y110        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[0]/C
                         clock pessimism              0.253    -0.550    
                         clock uncertainty            0.068    -0.482    
    SLICE_X83Y110        FDRE (Hold_fdre_C_D)         0.070    -0.412    uart_basic_inst/uart_rx_blk/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 memory_unit/address_counter/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/addr_count_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.440%)  route 0.144ns (50.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.600    -0.564    memory_unit/address_counter/CLK
    SLICE_X87Y107        FDCE                                         r  memory_unit/address_counter/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  memory_unit/address_counter/count_reg[6]/Q
                         net (fo=6, routed)           0.144    -0.279    memory_unit/count_reg[6]
    SLICE_X86Y107        FDRE                                         r  memory_unit/addr_count_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.801    memory_unit/CLK
    SLICE_X86Y107        FDRE                                         r  memory_unit/addr_count_2_reg[6]/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.068    -0.483    
    SLICE_X86Y107        FDRE (Hold_fdre_C_D)         0.072    -0.411    memory_unit/addr_count_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 memory_unit/address_counter/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/addr_count_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.096%)  route 0.125ns (46.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.600    -0.564    memory_unit/address_counter/CLK
    SLICE_X89Y107        FDCE                                         r  memory_unit/address_counter/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  memory_unit/address_counter/count_reg[3]/Q
                         net (fo=5, routed)           0.125    -0.299    memory_unit/count_reg[3]
    SLICE_X86Y107        FDRE                                         r  memory_unit/addr_count_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.801    memory_unit/CLK
    SLICE_X86Y107        FDRE                                         r  memory_unit/addr_count_2_reg[3]/C
                         clock pessimism              0.253    -0.548    
                         clock uncertainty            0.068    -0.480    
    SLICE_X86Y107        FDRE (Hold_fdre_C_D)         0.047    -0.433    memory_unit/addr_count_2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.595    -0.569    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/Q
                         net (fo=2, routed)           0.114    -0.314    uart_basic_inst/uart_rx_blk/spacing_counter[2]
    SLICE_X83Y116        LUT6 (Prop_lut6_I0_O)        0.045    -0.269 r  uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1_n_0
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.865    -0.808    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/C
                         clock pessimism              0.239    -0.569    
                         clock uncertainty            0.068    -0.501    
    SLICE_X83Y116        FDRE (Hold_fdre_C_D)         0.091    -0.410    uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.190ns (53.183%)  route 0.167ns (46.817%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.599    -0.565    main_FSM/CLK
    SLICE_X83Y109        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.167    -0.257    uart_basic_inst/uart_rx_blk/FSM_onehot_CurrentState_reg[0][1]
    SLICE_X84Y109        LUT3 (Prop_lut3_I1_O)        0.049    -0.208 r  uart_basic_inst/uart_rx_blk/sel_i_1/O
                         net (fo=1, routed)           0.000    -0.208    memory_unit/sel_reg_0
    SLICE_X84Y109        FDRE                                         r  memory_unit/sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.802    memory_unit/CLK
    SLICE_X84Y109        FDRE                                         r  memory_unit/sel_reg/C
                         clock pessimism              0.253    -0.549    
                         clock uncertainty            0.068    -0.481    
    SLICE_X84Y109        FDRE (Hold_fdre_C_D)         0.131    -0.350    memory_unit/sel_reg
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.142    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.789ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.789ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/man_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 3.938ns (55.257%)  route 3.189ns (44.743%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.745    -0.795    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y45         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y45         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.087 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=8, routed)           1.728     1.815    memory_unit/BRAMB_n_5
    SLICE_X83Y110        LUT4 (Prop_lut4_I1_O)        0.124     1.939 r  memory_unit/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.939    memory_unit/abs1_carry_i_7_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.489 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     3.406    memory_unit/abs1
    SLICE_X83Y111        LUT2 (Prop_lut2_I0_O)        0.150     3.556 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.556    memory_unit/i__carry_i_4_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.039 r  memory_unit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.039    memory_unit/_inferred__2/i__carry_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.373 r  memory_unit/_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.544     4.917    memory_unit/B[5]
    SLICE_X85Y112        LUT5 (Prop_lut5_I0_O)        0.303     5.220 r  memory_unit/man[4]_i_8/O
                         net (fo=1, routed)           0.000     5.220    main_FSM/man_reg[7][1]
    SLICE_X85Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.770 r  main_FSM/man_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.770    memory_unit/distancia_FSM/CO[0]
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.884 r  memory_unit/distancia_FSM/man_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.884    memory_unit/distancia_FSM/man_reg[8]_i_1_n_0
    SLICE_X85Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.998 r  memory_unit/distancia_FSM/man_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.998    memory_unit/distancia_FSM/man_reg[12]_i_1_n_0
    SLICE_X85Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.332 r  memory_unit/distancia_FSM/man_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.332    memory_unit/distancia_FSM_n_8
    SLICE_X85Y115        FDRE                                         r  memory_unit/man_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.588     8.567    memory_unit/CLK
    SLICE_X85Y115        FDRE                                         r  memory_unit/man_reg[17]/C
                         clock pessimism              0.560     9.127    
                         clock uncertainty           -0.068     9.059    
    SLICE_X85Y115        FDRE (Setup_fdre_C_D)        0.062     9.121    memory_unit/man_reg[17]
  -------------------------------------------------------------------
                         required time                          9.121    
                         arrival time                          -6.332    
  -------------------------------------------------------------------
                         slack                                  2.789    

Slack (MET) :             2.900ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/man_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.016ns  (logic 3.827ns (54.549%)  route 3.189ns (45.451%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.745    -0.795    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y45         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y45         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.087 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=8, routed)           1.728     1.815    memory_unit/BRAMB_n_5
    SLICE_X83Y110        LUT4 (Prop_lut4_I1_O)        0.124     1.939 r  memory_unit/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.939    memory_unit/abs1_carry_i_7_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.489 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     3.406    memory_unit/abs1
    SLICE_X83Y111        LUT2 (Prop_lut2_I0_O)        0.150     3.556 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.556    memory_unit/i__carry_i_4_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.039 r  memory_unit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.039    memory_unit/_inferred__2/i__carry_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.373 r  memory_unit/_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.544     4.917    memory_unit/B[5]
    SLICE_X85Y112        LUT5 (Prop_lut5_I0_O)        0.303     5.220 r  memory_unit/man[4]_i_8/O
                         net (fo=1, routed)           0.000     5.220    main_FSM/man_reg[7][1]
    SLICE_X85Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.770 r  main_FSM/man_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.770    memory_unit/distancia_FSM/CO[0]
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.884 r  memory_unit/distancia_FSM/man_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.884    memory_unit/distancia_FSM/man_reg[8]_i_1_n_0
    SLICE_X85Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.998 r  memory_unit/distancia_FSM/man_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.998    memory_unit/distancia_FSM/man_reg[12]_i_1_n_0
    SLICE_X85Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.221 r  memory_unit/distancia_FSM/man_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.221    memory_unit/distancia_FSM_n_9
    SLICE_X85Y115        FDRE                                         r  memory_unit/man_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.588     8.567    memory_unit/CLK
    SLICE_X85Y115        FDRE                                         r  memory_unit/man_reg[16]/C
                         clock pessimism              0.560     9.127    
                         clock uncertainty           -0.068     9.059    
    SLICE_X85Y115        FDRE (Setup_fdre_C_D)        0.062     9.121    memory_unit/man_reg[16]
  -------------------------------------------------------------------
                         required time                          9.121    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                  2.900    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/man_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.013ns  (logic 3.824ns (54.529%)  route 3.189ns (45.471%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.745    -0.795    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y45         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y45         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.087 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=8, routed)           1.728     1.815    memory_unit/BRAMB_n_5
    SLICE_X83Y110        LUT4 (Prop_lut4_I1_O)        0.124     1.939 r  memory_unit/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.939    memory_unit/abs1_carry_i_7_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.489 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     3.406    memory_unit/abs1
    SLICE_X83Y111        LUT2 (Prop_lut2_I0_O)        0.150     3.556 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.556    memory_unit/i__carry_i_4_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.039 r  memory_unit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.039    memory_unit/_inferred__2/i__carry_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.373 r  memory_unit/_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.544     4.917    memory_unit/B[5]
    SLICE_X85Y112        LUT5 (Prop_lut5_I0_O)        0.303     5.220 r  memory_unit/man[4]_i_8/O
                         net (fo=1, routed)           0.000     5.220    main_FSM/man_reg[7][1]
    SLICE_X85Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.770 r  main_FSM/man_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.770    memory_unit/distancia_FSM/CO[0]
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.884 r  memory_unit/distancia_FSM/man_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.884    memory_unit/distancia_FSM/man_reg[8]_i_1_n_0
    SLICE_X85Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.218 r  memory_unit/distancia_FSM/man_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.218    memory_unit/distancia_FSM_n_6
    SLICE_X85Y114        FDRE                                         r  memory_unit/man_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.589     8.568    memory_unit/CLK
    SLICE_X85Y114        FDRE                                         r  memory_unit/man_reg[13]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.068     9.060    
    SLICE_X85Y114        FDRE (Setup_fdre_C_D)        0.062     9.122    memory_unit/man_reg[13]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -6.218    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.925ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/man_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.992ns  (logic 3.803ns (54.393%)  route 3.189ns (45.607%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.745    -0.795    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y45         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y45         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.087 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=8, routed)           1.728     1.815    memory_unit/BRAMB_n_5
    SLICE_X83Y110        LUT4 (Prop_lut4_I1_O)        0.124     1.939 r  memory_unit/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.939    memory_unit/abs1_carry_i_7_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.489 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     3.406    memory_unit/abs1
    SLICE_X83Y111        LUT2 (Prop_lut2_I0_O)        0.150     3.556 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.556    memory_unit/i__carry_i_4_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.039 r  memory_unit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.039    memory_unit/_inferred__2/i__carry_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.373 r  memory_unit/_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.544     4.917    memory_unit/B[5]
    SLICE_X85Y112        LUT5 (Prop_lut5_I0_O)        0.303     5.220 r  memory_unit/man[4]_i_8/O
                         net (fo=1, routed)           0.000     5.220    main_FSM/man_reg[7][1]
    SLICE_X85Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.770 r  main_FSM/man_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.770    memory_unit/distancia_FSM/CO[0]
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.884 r  memory_unit/distancia_FSM/man_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.884    memory_unit/distancia_FSM/man_reg[8]_i_1_n_0
    SLICE_X85Y114        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.197 r  memory_unit/distancia_FSM/man_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.197    memory_unit/distancia_FSM_n_4
    SLICE_X85Y114        FDRE                                         r  memory_unit/man_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.589     8.568    memory_unit/CLK
    SLICE_X85Y114        FDRE                                         r  memory_unit/man_reg[15]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.068     9.060    
    SLICE_X85Y114        FDRE (Setup_fdre_C_D)        0.062     9.122    memory_unit/man_reg[15]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -6.197    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.999ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/man_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.918ns  (logic 3.729ns (53.905%)  route 3.189ns (46.095%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.745    -0.795    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y45         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y45         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.087 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=8, routed)           1.728     1.815    memory_unit/BRAMB_n_5
    SLICE_X83Y110        LUT4 (Prop_lut4_I1_O)        0.124     1.939 r  memory_unit/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.939    memory_unit/abs1_carry_i_7_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.489 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     3.406    memory_unit/abs1
    SLICE_X83Y111        LUT2 (Prop_lut2_I0_O)        0.150     3.556 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.556    memory_unit/i__carry_i_4_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.039 r  memory_unit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.039    memory_unit/_inferred__2/i__carry_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.373 r  memory_unit/_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.544     4.917    memory_unit/B[5]
    SLICE_X85Y112        LUT5 (Prop_lut5_I0_O)        0.303     5.220 r  memory_unit/man[4]_i_8/O
                         net (fo=1, routed)           0.000     5.220    main_FSM/man_reg[7][1]
    SLICE_X85Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.770 r  main_FSM/man_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.770    memory_unit/distancia_FSM/CO[0]
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.884 r  memory_unit/distancia_FSM/man_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.884    memory_unit/distancia_FSM/man_reg[8]_i_1_n_0
    SLICE_X85Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.123 r  memory_unit/distancia_FSM/man_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.123    memory_unit/distancia_FSM_n_5
    SLICE_X85Y114        FDRE                                         r  memory_unit/man_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.589     8.568    memory_unit/CLK
    SLICE_X85Y114        FDRE                                         r  memory_unit/man_reg[14]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.068     9.060    
    SLICE_X85Y114        FDRE (Setup_fdre_C_D)        0.062     9.122    memory_unit/man_reg[14]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -6.123    
  -------------------------------------------------------------------
                         slack                                  2.999    

Slack (MET) :             3.015ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/man_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.902ns  (logic 3.713ns (53.798%)  route 3.189ns (46.202%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.745    -0.795    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y45         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y45         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.087 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=8, routed)           1.728     1.815    memory_unit/BRAMB_n_5
    SLICE_X83Y110        LUT4 (Prop_lut4_I1_O)        0.124     1.939 r  memory_unit/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.939    memory_unit/abs1_carry_i_7_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.489 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     3.406    memory_unit/abs1
    SLICE_X83Y111        LUT2 (Prop_lut2_I0_O)        0.150     3.556 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.556    memory_unit/i__carry_i_4_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.039 r  memory_unit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.039    memory_unit/_inferred__2/i__carry_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.373 r  memory_unit/_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.544     4.917    memory_unit/B[5]
    SLICE_X85Y112        LUT5 (Prop_lut5_I0_O)        0.303     5.220 r  memory_unit/man[4]_i_8/O
                         net (fo=1, routed)           0.000     5.220    main_FSM/man_reg[7][1]
    SLICE_X85Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.770 r  main_FSM/man_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.770    memory_unit/distancia_FSM/CO[0]
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.884 r  memory_unit/distancia_FSM/man_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.884    memory_unit/distancia_FSM/man_reg[8]_i_1_n_0
    SLICE_X85Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.107 r  memory_unit/distancia_FSM/man_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.107    memory_unit/distancia_FSM_n_7
    SLICE_X85Y114        FDRE                                         r  memory_unit/man_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.589     8.568    memory_unit/CLK
    SLICE_X85Y114        FDRE                                         r  memory_unit/man_reg[12]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.068     9.060    
    SLICE_X85Y114        FDRE (Setup_fdre_C_D)        0.062     9.122    memory_unit/man_reg[12]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -6.107    
  -------------------------------------------------------------------
                         slack                                  3.015    

Slack (MET) :             3.018ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/man_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.899ns  (logic 3.710ns (53.778%)  route 3.189ns (46.222%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.745    -0.795    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y45         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y45         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.087 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=8, routed)           1.728     1.815    memory_unit/BRAMB_n_5
    SLICE_X83Y110        LUT4 (Prop_lut4_I1_O)        0.124     1.939 r  memory_unit/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.939    memory_unit/abs1_carry_i_7_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.489 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     3.406    memory_unit/abs1
    SLICE_X83Y111        LUT2 (Prop_lut2_I0_O)        0.150     3.556 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.556    memory_unit/i__carry_i_4_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.039 r  memory_unit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.039    memory_unit/_inferred__2/i__carry_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.373 r  memory_unit/_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.544     4.917    memory_unit/B[5]
    SLICE_X85Y112        LUT5 (Prop_lut5_I0_O)        0.303     5.220 r  memory_unit/man[4]_i_8/O
                         net (fo=1, routed)           0.000     5.220    main_FSM/man_reg[7][1]
    SLICE_X85Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.770 r  main_FSM/man_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.770    memory_unit/distancia_FSM/CO[0]
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.104 r  memory_unit/distancia_FSM/man_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.104    memory_unit/distancia_FSM_n_2
    SLICE_X85Y113        FDRE                                         r  memory_unit/man_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.589     8.568    memory_unit/CLK
    SLICE_X85Y113        FDRE                                         r  memory_unit/man_reg[9]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.068     9.060    
    SLICE_X85Y113        FDRE (Setup_fdre_C_D)        0.062     9.122    memory_unit/man_reg[9]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -6.104    
  -------------------------------------------------------------------
                         slack                                  3.018    

Slack (MET) :             3.039ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/man_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 3.689ns (53.637%)  route 3.189ns (46.363%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.745    -0.795    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y45         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y45         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.087 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=8, routed)           1.728     1.815    memory_unit/BRAMB_n_5
    SLICE_X83Y110        LUT4 (Prop_lut4_I1_O)        0.124     1.939 r  memory_unit/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.939    memory_unit/abs1_carry_i_7_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.489 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     3.406    memory_unit/abs1
    SLICE_X83Y111        LUT2 (Prop_lut2_I0_O)        0.150     3.556 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.556    memory_unit/i__carry_i_4_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.039 r  memory_unit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.039    memory_unit/_inferred__2/i__carry_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.373 r  memory_unit/_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.544     4.917    memory_unit/B[5]
    SLICE_X85Y112        LUT5 (Prop_lut5_I0_O)        0.303     5.220 r  memory_unit/man[4]_i_8/O
                         net (fo=1, routed)           0.000     5.220    main_FSM/man_reg[7][1]
    SLICE_X85Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.770 r  main_FSM/man_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.770    memory_unit/distancia_FSM/CO[0]
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.083 r  memory_unit/distancia_FSM/man_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.083    memory_unit/distancia_FSM_n_0
    SLICE_X85Y113        FDRE                                         r  memory_unit/man_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.589     8.568    memory_unit/CLK
    SLICE_X85Y113        FDRE                                         r  memory_unit/man_reg[11]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.068     9.060    
    SLICE_X85Y113        FDRE (Setup_fdre_C_D)        0.062     9.122    memory_unit/man_reg[11]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -6.083    
  -------------------------------------------------------------------
                         slack                                  3.039    

Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/man_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.804ns  (logic 3.615ns (53.132%)  route 3.189ns (46.868%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.745    -0.795    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y45         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y45         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.087 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=8, routed)           1.728     1.815    memory_unit/BRAMB_n_5
    SLICE_X83Y110        LUT4 (Prop_lut4_I1_O)        0.124     1.939 r  memory_unit/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.939    memory_unit/abs1_carry_i_7_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.489 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     3.406    memory_unit/abs1
    SLICE_X83Y111        LUT2 (Prop_lut2_I0_O)        0.150     3.556 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.556    memory_unit/i__carry_i_4_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.039 r  memory_unit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.039    memory_unit/_inferred__2/i__carry_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.373 r  memory_unit/_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.544     4.917    memory_unit/B[5]
    SLICE_X85Y112        LUT5 (Prop_lut5_I0_O)        0.303     5.220 r  memory_unit/man[4]_i_8/O
                         net (fo=1, routed)           0.000     5.220    main_FSM/man_reg[7][1]
    SLICE_X85Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.770 r  main_FSM/man_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.770    memory_unit/distancia_FSM/CO[0]
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.009 r  memory_unit/distancia_FSM/man_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.009    memory_unit/distancia_FSM_n_1
    SLICE_X85Y113        FDRE                                         r  memory_unit/man_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.589     8.568    memory_unit/CLK
    SLICE_X85Y113        FDRE                                         r  memory_unit/man_reg[10]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.068     9.060    
    SLICE_X85Y113        FDRE (Setup_fdre_C_D)        0.062     9.122    memory_unit/man_reg[10]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -6.009    
  -------------------------------------------------------------------
                         slack                                  3.113    

Slack (MET) :             3.129ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/man_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.788ns  (logic 3.599ns (53.022%)  route 3.189ns (46.978%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.745    -0.795    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y45         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y45         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.087 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=8, routed)           1.728     1.815    memory_unit/BRAMB_n_5
    SLICE_X83Y110        LUT4 (Prop_lut4_I1_O)        0.124     1.939 r  memory_unit/abs1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.939    memory_unit/abs1_carry_i_7_n_0
    SLICE_X83Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.489 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     3.406    memory_unit/abs1
    SLICE_X83Y111        LUT2 (Prop_lut2_I0_O)        0.150     3.556 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.556    memory_unit/i__carry_i_4_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.039 r  memory_unit/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.039    memory_unit/_inferred__2/i__carry_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.373 r  memory_unit/_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.544     4.917    memory_unit/B[5]
    SLICE_X85Y112        LUT5 (Prop_lut5_I0_O)        0.303     5.220 r  memory_unit/man[4]_i_8/O
                         net (fo=1, routed)           0.000     5.220    main_FSM/man_reg[7][1]
    SLICE_X85Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.770 r  main_FSM/man_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.770    memory_unit/distancia_FSM/CO[0]
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.993 r  memory_unit/distancia_FSM/man_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.993    memory_unit/distancia_FSM_n_3
    SLICE_X85Y113        FDRE                                         r  memory_unit/man_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.589     8.568    memory_unit/CLK
    SLICE_X85Y113        FDRE                                         r  memory_unit/man_reg[8]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.068     9.060    
    SLICE_X85Y113        FDRE (Setup_fdre_C_D)        0.062     9.122    memory_unit/man_reg[8]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -5.993    
  -------------------------------------------------------------------
                         slack                                  3.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 memory_unit/man_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.327%)  route 0.128ns (40.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    memory_unit/CLK
    SLICE_X85Y111        FDRE                                         r  memory_unit/man_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  memory_unit/man_reg[2]/Q
                         net (fo=2, routed)           0.128    -0.298    memory_unit/distancia_FSM/man_reg[2]
    SLICE_X88Y111        LUT6 (Prop_lut6_I5_O)        0.045    -0.253 r  memory_unit/distancia_FSM/tx_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[2]
    SLICE_X88Y111        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.802    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X88Y111        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[2]/C
                         clock pessimism              0.275    -0.527    
                         clock uncertainty            0.068    -0.459    
    SLICE_X88Y111        FDRE (Hold_fdre_C_D)         0.120    -0.339    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.597    -0.567    memory_unit/distancia_FSM/CLK
    SLICE_X87Y113        FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[2]/Q
                         net (fo=1, routed)           0.097    -0.329    memory_unit/distancia_FSM/CurrentState[2]
    SLICE_X86Y113        LUT4 (Prop_lut4_I0_O)        0.045    -0.284 r  memory_unit/distancia_FSM/FSM_onehot_CurrentState[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    memory_unit/distancia_FSM/NextState[3]
    SLICE_X86Y113        FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.867    -0.805    memory_unit/distancia_FSM/CLK
    SLICE_X86Y113        FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[3]/C
                         clock pessimism              0.251    -0.554    
                         clock uncertainty            0.068    -0.486    
    SLICE_X86Y113        FDRE (Hold_fdre_C_D)         0.091    -0.395    memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[3]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/din_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.175%)  route 0.110ns (43.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X83Y111        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  uart_basic_inst/uart_rx_blk/rx_data_reg[7]/Q
                         net (fo=3, routed)           0.110    -0.315    memory_unit/din_reg[7]_0[7]
    SLICE_X82Y111        FDRE                                         r  memory_unit/din_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.870    -0.803    memory_unit/CLK
    SLICE_X82Y111        FDRE                                         r  memory_unit/din_reg[7]/C
                         clock pessimism              0.250    -0.553    
                         clock uncertainty            0.068    -0.485    
    SLICE_X82Y111        FDRE (Hold_fdre_C_D)         0.055    -0.430    memory_unit/din_reg[7]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.824%)  route 0.110ns (37.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.597    -0.567    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X87Y115        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/Q
                         net (fo=2, routed)           0.110    -0.316    uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg_n_0_[0]
    SLICE_X86Y115        LUT3 (Prop_lut3_I1_O)        0.045    -0.271 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1_n_0
    SLICE_X86Y115        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.866    -0.806    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X86Y115        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/C
                         clock pessimism              0.252    -0.554    
                         clock uncertainty            0.068    -0.486    
    SLICE_X86Y115        FDRE (Hold_fdre_C_D)         0.092    -0.394    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/din_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.218%)  route 0.140ns (49.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.599    -0.565    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X82Y108        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  uart_basic_inst/uart_rx_blk/rx_data_reg[4]/Q
                         net (fo=3, routed)           0.140    -0.284    memory_unit/din_reg[7]_0[4]
    SLICE_X82Y109        FDRE                                         r  memory_unit/din_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.802    memory_unit/CLK
    SLICE_X82Y109        FDRE                                         r  memory_unit/din_reg[4]/C
                         clock pessimism              0.253    -0.549    
                         clock uncertainty            0.068    -0.481    
    SLICE_X82Y109        FDRE (Hold_fdre_C_D)         0.072    -0.409    memory_unit/din_reg[4]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_rx_blk/rx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.819%)  route 0.142ns (50.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.599    -0.565    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X82Y108        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  uart_basic_inst/uart_rx_blk/rx_data_reg[1]/Q
                         net (fo=4, routed)           0.142    -0.282    uart_basic_inst/uart_rx_blk/Q[1]
    SLICE_X83Y110        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.870    -0.803    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X83Y110        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[0]/C
                         clock pessimism              0.253    -0.550    
                         clock uncertainty            0.068    -0.482    
    SLICE_X83Y110        FDRE (Hold_fdre_C_D)         0.070    -0.412    uart_basic_inst/uart_rx_blk/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 memory_unit/address_counter/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/addr_count_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.440%)  route 0.144ns (50.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.600    -0.564    memory_unit/address_counter/CLK
    SLICE_X87Y107        FDCE                                         r  memory_unit/address_counter/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  memory_unit/address_counter/count_reg[6]/Q
                         net (fo=6, routed)           0.144    -0.279    memory_unit/count_reg[6]
    SLICE_X86Y107        FDRE                                         r  memory_unit/addr_count_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.801    memory_unit/CLK
    SLICE_X86Y107        FDRE                                         r  memory_unit/addr_count_2_reg[6]/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.068    -0.483    
    SLICE_X86Y107        FDRE (Hold_fdre_C_D)         0.072    -0.411    memory_unit/addr_count_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 memory_unit/address_counter/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/addr_count_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.096%)  route 0.125ns (46.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.600    -0.564    memory_unit/address_counter/CLK
    SLICE_X89Y107        FDCE                                         r  memory_unit/address_counter/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  memory_unit/address_counter/count_reg[3]/Q
                         net (fo=5, routed)           0.125    -0.299    memory_unit/count_reg[3]
    SLICE_X86Y107        FDRE                                         r  memory_unit/addr_count_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.801    memory_unit/CLK
    SLICE_X86Y107        FDRE                                         r  memory_unit/addr_count_2_reg[3]/C
                         clock pessimism              0.253    -0.548    
                         clock uncertainty            0.068    -0.480    
    SLICE_X86Y107        FDRE (Hold_fdre_C_D)         0.047    -0.433    memory_unit/addr_count_2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.595    -0.569    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/Q
                         net (fo=2, routed)           0.114    -0.314    uart_basic_inst/uart_rx_blk/spacing_counter[2]
    SLICE_X83Y116        LUT6 (Prop_lut6_I0_O)        0.045    -0.269 r  uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1_n_0
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.865    -0.808    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/C
                         clock pessimism              0.239    -0.569    
                         clock uncertainty            0.068    -0.501    
    SLICE_X83Y116        FDRE (Hold_fdre_C_D)         0.091    -0.410    uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.190ns (53.183%)  route 0.167ns (46.817%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.599    -0.565    main_FSM/CLK
    SLICE_X83Y109        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.167    -0.257    uart_basic_inst/uart_rx_blk/FSM_onehot_CurrentState_reg[0][1]
    SLICE_X84Y109        LUT3 (Prop_lut3_I1_O)        0.049    -0.208 r  uart_basic_inst/uart_rx_blk/sel_i_1/O
                         net (fo=1, routed)           0.000    -0.208    memory_unit/sel_reg_0
    SLICE_X84Y109        FDRE                                         r  memory_unit/sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.802    memory_unit/CLK
    SLICE_X84Y109        FDRE                                         r  memory_unit/sel_reg/C
                         clock pessimism              0.253    -0.549    
                         clock uncertainty            0.068    -0.481    
    SLICE_X84Y109        FDRE (Hold_fdre_C_D)         0.131    -0.350    memory_unit/sel_reg
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.142    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.746ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.522ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 0.744ns (26.908%)  route 2.021ns (73.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.712    -0.828    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=9, routed)           0.863     0.454    main_FSM/FSM_onehot_CurrentState_reg[8]_0[4]
    SLICE_X86Y110        LUT3 (Prop_lut3_I2_O)        0.325     0.779 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          1.158     1.937    memory_unit/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X86Y108        FDCE                                         f  memory_unit/address_counter_rapido/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.595     8.574    memory_unit/address_counter_rapido/CLK
    SLICE_X86Y108        FDCE                                         r  memory_unit/address_counter_rapido/count_reg[4]/C
                         clock pessimism              0.560     9.134    
                         clock uncertainty           -0.068     9.066    
    SLICE_X86Y108        FDCE (Recov_fdce_C_CLR)     -0.607     8.459    memory_unit/address_counter_rapido/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -1.937    
  -------------------------------------------------------------------
                         slack                                  6.522    

Slack (MET) :             6.587ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.744ns (27.556%)  route 1.956ns (72.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.712    -0.828    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=9, routed)           1.147     0.738    main_FSM/FSM_onehot_CurrentState_reg[8]_0[4]
    SLICE_X86Y107        LUT3 (Prop_lut3_I2_O)        0.325     1.063 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.809     1.872    memory_unit/address_counter/AR[0]
    SLICE_X87Y107        FDCE                                         f  memory_unit/address_counter/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.595     8.574    memory_unit/address_counter/CLK
    SLICE_X87Y107        FDCE                                         r  memory_unit/address_counter/count_reg[10]/C
                         clock pessimism              0.560     9.134    
                         clock uncertainty           -0.068     9.066    
    SLICE_X87Y107        FDCE (Recov_fdce_C_CLR)     -0.607     8.459    memory_unit/address_counter/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  6.587    

Slack (MET) :             6.587ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.744ns (27.556%)  route 1.956ns (72.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.712    -0.828    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=9, routed)           1.147     0.738    main_FSM/FSM_onehot_CurrentState_reg[8]_0[4]
    SLICE_X86Y107        LUT3 (Prop_lut3_I2_O)        0.325     1.063 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.809     1.872    memory_unit/address_counter/AR[0]
    SLICE_X87Y107        FDCE                                         f  memory_unit/address_counter/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.595     8.574    memory_unit/address_counter/CLK
    SLICE_X87Y107        FDCE                                         r  memory_unit/address_counter/count_reg[6]/C
                         clock pessimism              0.560     9.134    
                         clock uncertainty           -0.068     9.066    
    SLICE_X87Y107        FDCE (Recov_fdce_C_CLR)     -0.607     8.459    memory_unit/address_counter/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  6.587    

Slack (MET) :             6.587ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.744ns (27.556%)  route 1.956ns (72.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.712    -0.828    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=9, routed)           1.147     0.738    main_FSM/FSM_onehot_CurrentState_reg[8]_0[4]
    SLICE_X86Y107        LUT3 (Prop_lut3_I2_O)        0.325     1.063 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.809     1.872    memory_unit/address_counter/AR[0]
    SLICE_X87Y107        FDCE                                         f  memory_unit/address_counter/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.595     8.574    memory_unit/address_counter/CLK
    SLICE_X87Y107        FDCE                                         r  memory_unit/address_counter/count_reg[7]/C
                         clock pessimism              0.560     9.134    
                         clock uncertainty           -0.068     9.066    
    SLICE_X87Y107        FDCE (Recov_fdce_C_CLR)     -0.607     8.459    memory_unit/address_counter/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  6.587    

Slack (MET) :             6.587ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.744ns (27.556%)  route 1.956ns (72.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.712    -0.828    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=9, routed)           1.147     0.738    main_FSM/FSM_onehot_CurrentState_reg[8]_0[4]
    SLICE_X86Y107        LUT3 (Prop_lut3_I2_O)        0.325     1.063 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.809     1.872    memory_unit/address_counter/AR[0]
    SLICE_X87Y107        FDCE                                         f  memory_unit/address_counter/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.595     8.574    memory_unit/address_counter/CLK
    SLICE_X87Y107        FDCE                                         r  memory_unit/address_counter/count_reg[8]/C
                         clock pessimism              0.560     9.134    
                         clock uncertainty           -0.068     9.066    
    SLICE_X87Y107        FDCE (Recov_fdce_C_CLR)     -0.607     8.459    memory_unit/address_counter/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  6.587    

Slack (MET) :             6.587ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.744ns (27.556%)  route 1.956ns (72.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.712    -0.828    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=9, routed)           1.147     0.738    main_FSM/FSM_onehot_CurrentState_reg[8]_0[4]
    SLICE_X86Y107        LUT3 (Prop_lut3_I2_O)        0.325     1.063 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.809     1.872    memory_unit/address_counter/AR[0]
    SLICE_X87Y107        FDCE                                         f  memory_unit/address_counter/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.595     8.574    memory_unit/address_counter/CLK
    SLICE_X87Y107        FDCE                                         r  memory_unit/address_counter/count_reg[9]/C
                         clock pessimism              0.560     9.134    
                         clock uncertainty           -0.068     9.066    
    SLICE_X87Y107        FDCE (Recov_fdce_C_CLR)     -0.607     8.459    memory_unit/address_counter/count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  6.587    

Slack (MET) :             6.613ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 0.744ns (27.818%)  route 1.931ns (72.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.712    -0.828    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=9, routed)           1.147     0.738    main_FSM/FSM_onehot_CurrentState_reg[8]_0[4]
    SLICE_X86Y107        LUT3 (Prop_lut3_I2_O)        0.325     1.063 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.783     1.846    memory_unit/address_counter/AR[0]
    SLICE_X89Y106        FDCE                                         f  memory_unit/address_counter/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.596     8.575    memory_unit/address_counter/CLK
    SLICE_X89Y106        FDCE                                         r  memory_unit/address_counter/count_reg[0]/C
                         clock pessimism              0.560     9.135    
                         clock uncertainty           -0.068     9.067    
    SLICE_X89Y106        FDCE (Recov_fdce_C_CLR)     -0.607     8.460    memory_unit/address_counter/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -1.846    
  -------------------------------------------------------------------
                         slack                                  6.613    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.718ns (27.248%)  route 1.917ns (72.752%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.712    -0.828    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=9, routed)           1.147     0.738    main_FSM/FSM_onehot_CurrentState_reg[8]_0[4]
    SLICE_X86Y107        LUT2 (Prop_lut2_I1_O)        0.299     1.037 f  main_FSM/count[10]_i_2__1/O
                         net (fo=11, routed)          0.770     1.807    memory_unit/address_counter_test/count_reg[0]_0[0]
    SLICE_X86Y109        FDCE                                         f  memory_unit/address_counter_test/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.594     8.573    memory_unit/address_counter_test/CLK
    SLICE_X86Y109        FDCE                                         r  memory_unit/address_counter_test/count_reg[10]/C
                         clock pessimism              0.560     9.133    
                         clock uncertainty           -0.068     9.065    
    SLICE_X86Y109        FDCE (Recov_fdce_C_CLR)     -0.405     8.660    memory_unit/address_counter_test/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                          -1.807    
  -------------------------------------------------------------------
                         slack                                  6.853    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.718ns (27.248%)  route 1.917ns (72.752%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.712    -0.828    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=9, routed)           1.147     0.738    main_FSM/FSM_onehot_CurrentState_reg[8]_0[4]
    SLICE_X86Y107        LUT2 (Prop_lut2_I1_O)        0.299     1.037 f  main_FSM/count[10]_i_2__1/O
                         net (fo=11, routed)          0.770     1.807    memory_unit/address_counter_test/count_reg[0]_0[0]
    SLICE_X86Y109        FDCE                                         f  memory_unit/address_counter_test/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.594     8.573    memory_unit/address_counter_test/CLK
    SLICE_X86Y109        FDCE                                         r  memory_unit/address_counter_test/count_reg[4]/C
                         clock pessimism              0.560     9.133    
                         clock uncertainty           -0.068     9.065    
    SLICE_X86Y109        FDCE (Recov_fdce_C_CLR)     -0.405     8.660    memory_unit/address_counter_test/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                          -1.807    
  -------------------------------------------------------------------
                         slack                                  6.853    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.718ns (27.248%)  route 1.917ns (72.752%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.712    -0.828    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=9, routed)           1.147     0.738    main_FSM/FSM_onehot_CurrentState_reg[8]_0[4]
    SLICE_X86Y107        LUT2 (Prop_lut2_I1_O)        0.299     1.037 f  main_FSM/count[10]_i_2__1/O
                         net (fo=11, routed)          0.770     1.807    memory_unit/address_counter_test/count_reg[0]_0[0]
    SLICE_X86Y109        FDCE                                         f  memory_unit/address_counter_test/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.594     8.573    memory_unit/address_counter_test/CLK
    SLICE_X86Y109        FDCE                                         r  memory_unit/address_counter_test/count_reg[8]/C
                         clock pessimism              0.560     9.133    
                         clock uncertainty           -0.068     9.065    
    SLICE_X86Y109        FDCE (Recov_fdce_C_CLR)     -0.405     8.660    memory_unit/address_counter_test/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                          -1.807    
  -------------------------------------------------------------------
                         slack                                  6.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.187ns (29.634%)  route 0.444ns (70.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.241    -0.184    main_FSM/FSM_onehot_CurrentState_reg[8]_0[3]
    SLICE_X86Y110        LUT3 (Prop_lut3_I1_O)        0.046    -0.138 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.203     0.065    memory_unit/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X86Y110        FDCE                                         f  memory_unit/address_counter_rapido/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.802    memory_unit/address_counter_rapido/CLK
    SLICE_X86Y110        FDCE                                         r  memory_unit/address_counter_rapido/count_reg[5]/C
                         clock pessimism              0.275    -0.527    
    SLICE_X86Y110        FDCE (Remov_fdce_C_CLR)     -0.154    -0.681    memory_unit/address_counter_rapido/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.681    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.187ns (29.602%)  route 0.445ns (70.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.241    -0.184    main_FSM/FSM_onehot_CurrentState_reg[8]_0[3]
    SLICE_X86Y110        LUT3 (Prop_lut3_I1_O)        0.046    -0.138 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.204     0.066    memory_unit/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X85Y109        FDCE                                         f  memory_unit/address_counter_rapido/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.802    memory_unit/address_counter_rapido/CLK
    SLICE_X85Y109        FDCE                                         r  memory_unit/address_counter_rapido/count_reg[0]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X85Y109        FDCE (Remov_fdce_C_CLR)     -0.154    -0.703    memory_unit/address_counter_rapido/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.187ns (29.602%)  route 0.445ns (70.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.241    -0.184    main_FSM/FSM_onehot_CurrentState_reg[8]_0[3]
    SLICE_X86Y110        LUT3 (Prop_lut3_I1_O)        0.046    -0.138 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.204     0.066    memory_unit/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X85Y109        FDCE                                         f  memory_unit/address_counter_rapido/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.802    memory_unit/address_counter_rapido/CLK
    SLICE_X85Y109        FDCE                                         r  memory_unit/address_counter_rapido/count_reg[1]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X85Y109        FDCE (Remov_fdce_C_CLR)     -0.154    -0.703    memory_unit/address_counter_rapido/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.618%)  route 0.570ns (75.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.354    -0.071    main_FSM/FSM_onehot_CurrentState_reg[8]_0[3]
    SLICE_X86Y107        LUT2 (Prop_lut2_I0_O)        0.045    -0.026 f  main_FSM/count[10]_i_2__1/O
                         net (fo=11, routed)          0.215     0.189    memory_unit/address_counter_test/count_reg[0]_0[0]
    SLICE_X87Y108        FDCE                                         f  memory_unit/address_counter_test/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.801    memory_unit/address_counter_test/CLK
    SLICE_X87Y108        FDCE                                         r  memory_unit/address_counter_test/count_reg[5]/C
                         clock pessimism              0.275    -0.526    
    SLICE_X87Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.618    memory_unit/address_counter_test/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.187ns (25.807%)  route 0.538ns (74.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.354    -0.071    main_FSM/FSM_onehot_CurrentState_reg[8]_0[3]
    SLICE_X86Y107        LUT3 (Prop_lut3_I1_O)        0.046    -0.025 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.183     0.158    memory_unit/address_counter/AR[0]
    SLICE_X89Y107        FDCE                                         f  memory_unit/address_counter/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.801    memory_unit/address_counter/CLK
    SLICE_X89Y107        FDCE                                         r  memory_unit/address_counter/count_reg[1]/C
                         clock pessimism              0.275    -0.526    
    SLICE_X89Y107        FDCE (Remov_fdce_C_CLR)     -0.154    -0.680    memory_unit/address_counter/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.187ns (25.807%)  route 0.538ns (74.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.354    -0.071    main_FSM/FSM_onehot_CurrentState_reg[8]_0[3]
    SLICE_X86Y107        LUT3 (Prop_lut3_I1_O)        0.046    -0.025 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.183     0.158    memory_unit/address_counter/AR[0]
    SLICE_X89Y107        FDCE                                         f  memory_unit/address_counter/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.801    memory_unit/address_counter/CLK
    SLICE_X89Y107        FDCE                                         r  memory_unit/address_counter/count_reg[2]/C
                         clock pessimism              0.275    -0.526    
    SLICE_X89Y107        FDCE (Remov_fdce_C_CLR)     -0.154    -0.680    memory_unit/address_counter/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.187ns (25.807%)  route 0.538ns (74.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.354    -0.071    main_FSM/FSM_onehot_CurrentState_reg[8]_0[3]
    SLICE_X86Y107        LUT3 (Prop_lut3_I1_O)        0.046    -0.025 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.183     0.158    memory_unit/address_counter/AR[0]
    SLICE_X89Y107        FDCE                                         f  memory_unit/address_counter/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.801    memory_unit/address_counter/CLK
    SLICE_X89Y107        FDCE                                         r  memory_unit/address_counter/count_reg[3]/C
                         clock pessimism              0.275    -0.526    
    SLICE_X89Y107        FDCE (Remov_fdce_C_CLR)     -0.154    -0.680    memory_unit/address_counter/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.187ns (25.807%)  route 0.538ns (74.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.354    -0.071    main_FSM/FSM_onehot_CurrentState_reg[8]_0[3]
    SLICE_X86Y107        LUT3 (Prop_lut3_I1_O)        0.046    -0.025 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.183     0.158    memory_unit/address_counter/AR[0]
    SLICE_X89Y107        FDCE                                         f  memory_unit/address_counter/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.801    memory_unit/address_counter/CLK
    SLICE_X89Y107        FDCE                                         r  memory_unit/address_counter/count_reg[4]/C
                         clock pessimism              0.275    -0.526    
    SLICE_X89Y107        FDCE (Remov_fdce_C_CLR)     -0.154    -0.680    memory_unit/address_counter/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.187ns (25.807%)  route 0.538ns (74.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.354    -0.071    main_FSM/FSM_onehot_CurrentState_reg[8]_0[3]
    SLICE_X86Y107        LUT3 (Prop_lut3_I1_O)        0.046    -0.025 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.183     0.158    memory_unit/address_counter/AR[0]
    SLICE_X89Y107        FDCE                                         f  memory_unit/address_counter/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.801    memory_unit/address_counter/CLK
    SLICE_X89Y107        FDCE                                         r  memory_unit/address_counter/count_reg[5]/C
                         clock pessimism              0.275    -0.526    
    SLICE_X89Y107        FDCE (Remov_fdce_C_CLR)     -0.154    -0.680    memory_unit/address_counter/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.186ns (22.715%)  route 0.633ns (77.285%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.354    -0.071    main_FSM/FSM_onehot_CurrentState_reg[8]_0[3]
    SLICE_X86Y107        LUT2 (Prop_lut2_I0_O)        0.045    -0.026 f  main_FSM/count[10]_i_2__1/O
                         net (fo=11, routed)          0.279     0.253    memory_unit/address_counter_test/count_reg[0]_0[0]
    SLICE_X87Y109        FDCE                                         f  memory_unit/address_counter_test/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.801    memory_unit/address_counter_test/CLK
    SLICE_X87Y109        FDCE                                         r  memory_unit/address_counter_test/count_reg[0]/C
                         clock pessimism              0.275    -0.526    
    SLICE_X87Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.618    memory_unit/address_counter_test/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.871    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.678ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.522ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 0.744ns (26.908%)  route 2.021ns (73.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.712    -0.828    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=9, routed)           0.863     0.454    main_FSM/FSM_onehot_CurrentState_reg[8]_0[4]
    SLICE_X86Y110        LUT3 (Prop_lut3_I2_O)        0.325     0.779 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          1.158     1.937    memory_unit/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X86Y108        FDCE                                         f  memory_unit/address_counter_rapido/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.595     8.574    memory_unit/address_counter_rapido/CLK
    SLICE_X86Y108        FDCE                                         r  memory_unit/address_counter_rapido/count_reg[4]/C
                         clock pessimism              0.560     9.134    
                         clock uncertainty           -0.068     9.066    
    SLICE_X86Y108        FDCE (Recov_fdce_C_CLR)     -0.607     8.459    memory_unit/address_counter_rapido/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -1.937    
  -------------------------------------------------------------------
                         slack                                  6.522    

Slack (MET) :             6.587ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.744ns (27.556%)  route 1.956ns (72.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.712    -0.828    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=9, routed)           1.147     0.738    main_FSM/FSM_onehot_CurrentState_reg[8]_0[4]
    SLICE_X86Y107        LUT3 (Prop_lut3_I2_O)        0.325     1.063 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.809     1.872    memory_unit/address_counter/AR[0]
    SLICE_X87Y107        FDCE                                         f  memory_unit/address_counter/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.595     8.574    memory_unit/address_counter/CLK
    SLICE_X87Y107        FDCE                                         r  memory_unit/address_counter/count_reg[10]/C
                         clock pessimism              0.560     9.134    
                         clock uncertainty           -0.068     9.066    
    SLICE_X87Y107        FDCE (Recov_fdce_C_CLR)     -0.607     8.459    memory_unit/address_counter/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  6.587    

Slack (MET) :             6.587ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.744ns (27.556%)  route 1.956ns (72.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.712    -0.828    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=9, routed)           1.147     0.738    main_FSM/FSM_onehot_CurrentState_reg[8]_0[4]
    SLICE_X86Y107        LUT3 (Prop_lut3_I2_O)        0.325     1.063 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.809     1.872    memory_unit/address_counter/AR[0]
    SLICE_X87Y107        FDCE                                         f  memory_unit/address_counter/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.595     8.574    memory_unit/address_counter/CLK
    SLICE_X87Y107        FDCE                                         r  memory_unit/address_counter/count_reg[6]/C
                         clock pessimism              0.560     9.134    
                         clock uncertainty           -0.068     9.066    
    SLICE_X87Y107        FDCE (Recov_fdce_C_CLR)     -0.607     8.459    memory_unit/address_counter/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  6.587    

Slack (MET) :             6.587ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.744ns (27.556%)  route 1.956ns (72.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.712    -0.828    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=9, routed)           1.147     0.738    main_FSM/FSM_onehot_CurrentState_reg[8]_0[4]
    SLICE_X86Y107        LUT3 (Prop_lut3_I2_O)        0.325     1.063 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.809     1.872    memory_unit/address_counter/AR[0]
    SLICE_X87Y107        FDCE                                         f  memory_unit/address_counter/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.595     8.574    memory_unit/address_counter/CLK
    SLICE_X87Y107        FDCE                                         r  memory_unit/address_counter/count_reg[7]/C
                         clock pessimism              0.560     9.134    
                         clock uncertainty           -0.068     9.066    
    SLICE_X87Y107        FDCE (Recov_fdce_C_CLR)     -0.607     8.459    memory_unit/address_counter/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  6.587    

Slack (MET) :             6.587ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.744ns (27.556%)  route 1.956ns (72.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.712    -0.828    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=9, routed)           1.147     0.738    main_FSM/FSM_onehot_CurrentState_reg[8]_0[4]
    SLICE_X86Y107        LUT3 (Prop_lut3_I2_O)        0.325     1.063 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.809     1.872    memory_unit/address_counter/AR[0]
    SLICE_X87Y107        FDCE                                         f  memory_unit/address_counter/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.595     8.574    memory_unit/address_counter/CLK
    SLICE_X87Y107        FDCE                                         r  memory_unit/address_counter/count_reg[8]/C
                         clock pessimism              0.560     9.134    
                         clock uncertainty           -0.068     9.066    
    SLICE_X87Y107        FDCE (Recov_fdce_C_CLR)     -0.607     8.459    memory_unit/address_counter/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  6.587    

Slack (MET) :             6.587ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.744ns (27.556%)  route 1.956ns (72.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.712    -0.828    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=9, routed)           1.147     0.738    main_FSM/FSM_onehot_CurrentState_reg[8]_0[4]
    SLICE_X86Y107        LUT3 (Prop_lut3_I2_O)        0.325     1.063 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.809     1.872    memory_unit/address_counter/AR[0]
    SLICE_X87Y107        FDCE                                         f  memory_unit/address_counter/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.595     8.574    memory_unit/address_counter/CLK
    SLICE_X87Y107        FDCE                                         r  memory_unit/address_counter/count_reg[9]/C
                         clock pessimism              0.560     9.134    
                         clock uncertainty           -0.068     9.066    
    SLICE_X87Y107        FDCE (Recov_fdce_C_CLR)     -0.607     8.459    memory_unit/address_counter/count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  6.587    

Slack (MET) :             6.613ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 0.744ns (27.818%)  route 1.931ns (72.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.712    -0.828    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=9, routed)           1.147     0.738    main_FSM/FSM_onehot_CurrentState_reg[8]_0[4]
    SLICE_X86Y107        LUT3 (Prop_lut3_I2_O)        0.325     1.063 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.783     1.846    memory_unit/address_counter/AR[0]
    SLICE_X89Y106        FDCE                                         f  memory_unit/address_counter/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.596     8.575    memory_unit/address_counter/CLK
    SLICE_X89Y106        FDCE                                         r  memory_unit/address_counter/count_reg[0]/C
                         clock pessimism              0.560     9.135    
                         clock uncertainty           -0.068     9.067    
    SLICE_X89Y106        FDCE (Recov_fdce_C_CLR)     -0.607     8.460    memory_unit/address_counter/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -1.846    
  -------------------------------------------------------------------
                         slack                                  6.613    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.718ns (27.248%)  route 1.917ns (72.752%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.712    -0.828    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=9, routed)           1.147     0.738    main_FSM/FSM_onehot_CurrentState_reg[8]_0[4]
    SLICE_X86Y107        LUT2 (Prop_lut2_I1_O)        0.299     1.037 f  main_FSM/count[10]_i_2__1/O
                         net (fo=11, routed)          0.770     1.807    memory_unit/address_counter_test/count_reg[0]_0[0]
    SLICE_X86Y109        FDCE                                         f  memory_unit/address_counter_test/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.594     8.573    memory_unit/address_counter_test/CLK
    SLICE_X86Y109        FDCE                                         r  memory_unit/address_counter_test/count_reg[10]/C
                         clock pessimism              0.560     9.133    
                         clock uncertainty           -0.068     9.065    
    SLICE_X86Y109        FDCE (Recov_fdce_C_CLR)     -0.405     8.660    memory_unit/address_counter_test/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                          -1.807    
  -------------------------------------------------------------------
                         slack                                  6.853    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.718ns (27.248%)  route 1.917ns (72.752%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.712    -0.828    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=9, routed)           1.147     0.738    main_FSM/FSM_onehot_CurrentState_reg[8]_0[4]
    SLICE_X86Y107        LUT2 (Prop_lut2_I1_O)        0.299     1.037 f  main_FSM/count[10]_i_2__1/O
                         net (fo=11, routed)          0.770     1.807    memory_unit/address_counter_test/count_reg[0]_0[0]
    SLICE_X86Y109        FDCE                                         f  memory_unit/address_counter_test/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.594     8.573    memory_unit/address_counter_test/CLK
    SLICE_X86Y109        FDCE                                         r  memory_unit/address_counter_test/count_reg[4]/C
                         clock pessimism              0.560     9.133    
                         clock uncertainty           -0.068     9.065    
    SLICE_X86Y109        FDCE (Recov_fdce_C_CLR)     -0.405     8.660    memory_unit/address_counter_test/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                          -1.807    
  -------------------------------------------------------------------
                         slack                                  6.853    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.718ns (27.248%)  route 1.917ns (72.752%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.712    -0.828    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=9, routed)           1.147     0.738    main_FSM/FSM_onehot_CurrentState_reg[8]_0[4]
    SLICE_X86Y107        LUT2 (Prop_lut2_I1_O)        0.299     1.037 f  main_FSM/count[10]_i_2__1/O
                         net (fo=11, routed)          0.770     1.807    memory_unit/address_counter_test/count_reg[0]_0[0]
    SLICE_X86Y109        FDCE                                         f  memory_unit/address_counter_test/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.594     8.573    memory_unit/address_counter_test/CLK
    SLICE_X86Y109        FDCE                                         r  memory_unit/address_counter_test/count_reg[8]/C
                         clock pessimism              0.560     9.133    
                         clock uncertainty           -0.068     9.065    
    SLICE_X86Y109        FDCE (Recov_fdce_C_CLR)     -0.405     8.660    memory_unit/address_counter_test/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                          -1.807    
  -------------------------------------------------------------------
                         slack                                  6.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.187ns (29.634%)  route 0.444ns (70.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.241    -0.184    main_FSM/FSM_onehot_CurrentState_reg[8]_0[3]
    SLICE_X86Y110        LUT3 (Prop_lut3_I1_O)        0.046    -0.138 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.203     0.065    memory_unit/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X86Y110        FDCE                                         f  memory_unit/address_counter_rapido/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.802    memory_unit/address_counter_rapido/CLK
    SLICE_X86Y110        FDCE                                         r  memory_unit/address_counter_rapido/count_reg[5]/C
                         clock pessimism              0.275    -0.527    
                         clock uncertainty            0.068    -0.459    
    SLICE_X86Y110        FDCE (Remov_fdce_C_CLR)     -0.154    -0.613    memory_unit/address_counter_rapido/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.187ns (29.602%)  route 0.445ns (70.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.241    -0.184    main_FSM/FSM_onehot_CurrentState_reg[8]_0[3]
    SLICE_X86Y110        LUT3 (Prop_lut3_I1_O)        0.046    -0.138 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.204     0.066    memory_unit/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X85Y109        FDCE                                         f  memory_unit/address_counter_rapido/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.802    memory_unit/address_counter_rapido/CLK
    SLICE_X85Y109        FDCE                                         r  memory_unit/address_counter_rapido/count_reg[0]/C
                         clock pessimism              0.253    -0.549    
                         clock uncertainty            0.068    -0.481    
    SLICE_X85Y109        FDCE (Remov_fdce_C_CLR)     -0.154    -0.635    memory_unit/address_counter_rapido/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.635    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.187ns (29.602%)  route 0.445ns (70.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.241    -0.184    main_FSM/FSM_onehot_CurrentState_reg[8]_0[3]
    SLICE_X86Y110        LUT3 (Prop_lut3_I1_O)        0.046    -0.138 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.204     0.066    memory_unit/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X85Y109        FDCE                                         f  memory_unit/address_counter_rapido/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.802    memory_unit/address_counter_rapido/CLK
    SLICE_X85Y109        FDCE                                         r  memory_unit/address_counter_rapido/count_reg[1]/C
                         clock pessimism              0.253    -0.549    
                         clock uncertainty            0.068    -0.481    
    SLICE_X85Y109        FDCE (Remov_fdce_C_CLR)     -0.154    -0.635    memory_unit/address_counter_rapido/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.635    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.618%)  route 0.570ns (75.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.354    -0.071    main_FSM/FSM_onehot_CurrentState_reg[8]_0[3]
    SLICE_X86Y107        LUT2 (Prop_lut2_I0_O)        0.045    -0.026 f  main_FSM/count[10]_i_2__1/O
                         net (fo=11, routed)          0.215     0.189    memory_unit/address_counter_test/count_reg[0]_0[0]
    SLICE_X87Y108        FDCE                                         f  memory_unit/address_counter_test/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.801    memory_unit/address_counter_test/CLK
    SLICE_X87Y108        FDCE                                         r  memory_unit/address_counter_test/count_reg[5]/C
                         clock pessimism              0.275    -0.526    
                         clock uncertainty            0.068    -0.458    
    SLICE_X87Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.550    memory_unit/address_counter_test/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.187ns (25.807%)  route 0.538ns (74.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.354    -0.071    main_FSM/FSM_onehot_CurrentState_reg[8]_0[3]
    SLICE_X86Y107        LUT3 (Prop_lut3_I1_O)        0.046    -0.025 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.183     0.158    memory_unit/address_counter/AR[0]
    SLICE_X89Y107        FDCE                                         f  memory_unit/address_counter/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.801    memory_unit/address_counter/CLK
    SLICE_X89Y107        FDCE                                         r  memory_unit/address_counter/count_reg[1]/C
                         clock pessimism              0.275    -0.526    
                         clock uncertainty            0.068    -0.458    
    SLICE_X89Y107        FDCE (Remov_fdce_C_CLR)     -0.154    -0.612    memory_unit/address_counter/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.187ns (25.807%)  route 0.538ns (74.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.354    -0.071    main_FSM/FSM_onehot_CurrentState_reg[8]_0[3]
    SLICE_X86Y107        LUT3 (Prop_lut3_I1_O)        0.046    -0.025 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.183     0.158    memory_unit/address_counter/AR[0]
    SLICE_X89Y107        FDCE                                         f  memory_unit/address_counter/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.801    memory_unit/address_counter/CLK
    SLICE_X89Y107        FDCE                                         r  memory_unit/address_counter/count_reg[2]/C
                         clock pessimism              0.275    -0.526    
                         clock uncertainty            0.068    -0.458    
    SLICE_X89Y107        FDCE (Remov_fdce_C_CLR)     -0.154    -0.612    memory_unit/address_counter/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.187ns (25.807%)  route 0.538ns (74.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.354    -0.071    main_FSM/FSM_onehot_CurrentState_reg[8]_0[3]
    SLICE_X86Y107        LUT3 (Prop_lut3_I1_O)        0.046    -0.025 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.183     0.158    memory_unit/address_counter/AR[0]
    SLICE_X89Y107        FDCE                                         f  memory_unit/address_counter/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.801    memory_unit/address_counter/CLK
    SLICE_X89Y107        FDCE                                         r  memory_unit/address_counter/count_reg[3]/C
                         clock pessimism              0.275    -0.526    
                         clock uncertainty            0.068    -0.458    
    SLICE_X89Y107        FDCE (Remov_fdce_C_CLR)     -0.154    -0.612    memory_unit/address_counter/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.187ns (25.807%)  route 0.538ns (74.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.354    -0.071    main_FSM/FSM_onehot_CurrentState_reg[8]_0[3]
    SLICE_X86Y107        LUT3 (Prop_lut3_I1_O)        0.046    -0.025 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.183     0.158    memory_unit/address_counter/AR[0]
    SLICE_X89Y107        FDCE                                         f  memory_unit/address_counter/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.801    memory_unit/address_counter/CLK
    SLICE_X89Y107        FDCE                                         r  memory_unit/address_counter/count_reg[4]/C
                         clock pessimism              0.275    -0.526    
                         clock uncertainty            0.068    -0.458    
    SLICE_X89Y107        FDCE (Remov_fdce_C_CLR)     -0.154    -0.612    memory_unit/address_counter/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.187ns (25.807%)  route 0.538ns (74.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.354    -0.071    main_FSM/FSM_onehot_CurrentState_reg[8]_0[3]
    SLICE_X86Y107        LUT3 (Prop_lut3_I1_O)        0.046    -0.025 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.183     0.158    memory_unit/address_counter/AR[0]
    SLICE_X89Y107        FDCE                                         f  memory_unit/address_counter/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.801    memory_unit/address_counter/CLK
    SLICE_X89Y107        FDCE                                         r  memory_unit/address_counter/count_reg[5]/C
                         clock pessimism              0.275    -0.526    
                         clock uncertainty            0.068    -0.458    
    SLICE_X89Y107        FDCE (Remov_fdce_C_CLR)     -0.154    -0.612    memory_unit/address_counter/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.803ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.186ns (22.715%)  route 0.633ns (77.285%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.354    -0.071    main_FSM/FSM_onehot_CurrentState_reg[8]_0[3]
    SLICE_X86Y107        LUT2 (Prop_lut2_I0_O)        0.045    -0.026 f  main_FSM/count[10]_i_2__1/O
                         net (fo=11, routed)          0.279     0.253    memory_unit/address_counter_test/count_reg[0]_0[0]
    SLICE_X87Y109        FDCE                                         f  memory_unit/address_counter_test/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.801    memory_unit/address_counter_test/CLK
    SLICE_X87Y109        FDCE                                         r  memory_unit/address_counter_test/count_reg[0]/C
                         clock pessimism              0.275    -0.526    
                         clock uncertainty            0.068    -0.458    
    SLICE_X87Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.550    memory_unit/address_counter_test/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.803    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.678ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.522ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 0.744ns (26.908%)  route 2.021ns (73.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.712    -0.828    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=9, routed)           0.863     0.454    main_FSM/FSM_onehot_CurrentState_reg[8]_0[4]
    SLICE_X86Y110        LUT3 (Prop_lut3_I2_O)        0.325     0.779 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          1.158     1.937    memory_unit/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X86Y108        FDCE                                         f  memory_unit/address_counter_rapido/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.595     8.574    memory_unit/address_counter_rapido/CLK
    SLICE_X86Y108        FDCE                                         r  memory_unit/address_counter_rapido/count_reg[4]/C
                         clock pessimism              0.560     9.134    
                         clock uncertainty           -0.068     9.066    
    SLICE_X86Y108        FDCE (Recov_fdce_C_CLR)     -0.607     8.459    memory_unit/address_counter_rapido/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -1.937    
  -------------------------------------------------------------------
                         slack                                  6.522    

Slack (MET) :             6.587ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.744ns (27.556%)  route 1.956ns (72.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.712    -0.828    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=9, routed)           1.147     0.738    main_FSM/FSM_onehot_CurrentState_reg[8]_0[4]
    SLICE_X86Y107        LUT3 (Prop_lut3_I2_O)        0.325     1.063 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.809     1.872    memory_unit/address_counter/AR[0]
    SLICE_X87Y107        FDCE                                         f  memory_unit/address_counter/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.595     8.574    memory_unit/address_counter/CLK
    SLICE_X87Y107        FDCE                                         r  memory_unit/address_counter/count_reg[10]/C
                         clock pessimism              0.560     9.134    
                         clock uncertainty           -0.068     9.066    
    SLICE_X87Y107        FDCE (Recov_fdce_C_CLR)     -0.607     8.459    memory_unit/address_counter/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  6.587    

Slack (MET) :             6.587ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.744ns (27.556%)  route 1.956ns (72.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.712    -0.828    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=9, routed)           1.147     0.738    main_FSM/FSM_onehot_CurrentState_reg[8]_0[4]
    SLICE_X86Y107        LUT3 (Prop_lut3_I2_O)        0.325     1.063 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.809     1.872    memory_unit/address_counter/AR[0]
    SLICE_X87Y107        FDCE                                         f  memory_unit/address_counter/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.595     8.574    memory_unit/address_counter/CLK
    SLICE_X87Y107        FDCE                                         r  memory_unit/address_counter/count_reg[6]/C
                         clock pessimism              0.560     9.134    
                         clock uncertainty           -0.068     9.066    
    SLICE_X87Y107        FDCE (Recov_fdce_C_CLR)     -0.607     8.459    memory_unit/address_counter/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  6.587    

Slack (MET) :             6.587ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.744ns (27.556%)  route 1.956ns (72.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.712    -0.828    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=9, routed)           1.147     0.738    main_FSM/FSM_onehot_CurrentState_reg[8]_0[4]
    SLICE_X86Y107        LUT3 (Prop_lut3_I2_O)        0.325     1.063 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.809     1.872    memory_unit/address_counter/AR[0]
    SLICE_X87Y107        FDCE                                         f  memory_unit/address_counter/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.595     8.574    memory_unit/address_counter/CLK
    SLICE_X87Y107        FDCE                                         r  memory_unit/address_counter/count_reg[7]/C
                         clock pessimism              0.560     9.134    
                         clock uncertainty           -0.068     9.066    
    SLICE_X87Y107        FDCE (Recov_fdce_C_CLR)     -0.607     8.459    memory_unit/address_counter/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  6.587    

Slack (MET) :             6.587ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.744ns (27.556%)  route 1.956ns (72.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.712    -0.828    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=9, routed)           1.147     0.738    main_FSM/FSM_onehot_CurrentState_reg[8]_0[4]
    SLICE_X86Y107        LUT3 (Prop_lut3_I2_O)        0.325     1.063 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.809     1.872    memory_unit/address_counter/AR[0]
    SLICE_X87Y107        FDCE                                         f  memory_unit/address_counter/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.595     8.574    memory_unit/address_counter/CLK
    SLICE_X87Y107        FDCE                                         r  memory_unit/address_counter/count_reg[8]/C
                         clock pessimism              0.560     9.134    
                         clock uncertainty           -0.068     9.066    
    SLICE_X87Y107        FDCE (Recov_fdce_C_CLR)     -0.607     8.459    memory_unit/address_counter/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  6.587    

Slack (MET) :             6.587ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.744ns (27.556%)  route 1.956ns (72.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.712    -0.828    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=9, routed)           1.147     0.738    main_FSM/FSM_onehot_CurrentState_reg[8]_0[4]
    SLICE_X86Y107        LUT3 (Prop_lut3_I2_O)        0.325     1.063 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.809     1.872    memory_unit/address_counter/AR[0]
    SLICE_X87Y107        FDCE                                         f  memory_unit/address_counter/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.595     8.574    memory_unit/address_counter/CLK
    SLICE_X87Y107        FDCE                                         r  memory_unit/address_counter/count_reg[9]/C
                         clock pessimism              0.560     9.134    
                         clock uncertainty           -0.068     9.066    
    SLICE_X87Y107        FDCE (Recov_fdce_C_CLR)     -0.607     8.459    memory_unit/address_counter/count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  6.587    

Slack (MET) :             6.613ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 0.744ns (27.818%)  route 1.931ns (72.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.712    -0.828    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=9, routed)           1.147     0.738    main_FSM/FSM_onehot_CurrentState_reg[8]_0[4]
    SLICE_X86Y107        LUT3 (Prop_lut3_I2_O)        0.325     1.063 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.783     1.846    memory_unit/address_counter/AR[0]
    SLICE_X89Y106        FDCE                                         f  memory_unit/address_counter/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.596     8.575    memory_unit/address_counter/CLK
    SLICE_X89Y106        FDCE                                         r  memory_unit/address_counter/count_reg[0]/C
                         clock pessimism              0.560     9.135    
                         clock uncertainty           -0.068     9.067    
    SLICE_X89Y106        FDCE (Recov_fdce_C_CLR)     -0.607     8.460    memory_unit/address_counter/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -1.846    
  -------------------------------------------------------------------
                         slack                                  6.613    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.718ns (27.248%)  route 1.917ns (72.752%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.712    -0.828    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=9, routed)           1.147     0.738    main_FSM/FSM_onehot_CurrentState_reg[8]_0[4]
    SLICE_X86Y107        LUT2 (Prop_lut2_I1_O)        0.299     1.037 f  main_FSM/count[10]_i_2__1/O
                         net (fo=11, routed)          0.770     1.807    memory_unit/address_counter_test/count_reg[0]_0[0]
    SLICE_X86Y109        FDCE                                         f  memory_unit/address_counter_test/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.594     8.573    memory_unit/address_counter_test/CLK
    SLICE_X86Y109        FDCE                                         r  memory_unit/address_counter_test/count_reg[10]/C
                         clock pessimism              0.560     9.133    
                         clock uncertainty           -0.068     9.065    
    SLICE_X86Y109        FDCE (Recov_fdce_C_CLR)     -0.405     8.660    memory_unit/address_counter_test/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                          -1.807    
  -------------------------------------------------------------------
                         slack                                  6.853    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.718ns (27.248%)  route 1.917ns (72.752%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.712    -0.828    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=9, routed)           1.147     0.738    main_FSM/FSM_onehot_CurrentState_reg[8]_0[4]
    SLICE_X86Y107        LUT2 (Prop_lut2_I1_O)        0.299     1.037 f  main_FSM/count[10]_i_2__1/O
                         net (fo=11, routed)          0.770     1.807    memory_unit/address_counter_test/count_reg[0]_0[0]
    SLICE_X86Y109        FDCE                                         f  memory_unit/address_counter_test/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.594     8.573    memory_unit/address_counter_test/CLK
    SLICE_X86Y109        FDCE                                         r  memory_unit/address_counter_test/count_reg[4]/C
                         clock pessimism              0.560     9.133    
                         clock uncertainty           -0.068     9.065    
    SLICE_X86Y109        FDCE (Recov_fdce_C_CLR)     -0.405     8.660    memory_unit/address_counter_test/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                          -1.807    
  -------------------------------------------------------------------
                         slack                                  6.853    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.718ns (27.248%)  route 1.917ns (72.752%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.712    -0.828    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=9, routed)           1.147     0.738    main_FSM/FSM_onehot_CurrentState_reg[8]_0[4]
    SLICE_X86Y107        LUT2 (Prop_lut2_I1_O)        0.299     1.037 f  main_FSM/count[10]_i_2__1/O
                         net (fo=11, routed)          0.770     1.807    memory_unit/address_counter_test/count_reg[0]_0[0]
    SLICE_X86Y109        FDCE                                         f  memory_unit/address_counter_test/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.594     8.573    memory_unit/address_counter_test/CLK
    SLICE_X86Y109        FDCE                                         r  memory_unit/address_counter_test/count_reg[8]/C
                         clock pessimism              0.560     9.133    
                         clock uncertainty           -0.068     9.065    
    SLICE_X86Y109        FDCE (Recov_fdce_C_CLR)     -0.405     8.660    memory_unit/address_counter_test/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                          -1.807    
  -------------------------------------------------------------------
                         slack                                  6.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.187ns (29.634%)  route 0.444ns (70.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.241    -0.184    main_FSM/FSM_onehot_CurrentState_reg[8]_0[3]
    SLICE_X86Y110        LUT3 (Prop_lut3_I1_O)        0.046    -0.138 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.203     0.065    memory_unit/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X86Y110        FDCE                                         f  memory_unit/address_counter_rapido/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.802    memory_unit/address_counter_rapido/CLK
    SLICE_X86Y110        FDCE                                         r  memory_unit/address_counter_rapido/count_reg[5]/C
                         clock pessimism              0.275    -0.527    
                         clock uncertainty            0.068    -0.459    
    SLICE_X86Y110        FDCE (Remov_fdce_C_CLR)     -0.154    -0.613    memory_unit/address_counter_rapido/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.187ns (29.602%)  route 0.445ns (70.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.241    -0.184    main_FSM/FSM_onehot_CurrentState_reg[8]_0[3]
    SLICE_X86Y110        LUT3 (Prop_lut3_I1_O)        0.046    -0.138 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.204     0.066    memory_unit/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X85Y109        FDCE                                         f  memory_unit/address_counter_rapido/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.802    memory_unit/address_counter_rapido/CLK
    SLICE_X85Y109        FDCE                                         r  memory_unit/address_counter_rapido/count_reg[0]/C
                         clock pessimism              0.253    -0.549    
                         clock uncertainty            0.068    -0.481    
    SLICE_X85Y109        FDCE (Remov_fdce_C_CLR)     -0.154    -0.635    memory_unit/address_counter_rapido/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.635    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.187ns (29.602%)  route 0.445ns (70.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.241    -0.184    main_FSM/FSM_onehot_CurrentState_reg[8]_0[3]
    SLICE_X86Y110        LUT3 (Prop_lut3_I1_O)        0.046    -0.138 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.204     0.066    memory_unit/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X85Y109        FDCE                                         f  memory_unit/address_counter_rapido/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.802    memory_unit/address_counter_rapido/CLK
    SLICE_X85Y109        FDCE                                         r  memory_unit/address_counter_rapido/count_reg[1]/C
                         clock pessimism              0.253    -0.549    
                         clock uncertainty            0.068    -0.481    
    SLICE_X85Y109        FDCE (Remov_fdce_C_CLR)     -0.154    -0.635    memory_unit/address_counter_rapido/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.635    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.618%)  route 0.570ns (75.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.354    -0.071    main_FSM/FSM_onehot_CurrentState_reg[8]_0[3]
    SLICE_X86Y107        LUT2 (Prop_lut2_I0_O)        0.045    -0.026 f  main_FSM/count[10]_i_2__1/O
                         net (fo=11, routed)          0.215     0.189    memory_unit/address_counter_test/count_reg[0]_0[0]
    SLICE_X87Y108        FDCE                                         f  memory_unit/address_counter_test/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.801    memory_unit/address_counter_test/CLK
    SLICE_X87Y108        FDCE                                         r  memory_unit/address_counter_test/count_reg[5]/C
                         clock pessimism              0.275    -0.526    
                         clock uncertainty            0.068    -0.458    
    SLICE_X87Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.550    memory_unit/address_counter_test/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.187ns (25.807%)  route 0.538ns (74.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.354    -0.071    main_FSM/FSM_onehot_CurrentState_reg[8]_0[3]
    SLICE_X86Y107        LUT3 (Prop_lut3_I1_O)        0.046    -0.025 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.183     0.158    memory_unit/address_counter/AR[0]
    SLICE_X89Y107        FDCE                                         f  memory_unit/address_counter/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.801    memory_unit/address_counter/CLK
    SLICE_X89Y107        FDCE                                         r  memory_unit/address_counter/count_reg[1]/C
                         clock pessimism              0.275    -0.526    
                         clock uncertainty            0.068    -0.458    
    SLICE_X89Y107        FDCE (Remov_fdce_C_CLR)     -0.154    -0.612    memory_unit/address_counter/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.187ns (25.807%)  route 0.538ns (74.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.354    -0.071    main_FSM/FSM_onehot_CurrentState_reg[8]_0[3]
    SLICE_X86Y107        LUT3 (Prop_lut3_I1_O)        0.046    -0.025 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.183     0.158    memory_unit/address_counter/AR[0]
    SLICE_X89Y107        FDCE                                         f  memory_unit/address_counter/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.801    memory_unit/address_counter/CLK
    SLICE_X89Y107        FDCE                                         r  memory_unit/address_counter/count_reg[2]/C
                         clock pessimism              0.275    -0.526    
                         clock uncertainty            0.068    -0.458    
    SLICE_X89Y107        FDCE (Remov_fdce_C_CLR)     -0.154    -0.612    memory_unit/address_counter/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.187ns (25.807%)  route 0.538ns (74.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.354    -0.071    main_FSM/FSM_onehot_CurrentState_reg[8]_0[3]
    SLICE_X86Y107        LUT3 (Prop_lut3_I1_O)        0.046    -0.025 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.183     0.158    memory_unit/address_counter/AR[0]
    SLICE_X89Y107        FDCE                                         f  memory_unit/address_counter/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.801    memory_unit/address_counter/CLK
    SLICE_X89Y107        FDCE                                         r  memory_unit/address_counter/count_reg[3]/C
                         clock pessimism              0.275    -0.526    
                         clock uncertainty            0.068    -0.458    
    SLICE_X89Y107        FDCE (Remov_fdce_C_CLR)     -0.154    -0.612    memory_unit/address_counter/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.187ns (25.807%)  route 0.538ns (74.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.354    -0.071    main_FSM/FSM_onehot_CurrentState_reg[8]_0[3]
    SLICE_X86Y107        LUT3 (Prop_lut3_I1_O)        0.046    -0.025 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.183     0.158    memory_unit/address_counter/AR[0]
    SLICE_X89Y107        FDCE                                         f  memory_unit/address_counter/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.801    memory_unit/address_counter/CLK
    SLICE_X89Y107        FDCE                                         r  memory_unit/address_counter/count_reg[4]/C
                         clock pessimism              0.275    -0.526    
                         clock uncertainty            0.068    -0.458    
    SLICE_X89Y107        FDCE (Remov_fdce_C_CLR)     -0.154    -0.612    memory_unit/address_counter/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.187ns (25.807%)  route 0.538ns (74.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.354    -0.071    main_FSM/FSM_onehot_CurrentState_reg[8]_0[3]
    SLICE_X86Y107        LUT3 (Prop_lut3_I1_O)        0.046    -0.025 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.183     0.158    memory_unit/address_counter/AR[0]
    SLICE_X89Y107        FDCE                                         f  memory_unit/address_counter/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.801    memory_unit/address_counter/CLK
    SLICE_X89Y107        FDCE                                         r  memory_unit/address_counter/count_reg[5]/C
                         clock pessimism              0.275    -0.526    
                         clock uncertainty            0.068    -0.458    
    SLICE_X89Y107        FDCE (Remov_fdce_C_CLR)     -0.154    -0.612    memory_unit/address_counter/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.803ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.186ns (22.715%)  route 0.633ns (77.285%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.354    -0.071    main_FSM/FSM_onehot_CurrentState_reg[8]_0[3]
    SLICE_X86Y107        LUT2 (Prop_lut2_I0_O)        0.045    -0.026 f  main_FSM/count[10]_i_2__1/O
                         net (fo=11, routed)          0.279     0.253    memory_unit/address_counter_test/count_reg[0]_0[0]
    SLICE_X87Y109        FDCE                                         f  memory_unit/address_counter_test/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.801    memory_unit/address_counter_test/CLK
    SLICE_X87Y109        FDCE                                         r  memory_unit/address_counter_test/count_reg[0]/C
                         clock pessimism              0.275    -0.526    
                         clock uncertainty            0.068    -0.458    
    SLICE_X87Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.550    memory_unit/address_counter_test/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.803    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.746ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.523ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 0.744ns (26.908%)  route 2.021ns (73.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.712    -0.828    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=9, routed)           0.863     0.454    main_FSM/FSM_onehot_CurrentState_reg[8]_0[4]
    SLICE_X86Y110        LUT3 (Prop_lut3_I2_O)        0.325     0.779 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          1.158     1.937    memory_unit/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X86Y108        FDCE                                         f  memory_unit/address_counter_rapido/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.595     8.574    memory_unit/address_counter_rapido/CLK
    SLICE_X86Y108        FDCE                                         r  memory_unit/address_counter_rapido/count_reg[4]/C
                         clock pessimism              0.560     9.134    
                         clock uncertainty           -0.067     9.066    
    SLICE_X86Y108        FDCE (Recov_fdce_C_CLR)     -0.607     8.459    memory_unit/address_counter_rapido/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -1.937    
  -------------------------------------------------------------------
                         slack                                  6.523    

Slack (MET) :             6.588ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.744ns (27.556%)  route 1.956ns (72.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.712    -0.828    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=9, routed)           1.147     0.738    main_FSM/FSM_onehot_CurrentState_reg[8]_0[4]
    SLICE_X86Y107        LUT3 (Prop_lut3_I2_O)        0.325     1.063 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.809     1.872    memory_unit/address_counter/AR[0]
    SLICE_X87Y107        FDCE                                         f  memory_unit/address_counter/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.595     8.574    memory_unit/address_counter/CLK
    SLICE_X87Y107        FDCE                                         r  memory_unit/address_counter/count_reg[10]/C
                         clock pessimism              0.560     9.134    
                         clock uncertainty           -0.067     9.066    
    SLICE_X87Y107        FDCE (Recov_fdce_C_CLR)     -0.607     8.459    memory_unit/address_counter/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  6.588    

Slack (MET) :             6.588ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.744ns (27.556%)  route 1.956ns (72.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.712    -0.828    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=9, routed)           1.147     0.738    main_FSM/FSM_onehot_CurrentState_reg[8]_0[4]
    SLICE_X86Y107        LUT3 (Prop_lut3_I2_O)        0.325     1.063 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.809     1.872    memory_unit/address_counter/AR[0]
    SLICE_X87Y107        FDCE                                         f  memory_unit/address_counter/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.595     8.574    memory_unit/address_counter/CLK
    SLICE_X87Y107        FDCE                                         r  memory_unit/address_counter/count_reg[6]/C
                         clock pessimism              0.560     9.134    
                         clock uncertainty           -0.067     9.066    
    SLICE_X87Y107        FDCE (Recov_fdce_C_CLR)     -0.607     8.459    memory_unit/address_counter/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  6.588    

Slack (MET) :             6.588ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.744ns (27.556%)  route 1.956ns (72.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.712    -0.828    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=9, routed)           1.147     0.738    main_FSM/FSM_onehot_CurrentState_reg[8]_0[4]
    SLICE_X86Y107        LUT3 (Prop_lut3_I2_O)        0.325     1.063 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.809     1.872    memory_unit/address_counter/AR[0]
    SLICE_X87Y107        FDCE                                         f  memory_unit/address_counter/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.595     8.574    memory_unit/address_counter/CLK
    SLICE_X87Y107        FDCE                                         r  memory_unit/address_counter/count_reg[7]/C
                         clock pessimism              0.560     9.134    
                         clock uncertainty           -0.067     9.066    
    SLICE_X87Y107        FDCE (Recov_fdce_C_CLR)     -0.607     8.459    memory_unit/address_counter/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  6.588    

Slack (MET) :             6.588ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.744ns (27.556%)  route 1.956ns (72.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.712    -0.828    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=9, routed)           1.147     0.738    main_FSM/FSM_onehot_CurrentState_reg[8]_0[4]
    SLICE_X86Y107        LUT3 (Prop_lut3_I2_O)        0.325     1.063 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.809     1.872    memory_unit/address_counter/AR[0]
    SLICE_X87Y107        FDCE                                         f  memory_unit/address_counter/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.595     8.574    memory_unit/address_counter/CLK
    SLICE_X87Y107        FDCE                                         r  memory_unit/address_counter/count_reg[8]/C
                         clock pessimism              0.560     9.134    
                         clock uncertainty           -0.067     9.066    
    SLICE_X87Y107        FDCE (Recov_fdce_C_CLR)     -0.607     8.459    memory_unit/address_counter/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  6.588    

Slack (MET) :             6.588ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.744ns (27.556%)  route 1.956ns (72.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.712    -0.828    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=9, routed)           1.147     0.738    main_FSM/FSM_onehot_CurrentState_reg[8]_0[4]
    SLICE_X86Y107        LUT3 (Prop_lut3_I2_O)        0.325     1.063 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.809     1.872    memory_unit/address_counter/AR[0]
    SLICE_X87Y107        FDCE                                         f  memory_unit/address_counter/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.595     8.574    memory_unit/address_counter/CLK
    SLICE_X87Y107        FDCE                                         r  memory_unit/address_counter/count_reg[9]/C
                         clock pessimism              0.560     9.134    
                         clock uncertainty           -0.067     9.066    
    SLICE_X87Y107        FDCE (Recov_fdce_C_CLR)     -0.607     8.459    memory_unit/address_counter/count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  6.588    

Slack (MET) :             6.614ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 0.744ns (27.818%)  route 1.931ns (72.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.712    -0.828    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=9, routed)           1.147     0.738    main_FSM/FSM_onehot_CurrentState_reg[8]_0[4]
    SLICE_X86Y107        LUT3 (Prop_lut3_I2_O)        0.325     1.063 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.783     1.846    memory_unit/address_counter/AR[0]
    SLICE_X89Y106        FDCE                                         f  memory_unit/address_counter/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.596     8.575    memory_unit/address_counter/CLK
    SLICE_X89Y106        FDCE                                         r  memory_unit/address_counter/count_reg[0]/C
                         clock pessimism              0.560     9.135    
                         clock uncertainty           -0.067     9.067    
    SLICE_X89Y106        FDCE (Recov_fdce_C_CLR)     -0.607     8.460    memory_unit/address_counter/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -1.846    
  -------------------------------------------------------------------
                         slack                                  6.614    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.718ns (27.248%)  route 1.917ns (72.752%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.712    -0.828    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=9, routed)           1.147     0.738    main_FSM/FSM_onehot_CurrentState_reg[8]_0[4]
    SLICE_X86Y107        LUT2 (Prop_lut2_I1_O)        0.299     1.037 f  main_FSM/count[10]_i_2__1/O
                         net (fo=11, routed)          0.770     1.807    memory_unit/address_counter_test/count_reg[0]_0[0]
    SLICE_X86Y109        FDCE                                         f  memory_unit/address_counter_test/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.594     8.573    memory_unit/address_counter_test/CLK
    SLICE_X86Y109        FDCE                                         r  memory_unit/address_counter_test/count_reg[10]/C
                         clock pessimism              0.560     9.133    
                         clock uncertainty           -0.067     9.065    
    SLICE_X86Y109        FDCE (Recov_fdce_C_CLR)     -0.405     8.660    memory_unit/address_counter_test/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                          -1.807    
  -------------------------------------------------------------------
                         slack                                  6.853    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.718ns (27.248%)  route 1.917ns (72.752%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.712    -0.828    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=9, routed)           1.147     0.738    main_FSM/FSM_onehot_CurrentState_reg[8]_0[4]
    SLICE_X86Y107        LUT2 (Prop_lut2_I1_O)        0.299     1.037 f  main_FSM/count[10]_i_2__1/O
                         net (fo=11, routed)          0.770     1.807    memory_unit/address_counter_test/count_reg[0]_0[0]
    SLICE_X86Y109        FDCE                                         f  memory_unit/address_counter_test/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.594     8.573    memory_unit/address_counter_test/CLK
    SLICE_X86Y109        FDCE                                         r  memory_unit/address_counter_test/count_reg[4]/C
                         clock pessimism              0.560     9.133    
                         clock uncertainty           -0.067     9.065    
    SLICE_X86Y109        FDCE (Recov_fdce_C_CLR)     -0.405     8.660    memory_unit/address_counter_test/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                          -1.807    
  -------------------------------------------------------------------
                         slack                                  6.853    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.718ns (27.248%)  route 1.917ns (72.752%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.712    -0.828    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=9, routed)           1.147     0.738    main_FSM/FSM_onehot_CurrentState_reg[8]_0[4]
    SLICE_X86Y107        LUT2 (Prop_lut2_I1_O)        0.299     1.037 f  main_FSM/count[10]_i_2__1/O
                         net (fo=11, routed)          0.770     1.807    memory_unit/address_counter_test/count_reg[0]_0[0]
    SLICE_X86Y109        FDCE                                         f  memory_unit/address_counter_test/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.594     8.573    memory_unit/address_counter_test/CLK
    SLICE_X86Y109        FDCE                                         r  memory_unit/address_counter_test/count_reg[8]/C
                         clock pessimism              0.560     9.133    
                         clock uncertainty           -0.067     9.065    
    SLICE_X86Y109        FDCE (Recov_fdce_C_CLR)     -0.405     8.660    memory_unit/address_counter_test/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                          -1.807    
  -------------------------------------------------------------------
                         slack                                  6.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.187ns (29.634%)  route 0.444ns (70.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.241    -0.184    main_FSM/FSM_onehot_CurrentState_reg[8]_0[3]
    SLICE_X86Y110        LUT3 (Prop_lut3_I1_O)        0.046    -0.138 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.203     0.065    memory_unit/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X86Y110        FDCE                                         f  memory_unit/address_counter_rapido/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.802    memory_unit/address_counter_rapido/CLK
    SLICE_X86Y110        FDCE                                         r  memory_unit/address_counter_rapido/count_reg[5]/C
                         clock pessimism              0.275    -0.527    
    SLICE_X86Y110        FDCE (Remov_fdce_C_CLR)     -0.154    -0.681    memory_unit/address_counter_rapido/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.681    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.187ns (29.602%)  route 0.445ns (70.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.241    -0.184    main_FSM/FSM_onehot_CurrentState_reg[8]_0[3]
    SLICE_X86Y110        LUT3 (Prop_lut3_I1_O)        0.046    -0.138 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.204     0.066    memory_unit/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X85Y109        FDCE                                         f  memory_unit/address_counter_rapido/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.802    memory_unit/address_counter_rapido/CLK
    SLICE_X85Y109        FDCE                                         r  memory_unit/address_counter_rapido/count_reg[0]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X85Y109        FDCE (Remov_fdce_C_CLR)     -0.154    -0.703    memory_unit/address_counter_rapido/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.187ns (29.602%)  route 0.445ns (70.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.241    -0.184    main_FSM/FSM_onehot_CurrentState_reg[8]_0[3]
    SLICE_X86Y110        LUT3 (Prop_lut3_I1_O)        0.046    -0.138 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.204     0.066    memory_unit/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X85Y109        FDCE                                         f  memory_unit/address_counter_rapido/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.802    memory_unit/address_counter_rapido/CLK
    SLICE_X85Y109        FDCE                                         r  memory_unit/address_counter_rapido/count_reg[1]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X85Y109        FDCE (Remov_fdce_C_CLR)     -0.154    -0.703    memory_unit/address_counter_rapido/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.618%)  route 0.570ns (75.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.354    -0.071    main_FSM/FSM_onehot_CurrentState_reg[8]_0[3]
    SLICE_X86Y107        LUT2 (Prop_lut2_I0_O)        0.045    -0.026 f  main_FSM/count[10]_i_2__1/O
                         net (fo=11, routed)          0.215     0.189    memory_unit/address_counter_test/count_reg[0]_0[0]
    SLICE_X87Y108        FDCE                                         f  memory_unit/address_counter_test/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.801    memory_unit/address_counter_test/CLK
    SLICE_X87Y108        FDCE                                         r  memory_unit/address_counter_test/count_reg[5]/C
                         clock pessimism              0.275    -0.526    
    SLICE_X87Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.618    memory_unit/address_counter_test/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.187ns (25.807%)  route 0.538ns (74.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.354    -0.071    main_FSM/FSM_onehot_CurrentState_reg[8]_0[3]
    SLICE_X86Y107        LUT3 (Prop_lut3_I1_O)        0.046    -0.025 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.183     0.158    memory_unit/address_counter/AR[0]
    SLICE_X89Y107        FDCE                                         f  memory_unit/address_counter/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.801    memory_unit/address_counter/CLK
    SLICE_X89Y107        FDCE                                         r  memory_unit/address_counter/count_reg[1]/C
                         clock pessimism              0.275    -0.526    
    SLICE_X89Y107        FDCE (Remov_fdce_C_CLR)     -0.154    -0.680    memory_unit/address_counter/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.187ns (25.807%)  route 0.538ns (74.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.354    -0.071    main_FSM/FSM_onehot_CurrentState_reg[8]_0[3]
    SLICE_X86Y107        LUT3 (Prop_lut3_I1_O)        0.046    -0.025 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.183     0.158    memory_unit/address_counter/AR[0]
    SLICE_X89Y107        FDCE                                         f  memory_unit/address_counter/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.801    memory_unit/address_counter/CLK
    SLICE_X89Y107        FDCE                                         r  memory_unit/address_counter/count_reg[2]/C
                         clock pessimism              0.275    -0.526    
    SLICE_X89Y107        FDCE (Remov_fdce_C_CLR)     -0.154    -0.680    memory_unit/address_counter/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.187ns (25.807%)  route 0.538ns (74.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.354    -0.071    main_FSM/FSM_onehot_CurrentState_reg[8]_0[3]
    SLICE_X86Y107        LUT3 (Prop_lut3_I1_O)        0.046    -0.025 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.183     0.158    memory_unit/address_counter/AR[0]
    SLICE_X89Y107        FDCE                                         f  memory_unit/address_counter/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.801    memory_unit/address_counter/CLK
    SLICE_X89Y107        FDCE                                         r  memory_unit/address_counter/count_reg[3]/C
                         clock pessimism              0.275    -0.526    
    SLICE_X89Y107        FDCE (Remov_fdce_C_CLR)     -0.154    -0.680    memory_unit/address_counter/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.187ns (25.807%)  route 0.538ns (74.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.354    -0.071    main_FSM/FSM_onehot_CurrentState_reg[8]_0[3]
    SLICE_X86Y107        LUT3 (Prop_lut3_I1_O)        0.046    -0.025 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.183     0.158    memory_unit/address_counter/AR[0]
    SLICE_X89Y107        FDCE                                         f  memory_unit/address_counter/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.801    memory_unit/address_counter/CLK
    SLICE_X89Y107        FDCE                                         r  memory_unit/address_counter/count_reg[4]/C
                         clock pessimism              0.275    -0.526    
    SLICE_X89Y107        FDCE (Remov_fdce_C_CLR)     -0.154    -0.680    memory_unit/address_counter/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.187ns (25.807%)  route 0.538ns (74.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.354    -0.071    main_FSM/FSM_onehot_CurrentState_reg[8]_0[3]
    SLICE_X86Y107        LUT3 (Prop_lut3_I1_O)        0.046    -0.025 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.183     0.158    memory_unit/address_counter/AR[0]
    SLICE_X89Y107        FDCE                                         f  memory_unit/address_counter/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.801    memory_unit/address_counter/CLK
    SLICE_X89Y107        FDCE                                         r  memory_unit/address_counter/count_reg[5]/C
                         clock pessimism              0.275    -0.526    
    SLICE_X89Y107        FDCE (Remov_fdce_C_CLR)     -0.154    -0.680    memory_unit/address_counter/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.186ns (22.715%)  route 0.633ns (77.285%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    main_FSM/CLK
    SLICE_X85Y110        FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.354    -0.071    main_FSM/FSM_onehot_CurrentState_reg[8]_0[3]
    SLICE_X86Y107        LUT2 (Prop_lut2_I0_O)        0.045    -0.026 f  main_FSM/count[10]_i_2__1/O
                         net (fo=11, routed)          0.279     0.253    memory_unit/address_counter_test/count_reg[0]_0[0]
    SLICE_X87Y109        FDCE                                         f  memory_unit/address_counter_test/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.801    memory_unit/address_counter_test/CLK
    SLICE_X87Y109        FDCE                                         r  memory_unit/address_counter_test/count_reg[0]/C
                         clock pessimism              0.275    -0.526    
    SLICE_X87Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.618    memory_unit/address_counter_test/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.871    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_basic_inst/uart_tx_blk/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_usb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.263ns  (logic 4.259ns (51.549%)  route 4.003ns (48.451%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.713    -0.827    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X87Y111        FDRE                                         r  uart_basic_inst/uart_tx_blk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y111        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  uart_basic_inst/uart_tx_blk/counter_reg[0]/Q
                         net (fo=6, routed)           1.021     0.650    uart_basic_inst/uart_tx_blk/counter[0]
    SLICE_X87Y112        LUT6 (Prop_lut6_I4_O)        0.124     0.774 r  uart_basic_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.845     1.618    uart_basic_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_2_n_0
    SLICE_X87Y112        LUT5 (Prop_lut5_I0_O)        0.124     1.742 r  uart_basic_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.138     3.880    uart_tx_usb_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555     7.436 r  uart_tx_usb_OBUF_inst/O
                         net (fo=0)                   0.000     7.436    uart_tx_usb
    D4                                                                r  uart_tx_usb (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_basic_inst/uart_tx_blk/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_usb
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.178ns  (logic 1.442ns (66.193%)  route 0.736ns (33.807%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X87Y112        FDRE                                         r  uart_basic_inst/uart_tx_blk/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  uart_basic_inst/uart_tx_blk/counter_reg[2]/Q
                         net (fo=3, routed)           0.181    -0.244    uart_basic_inst/uart_tx_blk/counter[2]
    SLICE_X87Y112        LUT5 (Prop_lut5_I1_O)        0.045    -0.199 r  uart_basic_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.555     0.356    uart_tx_usb_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     1.612 r  uart_tx_usb_OBUF_inst/O
                         net (fo=0)                   0.000     1.612    uart_tx_usb
    D4                                                                r  uart_tx_usb (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_basic_inst/uart_tx_blk/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_usb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.263ns  (logic 4.259ns (51.549%)  route 4.003ns (48.451%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.713    -0.827    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X87Y111        FDRE                                         r  uart_basic_inst/uart_tx_blk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y111        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  uart_basic_inst/uart_tx_blk/counter_reg[0]/Q
                         net (fo=6, routed)           1.021     0.650    uart_basic_inst/uart_tx_blk/counter[0]
    SLICE_X87Y112        LUT6 (Prop_lut6_I4_O)        0.124     0.774 r  uart_basic_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.845     1.618    uart_basic_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_2_n_0
    SLICE_X87Y112        LUT5 (Prop_lut5_I0_O)        0.124     1.742 r  uart_basic_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.138     3.880    uart_tx_usb_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555     7.436 r  uart_tx_usb_OBUF_inst/O
                         net (fo=0)                   0.000     7.436    uart_tx_usb
    D4                                                                r  uart_tx_usb (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_basic_inst/uart_tx_blk/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_usb
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.178ns  (logic 1.442ns (66.193%)  route 0.736ns (33.807%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.598    -0.566    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X87Y112        FDRE                                         r  uart_basic_inst/uart_tx_blk/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  uart_basic_inst/uart_tx_blk/counter_reg[2]/Q
                         net (fo=3, routed)           0.181    -0.244    uart_basic_inst/uart_tx_blk/counter[2]
    SLICE_X87Y112        LUT5 (Prop_lut5_I1_O)        0.045    -0.199 r  uart_basic_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.555     0.356    uart_tx_usb_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     1.612 r  uart_tx_usb_OBUF_inst/O
                         net (fo=0)                   0.000     1.612    uart_tx_usb
    D4                                                                r  uart_tx_usb (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk100MHZ/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk100MHZ/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk100MHZ/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk100MHZ/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk100MHZ/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk100MHZ/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk100MHZ/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk100MHZ/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk100MHZ/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk100MHZ/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            58 Endpoints
Min Delay            58 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/bit_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.771ns  (logic 1.631ns (20.989%)  route 6.140ns (79.011%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.577     6.084    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X82Y109        LUT1 (Prop_lut1_I0_O)        0.124     6.208 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=54, routed)          1.563     7.771    uart_basic_inst/uart_rx_blk/reset_n
    SLICE_X84Y115        FDRE                                         r  uart_basic_inst/uart_rx_blk/bit_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.588    -1.433    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X84Y115        FDRE                                         r  uart_basic_inst/uart_rx_blk/bit_counter_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/bit_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.771ns  (logic 1.631ns (20.989%)  route 6.140ns (79.011%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.577     6.084    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X82Y109        LUT1 (Prop_lut1_I0_O)        0.124     6.208 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=54, routed)          1.563     7.771    uart_basic_inst/uart_rx_blk/reset_n
    SLICE_X84Y115        FDRE                                         r  uart_basic_inst/uart_rx_blk/bit_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.588    -1.433    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X84Y115        FDRE                                         r  uart_basic_inst/uart_rx_blk/bit_counter_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.651ns  (logic 1.631ns (21.319%)  route 6.020ns (78.681%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.577     6.084    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X82Y109        LUT1 (Prop_lut1_I0_O)        0.124     6.208 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=54, routed)          1.443     7.651    uart_basic_inst/uart_rx_blk/reset_n
    SLICE_X83Y114        FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.589    -1.432    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X83Y114        FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/bit_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.651ns  (logic 1.631ns (21.319%)  route 6.020ns (78.681%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.577     6.084    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X82Y109        LUT1 (Prop_lut1_I0_O)        0.124     6.208 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=54, routed)          1.443     7.651    uart_basic_inst/uart_rx_blk/reset_n
    SLICE_X83Y114        FDRE                                         r  uart_basic_inst/uart_rx_blk/bit_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.589    -1.432    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X83Y114        FDRE                                         r  uart_basic_inst/uart_rx_blk/bit_counter_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.629ns  (logic 1.631ns (21.379%)  route 5.998ns (78.621%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.577     6.084    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X82Y109        LUT1 (Prop_lut1_I0_O)        0.124     6.208 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=54, routed)          1.421     7.629    uart_basic_inst/uart_rx_blk/reset_n
    SLICE_X84Y114        FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.589    -1.432    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X84Y114        FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.629ns  (logic 1.631ns (21.379%)  route 5.998ns (78.621%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.577     6.084    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X82Y109        LUT1 (Prop_lut1_I0_O)        0.124     6.208 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=54, routed)          1.421     7.629    uart_basic_inst/uart_rx_blk/reset_n
    SLICE_X84Y114        FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.589    -1.432    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X84Y114        FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/din_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.531ns  (logic 1.631ns (21.659%)  route 5.900ns (78.341%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.577     6.084    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X82Y109        LUT1 (Prop_lut1_I0_O)        0.124     6.208 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=54, routed)          1.322     7.531    memory_unit/SR[0]
    SLICE_X82Y111        FDRE                                         r  memory_unit/din_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.591    -1.430    memory_unit/CLK
    SLICE_X82Y111        FDRE                                         r  memory_unit/din_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/din_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.531ns  (logic 1.631ns (21.659%)  route 5.900ns (78.341%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.577     6.084    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X82Y109        LUT1 (Prop_lut1_I0_O)        0.124     6.208 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=54, routed)          1.322     7.531    memory_unit/SR[0]
    SLICE_X82Y111        FDRE                                         r  memory_unit/din_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.591    -1.430    memory_unit/CLK
    SLICE_X82Y111        FDRE                                         r  memory_unit/din_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/rx_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.526ns  (logic 1.631ns (21.671%)  route 5.895ns (78.329%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.577     6.084    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X82Y109        LUT1 (Prop_lut1_I0_O)        0.124     6.208 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=54, routed)          1.318     7.526    uart_basic_inst/uart_rx_blk/reset_n
    SLICE_X83Y111        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.591    -1.430    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X83Y111        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.466ns  (logic 1.631ns (21.847%)  route 5.835ns (78.153%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.577     6.084    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X82Y109        LUT1 (Prop_lut1_I0_O)        0.124     6.208 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=54, routed)          1.257     7.466    memory_unit/distancia_FSM/SR[0]
    SLICE_X86Y113        FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.591    -1.430    memory_unit/distancia_FSM/CLK
    SLICE_X86Y113        FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.257ns (28.477%)  route 0.647ns (71.523%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  uart_rx_IBUF_inst/O
                         net (fo=1, routed)           0.647     0.904    uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]_0[0]
    SLICE_X86Y115        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.866    -0.806    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X86Y115        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.218ns  (logic 0.320ns (14.406%)  route 1.899ns (85.594%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.899     2.173    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X83Y116        LUT6 (Prop_lut6_I5_O)        0.045     2.218 r  uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.218    uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1_n_0
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.865    -0.808    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.219ns  (logic 0.320ns (14.400%)  route 1.900ns (85.600%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.900     2.174    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X83Y116        LUT5 (Prop_lut5_I4_O)        0.045     2.219 r  uart_basic_inst/uart_rx_blk/spacing_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.219    uart_basic_inst/uart_rx_blk/spacing_counter[1]_i_1_n_0
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.865    -0.808    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.356ns  (logic 0.320ns (13.566%)  route 2.036ns (86.434%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           2.036     2.311    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X83Y115        LUT6 (Prop_lut6_I5_O)        0.045     2.356 r  uart_basic_inst/uart_rx_blk/spacing_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.356    uart_basic_inst/uart_rx_blk/spacing_counter[0]_i_1_n_0
    SLICE_X83Y115        FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.866    -0.807    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X83Y115        FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/rx_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.571ns  (logic 0.320ns (12.429%)  route 2.252ns (87.571%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           2.107     2.382    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X82Y109        LUT1 (Prop_lut1_I0_O)        0.045     2.427 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=54, routed)          0.145     2.571    uart_basic_inst/uart_rx_blk/reset_n
    SLICE_X82Y108        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.802    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X82Y108        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/rx_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.571ns  (logic 0.320ns (12.429%)  route 2.252ns (87.571%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           2.107     2.382    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X82Y109        LUT1 (Prop_lut1_I0_O)        0.045     2.427 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=54, routed)          0.145     2.571    uart_basic_inst/uart_rx_blk/reset_n
    SLICE_X82Y108        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.802    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X82Y108        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/rx_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.571ns  (logic 0.320ns (12.429%)  route 2.252ns (87.571%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           2.107     2.382    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X82Y109        LUT1 (Prop_lut1_I0_O)        0.045     2.427 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=54, routed)          0.145     2.571    uart_basic_inst/uart_rx_blk/reset_n
    SLICE_X82Y108        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.802    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X82Y108        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/rx_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.571ns  (logic 0.320ns (12.429%)  route 2.252ns (87.571%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           2.107     2.382    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X82Y109        LUT1 (Prop_lut1_I0_O)        0.045     2.427 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=54, routed)          0.145     2.571    uart_basic_inst/uart_rx_blk/reset_n
    SLICE_X82Y108        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.802    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X82Y108        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/rx_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.571ns  (logic 0.320ns (12.429%)  route 2.252ns (87.571%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           2.107     2.382    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X82Y109        LUT1 (Prop_lut1_I0_O)        0.045     2.427 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=54, routed)          0.145     2.571    uart_basic_inst/uart_rx_blk/reset_n
    SLICE_X82Y108        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.802    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X82Y108        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/rx_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.571ns  (logic 0.320ns (12.429%)  route 2.252ns (87.571%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           2.107     2.382    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X82Y109        LUT1 (Prop_lut1_I0_O)        0.045     2.427 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=54, routed)          0.145     2.571    uart_basic_inst/uart_rx_blk/reset_n
    SLICE_X82Y108        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.802    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X82Y108        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay            58 Endpoints
Min Delay            58 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/bit_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.771ns  (logic 1.631ns (20.989%)  route 6.140ns (79.011%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.577     6.084    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X82Y109        LUT1 (Prop_lut1_I0_O)        0.124     6.208 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=54, routed)          1.563     7.771    uart_basic_inst/uart_rx_blk/reset_n
    SLICE_X84Y115        FDRE                                         r  uart_basic_inst/uart_rx_blk/bit_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.588    -1.433    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X84Y115        FDRE                                         r  uart_basic_inst/uart_rx_blk/bit_counter_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/bit_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.771ns  (logic 1.631ns (20.989%)  route 6.140ns (79.011%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.577     6.084    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X82Y109        LUT1 (Prop_lut1_I0_O)        0.124     6.208 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=54, routed)          1.563     7.771    uart_basic_inst/uart_rx_blk/reset_n
    SLICE_X84Y115        FDRE                                         r  uart_basic_inst/uart_rx_blk/bit_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.588    -1.433    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X84Y115        FDRE                                         r  uart_basic_inst/uart_rx_blk/bit_counter_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.651ns  (logic 1.631ns (21.319%)  route 6.020ns (78.681%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.577     6.084    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X82Y109        LUT1 (Prop_lut1_I0_O)        0.124     6.208 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=54, routed)          1.443     7.651    uart_basic_inst/uart_rx_blk/reset_n
    SLICE_X83Y114        FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.589    -1.432    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X83Y114        FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/bit_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.651ns  (logic 1.631ns (21.319%)  route 6.020ns (78.681%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.577     6.084    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X82Y109        LUT1 (Prop_lut1_I0_O)        0.124     6.208 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=54, routed)          1.443     7.651    uart_basic_inst/uart_rx_blk/reset_n
    SLICE_X83Y114        FDRE                                         r  uart_basic_inst/uart_rx_blk/bit_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.589    -1.432    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X83Y114        FDRE                                         r  uart_basic_inst/uart_rx_blk/bit_counter_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.629ns  (logic 1.631ns (21.379%)  route 5.998ns (78.621%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.577     6.084    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X82Y109        LUT1 (Prop_lut1_I0_O)        0.124     6.208 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=54, routed)          1.421     7.629    uart_basic_inst/uart_rx_blk/reset_n
    SLICE_X84Y114        FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.589    -1.432    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X84Y114        FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.629ns  (logic 1.631ns (21.379%)  route 5.998ns (78.621%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.577     6.084    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X82Y109        LUT1 (Prop_lut1_I0_O)        0.124     6.208 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=54, routed)          1.421     7.629    uart_basic_inst/uart_rx_blk/reset_n
    SLICE_X84Y114        FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.589    -1.432    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X84Y114        FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/din_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.531ns  (logic 1.631ns (21.659%)  route 5.900ns (78.341%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.577     6.084    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X82Y109        LUT1 (Prop_lut1_I0_O)        0.124     6.208 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=54, routed)          1.322     7.531    memory_unit/SR[0]
    SLICE_X82Y111        FDRE                                         r  memory_unit/din_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.591    -1.430    memory_unit/CLK
    SLICE_X82Y111        FDRE                                         r  memory_unit/din_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/din_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.531ns  (logic 1.631ns (21.659%)  route 5.900ns (78.341%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.577     6.084    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X82Y109        LUT1 (Prop_lut1_I0_O)        0.124     6.208 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=54, routed)          1.322     7.531    memory_unit/SR[0]
    SLICE_X82Y111        FDRE                                         r  memory_unit/din_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.591    -1.430    memory_unit/CLK
    SLICE_X82Y111        FDRE                                         r  memory_unit/din_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/rx_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.526ns  (logic 1.631ns (21.671%)  route 5.895ns (78.329%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.577     6.084    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X82Y109        LUT1 (Prop_lut1_I0_O)        0.124     6.208 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=54, routed)          1.318     7.526    uart_basic_inst/uart_rx_blk/reset_n
    SLICE_X83Y111        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.591    -1.430    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X83Y111        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.466ns  (logic 1.631ns (21.847%)  route 5.835ns (78.153%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.577     6.084    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X82Y109        LUT1 (Prop_lut1_I0_O)        0.124     6.208 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=54, routed)          1.257     7.466    memory_unit/distancia_FSM/SR[0]
    SLICE_X86Y113        FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         1.591    -1.430    memory_unit/distancia_FSM/CLK
    SLICE_X86Y113        FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.257ns (28.477%)  route 0.647ns (71.523%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  uart_rx_IBUF_inst/O
                         net (fo=1, routed)           0.647     0.904    uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]_0[0]
    SLICE_X86Y115        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.866    -0.806    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X86Y115        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.218ns  (logic 0.320ns (14.406%)  route 1.899ns (85.594%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.899     2.173    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X83Y116        LUT6 (Prop_lut6_I5_O)        0.045     2.218 r  uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.218    uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1_n_0
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.865    -0.808    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.219ns  (logic 0.320ns (14.400%)  route 1.900ns (85.600%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.900     2.174    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X83Y116        LUT5 (Prop_lut5_I4_O)        0.045     2.219 r  uart_basic_inst/uart_rx_blk/spacing_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.219    uart_basic_inst/uart_rx_blk/spacing_counter[1]_i_1_n_0
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.865    -0.808    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.356ns  (logic 0.320ns (13.566%)  route 2.036ns (86.434%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           2.036     2.311    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X83Y115        LUT6 (Prop_lut6_I5_O)        0.045     2.356 r  uart_basic_inst/uart_rx_blk/spacing_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.356    uart_basic_inst/uart_rx_blk/spacing_counter[0]_i_1_n_0
    SLICE_X83Y115        FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.866    -0.807    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X83Y115        FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/rx_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.571ns  (logic 0.320ns (12.429%)  route 2.252ns (87.571%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           2.107     2.382    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X82Y109        LUT1 (Prop_lut1_I0_O)        0.045     2.427 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=54, routed)          0.145     2.571    uart_basic_inst/uart_rx_blk/reset_n
    SLICE_X82Y108        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.802    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X82Y108        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/rx_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.571ns  (logic 0.320ns (12.429%)  route 2.252ns (87.571%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           2.107     2.382    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X82Y109        LUT1 (Prop_lut1_I0_O)        0.045     2.427 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=54, routed)          0.145     2.571    uart_basic_inst/uart_rx_blk/reset_n
    SLICE_X82Y108        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.802    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X82Y108        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/rx_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.571ns  (logic 0.320ns (12.429%)  route 2.252ns (87.571%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           2.107     2.382    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X82Y109        LUT1 (Prop_lut1_I0_O)        0.045     2.427 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=54, routed)          0.145     2.571    uart_basic_inst/uart_rx_blk/reset_n
    SLICE_X82Y108        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.802    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X82Y108        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/rx_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.571ns  (logic 0.320ns (12.429%)  route 2.252ns (87.571%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           2.107     2.382    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X82Y109        LUT1 (Prop_lut1_I0_O)        0.045     2.427 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=54, routed)          0.145     2.571    uart_basic_inst/uart_rx_blk/reset_n
    SLICE_X82Y108        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.802    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X82Y108        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/rx_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.571ns  (logic 0.320ns (12.429%)  route 2.252ns (87.571%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           2.107     2.382    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X82Y109        LUT1 (Prop_lut1_I0_O)        0.045     2.427 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=54, routed)          0.145     2.571    uart_basic_inst/uart_rx_blk/reset_n
    SLICE_X82Y108        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.802    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X82Y108        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/rx_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.571ns  (logic 0.320ns (12.429%)  route 2.252ns (87.571%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           2.107     2.382    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X82Y109        LUT1 (Prop_lut1_I0_O)        0.045     2.427 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=54, routed)          0.145     2.571    uart_basic_inst/uart_rx_blk/reset_n
    SLICE_X82Y108        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=170, routed)         0.871    -0.802    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X82Y108        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[6]/C





