Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Mar  1 00:36:57 2019
| Host         : hubbery running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   175 |
| Unused register locations in slices containing registers |   350 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|      4 |            3 |
|      8 |           19 |
|     10 |           19 |
|     12 |           10 |
|     14 |            1 |
|    16+ |          120 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             406 |           77 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             998 |          151 |
| Yes          | No                    | No                     |            3256 |          383 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2342 |          304 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                                          Enable Signal                                                                                         |                                                                        Set/Reset Signal                                                                       | Slice Load Count | Bel Load Count |
+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/E[0]                                                                                                                               |                                                                                                                                                               |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                            |                                                                                                                                                               |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_srls[0].srl_nx1/shift              |                                                                                                                                                               |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                  |                                                                                                                                                               |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                      |                                                                                                                                                               |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                               |                                                                                                                                                               |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                     |                                                                                                                                                               |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_srls[3].srl_nx1/shift                           |                                                                                                                                                               |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                    |                                                                                                                                                               |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/read_offset_reg[0]                                          | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                         |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                | system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                           | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0              |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                   | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0 |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                      |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                | system_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                        |                                                                                                                                                               |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                    |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                    |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                           | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer_reg[1128]         |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                     | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                        |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                   | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                      |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_pipelined.load_mesg                             |                                                                                                                                                               |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                   |                                                                                                                                                               |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                         |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/read_offset_reg[0]                                                             | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                         |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXIS_MM2S_inst/fifo_mm2s_inst/memory_reg_0_31_30_31_i_1_n_0                                                                                           | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXIS_MM2S_inst/fifo_mm2s_inst/fifo_cnt[5]_i_1_n_0                                                                    |                1 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_len[4]_i_1__0_n_0                                                                                                            | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/SR[0]                                                                                             |                1 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXIS_MM2S_inst/fifo_mm2s_inst/p_1_in                                                                                                                  | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXIS_MM2S_inst/fifo_mm2s_inst/fifo_cnt[5]_i_1_n_0                                                                    |                1 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_index0                                                                                                                        | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_index[4]_i_1_n_0                                                                             |                1 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0        |                                                                                                                                                               |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_len[4]_i_1_n_0                                                                                                               | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/SR[0]                                                                                             |                1 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/memory_reg_0_31_30_31_i_1__0_n_0                                                                                        | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/fifo_cnt[5]_i_1__0_n_0                                                                 |                1 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/p_1_in                                                                                                                  | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/fifo_cnt[5]_i_1__0_n_0                                                                 |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/axi_awvalid_i_1_n_0                                                                               |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/exit_bready                                                                                                                        | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_srls[4].srl_nx1/shift                      |                                                                                                                                                               |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/image_process_v1_0_0/inst/u_fifo_0/p_1_in                                                                                                                                             | system_i/image_process_v1_0_0/inst/u_pipelined_unit/u_gray_shift/SR[0]                                                                                        |                1 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.load_mesg                        |                                                                                                                                                               |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/image_process_v1_0_0/inst/u_fifo_0/p_2_in                                                                                                                                             | system_i/image_process_v1_0_0/inst/u_pipelined_unit/u_gray_shift/SR[0]                                                                                        |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                         |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual |                                                                                                                                                               |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                         |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                             | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                         |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_index0                                                                                                                       | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_index[4]_i_1_n_0                                                                            |                1 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/image_process_v1_0_0/inst/u_fifo_0/fifo_cnt                                                                                                                                           | system_i/image_process_v1_0_0/inst/u_pipelined_unit/u_gray_shift/SR[0]                                                                                        |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/fifo_cnt                                                                                                                | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/fifo_cnt[5]_i_1__0_n_0                                                                 |                1 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                              | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                             | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                       | system_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                               |                1 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                  | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                 |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push68_out                                                                        |                                                                                                                                                               |                1 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                       | system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                               |                1 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                             | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXIS_MM2S_inst/fifo_mm2s_inst/fifo_cnt                                                                                                                | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXIS_MM2S_inst/fifo_mm2s_inst/fifo_cnt[5]_i_1_n_0                                                                    |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/s_axi_wready                                                                                                                       | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/p_1_in[7]                                                                                                                               | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                    |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/p_1_in[15]                                                                                                                              | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                    |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/p_1_in[31]                                                                                                                              | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                    |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/p_1_in[23]                                                                                                                              | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                    |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/slv_reg1[15]_i_1_n_0                                                                                                                    | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                    |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                   | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                         |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                             |                                                                                                                                                               |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                      |                                                                                                                                                               |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/beat_cnt_reg[0][0]                                          | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                         |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                         |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                |                                                                                                                                                               |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                         |                                                                                                                                                               |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/beat_cnt_reg[0][0]                                                             | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                         |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][31][3]                                                                |                                                                                                                                                               |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][31][2]                                                                |                                                                                                                                                               |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                           | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                      |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/slv_reg3[15]_i_1_n_0                                                                                                                    | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                    |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/slv_reg2[23]_i_1_n_0                                                                                                                    | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                    |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/slv_reg2[31]_i_1_n_0                                                                                                                    | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                    |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/slv_reg1[31]_i_1_n_0                                                                                                                    | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                    |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/slv_reg1[7]_i_1_n_0                                                                                                                     | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                    |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/slv_reg3[31]_i_1_n_0                                                                                                                    | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                    |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/slv_reg3[7]_i_1_n_0                                                                                                                     | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                    |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/slv_reg2[15]_i_1_n_0                                                                                                                    | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                    |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/slv_reg3[23]_i_1_n_0                                                                                                                    | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                    |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/slv_reg1[23]_i_1_n_0                                                                                                                    | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                    |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/slv_reg2[7]_i_1_n_0                                                                                                                     | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                    |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                         |                2 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][31][0]                                                                |                                                                                                                                                               |                2 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][31][1]                                                                |                                                                                                                                                               |                3 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                         |                3 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[10].srl_nx1/shift_qual                                                           |                                                                                                                                                               |                3 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                    |                                                                                                                                                               |                4 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                    |                4 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_beat_cnt_reg[0][7][0]                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                         |                5 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                   |                                                                                                                                                               |                5 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                             | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                     |                2 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                             | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                     |                2 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                  | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                      |                4 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                              | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                      |                4 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                              | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                      |                3 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                     |                                                                                                                                                               |                5 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                               |                                                                                                                                                               |                4 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                |                                                                                                                                                               |                4 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                  |                                                                                                                                                               |                3 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                   |                                                                                                                                                               |                3 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                        |                                                                                                                                                               |                4 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                 |                                                                                                                                                               |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                |                7 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count[19]_i_1__0_n_0                                                                                                         | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/SR[0]                                                                                             |                6 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count[19]_i_1_n_0                                                                                                            | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/SR[0]                                                                                             |                6 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/push                                            |                                                                                                                                                               |                7 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter                                                                                                                | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/axi_awvalid_i_1_n_0                                                                               |                6 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter                                                                                                                 | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[23]_0                                                                      |                6 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                         | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                        |                5 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                              |                                                                                                                                                               |                6 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/mesg_reg_reg[38][0]                                         |                                                                                                                                                               |                7 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                        |                                                                                                                                                               |                8 |             50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                           |                                                                                                                                                               |                5 |             54 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                    |                                                                                                                                                               |                5 |             54 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                       |                                                                                                                                                               |                7 |             54 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                       |                                                                                                                                                               |                6 |             54 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                  |                                                                                                                                                               |                5 |             54 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                   | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |               10 |             60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                           | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |               10 |             60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/axi_awvalid0                                                                                                                       | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/axi_awaddr0                                                                                       |                8 |             62 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/axi_arvalid0                                                                                                                       | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/axi_araddr0                                                                                       |                8 |             62 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/slv_reg_rden__0                                                                                                                         | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                    |               11 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXIS_MM2S_inst/fifo_mm2s_inst/memory_reg_0_31_30_31_i_1_n_0                                                                                           |                                                                                                                                                               |                4 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/image_process_v1_0_0/inst/u_fifo_0/p_2_in                                                                                                                                             |                                                                                                                                                               |                4 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                  |                                                                                                                                                               |                9 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                         |                                                                                                                                                               |               10 |             72 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                              |                                                                                                                                                               |                9 |             72 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                         |                                                                                                                                                               |                6 |             72 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                        |                                                                                                                                                               |                6 |             74 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                         |                                                                                                                                                               |                7 |             74 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                            |                                                                                                                                                               |               10 |             74 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |               14 |             84 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                       |                                                                                                                                                               |                8 |             86 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                  |                                                                                                                                                               |                9 |             86 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                     |                                                                                                                                                               |               13 |             86 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                       |                                                                                                                                                               |               16 |             86 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                  |                                                                                                                                                               |               10 |             86 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                     |                                                                                                                                                               |               12 |             86 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                |                                                                                                                                                               |               10 |             86 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                           |                                                                                                                                                               |                9 |             86 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                   |                                                                                                                                                               |                8 |             86 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                |                                                                                                                                                               |                9 |             90 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                  |                                                                                                                                                               |               11 |             90 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                              |                                                                                                                                                               |               12 |             92 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                               |                                                                                                                                                               |               12 |             92 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                        |                                                                                                                                                               |               12 |             94 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                      |                                                                                                                                                               |                8 |             94 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                              |                                                                                                                                                               |               11 |             94 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                        |                                                                                                                                                               |               13 |             94 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                            |                                                                                                                                                               |                9 |             94 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                | system_i/image_process_v1_0_0/inst/u_pipelined_unit/u_gray_shift/SR[0]                                                                                        |               10 |             96 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/memory_reg_0_31_30_31_i_1__0_n_0                                                                                        |                                                                                                                                                               |                6 |             96 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/len_r_state                                                                                                                        | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/SR[0]                                                                                             |               14 |            112 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                  | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                 |               13 |            112 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/len_r_state                                                                                                                        | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/SR[0]                                                                                             |               15 |            112 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                |               12 |            114 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                    | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                9 |            116 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                |               13 |            116 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                          | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |               10 |            118 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                            |               16 |            120 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                         |                                                                                                                                                               |                8 |            120 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                          |                                                                                                                                                               |               10 |            120 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                         |               22 |            134 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |               23 |            146 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                          |                                                                                                                                                               |               12 |            146 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                         |                                                                                                                                                               |               12 |            146 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                  | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                 |               16 |            156 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                     |                                                                                                                                                               |               10 |            160 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                      |                                                                                                                                                               |               11 |            176 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                     |                                                                                                                                                               |               11 |            176 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                      |                                                                                                                                                               |               13 |            208 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/SR[0]                                                                                             |               39 |            312 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                |                                                                                                                                                               |               79 |            410 |
+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


