<dec f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='386' type='llvm::SchedDFSResult *'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='464' u='r' c='_ZNK4llvm17ScheduleDAGMILive12getDFSResultEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='923' u='r' c='_ZN4llvm17ScheduleDAGMILiveD1Ev'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1227' u='r' c='_ZN4llvm17ScheduleDAGMILive8scheduleEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1228' u='r' c='_ZN4llvm17ScheduleDAGMILive8scheduleEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1231' u='r' c='_ZN4llvm17ScheduleDAGMILive8scheduleEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1278' u='r' c='_ZN4llvm17ScheduleDAGMILive16computeDFSResultEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1279' u='w' c='_ZN4llvm17ScheduleDAGMILive16computeDFSResultEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1280' u='r' c='_ZN4llvm17ScheduleDAGMILive16computeDFSResultEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1282' u='r' c='_ZN4llvm17ScheduleDAGMILive16computeDFSResultEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1283' u='r' c='_ZN4llvm17ScheduleDAGMILive16computeDFSResultEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1284' u='r' c='_ZN4llvm17ScheduleDAGMILive16computeDFSResultEv'/>
<offset>20480</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='384'>/// Information about DAG subtrees. If DFSResult is NULL, then SchedulerTrees
  /// will be empty.</doc>
