;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -1, 3
	ADD -816, <0
	MOV 270, 67
	MOV -7, <-20
	SUB <0, -0
	SUB @121, 103
	SPL 0, <-54
	DJN -1, @-20
	SLT 300, 93
	ADD 56, @300
	DJN -1, @-20
	SUB @-127, 100
	ADD 56, @300
	SUB @121, 103
	ADD 56, @300
	SUB @-127, 100
	CMP @121, 103
	JMN 270, 67
	ADD 56, @300
	ADD 56, @300
	SUB @20, 73
	ADD 210, 30
	SUB @127, 106
	DJN <130, 9
	SUB -207, <-120
	ADD 56, @300
	SUB 56, @300
	CMP <-360, 46
	MOV 270, 67
	ADD 210, 30
	SUB -816, <0
	JMN -1, @-20
	CMP <-360, 46
	SUB 12, @10
	SUB 12, @10
	JMP @72, #200
	SUB -1, 3
	CMP -207, <-120
	CMP -207, <-120
	ADD -1, 4
	ADD 210, 30
	ADD -1, 4
	SPL 0, <-54
	SPL 205, #-130
	SPL 0, <-54
	CMP -207, <-120
	SUB -1, 3
