# CSE7381 Division

## Run Code

```bash
verilog ./div.v ./div_tb.v
```

## Screenshots

### Divide By Zero

![](images/divide_by_zero.png)

### Output for 20 test case

![](images/output.png)

### TODO:
- Add more comments to the code to make it understandable to the Professor
- Provide all references used for the code
- Modify the flow chart
- Capture the logic gate diagram from Verilog
