Analysis & Synthesis report for Apricancello
Mon May 26 20:14:43 2008
Quartus II Version 6.1 Build 201 11/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. State Machine - |Apricancello|Stati_Cancello:inst|mm
  8. General Register Statistics
  9. Inverted Register Statistics
 10. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; Analysis & Synthesis Summary                                          ;
+-----------------------------+-----------------------------------------+
; Analysis & Synthesis Status ; Successful - Mon May 26 20:14:43 2008   ;
; Quartus II Version          ; 6.1 Build 201 11/27/2006 SJ Web Edition ;
; Revision Name               ; Apricancello                            ;
; Top-level Entity Name       ; Apricancello                            ;
; Family                      ; Cyclone                                 ;
; Total logic elements        ; 23                                      ;
; Total pins                  ; 18                                      ;
; Total virtual pins          ; 0                                       ;
; Total memory bits           ; 0                                       ;
; Total PLLs                  ; 0                                       ;
+-----------------------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+--------------------------------------------------------------------+--------------------+--------------------+
; Option                                                             ; Setting            ; Default Value      ;
+--------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                              ; Apricancello       ; Apricancello       ;
; Family name                                                        ; Cyclone            ; Stratix            ;
; Restructure Multiplexers                                           ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                ; Off                ; Off                ;
; Preserve fewer node names                                          ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                          ; Off                ; Off                ;
; Verilog Version                                                    ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                       ; VHDL93             ; VHDL93             ;
; State Machine Processing                                           ; Auto               ; Auto               ;
; Safe State Machine                                                 ; Off                ; Off                ;
; Extract Verilog State Machines                                     ; On                 ; On                 ;
; Extract VHDL State Machines                                        ; On                 ; On                 ;
; Ignore Verilog initial constructs                                  ; Off                ; Off                ;
; Add Pass-Through Logic to Inferred RAMs                            ; On                 ; On                 ;
; NOT Gate Push-Back                                                 ; On                 ; On                 ;
; Power-Up Don't Care                                                ; On                 ; On                 ;
; Remove Redundant Logic Cells                                       ; Off                ; Off                ;
; Remove Duplicate Registers                                         ; On                 ; On                 ;
; Ignore CARRY Buffers                                               ; Off                ; Off                ;
; Ignore CASCADE Buffers                                             ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                              ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore LCELL Buffers                                               ; Off                ; Off                ;
; Ignore SOFT Buffers                                                ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                     ; Off                ; Off                ;
; Optimization Technique -- Cyclone                                  ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II ; 70                 ; 70                 ;
; Auto Carry Chains                                                  ; On                 ; On                 ;
; Auto Open-Drain Pins                                               ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                              ; Off                ; Off                ;
; Perform gate-level register retiming                               ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax             ; On                 ; On                 ;
; Auto ROM Replacement                                               ; On                 ; On                 ;
; Auto RAM Replacement                                               ; On                 ; On                 ;
; Auto Shift Register Replacement                                    ; On                 ; On                 ;
; Auto Clock Enable Replacement                                      ; On                 ; On                 ;
; Allow Synchronous Control Signals                                  ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                             ; Off                ; Off                ;
; Auto RAM Block Balancing                                           ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                  ; Off                ; Off                ;
; Auto Resource Sharing                                              ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                 ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                 ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                      ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                  ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                 ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                   ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                       ; Normal compilation ; Normal compilation ;
; HDL message level                                                  ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                    ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report           ; 100                ; 100                ;
; Use smart compilation                                              ; Off                ; Off                ;
+--------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                  ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------+
; Apricancello.bdf                 ; yes             ; User Block Diagram/Schematic File  ; C:/Documents and Settings/Matteo/Desktop/AHDL/Apricancello/Apricancello.bdf   ;
; Stati_Cancello.tdf               ; yes             ; User AHDL File                     ; C:/Documents and Settings/Matteo/Desktop/AHDL/Apricancello/Stati_Cancello.tdf ;
; Timer.tdf                        ; yes             ; User AHDL File                     ; C:/Documents and Settings/Matteo/Desktop/AHDL/Apricancello/Timer.tdf          ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                              ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 23                         ;
;     -- Combinational with no register       ; 9                          ;
;     -- Register only                        ; 1                          ;
;     -- Combinational with a register        ; 13                         ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 9                          ;
;     -- 3 input functions                    ; 3                          ;
;     -- 2 input functions                    ; 9                          ;
;     -- 1 input functions                    ; 1                          ;
;     -- 0 input functions                    ; 0                          ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 17                         ;
;     -- arithmetic mode                      ; 6                          ;
;     -- qfbk mode                            ; 0                          ;
;     -- register cascade mode                ; 0                          ;
;     -- synchronous clear/load mode          ; 7                          ;
;     -- asynchronous clear/load mode         ; 13                         ;
;                                             ;                            ;
; Total registers                             ; 14                         ;
; Total logic cells in carry chains           ; 7                          ;
; I/O pins                                    ; 18                         ;
; Maximum fan-out node                        ; Stati_Cancello:inst|et~155 ;
; Maximum fan-out                             ; 15                         ;
; Total fan-out                               ; 109                        ;
; Average fan-out                             ; 2.66                       ;
+---------------------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                  ;
+----------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name               ;
+----------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------+
; |Apricancello              ; 23 (0)      ; 14           ; 0           ; 18   ; 0            ; 9 (0)        ; 1 (0)             ; 13 (0)           ; 7 (0)           ; 0 (0)      ; |Apricancello                     ;
;    |Stati_Cancello:inst|   ; 10 (10)     ; 5            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |Apricancello|Stati_Cancello:inst ;
;    |Timer:inst11|          ; 13 (13)     ; 9            ; 0           ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 8 (8)            ; 7 (7)           ; 0 (0)      ; |Apricancello|Timer:inst11        ;
+----------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+----------------------------------------------------------+
; State Machine - |Apricancello|Stati_Cancello:inst|mm     ;
+----------+-------+----------+--------+----------+--------+
; Name     ; PAUSA ; CHIUSURA ; APERTO ; APERTURA ; CHIUSO ;
+----------+-------+----------+--------+----------+--------+
; CHIUSO   ; 0     ; 0        ; 0      ; 0        ; 1      ;
; APERTURA ; 0     ; 0        ; 0      ; 1        ; 0      ;
; APERTO   ; 0     ; 0        ; 1      ; 0        ; 0      ;
; CHIUSURA ; 0     ; 1        ; 0      ; 0        ; 0      ;
; PAUSA    ; 1     ; 0        ; 0      ; 0        ; 0      ;
+----------+-------+----------+--------+----------+--------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 14    ;
; Number of registers using Synchronous Clear  ; 7     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 13    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; Stati_Cancello:inst|CHIUSO             ; 2       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition
    Info: Processing started: Mon May 26 20:14:42 2008
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Apricancello -c Apricancello
Info: Found 1 design units, including 1 entities, in source file Apricancello.bdf
    Info: Found entity 1: Apricancello
Info: Found 1 design units, including 1 entities, in source file Stati_Cancello.tdf
    Info: Found entity 1: Stati_Cancello
Info: Found 1 design units, including 1 entities, in source file Timer.tdf
    Info: Found entity 1: Timer
Info: Elaborating entity "Apricancello" for the top level hierarchy
Info: Elaborating entity "Stati_Cancello" for hierarchy "Stati_Cancello:inst"
Info: Elaborating entity "Timer" for hierarchy "Timer:inst11"
Info: State machine "|Apricancello|Stati_Cancello:inst|mm" contains 5 states and 3 state bits
Info: Selected Auto state machine encoding method for state machine "|Apricancello|Stati_Cancello:inst|mm"
Info: Encoding result for state machine "|Apricancello|Stati_Cancello:inst|mm"
    Info: Completed encoding using 5 state bits
        Info: Encoded state bit "Stati_Cancello:inst|PAUSA"
        Info: Encoded state bit "Stati_Cancello:inst|CHIUSURA"
        Info: Encoded state bit "Stati_Cancello:inst|APERTO"
        Info: Encoded state bit "Stati_Cancello:inst|APERTURA"
        Info: Encoded state bit "Stati_Cancello:inst|CHIUSO"
    Info: State "|Apricancello|Stati_Cancello:inst|CHIUSO" uses code string "00001"
    Info: State "|Apricancello|Stati_Cancello:inst|APERTURA" uses code string "00010"
    Info: State "|Apricancello|Stati_Cancello:inst|APERTO" uses code string "00100"
    Info: State "|Apricancello|Stati_Cancello:inst|CHIUSURA" uses code string "01000"
    Info: State "|Apricancello|Stati_Cancello:inst|PAUSA" uses code string "10000"
Warning: Output pins are stuck at VCC or GND
    Warning: Pin "value[1]" stuck at VCC
    Warning: Pin "value[0]" stuck at VCC
Info: Registers with preset signals will power-up high
Info: Implemented 41 device resources after synthesis - the final resource count might be different
    Info: Implemented 6 input pins
    Info: Implemented 12 output pins
    Info: Implemented 23 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Allocated 123 megabytes of memory during processing
    Info: Processing ended: Mon May 26 20:14:43 2008
    Info: Elapsed time: 00:00:01


