s1(24Oct2024:17:00:19):  irun /home/WangYanTing/VLSI/hw2_act/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw2_act/P76131416/./src+/home/WangYanTing/VLSI/hw2_act/P76131416/./src/AXI+/home/WangYanTing/VLSI/hw2_act/P76131416/./include+/home/WangYanTing/VLSI/hw2_act/P76131416/./sim +define+prog0+FSDB_ALL +define+CYCLE=9.0 +define+MAX=300000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw2_act/P76131416/./sim/prog0 
s2(24Oct2024:17:00:54):  irun /home/WangYanTing/VLSI/hw2_act/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw2_act/P76131416/./src+/home/WangYanTing/VLSI/hw2_act/P76131416/./src/AXI+/home/WangYanTing/VLSI/hw2_act/P76131416/./include+/home/WangYanTing/VLSI/hw2_act/P76131416/./sim +define+prog0+FSDB_ALL +define+CYCLE=9.0 +define+MAX=300000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw2_act/P76131416/./sim/prog0 
s3(24Oct2024:17:03:02):  irun /home/WangYanTing/VLSI/hw2_act/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw2_act/P76131416/./src+/home/WangYanTing/VLSI/hw2_act/P76131416/./src/AXI+/home/WangYanTing/VLSI/hw2_act/P76131416/./include+/home/WangYanTing/VLSI/hw2_act/P76131416/./sim +define+prog0+FSDB_ALL +define+CYCLE=9.0 +define+MAX=300000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw2_act/P76131416/./sim/prog0 
s4(24Oct2024:20:07:16):  irun /home/WangYanTing/VLSI/hw2_act/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw2_act/P76131416/./src+/home/WangYanTing/VLSI/hw2_act/P76131416/./src/AXI+/home/WangYanTing/VLSI/hw2_act/P76131416/./include+/home/WangYanTing/VLSI/hw2_act/P76131416/./sim +define+prog0+FSDB_ALL +define+CYCLE=9.0 +define+MAX=300000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw2_act/P76131416/./sim/prog0 
s5(24Oct2024:20:15:16):  irun /home/WangYanTing/VLSI/hw2_act/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw2_act/P76131416/./src+/home/WangYanTing/VLSI/hw2_act/P76131416/./src/AXI+/home/WangYanTing/VLSI/hw2_act/P76131416/./include+/home/WangYanTing/VLSI/hw2_act/P76131416/./sim +define+prog0+FSDB_ALL +define+CYCLE=9.0 +define+MAX=300000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw2_act/P76131416/./sim/prog0 
s6(24Oct2024:20:16:39):  irun /home/WangYanTing/VLSI/hw2_act/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw2_act/P76131416/./src+/home/WangYanTing/VLSI/hw2_act/P76131416/./src/AXI+/home/WangYanTing/VLSI/hw2_act/P76131416/./include+/home/WangYanTing/VLSI/hw2_act/P76131416/./sim +define+prog0+FSDB_ALL +define+CYCLE=9.0 +define+MAX=300000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw2_act/P76131416/./sim/prog0 
s7(24Oct2024:20:18:24):  irun /home/WangYanTing/VLSI/hw2_act/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw2_act/P76131416/./src+/home/WangYanTing/VLSI/hw2_act/P76131416/./src/AXI+/home/WangYanTing/VLSI/hw2_act/P76131416/./include+/home/WangYanTing/VLSI/hw2_act/P76131416/./sim +define+prog0+FSDB_ALL +define+CYCLE=9.0 +define+MAX=300000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw2_act/P76131416/./sim/prog0 
s8(24Oct2024:20:18:53):  irun /home/WangYanTing/VLSI/hw2_act/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw2_act/P76131416/./src+/home/WangYanTing/VLSI/hw2_act/P76131416/./src/AXI+/home/WangYanTing/VLSI/hw2_act/P76131416/./include+/home/WangYanTing/VLSI/hw2_act/P76131416/./sim +define+prog0+FSDB_ALL +define+CYCLE=9.0 +define+MAX=300000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw2_act/P76131416/./sim/prog0 
s9(24Oct2024:20:24:38):  irun /home/WangYanTing/VLSI/hw2_act/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw2_act/P76131416/./src+/home/WangYanTing/VLSI/hw2_act/P76131416/./src/AXI+/home/WangYanTing/VLSI/hw2_act/P76131416/./include+/home/WangYanTing/VLSI/hw2_act/P76131416/./sim +define+prog0+FSDB_ALL +define+CYCLE=9.0 +define+MAX=300000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw2_act/P76131416/./sim/prog0 
s10(24Oct2024:20:26:39):  irun /home/WangYanTing/VLSI/hw2_act/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw2_act/P76131416/./src+/home/WangYanTing/VLSI/hw2_act/P76131416/./src/AXI+/home/WangYanTing/VLSI/hw2_act/P76131416/./include+/home/WangYanTing/VLSI/hw2_act/P76131416/./sim +define+prog0+FSDB_ALL +define+CYCLE=9.0 +define+MAX=300000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw2_act/P76131416/./sim/prog0 
s11(24Oct2024:21:09:41):  irun /home/WangYanTing/VLSI/hw2_act/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw2_act/P76131416/./src+/home/WangYanTing/VLSI/hw2_act/P76131416/./src/AXI+/home/WangYanTing/VLSI/hw2_act/P76131416/./include+/home/WangYanTing/VLSI/hw2_act/P76131416/./sim +define+prog0+FSDB_ALL +define+CYCLE=9.0 +define+MAX=300000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw2_act/P76131416/./sim/prog0 
s12(24Oct2024:21:40:53):  irun /home/WangYanTing/VLSI/hw2_act/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw2_act/P76131416/./src+/home/WangYanTing/VLSI/hw2_act/P76131416/./src/AXI+/home/WangYanTing/VLSI/hw2_act/P76131416/./include+/home/WangYanTing/VLSI/hw2_act/P76131416/./sim +define+prog0+FSDB_ALL +define+CYCLE=9.0 +define+MAX=300000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw2_act/P76131416/./sim/prog0 
