model checking 0.9999999403953552
microprocessor 0.2814551293849945
temporal logic model checking 0.7482529878616333
model 0.7766349911689758
limited access 0.1293960064649582
hardware testing 0.2402462363243103
silicon debug 0.1613488644361496
design error 0.16794973611831665
verification methodologies 0.17472954094409943
internal nodes 0.08606133610010147
code 0.046139076352119446
such failures 0.04440826177597046
chip 0.11571861803531647
real applications 0.07299310714006424
simple correctness specification 0.034280531108379364
