Fitter report for NIOS_with_FIFO
Tue Jul 23 13:28:53 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. I/O Bank Usage
 14. All Package Pins
 15. I/O Assignment Warnings
 16. Fitter Resource Utilization by Entity
 17. Delay Chain Summary
 18. Pad To Core Delay Chain Fanout
 19. Control Signals
 20. Global & Other Fast Signals
 21. Non-Global High Fan-Out Signals
 22. Fitter RAM Summary
 23. Routing Usage Summary
 24. I/O Rules Summary
 25. I/O Rules Details
 26. I/O Rules Matrix
 27. Fitter Device Options
 28. Operating Settings and Conditions
 29. Estimated Delay Added for Hold Timing Summary
 30. Estimated Delay Added for Hold Timing Details
 31. Fitter Messages
 32. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Tue Jul 23 13:28:53 2019           ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                   ; NIOS_with_FIFO                                  ;
; Top-level Entity Name           ; unsaved                                         ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEMA4U23C6                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 1,600 / 15,880 ( 10 % )                         ;
; Total registers                 ; 1993                                            ;
; Total pins                      ; 1 / 314 ( < 1 % )                               ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,073,152 / 2,764,800 ( 39 % )                  ;
; Total RAM Blocks                ; 144 / 270 ( 53 % )                              ;
; Total DSP Blocks                ; 0 / 84 ( 0 % )                                  ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0 / 5 ( 0 % )                                   ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEMA4U23C6                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                          ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.17        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.9%      ;
;     Processor 3            ;   5.7%      ;
;     Processor 4            ;   5.6%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                        ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                      ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; clk_clk~inputCLKENA0                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE                ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE                ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE ;                  ;                       ;
; unsaved_MM2STFIFO_0:mm2stfifo_0|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_MM2STFIFO_0:mm2stfifo_0|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|a_fefifo_66f:fifo_state|b_non_empty~DUPLICATE                                                                             ;                  ;                       ;
; unsaved_MM2STFIFO_0:mm2stfifo_0|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|a_fefifo_66f:fifo_state|cntr_tg7:count_usedw|counter_reg_bit[3]                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_MM2STFIFO_0:mm2stfifo_0|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|a_fefifo_66f:fifo_state|cntr_tg7:count_usedw|counter_reg_bit[3]~DUPLICATE                                                 ;                  ;                       ;
; unsaved_MM2STFIFO_0:mm2stfifo_0|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[1]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_MM2STFIFO_0:mm2stfifo_0|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[1]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; unsaved_MM2STFIFO_0:mm2stfifo_0|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|wrclk_control_slave_event_almostempty_q                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_MM2STFIFO_0:mm2stfifo_0|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|wrclk_control_slave_event_almostempty_q~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; unsaved_MM2STFIFO_0:mm2stfifo_0|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|wrclk_control_slave_event_overflow_q                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_MM2STFIFO_0:mm2stfifo_0|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|wrclk_control_slave_event_overflow_q~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; unsaved_MM2STFIFO_0:mm2stfifo_1|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|a_fefifo_66f:fifo_state|b_full                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_MM2STFIFO_0:mm2stfifo_1|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|a_fefifo_66f:fifo_state|b_full~DUPLICATE                                                                                  ;                  ;                       ;
; unsaved_MM2STFIFO_0:mm2stfifo_1|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|a_fefifo_66f:fifo_state|cntr_tg7:count_usedw|counter_reg_bit[1]                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_MM2STFIFO_0:mm2stfifo_1|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|a_fefifo_66f:fifo_state|cntr_tg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                 ;                  ;                       ;
; unsaved_MM2STFIFO_0:mm2stfifo_1|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|a_fefifo_66f:fifo_state|cntr_tg7:count_usedw|counter_reg_bit[3]                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_MM2STFIFO_0:mm2stfifo_1|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|a_fefifo_66f:fifo_state|cntr_tg7:count_usedw|counter_reg_bit[3]~DUPLICATE                                                 ;                  ;                       ;
; unsaved_MM2STFIFO_0:mm2stfifo_1|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|wrclk_control_slave_event_almostempty_q                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_MM2STFIFO_0:mm2stfifo_1|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|wrclk_control_slave_event_almostempty_q~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; unsaved_MM2STFIFO_0:mm2stfifo_1|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|wrclk_control_slave_event_almostfull_q                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_MM2STFIFO_0:mm2stfifo_1|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|wrclk_control_slave_event_almostfull_q~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; unsaved_ST2MMFIFO_0:st2mmfifo_0|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_ST2MMFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|a_fefifo_66f:fifo_state|cntr_tg7:count_usedw|counter_reg_bit[1]                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_ST2MMFIFO_0:st2mmfifo_0|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_ST2MMFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|a_fefifo_66f:fifo_state|cntr_tg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                 ;                  ;                       ;
; unsaved_ST2MMFIFO_0:st2mmfifo_0|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[2]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_ST2MMFIFO_0:st2mmfifo_0|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[2]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; unsaved_ST2MMFIFO_0:st2mmfifo_0|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|wrclk_control_slave_event_almostfull_q                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_ST2MMFIFO_0:st2mmfifo_0|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|wrclk_control_slave_event_almostfull_q~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; unsaved_ST2MMFIFO_0:st2mmfifo_0|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|wrclk_control_slave_ienable_register[3]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_ST2MMFIFO_0:st2mmfifo_0|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|wrclk_control_slave_ienable_register[3]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; unsaved_ST2MMFIFO_0:st2mmfifo_0|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|wrclk_control_slave_ienable_register[5]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_ST2MMFIFO_0:st2mmfifo_0|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|wrclk_control_slave_ienable_register[5]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; unsaved_ST2MMFIFO_0:st2mmfifo_1|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_ST2MMFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|a_fefifo_66f:fifo_state|b_full                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_ST2MMFIFO_0:st2mmfifo_1|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_ST2MMFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|a_fefifo_66f:fifo_state|b_full~DUPLICATE                                                                                  ;                  ;                       ;
; unsaved_ST2MMFIFO_0:st2mmfifo_1|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|wrclk_control_slave_ienable_register[3]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_ST2MMFIFO_0:st2mmfifo_1|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|wrclk_control_slave_ienable_register[3]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; unsaved_ST2MMFIFO_0:st2mmfifo_1|unsaved_ST2MMFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|a_fefifo_76e:fifo_state|b_full                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_ST2MMFIFO_0:st2mmfifo_1|unsaved_ST2MMFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|a_fefifo_76e:fifo_state|b_full~DUPLICATE                                                                                                                          ;                  ;                       ;
; unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|write~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~DUPLICATE                                                                                                                                              ;                  ;                       ;
; unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                                                                                  ;                  ;                       ;
; unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]~DUPLICATE                                                                                                                  ;                  ;                       ;
; unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~DUPLICATE                                                                                                                                              ;                  ;                       ;
; unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm2stfifo_0_in_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm2stfifo_0_in_csr_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm2stfifo_1_in_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm2stfifo_1_in_csr_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:st2mmfifo_0_in_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:st2mmfifo_0_in_csr_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:st2mmfifo_1_in_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:st2mmfifo_1_in_csr_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm2stfifo_0_in_translator|read_latency_shift_reg[0]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm2stfifo_0_in_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:st2mmfifo_0_in_csr_translator|read_latency_shift_reg[0]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:st2mmfifo_0_in_csr_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:st2mmfifo_0_in_csr_translator|wait_latency_counter[1]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:st2mmfifo_0_in_csr_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:st2mmfifo_0_out_translator|read_latency_shift_reg[0]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:st2mmfifo_0_out_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:st2mmfifo_1_in_csr_translator|read_latency_shift_reg[0]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:st2mmfifo_1_in_csr_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:st2mmfifo_1_in_csr_translator|wait_latency_counter[1]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:st2mmfifo_1_in_csr_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_src1[1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_src1[18]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_src1[21]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_src1[29]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_src1[30]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|F_pc[4]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|F_pc[4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_alu_result[13]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_alu_result[13]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_alu_result[14]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_alu_result[15]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_alu_result[15]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]~DUPLICATE                                                                                                                                                                                                                                                         ;                  ;                       ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|d_writedata[3]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|d_writedata[3]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~DUPLICATE                                                                                                ;                  ;                       ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~DUPLICATE                                                                                                         ;                  ;                       ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~DUPLICATE                                                                                                        ;                  ;                       ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~DUPLICATE                                                                                                        ;                  ;                       ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~DUPLICATE                                                                                                        ;                  ;                       ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|writedata[0]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|writedata[0]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|writedata[1]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|writedata[1]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|D_iw[13]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|D_iw[13]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|E_shift_rot_result[1]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|E_shift_rot_result[1]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|E_shift_rot_result[3]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|E_shift_rot_result[3]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|E_shift_rot_result[8]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|E_shift_rot_result[8]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|E_shift_rot_result[17]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|E_shift_rot_result[17]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|E_shift_rot_result[20]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|E_shift_rot_result[20]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|E_shift_rot_result[22]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|E_shift_rot_result[22]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|E_shift_rot_result[29]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|E_shift_rot_result[29]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|E_shift_rot_result[30]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|E_shift_rot_result[30]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|E_shift_rot_result[31]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|E_shift_rot_result[31]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|E_src1[20]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|E_src1[25]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|F_pc[5]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|F_pc[5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|F_pc[7]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|F_pc[7]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|F_pc[9]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|F_pc[9]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|F_pc[11]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|F_pc[11]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|R_ctrl_shift_rot~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|av_ld_byte2_data[7]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|av_ld_byte2_data[7]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|d_writedata[0]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|d_writedata[0]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|d_writedata[2]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|d_writedata[2]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|d_writedata[4]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|d_writedata[4]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|d_writedata[20]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|d_writedata[20]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|d_writedata[22]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|d_writedata[22]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[0]~DUPLICATE                                                                                             ;                  ;                       ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[1]~DUPLICATE                                                                                             ;                  ;                       ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_1_cpu_nios2_oci_debug|monitor_ready                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_1_cpu_nios2_oci_debug|monitor_ready~DUPLICATE                                                                                                ;                  ;                       ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_nios2_ocimem:the_unsaved_nios2_gen2_1_cpu_nios2_ocimem|MonAReg[4]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_nios2_ocimem:the_unsaved_nios2_gen2_1_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE                                                                                                         ;                  ;                       ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_nios2_ocimem:the_unsaved_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[31]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_nios2_ocimem:the_unsaved_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[31]~DUPLICATE                                                                                                        ;                  ;                       ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|write                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|write~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 5037 ) ; 0.00 % ( 0 / 5037 )        ; 0.00 % ( 0 / 5037 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 5037 ) ; 0.00 % ( 0 / 5037 )        ; 0.00 % ( 0 / 5037 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 4799 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 229 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 9 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/output_files/NIOS_with_FIFO.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1,600 / 15,880        ; 10 %  ;
; ALMs needed [=A-B+C]                                        ; 1,600                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1,812 / 15,880        ; 11 %  ;
;         [a] ALMs used for LUT logic and registers           ; 663                   ;       ;
;         [b] ALMs used for LUT logic                         ; 877                   ;       ;
;         [c] ALMs used for registers                         ; 272                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 231 / 15,880          ; 1 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 19 / 15,880           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 19                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 269 / 1,588           ; 17 %  ;
;     -- Logic LABs                                           ; 269                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 2,610                 ;       ;
;     -- 7 input functions                                    ; 41                    ;       ;
;     -- 6 input functions                                    ; 421                   ;       ;
;     -- 5 input functions                                    ; 585                   ;       ;
;     -- 4 input functions                                    ; 541                   ;       ;
;     -- <=3 input functions                                  ; 1,022                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 340                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 1,993                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 1,870 / 31,760        ; 6 %   ;
;         -- Secondary logic registers                        ; 123 / 31,760          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 1,886                 ;       ;
;         -- Routing optimization registers                   ; 107                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 1 / 314               ; < 1 % ;
;     -- Clock pins                                           ; 1 / 6                 ; 17 %  ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 144 / 270             ; 53 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 1,073,152 / 2,764,800 ; 39 %  ;
; Total block memory implementation bits                      ; 1,474,560 / 2,764,800 ; 53 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 84                ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 5                 ; 0 %   ;
; Global signals                                              ; 1                     ;       ;
;     -- Global clocks                                        ; 1 / 16                ; 6 %   ;
;     -- Quadrant clocks                                      ; 0 / 72                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 12                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 76                ; 0 %   ;
; SERDES Receivers                                            ; 0 / 76                ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 3                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 5.3% / 5.3% / 5.4%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 20.2% / 19.9% / 21.1% ;       ;
; Maximum fan-out                                             ; 1923                  ;       ;
; Highest non-global fan-out                                  ; 1309                  ;       ;
; Total fan-out                                               ; 20978                 ;       ;
; Average fan-out                                             ; 4.11                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                 ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1516 / 15880 ( 10 % ) ; 84 / 15880 ( < 1 % ) ; 0 / 15880 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 1516                  ; 84                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1718 / 15880 ( 11 % ) ; 95 / 15880 ( < 1 % ) ; 0 / 15880 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 633                   ; 30                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 827                   ; 51                   ; 0                              ;
;         [c] ALMs used for registers                         ; 258                   ; 14                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 221 / 15880 ( 1 % )   ; 11 / 15880 ( < 1 % ) ; 0 / 15880 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 19 / 15880 ( < 1 % )  ; 0 / 15880 ( 0 % )    ; 0 / 15880 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 0                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 19                    ; 0                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                            ;
;                                                             ;                       ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 257 / 1588 ( 16 % )   ; 17 / 1588 ( 1 % )    ; 0 / 1588 ( 0 % )               ;
;     -- Logic LABs                                           ; 257                   ; 17                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 2472                  ; 138                  ; 0                              ;
;     -- 7 input functions                                    ; 41                    ; 0                    ; 0                              ;
;     -- 6 input functions                                    ; 391                   ; 30                   ; 0                              ;
;     -- 5 input functions                                    ; 561                   ; 24                   ; 0                              ;
;     -- 4 input functions                                    ; 523                   ; 18                   ; 0                              ;
;     -- <=3 input functions                                  ; 956                   ; 66                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 332                   ; 8                    ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                    ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                                ;
;         -- Primary logic registers                          ; 1782 / 31760 ( 6 % )  ; 88 / 31760 ( < 1 % ) ; 0 / 31760 ( 0 % )              ;
;         -- Secondary logic registers                        ; 115 / 31760 ( < 1 % ) ; 8 / 31760 ( < 1 % )  ; 0 / 31760 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                                ;
;         -- Design implementation registers                  ; 1795                  ; 91                   ; 0                              ;
;         -- Routing optimization registers                   ; 102                   ; 5                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
;                                                             ;                       ;                      ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                              ;
; I/O pins                                                    ; 1                     ; 0                    ; 0                              ;
; I/O registers                                               ; 0                     ; 0                    ; 0                              ;
; Total block memory bits                                     ; 1073152               ; 0                    ; 0                              ;
; Total block memory implementation bits                      ; 1474560               ; 0                    ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 144 / 270 ( 53 % )    ; 0 / 270 ( 0 % )      ; 0 / 270 ( 0 % )                ;
; Clock enable block                                          ; 1 / 110 ( < 1 % )     ; 0 / 110 ( 0 % )      ; 0 / 110 ( 0 % )                ;
;                                                             ;                       ;                      ;                                ;
; Connections                                                 ;                       ;                      ;                                ;
;     -- Input Connections                                    ; 448                   ; 151                  ; 1                              ;
;     -- Registered Input Connections                         ; 190                   ; 104                  ; 0                              ;
;     -- Output Connections                                   ; 13                    ; 301                  ; 286                            ;
;     -- Registered Output Connections                        ; 10                    ; 301                  ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Internal Connections                                        ;                       ;                      ;                                ;
;     -- Total Connections                                    ; 22216                 ; 1146                 ; 295                            ;
;     -- Registered Connections                               ; 8820                  ; 863                  ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; External Connections                                        ;                       ;                      ;                                ;
;     -- Top                                                  ; 0                     ; 312                  ; 149                            ;
;     -- sld_hub:auto_hub                                     ; 312                   ; 2                    ; 138                            ;
;     -- hard_block:auto_generated_inst                       ; 149                   ; 138                  ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Partition Interface                                         ;                       ;                      ;                                ;
;     -- Input Ports                                          ; 76                    ; 87                   ; 4                              ;
;     -- Output Ports                                         ; 10                    ; 104                  ; 9                              ;
;     -- Bidir Ports                                          ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Registered Ports                                            ;                       ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 3                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 60                   ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Port Connectivity                                           ;                       ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 3                    ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 29                   ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 68                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 73                   ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 74                   ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; clk_clk ; V11   ; 3B       ; 15           ; 0            ; 0            ; 1923                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------+
; I/O Bank Usage                                                           ;
+----------+----------------+---------------+--------------+---------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+----------------+---------------+--------------+---------------+
; B1L      ; 0 / 0 ( -- )   ; --            ; --           ; --            ;
; 3A       ; 0 / 16 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 1 / 32 ( 3 % ) ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 0 / 68 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 0 / 16 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 13 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
+----------+----------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 357        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 353        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 347        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 345        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 343        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 341        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 339        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 337        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 335        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 333        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 331        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 329        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 321        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 317        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 315        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 313        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 311        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 309        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 296        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 283        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A25      ; 281        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A26      ; 279        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A27      ; 275        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 45         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA6      ; 29         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 36         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ; 50         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA13     ; 98         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA15     ; 114        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 122        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 124        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 167        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 180        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA24     ; 178        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ;            ;                ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA27     ; 201        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA28     ; 211        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 43         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB5      ; 32         ; 3A             ; altera_reserved_tck             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AB6      ; 31         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 176        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 199        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 49         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC5      ; 33         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 35         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 30         ; 3A             ; altera_reserved_tms             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ; 174        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 197        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 195        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 47         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD5      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 37         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD10     ; 57         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 65         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 79         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 113        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 119        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 127        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 172        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 185        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 56         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 51         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE7      ; 61         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 64         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE9      ; 55         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE11     ; 63         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 81         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 95         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 111        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 121        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ; 129        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ; 170        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE26     ; 168        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 187        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 183        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 54         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 69         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 67         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ; 72         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF8      ; 59         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 62         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 71         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 73         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 87         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF15     ; 97         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 105        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF18     ; 120        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF20     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 166        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF27     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF28     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 80         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 70         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 88         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ; 93         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG10     ; 96         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 101        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG13     ; 89         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ; 109        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG15     ; 112        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 103        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 125        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ; 128        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG20     ; 131        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG23     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG25     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH2      ; 75         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 77         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 78         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 83         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH7      ; 86         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 91         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 94         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 99         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH12     ; 104        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 107        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 110        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH16     ; 115        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH17     ; 117        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 123        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 126        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH22     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH26     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH27     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;                ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 359        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 355        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 361        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 363        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B11      ; 362        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 360        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 349        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 324        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 319        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 325        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 310        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 298        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 285        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 273        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 265        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 368        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 375        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ; 373        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 371        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 369        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 367        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 365        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 382        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 354        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 348        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 340        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 326        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 318        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 316        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 323        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C21      ; 308        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 302        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 300        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 289        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 271        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 263        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 370        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 377        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 387        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 398        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 380        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 352        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 342        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 332        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 307        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 304        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 303        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 287        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D25      ; 293        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D26      ; 269        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D27      ; 257        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D28      ; 255        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 364        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 376        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 432        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E8       ; 385        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E11      ; 396        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 334        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E18      ; 305        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 306        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 295        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 291        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 267        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 259        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 372        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 366        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F6       ; 437        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 435        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 294        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 292        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 284        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F26      ; 282        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 249        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 374        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ; 433        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 290        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 276        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 253        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 251        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G28      ; 247        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 427        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H5       ; 423        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H6       ; 421        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 431        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 430        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 358        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 356        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 344        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 322        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 297        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 274        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 261        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 429        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 428        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 338        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 336        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 330        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 328        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 346        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 320        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 314        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 299        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 268        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 266        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 258        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 260        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 252        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 243        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ; 241        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ; 426        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ; 436        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 434        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 312        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 301        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 244        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 250        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 245        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 239        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 424        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ; 422        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L10      ; 420        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 288        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 286        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 242        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 237        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 246        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 234        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 236        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 235        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 272        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 270        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 228        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 226        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ; 220        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N27      ; 218        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 233        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 221        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 231        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 256        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 254        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ; 240        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 238        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ; 232        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 230        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 204        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 210        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 212        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 219        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 229        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 42         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 60         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T12      ; 74         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 76         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 214        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 216        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 224        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 222        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 208        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 202        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 196        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 205        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 227        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 44         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U10      ; 48         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 58         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 90         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ; 92         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U15      ; 200        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 198        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 206        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 194        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 225        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 46         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ; 68         ; 3B             ; clk_clk                         ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V13      ; 106        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 181        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V16      ; 179        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V17      ; 192        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 190        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 188        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 186        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 191        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 193        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 217        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 223        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 40         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W10      ; 34         ; 3A             ; altera_reserved_tdi             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; W11      ; 66         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W12      ; 82         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W14      ; 108        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W15      ; 177        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ;                ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W25      ;            ;                ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W26      ; 209        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 215        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 39         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y5       ; 41         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y8       ; 38         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y9       ; 28         ; 3A             ; altera_reserved_tdo             ; output ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 100        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 116        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 175        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y17      ; 171        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y18      ; 173        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y19      ; 169        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 207        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 203        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 213        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------+
; I/O Assignment Warnings                  ;
+----------+-------------------------------+
; Pin Name ; Reason                        ;
+----------+-------------------------------+
; clk_clk  ; Incomplete set of assignments ;
+----------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                              ; Entity Name                                             ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+
; |unsaved                                                                                                                                ; 1600.0 (0.8)         ; 1812.0 (1.0)                     ; 230.5 (0.2)                                       ; 18.5 (0.0)                       ; 0.0 (0.0)            ; 2610 (2)            ; 1993 (0)                  ; 0 (0)         ; 1073152           ; 144   ; 0          ; 1    ; 0            ; |unsaved                                                                                                                                                                                                                                                                                                                                                                                         ; unsaved                                                 ; unsaved      ;
;    |altera_reset_controller:rst_controller|                                                                                             ; 3.2 (2.8)            ; 8.5 (5.3)                        ; 5.3 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                                 ; unsaved      ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                  ; 0.3 (0.3)            ; 1.7 (1.7)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                               ; unsaved      ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                               ; unsaved      ;
;    |altera_reset_controller:rst_controller_001|                                                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                                 ; unsaved      ;
;    |sld_hub:auto_hub|                                                                                                                   ; 84.0 (0.5)           ; 94.5 (0.5)                       ; 10.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 138 (1)             ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                        ; sld_hub                                                 ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 83.5 (0.0)           ; 94.0 (0.0)                       ; 10.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 137 (0)             ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                        ; alt_sld_fab_with_jtag_input                             ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 83.5 (0.0)           ; 94.0 (0.0)                       ; 10.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 137 (0)             ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                     ; alt_sld_fab                                             ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 83.5 (2.0)           ; 94.0 (4.0)                       ; 10.5 (2.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 137 (1)             ; 96 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                 ; alt_sld_fab_alt_sld_fab                                 ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 81.5 (0.0)           ; 90.0 (0.0)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 136 (0)             ; 89 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                     ; alt_sld_fab_alt_sld_fab_sldfabric                       ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 81.5 (57.6)          ; 90.0 (65.0)                      ; 8.5 (7.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 136 (94)            ; 89 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                        ; sld_jtag_hub                                            ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 13.2 (13.2)          ; 13.8 (13.8)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                ; sld_rom_sr                                              ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.7 (10.7)          ; 11.2 (11.2)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                              ; sld_shadow_jsm                                          ; altera_sld   ;
;    |unsaved_MM2STFIFO_0:mm2stfifo_0|                                                                                                    ; 47.6 (2.3)           ; 59.1 (3.3)                       ; 11.5 (0.9)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 79 (4)              ; 84 (1)                    ; 0 (0)         ; 768               ; 2     ; 0          ; 0    ; 0            ; |unsaved|unsaved_MM2STFIFO_0:mm2stfifo_0                                                                                                                                                                                                                                                                                                                                                         ; unsaved_MM2STFIFO_0                                     ; unsaved      ;
;       |unsaved_MM2STFIFO_0_map_avalonmm_to_avalonst_other_info:the_map_avalonmm_to_avalonst_other_info|                                 ; 0.0 (0.0)            ; 8.0 (8.0)                        ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_MM2STFIFO_0:mm2stfifo_0|unsaved_MM2STFIFO_0_map_avalonmm_to_avalonst_other_info:the_map_avalonmm_to_avalonst_other_info                                                                                                                                                                                                                                                         ; unsaved_MM2STFIFO_0_map_avalonmm_to_avalonst_other_info ; unsaved      ;
;       |unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|                                                               ; 35.6 (25.7)          ; 37.7 (27.4)                      ; 2.1 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (37)             ; 53 (37)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_MM2STFIFO_0:mm2stfifo_0|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls                                                                                                                                                                                                                                                                                       ; unsaved_MM2STFIFO_0_scfifo_with_controls                ; unsaved      ;
;          |unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo|                                                                             ; 9.9 (0.0)            ; 10.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 16 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_MM2STFIFO_0:mm2stfifo_0|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo                                                                                                                                                                                                                                      ; unsaved_MM2STFIFO_0_single_clock_fifo                   ; unsaved      ;
;             |scfifo:single_clock_fifo|                                                                                                  ; 9.9 (0.0)            ; 10.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 16 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_MM2STFIFO_0:mm2stfifo_0|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo                                                                                                                                                                                                             ; scfifo                                                  ; work         ;
;                |scfifo_42a1:auto_generated|                                                                                             ; 9.9 (0.0)            ; 10.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 16 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_MM2STFIFO_0:mm2stfifo_0|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated                                                                                                                                                                                  ; scfifo_42a1                                             ; work         ;
;                   |a_dpfifo_b8a1:dpfifo|                                                                                                ; 9.9 (0.0)            ; 10.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 16 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_MM2STFIFO_0:mm2stfifo_0|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo                                                                                                                                                             ; a_dpfifo_b8a1                                           ; work         ;
;                      |a_fefifo_66f:fifo_state|                                                                                          ; 5.9 (3.9)            ; 6.3 (4.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (7)              ; 8 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_MM2STFIFO_0:mm2stfifo_0|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|a_fefifo_66f:fifo_state                                                                                                                                     ; a_fefifo_66f                                            ; work         ;
;                         |cntr_tg7:count_usedw|                                                                                          ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_MM2STFIFO_0:mm2stfifo_0|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|a_fefifo_66f:fifo_state|cntr_tg7:count_usedw                                                                                                                ; cntr_tg7                                                ; work         ;
;                      |altsyncram_iqs1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_MM2STFIFO_0:mm2stfifo_0|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|altsyncram_iqs1:FIFOram                                                                                                                                     ; altsyncram_iqs1                                         ; work         ;
;                      |cntr_hgb:rd_ptr_count|                                                                                            ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_MM2STFIFO_0:mm2stfifo_0|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|cntr_hgb:rd_ptr_count                                                                                                                                       ; cntr_hgb                                                ; work         ;
;                      |cntr_hgb:wr_ptr|                                                                                                  ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_MM2STFIFO_0:mm2stfifo_0|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|cntr_hgb:wr_ptr                                                                                                                                             ; cntr_hgb                                                ; work         ;
;       |unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|                                                      ; 9.7 (0.0)            ; 10.2 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 14 (0)                    ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_MM2STFIFO_0:mm2stfifo_0|unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info                                                                                                                                                                                                                                                                              ; unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info    ; unsaved      ;
;          |scfifo:single_clock_fifo|                                                                                                     ; 9.7 (0.0)            ; 10.2 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 14 (0)                    ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_MM2STFIFO_0:mm2stfifo_0|unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo                                                                                                                                                                                                                                                     ; scfifo                                                  ; work         ;
;             |scfifo_se81:auto_generated|                                                                                                ; 9.7 (0.0)            ; 10.2 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 14 (0)                    ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_MM2STFIFO_0:mm2stfifo_0|unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated                                                                                                                                                                                                                          ; scfifo_se81                                             ; work         ;
;                |a_dpfifo_3l81:dpfifo|                                                                                                   ; 9.7 (0.3)            ; 10.2 (0.3)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (1)              ; 14 (0)                    ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_MM2STFIFO_0:mm2stfifo_0|unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo                                                                                                                                                                                                     ; a_dpfifo_3l81                                           ; work         ;
;                   |a_fefifo_76e:fifo_state|                                                                                             ; 5.3 (3.3)            ; 5.8 (3.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (6)              ; 6 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_MM2STFIFO_0:mm2stfifo_0|unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|a_fefifo_76e:fifo_state                                                                                                                                                                             ; a_fefifo_76e                                            ; work         ;
;                      |cntr_tg7:count_usedw|                                                                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_MM2STFIFO_0:mm2stfifo_0|unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|a_fefifo_76e:fifo_state|cntr_tg7:count_usedw                                                                                                                                                        ; cntr_tg7                                                ; work         ;
;                   |altsyncram_mqs1:FIFOram|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_MM2STFIFO_0:mm2stfifo_0|unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram                                                                                                                                                                             ; altsyncram_mqs1                                         ; work         ;
;                   |cntr_hgb:rd_ptr_count|                                                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_MM2STFIFO_0:mm2stfifo_0|unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|cntr_hgb:rd_ptr_count                                                                                                                                                                               ; cntr_hgb                                                ; work         ;
;                   |cntr_hgb:wr_ptr|                                                                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_MM2STFIFO_0:mm2stfifo_0|unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|cntr_hgb:wr_ptr                                                                                                                                                                                     ; cntr_hgb                                                ; work         ;
;    |unsaved_MM2STFIFO_0:mm2stfifo_1|                                                                                                    ; 48.0 (2.2)           ; 58.0 (3.0)                       ; 10.0 (0.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (4)              ; 84 (1)                    ; 0 (0)         ; 768               ; 2     ; 0          ; 0    ; 0            ; |unsaved|unsaved_MM2STFIFO_0:mm2stfifo_1                                                                                                                                                                                                                                                                                                                                                         ; unsaved_MM2STFIFO_0                                     ; unsaved      ;
;       |unsaved_MM2STFIFO_0_map_avalonmm_to_avalonst_other_info:the_map_avalonmm_to_avalonst_other_info|                                 ; 0.0 (0.0)            ; 8.0 (8.0)                        ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_MM2STFIFO_0:mm2stfifo_1|unsaved_MM2STFIFO_0_map_avalonmm_to_avalonst_other_info:the_map_avalonmm_to_avalonst_other_info                                                                                                                                                                                                                                                         ; unsaved_MM2STFIFO_0_map_avalonmm_to_avalonst_other_info ; unsaved      ;
;       |unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|                                                               ; 36.2 (26.1)          ; 37.3 (27.3)                      ; 1.2 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (34)             ; 53 (36)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_MM2STFIFO_0:mm2stfifo_1|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls                                                                                                                                                                                                                                                                                       ; unsaved_MM2STFIFO_0_scfifo_with_controls                ; unsaved      ;
;          |unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo|                                                                             ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 17 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_MM2STFIFO_0:mm2stfifo_1|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo                                                                                                                                                                                                                                      ; unsaved_MM2STFIFO_0_single_clock_fifo                   ; unsaved      ;
;             |scfifo:single_clock_fifo|                                                                                                  ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 17 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_MM2STFIFO_0:mm2stfifo_1|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo                                                                                                                                                                                                             ; scfifo                                                  ; work         ;
;                |scfifo_42a1:auto_generated|                                                                                             ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 17 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_MM2STFIFO_0:mm2stfifo_1|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated                                                                                                                                                                                  ; scfifo_42a1                                             ; work         ;
;                   |a_dpfifo_b8a1:dpfifo|                                                                                                ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 17 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_MM2STFIFO_0:mm2stfifo_1|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo                                                                                                                                                             ; a_dpfifo_b8a1                                           ; work         ;
;                      |a_fefifo_66f:fifo_state|                                                                                          ; 6.0 (4.0)            ; 6.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (7)              ; 9 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_MM2STFIFO_0:mm2stfifo_1|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|a_fefifo_66f:fifo_state                                                                                                                                     ; a_fefifo_66f                                            ; work         ;
;                         |cntr_tg7:count_usedw|                                                                                          ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_MM2STFIFO_0:mm2stfifo_1|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|a_fefifo_66f:fifo_state|cntr_tg7:count_usedw                                                                                                                ; cntr_tg7                                                ; work         ;
;                      |altsyncram_iqs1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_MM2STFIFO_0:mm2stfifo_1|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|altsyncram_iqs1:FIFOram                                                                                                                                     ; altsyncram_iqs1                                         ; work         ;
;                      |cntr_hgb:rd_ptr_count|                                                                                            ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_MM2STFIFO_0:mm2stfifo_1|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|cntr_hgb:rd_ptr_count                                                                                                                                       ; cntr_hgb                                                ; work         ;
;                      |cntr_hgb:wr_ptr|                                                                                                  ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_MM2STFIFO_0:mm2stfifo_1|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|cntr_hgb:wr_ptr                                                                                                                                             ; cntr_hgb                                                ; work         ;
;       |unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|                                                      ; 9.7 (0.0)            ; 9.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 14 (0)                    ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_MM2STFIFO_0:mm2stfifo_1|unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info                                                                                                                                                                                                                                                                              ; unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info    ; unsaved      ;
;          |scfifo:single_clock_fifo|                                                                                                     ; 9.7 (0.0)            ; 9.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 14 (0)                    ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_MM2STFIFO_0:mm2stfifo_1|unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo                                                                                                                                                                                                                                                     ; scfifo                                                  ; work         ;
;             |scfifo_se81:auto_generated|                                                                                                ; 9.7 (0.0)            ; 9.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 14 (0)                    ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_MM2STFIFO_0:mm2stfifo_1|unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated                                                                                                                                                                                                                          ; scfifo_se81                                             ; work         ;
;                |a_dpfifo_3l81:dpfifo|                                                                                                   ; 9.7 (1.0)            ; 9.7 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (2)              ; 14 (0)                    ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_MM2STFIFO_0:mm2stfifo_1|unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo                                                                                                                                                                                                     ; a_dpfifo_3l81                                           ; work         ;
;                   |a_fefifo_76e:fifo_state|                                                                                             ; 4.7 (2.7)            ; 4.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (5)               ; 6 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_MM2STFIFO_0:mm2stfifo_1|unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|a_fefifo_76e:fifo_state                                                                                                                                                                             ; a_fefifo_76e                                            ; work         ;
;                      |cntr_tg7:count_usedw|                                                                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_MM2STFIFO_0:mm2stfifo_1|unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|a_fefifo_76e:fifo_state|cntr_tg7:count_usedw                                                                                                                                                        ; cntr_tg7                                                ; work         ;
;                   |altsyncram_mqs1:FIFOram|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_MM2STFIFO_0:mm2stfifo_1|unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram                                                                                                                                                                             ; altsyncram_mqs1                                         ; work         ;
;                   |cntr_hgb:rd_ptr_count|                                                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_MM2STFIFO_0:mm2stfifo_1|unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|cntr_hgb:rd_ptr_count                                                                                                                                                                               ; cntr_hgb                                                ; work         ;
;                   |cntr_hgb:wr_ptr|                                                                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_MM2STFIFO_0:mm2stfifo_1|unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|cntr_hgb:wr_ptr                                                                                                                                                                                     ; cntr_hgb                                                ; work         ;
;    |unsaved_ST2MMFIFO_0:st2mmfifo_0|                                                                                                    ; 53.4 (1.7)           ; 59.1 (1.8)                       ; 5.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 89 (1)              ; 72 (3)                    ; 0 (0)         ; 768               ; 2     ; 0          ; 0    ; 0            ; |unsaved|unsaved_ST2MMFIFO_0:st2mmfifo_0                                                                                                                                                                                                                                                                                                                                                         ; unsaved_ST2MMFIFO_0                                     ; unsaved      ;
;       |unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|                                                               ; 41.8 (31.4)          ; 46.3 (35.8)                      ; 4.5 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (46)             ; 55 (40)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_ST2MMFIFO_0:st2mmfifo_0|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls                                                                                                                                                                                                                                                                                       ; unsaved_ST2MMFIFO_0_scfifo_with_controls                ; unsaved      ;
;          |unsaved_ST2MMFIFO_0_single_clock_fifo:the_scfifo|                                                                             ; 10.3 (0.0)           ; 10.5 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 15 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_ST2MMFIFO_0:st2mmfifo_0|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_ST2MMFIFO_0_single_clock_fifo:the_scfifo                                                                                                                                                                                                                                      ; unsaved_ST2MMFIFO_0_single_clock_fifo                   ; unsaved      ;
;             |scfifo:single_clock_fifo|                                                                                                  ; 10.3 (0.0)           ; 10.5 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 15 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_ST2MMFIFO_0:st2mmfifo_0|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_ST2MMFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo                                                                                                                                                                                                             ; scfifo                                                  ; work         ;
;                |scfifo_42a1:auto_generated|                                                                                             ; 10.3 (0.0)           ; 10.5 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 15 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_ST2MMFIFO_0:st2mmfifo_0|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_ST2MMFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated                                                                                                                                                                                  ; scfifo_42a1                                             ; work         ;
;                   |a_dpfifo_b8a1:dpfifo|                                                                                                ; 10.3 (0.3)           ; 10.5 (0.3)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (1)              ; 15 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_ST2MMFIFO_0:st2mmfifo_0|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_ST2MMFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo                                                                                                                                                             ; a_dpfifo_b8a1                                           ; work         ;
;                      |a_fefifo_66f:fifo_state|                                                                                          ; 5.8 (3.8)            ; 6.2 (4.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (8)              ; 7 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_ST2MMFIFO_0:st2mmfifo_0|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_ST2MMFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|a_fefifo_66f:fifo_state                                                                                                                                     ; a_fefifo_66f                                            ; work         ;
;                         |cntr_tg7:count_usedw|                                                                                          ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_ST2MMFIFO_0:st2mmfifo_0|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_ST2MMFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|a_fefifo_66f:fifo_state|cntr_tg7:count_usedw                                                                                                                ; cntr_tg7                                                ; work         ;
;                      |altsyncram_iqs1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_ST2MMFIFO_0:st2mmfifo_0|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_ST2MMFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|altsyncram_iqs1:FIFOram                                                                                                                                     ; altsyncram_iqs1                                         ; work         ;
;                      |cntr_hgb:rd_ptr_count|                                                                                            ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_ST2MMFIFO_0:st2mmfifo_0|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_ST2MMFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|cntr_hgb:rd_ptr_count                                                                                                                                       ; cntr_hgb                                                ; work         ;
;                      |cntr_hgb:wr_ptr|                                                                                                  ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_ST2MMFIFO_0:st2mmfifo_0|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_ST2MMFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|cntr_hgb:wr_ptr                                                                                                                                             ; cntr_hgb                                                ; work         ;
;       |unsaved_ST2MMFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|                                                      ; 10.0 (0.0)           ; 11.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 14 (0)                    ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_ST2MMFIFO_0:st2mmfifo_0|unsaved_ST2MMFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info                                                                                                                                                                                                                                                                              ; unsaved_ST2MMFIFO_0_single_clock_fifo_for_other_info    ; unsaved      ;
;          |scfifo:single_clock_fifo|                                                                                                     ; 10.0 (0.0)           ; 11.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 14 (0)                    ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_ST2MMFIFO_0:st2mmfifo_0|unsaved_ST2MMFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo                                                                                                                                                                                                                                                     ; scfifo                                                  ; work         ;
;             |scfifo_se81:auto_generated|                                                                                                ; 10.0 (0.0)           ; 11.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 14 (0)                    ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_ST2MMFIFO_0:st2mmfifo_0|unsaved_ST2MMFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated                                                                                                                                                                                                                          ; scfifo_se81                                             ; work         ;
;                |a_dpfifo_3l81:dpfifo|                                                                                                   ; 10.0 (0.0)           ; 11.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 14 (0)                    ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_ST2MMFIFO_0:st2mmfifo_0|unsaved_ST2MMFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo                                                                                                                                                                                                     ; a_dpfifo_3l81                                           ; work         ;
;                   |a_fefifo_76e:fifo_state|                                                                                             ; 6.0 (4.0)            ; 7.0 (5.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (9)              ; 6 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_ST2MMFIFO_0:st2mmfifo_0|unsaved_ST2MMFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|a_fefifo_76e:fifo_state                                                                                                                                                                             ; a_fefifo_76e                                            ; work         ;
;                      |cntr_tg7:count_usedw|                                                                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_ST2MMFIFO_0:st2mmfifo_0|unsaved_ST2MMFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|a_fefifo_76e:fifo_state|cntr_tg7:count_usedw                                                                                                                                                        ; cntr_tg7                                                ; work         ;
;                   |altsyncram_mqs1:FIFOram|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_ST2MMFIFO_0:st2mmfifo_0|unsaved_ST2MMFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram                                                                                                                                                                             ; altsyncram_mqs1                                         ; work         ;
;                   |cntr_hgb:rd_ptr_count|                                                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_ST2MMFIFO_0:st2mmfifo_0|unsaved_ST2MMFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|cntr_hgb:rd_ptr_count                                                                                                                                                                               ; cntr_hgb                                                ; work         ;
;                   |cntr_hgb:wr_ptr|                                                                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_ST2MMFIFO_0:st2mmfifo_0|unsaved_ST2MMFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|cntr_hgb:wr_ptr                                                                                                                                                                                     ; cntr_hgb                                                ; work         ;
;    |unsaved_ST2MMFIFO_0:st2mmfifo_1|                                                                                                    ; 56.5 (1.7)           ; 58.7 (2.2)                       ; 2.8 (0.5)                                         ; 0.6 (0.1)                        ; 0.0 (0.0)            ; 93 (1)              ; 70 (3)                    ; 0 (0)         ; 768               ; 2     ; 0          ; 0    ; 0            ; |unsaved|unsaved_ST2MMFIFO_0:st2mmfifo_1                                                                                                                                                                                                                                                                                                                                                         ; unsaved_ST2MMFIFO_0                                     ; unsaved      ;
;       |unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|                                                               ; 44.4 (34.7)          ; 46.2 (36.1)                      ; 2.3 (1.7)                                         ; 0.5 (0.2)                        ; 0.0 (0.0)            ; 71 (50)             ; 52 (37)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_ST2MMFIFO_0:st2mmfifo_1|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls                                                                                                                                                                                                                                                                                       ; unsaved_ST2MMFIFO_0_scfifo_with_controls                ; unsaved      ;
;          |unsaved_ST2MMFIFO_0_single_clock_fifo:the_scfifo|                                                                             ; 9.8 (0.0)            ; 10.1 (0.0)                       ; 0.6 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 15 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_ST2MMFIFO_0:st2mmfifo_1|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_ST2MMFIFO_0_single_clock_fifo:the_scfifo                                                                                                                                                                                                                                      ; unsaved_ST2MMFIFO_0_single_clock_fifo                   ; unsaved      ;
;             |scfifo:single_clock_fifo|                                                                                                  ; 9.8 (0.0)            ; 10.1 (0.0)                       ; 0.6 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 15 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_ST2MMFIFO_0:st2mmfifo_1|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_ST2MMFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo                                                                                                                                                                                                             ; scfifo                                                  ; work         ;
;                |scfifo_42a1:auto_generated|                                                                                             ; 9.8 (0.0)            ; 10.1 (0.0)                       ; 0.6 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 15 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_ST2MMFIFO_0:st2mmfifo_1|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_ST2MMFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated                                                                                                                                                                                  ; scfifo_42a1                                             ; work         ;
;                   |a_dpfifo_b8a1:dpfifo|                                                                                                ; 9.8 (0.0)            ; 10.1 (0.0)                       ; 0.6 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 15 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_ST2MMFIFO_0:st2mmfifo_1|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_ST2MMFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo                                                                                                                                                             ; a_dpfifo_b8a1                                           ; work         ;
;                      |a_fefifo_66f:fifo_state|                                                                                          ; 5.8 (3.8)            ; 6.1 (4.1)                        ; 0.6 (0.6)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 13 (9)              ; 7 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_ST2MMFIFO_0:st2mmfifo_1|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_ST2MMFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|a_fefifo_66f:fifo_state                                                                                                                                     ; a_fefifo_66f                                            ; work         ;
;                         |cntr_tg7:count_usedw|                                                                                          ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_ST2MMFIFO_0:st2mmfifo_1|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_ST2MMFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|a_fefifo_66f:fifo_state|cntr_tg7:count_usedw                                                                                                                ; cntr_tg7                                                ; work         ;
;                      |altsyncram_iqs1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_ST2MMFIFO_0:st2mmfifo_1|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_ST2MMFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|altsyncram_iqs1:FIFOram                                                                                                                                     ; altsyncram_iqs1                                         ; work         ;
;                      |cntr_hgb:rd_ptr_count|                                                                                            ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_ST2MMFIFO_0:st2mmfifo_1|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_ST2MMFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|cntr_hgb:rd_ptr_count                                                                                                                                       ; cntr_hgb                                                ; work         ;
;                      |cntr_hgb:wr_ptr|                                                                                                  ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_ST2MMFIFO_0:st2mmfifo_1|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_ST2MMFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|cntr_hgb:wr_ptr                                                                                                                                             ; cntr_hgb                                                ; work         ;
;       |unsaved_ST2MMFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|                                                      ; 10.3 (0.0)           ; 10.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 15 (0)                    ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_ST2MMFIFO_0:st2mmfifo_1|unsaved_ST2MMFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info                                                                                                                                                                                                                                                                              ; unsaved_ST2MMFIFO_0_single_clock_fifo_for_other_info    ; unsaved      ;
;          |scfifo:single_clock_fifo|                                                                                                     ; 10.3 (0.0)           ; 10.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 15 (0)                    ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_ST2MMFIFO_0:st2mmfifo_1|unsaved_ST2MMFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo                                                                                                                                                                                                                                                     ; scfifo                                                  ; work         ;
;             |scfifo_se81:auto_generated|                                                                                                ; 10.3 (0.0)           ; 10.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 15 (0)                    ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_ST2MMFIFO_0:st2mmfifo_1|unsaved_ST2MMFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated                                                                                                                                                                                                                          ; scfifo_se81                                             ; work         ;
;                |a_dpfifo_3l81:dpfifo|                                                                                                   ; 10.3 (0.5)           ; 10.3 (0.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (1)              ; 15 (0)                    ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_ST2MMFIFO_0:st2mmfifo_1|unsaved_ST2MMFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo                                                                                                                                                                                                     ; a_dpfifo_3l81                                           ; work         ;
;                   |a_fefifo_76e:fifo_state|                                                                                             ; 5.8 (3.8)            ; 5.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (8)              ; 7 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_ST2MMFIFO_0:st2mmfifo_1|unsaved_ST2MMFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|a_fefifo_76e:fifo_state                                                                                                                                                                             ; a_fefifo_76e                                            ; work         ;
;                      |cntr_tg7:count_usedw|                                                                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_ST2MMFIFO_0:st2mmfifo_1|unsaved_ST2MMFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|a_fefifo_76e:fifo_state|cntr_tg7:count_usedw                                                                                                                                                        ; cntr_tg7                                                ; work         ;
;                   |altsyncram_mqs1:FIFOram|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_ST2MMFIFO_0:st2mmfifo_1|unsaved_ST2MMFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram                                                                                                                                                                             ; altsyncram_mqs1                                         ; work         ;
;                   |cntr_hgb:rd_ptr_count|                                                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_ST2MMFIFO_0:st2mmfifo_1|unsaved_ST2MMFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|cntr_hgb:rd_ptr_count                                                                                                                                                                               ; cntr_hgb                                                ; work         ;
;                   |cntr_hgb:wr_ptr|                                                                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_ST2MMFIFO_0:st2mmfifo_1|unsaved_ST2MMFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|cntr_hgb:wr_ptr                                                                                                                                                                                     ; cntr_hgb                                                ; work         ;
;    |unsaved_jtag_uart_0:jtag_uart_0|                                                                                                    ; 63.9 (18.1)          ; 83.3 (19.6)                      ; 19.4 (1.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 119 (37)            ; 111 (13)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |unsaved|unsaved_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                         ; unsaved_jtag_uart_0                                     ; unsaved      ;
;       |alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|                                                                         ; 21.0 (21.0)          ; 37.8 (37.8)                      ; 16.8 (16.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                 ; alt_jtag_atlantic                                       ; work         ;
;       |unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|                                                                   ; 12.8 (0.0)           ; 13.6 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                           ; unsaved_jtag_uart_0_scfifo_r                            ; unsaved      ;
;          |scfifo:rfifo|                                                                                                                 ; 12.8 (0.0)           ; 13.6 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                              ; scfifo                                                  ; work         ;
;             |scfifo_3291:auto_generated|                                                                                                ; 12.8 (0.0)           ; 13.6 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                   ; scfifo_3291                                             ; work         ;
;                |a_dpfifo_5771:dpfifo|                                                                                                   ; 12.8 (0.0)           ; 13.6 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                              ; a_dpfifo_5771                                           ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 6.8 (3.8)            ; 7.6 (4.6)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (7)              ; 12 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                      ; a_fefifo_7cf                                            ; work         ;
;                      |cntr_vg7:count_usedw|                                                                                             ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                 ; cntr_vg7                                                ; work         ;
;                   |altsyncram_7pu1:FIFOram|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                      ; altsyncram_7pu1                                         ; work         ;
;                   |cntr_jgb:rd_ptr_count|                                                                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                        ; cntr_jgb                                                ; work         ;
;                   |cntr_jgb:wr_ptr|                                                                                                     ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                              ; cntr_jgb                                                ; work         ;
;       |unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|                                                                   ; 12.1 (0.0)           ; 12.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                           ; unsaved_jtag_uart_0_scfifo_w                            ; unsaved      ;
;          |scfifo:wfifo|                                                                                                                 ; 12.1 (0.0)           ; 12.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                              ; scfifo                                                  ; work         ;
;             |scfifo_3291:auto_generated|                                                                                                ; 12.1 (0.0)           ; 12.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                   ; scfifo_3291                                             ; work         ;
;                |a_dpfifo_5771:dpfifo|                                                                                                   ; 12.1 (0.0)           ; 12.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                              ; a_dpfifo_5771                                           ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 6.1 (3.1)            ; 6.3 (3.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 9 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                      ; a_fefifo_7cf                                            ; work         ;
;                      |cntr_vg7:count_usedw|                                                                                             ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                 ; cntr_vg7                                                ; work         ;
;                   |altsyncram_7pu1:FIFOram|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                      ; altsyncram_7pu1                                         ; work         ;
;                   |cntr_jgb:rd_ptr_count|                                                                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                        ; cntr_jgb                                                ; work         ;
;                   |cntr_jgb:wr_ptr|                                                                                                     ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                              ; cntr_jgb                                                ; work         ;
;    |unsaved_mm_interconnect_0:mm_interconnect_0|                                                                                        ; 298.2 (0.0)          ; 316.2 (0.0)                      ; 20.2 (0.0)                                        ; 2.2 (0.0)                        ; 0.0 (0.0)            ; 554 (0)             ; 226 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                             ; unsaved_mm_interconnect_0                               ; unsaved      ;
;       |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                              ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                   ; unsaved      ;
;       |altera_avalon_sc_fifo:mm2stfifo_0_in_agent_rsp_fifo|                                                                             ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm2stfifo_0_in_agent_rsp_fifo                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                   ; unsaved      ;
;       |altera_avalon_sc_fifo:mm2stfifo_0_in_csr_agent_rsp_fifo|                                                                         ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm2stfifo_0_in_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                   ; unsaved      ;
;       |altera_avalon_sc_fifo:mm2stfifo_1_in_agent_rsp_fifo|                                                                             ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm2stfifo_1_in_agent_rsp_fifo                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                   ; unsaved      ;
;       |altera_avalon_sc_fifo:mm2stfifo_1_in_csr_agent_rsp_fifo|                                                                         ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm2stfifo_1_in_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                   ; unsaved      ;
;       |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                               ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                   ; unsaved      ;
;       |altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|                                                               ; 4.7 (4.7)            ; 5.5 (5.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                   ; unsaved      ;
;       |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                        ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                   ; unsaved      ;
;       |altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|                                                                        ; 5.2 (5.2)            ; 5.2 (5.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                   ; unsaved      ;
;       |altera_avalon_sc_fifo:st2mmfifo_0_in_csr_agent_rsp_fifo|                                                                         ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:st2mmfifo_0_in_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                   ; unsaved      ;
;       |altera_avalon_sc_fifo:st2mmfifo_0_out_agent_rsp_fifo|                                                                            ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:st2mmfifo_0_out_agent_rsp_fifo                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                   ; unsaved      ;
;       |altera_avalon_sc_fifo:st2mmfifo_1_in_csr_agent_rsp_fifo|                                                                         ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:st2mmfifo_1_in_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                   ; unsaved      ;
;       |altera_avalon_sc_fifo:st2mmfifo_1_out_agent_rsp_fifo|                                                                            ; 1.5 (1.5)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:st2mmfifo_1_out_agent_rsp_fifo                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                   ; unsaved      ;
;       |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                            ; altera_merlin_master_agent                              ; unsaved      ;
;       |altera_merlin_master_agent:nios2_gen2_1_instruction_master_agent|                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_1_instruction_master_agent                                                                                                                                                                                                                                                                            ; altera_merlin_master_agent                              ; unsaved      ;
;       |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                             ; 5.9 (5.9)            ; 6.8 (6.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                         ; altera_merlin_master_translator                         ; unsaved      ;
;       |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                      ; 1.7 (1.7)            ; 2.0 (2.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                  ; altera_merlin_master_translator                         ; unsaved      ;
;       |altera_merlin_master_translator:nios2_gen2_1_data_master_translator|                                                             ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_data_master_translator                                                                                                                                                                                                                                                                         ; altera_merlin_master_translator                         ; unsaved      ;
;       |altera_merlin_master_translator:nios2_gen2_1_instruction_master_translator|                                                      ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_instruction_master_translator                                                                                                                                                                                                                                                                  ; altera_merlin_master_translator                         ; unsaved      ;
;       |altera_merlin_slave_agent:mm2stfifo_0_in_csr_agent|                                                                              ; 2.0 (2.0)            ; 2.5 (2.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm2stfifo_0_in_csr_agent                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                               ; unsaved      ;
;       |altera_merlin_slave_agent:mm2stfifo_1_in_csr_agent|                                                                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm2stfifo_1_in_csr_agent                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                               ; unsaved      ;
;       |altera_merlin_slave_agent:nios2_gen2_1_debug_mem_slave_agent|                                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_1_debug_mem_slave_agent                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                               ; unsaved      ;
;       |altera_merlin_slave_agent:st2mmfifo_0_in_csr_agent|                                                                              ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:st2mmfifo_0_in_csr_agent                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                               ; unsaved      ;
;       |altera_merlin_slave_agent:st2mmfifo_0_out_agent|                                                                                 ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:st2mmfifo_0_out_agent                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                               ; unsaved      ;
;       |altera_merlin_slave_agent:st2mmfifo_1_in_csr_agent|                                                                              ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:st2mmfifo_1_in_csr_agent                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                               ; unsaved      ;
;       |altera_merlin_slave_agent:st2mmfifo_1_out_agent|                                                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:st2mmfifo_1_out_agent                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                               ; unsaved      ;
;       |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                         ; 8.0 (8.0)            ; 8.7 (8.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                          ; unsaved      ;
;       |altera_merlin_slave_translator:mm2stfifo_0_in_csr_translator|                                                                    ; 3.4 (3.4)            ; 3.4 (3.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm2stfifo_0_in_csr_translator                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                          ; unsaved      ;
;       |altera_merlin_slave_translator:mm2stfifo_0_in_translator|                                                                        ; 1.0 (1.0)            ; 1.9 (1.9)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm2stfifo_0_in_translator                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                          ; unsaved      ;
;       |altera_merlin_slave_translator:mm2stfifo_1_in_csr_translator|                                                                    ; 6.5 (6.5)            ; 7.2 (7.2)                        ; 0.8 (0.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 7 (7)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm2stfifo_1_in_csr_translator                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                          ; unsaved      ;
;       |altera_merlin_slave_translator:mm2stfifo_1_in_translator|                                                                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm2stfifo_1_in_translator                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                          ; unsaved      ;
;       |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                          ; 8.9 (8.9)            ; 9.8 (9.8)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                          ; unsaved      ;
;       |altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|                                                          ; 9.2 (9.2)            ; 10.4 (10.4)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                          ; unsaved      ;
;       |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                          ; unsaved      ;
;       |altera_merlin_slave_translator:onchip_memory2_1_s1_translator|                                                                   ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                          ; unsaved      ;
;       |altera_merlin_slave_translator:st2mmfifo_0_in_csr_translator|                                                                    ; 4.3 (4.3)            ; 4.8 (4.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:st2mmfifo_0_in_csr_translator                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                          ; unsaved      ;
;       |altera_merlin_slave_translator:st2mmfifo_0_out_translator|                                                                       ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:st2mmfifo_0_out_translator                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                          ; unsaved      ;
;       |altera_merlin_slave_translator:st2mmfifo_1_in_csr_translator|                                                                    ; 5.3 (5.3)            ; 5.3 (5.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:st2mmfifo_1_in_csr_translator                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                          ; unsaved      ;
;       |altera_merlin_slave_translator:st2mmfifo_1_out_translator|                                                                       ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:st2mmfifo_1_out_translator                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                          ; unsaved      ;
;       |unsaved_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                   ; 8.5 (8.5)            ; 8.9 (8.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                               ; unsaved_mm_interconnect_0_cmd_demux                     ; unsaved      ;
;       |unsaved_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                               ; 6.3 (6.3)            ; 7.5 (7.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                                                           ; unsaved_mm_interconnect_0_cmd_demux                     ; unsaved      ;
;       |unsaved_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                                                           ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                                                                       ; unsaved_mm_interconnect_0_cmd_demux_002                 ; unsaved      ;
;       |unsaved_mm_interconnect_0_cmd_demux_002:cmd_demux_003|                                                                           ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_demux_002:cmd_demux_003                                                                                                                                                                                                                                                                                       ; unsaved_mm_interconnect_0_cmd_demux_002                 ; unsaved      ;
;       |unsaved_mm_interconnect_0_cmd_demux_002:rsp_demux|                                                                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_demux_002:rsp_demux                                                                                                                                                                                                                                                                                           ; unsaved_mm_interconnect_0_cmd_demux_002                 ; unsaved      ;
;       |unsaved_mm_interconnect_0_cmd_demux_002:rsp_demux_001|                                                                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_demux_002:rsp_demux_001                                                                                                                                                                                                                                                                                       ; unsaved_mm_interconnect_0_cmd_demux_002                 ; unsaved      ;
;       |unsaved_mm_interconnect_0_cmd_demux_002:rsp_demux_006|                                                                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_demux_002:rsp_demux_006                                                                                                                                                                                                                                                                                       ; unsaved_mm_interconnect_0_cmd_demux_002                 ; unsaved      ;
;       |unsaved_mm_interconnect_0_cmd_demux_002:rsp_demux_007|                                                                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_demux_002:rsp_demux_007                                                                                                                                                                                                                                                                                       ; unsaved_mm_interconnect_0_cmd_demux_002                 ; unsaved      ;
;       |unsaved_mm_interconnect_0_cmd_demux_002:rsp_demux_012|                                                                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_demux_002:rsp_demux_012                                                                                                                                                                                                                                                                                       ; unsaved_mm_interconnect_0_cmd_demux_002                 ; unsaved      ;
;       |unsaved_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                       ; 8.7 (6.4)            ; 9.0 (7.0)                        ; 0.3 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (14)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                   ; unsaved_mm_interconnect_0_cmd_mux                       ; unsaved      ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                ; unsaved      ;
;       |unsaved_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                                   ; 18.9 (17.0)          ; 19.7 (17.8)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (50)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                               ; unsaved_mm_interconnect_0_cmd_mux                       ; unsaved      ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                                ; unsaved      ;
;       |unsaved_mm_interconnect_0_cmd_mux:cmd_mux_006|                                                                                   ; 26.1 (23.8)          ; 29.5 (27.2)                      ; 3.4 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (55)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                                                               ; unsaved_mm_interconnect_0_cmd_mux                       ; unsaved      ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                                ; unsaved      ;
;       |unsaved_mm_interconnect_0_cmd_mux:cmd_mux_007|                                                                                   ; 18.0 (15.7)          ; 19.7 (17.3)                      ; 2.0 (1.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 54 (50)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                                                                               ; unsaved_mm_interconnect_0_cmd_mux                       ; unsaved      ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 2.2 (2.2)            ; 2.4 (2.4)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                                ; unsaved      ;
;       |unsaved_mm_interconnect_0_cmd_mux:cmd_mux_012|                                                                                   ; 24.9 (22.7)          ; 28.1 (25.8)                      ; 3.2 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (55)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                                                                                                                                                               ; unsaved_mm_interconnect_0_cmd_mux                       ; unsaved      ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                                ; unsaved      ;
;       |unsaved_mm_interconnect_0_router:router|                                                                                         ; 5.9 (5.9)            ; 5.8 (5.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                     ; unsaved_mm_interconnect_0_router                        ; unsaved      ;
;       |unsaved_mm_interconnect_0_router_001:router_001|                                                                                 ; 10.0 (10.0)          ; 11.8 (11.8)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                             ; unsaved_mm_interconnect_0_router_001                    ; unsaved      ;
;       |unsaved_mm_interconnect_0_router_002:router_002|                                                                                 ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                                             ; unsaved_mm_interconnect_0_router_002                    ; unsaved      ;
;       |unsaved_mm_interconnect_0_router_003:router_003|                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                                                                             ; unsaved_mm_interconnect_0_router_003                    ; unsaved      ;
;       |unsaved_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                       ; 27.6 (27.6)          ; 26.3 (26.3)                      ; 0.0 (0.0)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 56 (56)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                   ; unsaved_mm_interconnect_0_rsp_mux                       ; unsaved      ;
;       |unsaved_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                                   ; 23.8 (23.8)          ; 24.3 (24.3)                      ; 0.8 (0.8)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 48 (48)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                                               ; unsaved_mm_interconnect_0_rsp_mux                       ; unsaved      ;
;    |unsaved_nios2_gen2_0:nios2_gen2_0|                                                                                                  ; 463.4 (0.0)          ; 536.8 (0.0)                      ; 80.4 (0.0)                                        ; 7.0 (0.0)                        ; 0.0 (0.0)            ; 713 (0)             ; 619 (0)                   ; 0 (0)         ; 10240             ; 3     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                       ; unsaved_nios2_gen2_0                                    ; unsaved      ;
;       |unsaved_nios2_gen2_0_cpu:cpu|                                                                                                    ; 463.4 (337.0)        ; 536.8 (366.3)                    ; 80.4 (34.8)                                       ; 7.0 (5.5)                        ; 0.0 (0.0)            ; 713 (546)           ; 619 (341)                 ; 0 (0)         ; 10240             ; 3     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                          ; unsaved_nios2_gen2_0_cpu                                ; unsaved      ;
;          |unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|                                                    ; 126.4 (31.9)         ; 170.5 (32.3)                     ; 45.6 (0.3)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 167 (7)             ; 278 (82)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                ; unsaved_nios2_gen2_0_cpu_nios2_oci                      ; unsaved      ;
;             |unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|                             ; 36.3 (0.0)           ; 59.6 (0.0)                       ; 24.2 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                  ; unsaved_nios2_gen2_0_cpu_debug_slave_wrapper            ; unsaved      ;
;                |sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy|                                                        ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy                                                                                  ; sld_virtual_jtag_basic                                  ; work         ;
;                |unsaved_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk|                            ; 3.6 (3.2)            ; 21.6 (20.3)                      ; 18.0 (17.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; unsaved_nios2_gen2_0_cpu_debug_slave_sysclk             ; unsaved      ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                                 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; -0.2 (-0.2)          ; 0.8 (0.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                 ; work         ;
;                |unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|                                  ; 31.0 (30.3)          ; 36.2 (35.0)                      ; 6.2 (5.7)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 47 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck                                                            ; unsaved_nios2_gen2_0_cpu_debug_slave_tck                ; unsaved      ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                                 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                 ; work         ;
;             |unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|                                   ; 6.0 (6.0)            ; 6.2 (6.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                        ; unsaved_nios2_gen2_0_cpu_nios2_avalon_reg               ; unsaved      ;
;             |unsaved_nios2_gen2_0_cpu_nios2_oci_break:the_unsaved_nios2_gen2_0_cpu_nios2_oci_break|                                     ; 0.6 (0.6)            ; 16.7 (16.7)                      ; 16.1 (16.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_break:the_unsaved_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                          ; unsaved_nios2_gen2_0_cpu_nios2_oci_break                ; unsaved      ;
;             |unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug|                                     ; 4.7 (4.2)            ; 6.2 (5.6)                        ; 1.5 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 10 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                          ; unsaved_nios2_gen2_0_cpu_nios2_oci_debug                ; unsaved      ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                      ; altera_std_synchronizer                                 ; work         ;
;             |unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|                                           ; 46.9 (46.9)          ; 49.7 (49.7)                      ; 3.2 (3.2)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 76 (76)             ; 53 (53)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                ; unsaved_nios2_gen2_0_cpu_nios2_ocimem                   ; unsaved      ;
;                |unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram|                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module           ; unsaved      ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                              ; work         ;
;                      |altsyncram_qid1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                         ; work         ;
;          |unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                 ; unsaved_nios2_gen2_0_cpu_register_bank_a_module         ; unsaved      ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                              ; work         ;
;                |altsyncram_msi1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                        ; altsyncram_msi1                                         ; work         ;
;          |unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                 ; unsaved_nios2_gen2_0_cpu_register_bank_b_module         ; unsaved      ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                              ; work         ;
;                |altsyncram_msi1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                        ; altsyncram_msi1                                         ; work         ;
;    |unsaved_nios2_gen2_1:nios2_gen2_1|                                                                                                  ; 473.3 (0.0)          ; 527.7 (0.0)                      ; 62.9 (0.0)                                        ; 8.5 (0.0)                        ; 0.0 (0.0)            ; 724 (0)             ; 613 (0)                   ; 0 (0)         ; 10240             ; 3     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_1:nios2_gen2_1                                                                                                                                                                                                                                                                                                                                                       ; unsaved_nios2_gen2_1                                    ; unsaved      ;
;       |unsaved_nios2_gen2_1_cpu:cpu|                                                                                                    ; 473.3 (343.7)        ; 527.7 (360.2)                    ; 62.9 (23.5)                                       ; 8.5 (7.1)                        ; 0.0 (0.0)            ; 724 (557)           ; 613 (336)                 ; 0 (0)         ; 10240             ; 3     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu                                                                                                                                                                                                                                                                                                                          ; unsaved_nios2_gen2_1_cpu                                ; unsaved      ;
;          |unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|                                                    ; 129.6 (31.3)         ; 167.5 (32.3)                     ; 39.4 (1.1)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 167 (7)             ; 277 (81)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci                                                                                                                                                                                                                                                ; unsaved_nios2_gen2_1_cpu_nios2_oci                      ; unsaved      ;
;             |unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|                             ; 37.8 (0.0)           ; 58.7 (0.0)                       ; 21.8 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper                                                                                                                                                  ; unsaved_nios2_gen2_1_cpu_debug_slave_wrapper            ; unsaved      ;
;                |sld_virtual_jtag_basic:unsaved_nios2_gen2_1_cpu_debug_slave_phy|                                                        ; 1.6 (1.6)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:unsaved_nios2_gen2_1_cpu_debug_slave_phy                                                                                  ; sld_virtual_jtag_basic                                  ; work         ;
;                |unsaved_nios2_gen2_1_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_1_cpu_debug_slave_sysclk|                            ; 5.4 (4.5)            ; 22.9 (21.2)                      ; 17.5 (16.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_1_cpu_debug_slave_sysclk                                                      ; unsaved_nios2_gen2_1_cpu_debug_slave_sysclk             ; unsaved      ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                                 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                 ; work         ;
;                |unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|                                  ; 30.7 (30.0)          ; 34.2 (32.8)                      ; 4.5 (3.8)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 47 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck                                                            ; unsaved_nios2_gen2_1_cpu_debug_slave_tck                ; unsaved      ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                                 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                 ; work         ;
;             |unsaved_nios2_gen2_1_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_1_cpu_nios2_avalon_reg|                                   ; 5.8 (5.8)            ; 7.2 (7.2)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_1_cpu_nios2_avalon_reg                                                                                                                                                        ; unsaved_nios2_gen2_1_cpu_nios2_avalon_reg               ; unsaved      ;
;             |unsaved_nios2_gen2_1_cpu_nios2_oci_break:the_unsaved_nios2_gen2_1_cpu_nios2_oci_break|                                     ; 0.6 (0.6)            ; 16.7 (16.7)                      ; 16.1 (16.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_nios2_oci_break:the_unsaved_nios2_gen2_1_cpu_nios2_oci_break                                                                                                                                                          ; unsaved_nios2_gen2_1_cpu_nios2_oci_break                ; unsaved      ;
;             |unsaved_nios2_gen2_1_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_1_cpu_nios2_oci_debug|                                     ; 3.7 (3.6)            ; 5.0 (4.4)                        ; 1.3 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 10 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_1_cpu_nios2_oci_debug                                                                                                                                                          ; unsaved_nios2_gen2_1_cpu_nios2_oci_debug                ; unsaved      ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0.1 (0.1)            ; 0.6 (0.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                      ; altera_std_synchronizer                                 ; work         ;
;             |unsaved_nios2_gen2_1_cpu_nios2_ocimem:the_unsaved_nios2_gen2_1_cpu_nios2_ocimem|                                           ; 48.1 (48.1)          ; 47.7 (47.7)                      ; 0.0 (0.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 76 (76)             ; 51 (51)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_nios2_ocimem:the_unsaved_nios2_gen2_1_cpu_nios2_ocimem                                                                                                                                                                ; unsaved_nios2_gen2_1_cpu_nios2_ocimem                   ; unsaved      ;
;                |unsaved_nios2_gen2_1_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_1_cpu_ociram_sp_ram|                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_nios2_ocimem:the_unsaved_nios2_gen2_1_cpu_nios2_ocimem|unsaved_nios2_gen2_1_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_1_cpu_ociram_sp_ram                                                                           ; unsaved_nios2_gen2_1_cpu_ociram_sp_ram_module           ; unsaved      ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_nios2_ocimem:the_unsaved_nios2_gen2_1_cpu_nios2_ocimem|unsaved_nios2_gen2_1_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                              ; work         ;
;                      |altsyncram_qid1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_nios2_ocimem:the_unsaved_nios2_gen2_1_cpu_nios2_ocimem|unsaved_nios2_gen2_1_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                         ; work         ;
;          |unsaved_nios2_gen2_1_cpu_register_bank_a_module:unsaved_nios2_gen2_1_cpu_register_bank_a|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_register_bank_a_module:unsaved_nios2_gen2_1_cpu_register_bank_a                                                                                                                                                                                                                                 ; unsaved_nios2_gen2_1_cpu_register_bank_a_module         ; unsaved      ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_register_bank_a_module:unsaved_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                              ; work         ;
;                |altsyncram_msi1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_register_bank_a_module:unsaved_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                        ; altsyncram_msi1                                         ; work         ;
;          |unsaved_nios2_gen2_1_cpu_register_bank_b_module:unsaved_nios2_gen2_1_cpu_register_bank_b|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_register_bank_b_module:unsaved_nios2_gen2_1_cpu_register_bank_b                                                                                                                                                                                                                                 ; unsaved_nios2_gen2_1_cpu_register_bank_b_module         ; unsaved      ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_register_bank_b_module:unsaved_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                              ; work         ;
;                |altsyncram_msi1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |unsaved|unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_register_bank_b_module:unsaved_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                        ; altsyncram_msi1                                         ; work         ;
;    |unsaved_onchip_memory2_0:onchip_memory2_0|                                                                                          ; 4.9 (1.5)            ; 5.5 (1.5)                        ; 0.7 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 10 (2)              ; 1 (0)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |unsaved|unsaved_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                               ; unsaved_onchip_memory2_0                                ; unsaved      ;
;       |altsyncram:the_altsyncram|                                                                                                       ; 3.4 (0.0)            ; 4.0 (0.0)                        ; 0.7 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 1 (0)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |unsaved|unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                     ; altsyncram                                              ; work         ;
;          |altsyncram_efn1:auto_generated|                                                                                               ; 3.4 (0.4)            ; 4.0 (0.5)                        ; 0.7 (0.2)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 1 (1)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |unsaved|unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_efn1:auto_generated                                                                                                                                                                                                                                                                                      ; altsyncram_efn1                                         ; work         ;
;             |decode_5la:decode3|                                                                                                        ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_efn1:auto_generated|decode_5la:decode3                                                                                                                                                                                                                                                                   ; decode_5la                                              ; work         ;
;             |mux_2hb:mux2|                                                                                                              ; 2.4 (2.4)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_efn1:auto_generated|mux_2hb:mux2                                                                                                                                                                                                                                                                         ; mux_2hb                                                 ; work         ;
;    |unsaved_onchip_memory2_1:onchip_memory2_1|                                                                                          ; 2.3 (1.0)            ; 3.5 (1.5)                        ; 1.2 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (2)               ; 1 (0)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |unsaved|unsaved_onchip_memory2_1:onchip_memory2_1                                                                                                                                                                                                                                                                                                                                               ; unsaved_onchip_memory2_1                                ; unsaved      ;
;       |altsyncram:the_altsyncram|                                                                                                       ; 1.3 (0.0)            ; 2.0 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |unsaved|unsaved_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                     ; altsyncram                                              ; work         ;
;          |altsyncram_ffn1:auto_generated|                                                                                               ; 1.3 (0.3)            ; 2.0 (0.5)                        ; 0.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (1)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |unsaved|unsaved_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_ffn1:auto_generated                                                                                                                                                                                                                                                                                      ; altsyncram_ffn1                                         ; work         ;
;             |decode_5la:decode3|                                                                                                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_ffn1:auto_generated|decode_5la:decode3                                                                                                                                                                                                                                                                   ; decode_5la                                              ; work         ;
;             |mux_2hb:mux2|                                                                                                              ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |unsaved|unsaved_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_ffn1:auto_generated|mux_2hb:mux2                                                                                                                                                                                                                                                                         ; mux_2hb                                                 ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                  ;
+---------+----------+----+------+------+----+----+-------+--------+------------------------+--------------------------+
; Name    ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5 ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------+----------+----+------+------+----+----+-------+--------+------------------------+--------------------------+
; clk_clk ; Input    ; -- ; (0)  ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
+---------+----------+----+------+------+----+----+-------+--------+------------------------+--------------------------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; clk_clk             ;                   ;         ;
+---------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                       ; Location             ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y3_N3        ; 230     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y3_N3        ; 31      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; altera_reset_controller:rst_controller_001|merged_reset~0                                                                                                                                                                                                                                                                                                  ; MLABCELL_X14_Y7_N15  ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                         ; FF_X27_Y7_N35        ; 132     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                          ; FF_X27_Y7_N17        ; 1309    ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; clk_clk                                                                                                                                                                                                                                                                                                                                                    ; PIN_V11              ; 1909    ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                   ; FF_X3_Y3_N14         ; 67      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3                      ; LABCELL_X4_Y3_N30    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                        ; LABCELL_X2_Y1_N18    ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1           ; LABCELL_X4_Y3_N54    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6                           ; LABCELL_X2_Y3_N33    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~11                          ; MLABCELL_X3_Y3_N0    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5                             ; LABCELL_X1_Y4_N15    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1              ; LABCELL_X2_Y1_N51    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~3                                ; LABCELL_X1_Y3_N0     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                      ; LABCELL_X2_Y1_N24    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5                    ; LABCELL_X2_Y3_N42    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~9                    ; LABCELL_X2_Y3_N27    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~5      ; LABCELL_X2_Y1_N42    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1 ; LABCELL_X2_Y1_N45    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; FF_X1_Y1_N44         ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; FF_X2_Y1_N41         ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]        ; FF_X1_Y1_N32         ; 49      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]        ; FF_X2_Y1_N20         ; 63      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                 ; LABCELL_X2_Y1_N9     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; FF_X2_Y1_N56         ; 58      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                     ; LABCELL_X1_Y4_N0     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_MM2STFIFO_0:mm2stfifo_0|comb~1                                                                                                                                                                                                                                                                                                                     ; LABCELL_X15_Y17_N36  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_MM2STFIFO_0:mm2stfifo_0|rdreq                                                                                                                                                                                                                                                                                                                      ; LABCELL_X18_Y16_N27  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_MM2STFIFO_0:mm2stfifo_0|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|always4~0                                                                                                                                                                                                                                                ; LABCELL_X15_Y18_N48  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_MM2STFIFO_0:mm2stfifo_0|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|always5~0                                                                                                                                                                                                                                                ; LABCELL_X15_Y18_N39  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_MM2STFIFO_0:mm2stfifo_0|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|always6~0                                                                                                                                                                                                                                                ; LABCELL_X15_Y18_N36  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_MM2STFIFO_0:mm2stfifo_0|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|a_fefifo_66f:fifo_state|_~0                                                                                                    ; LABCELL_X18_Y16_N36  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_MM2STFIFO_0:mm2stfifo_0|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|a_fefifo_66f:fifo_state|valid_wreq~1                                                                                           ; LABCELL_X18_Y16_N21  ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; unsaved_MM2STFIFO_0:mm2stfifo_0|unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|a_fefifo_76e:fifo_state|_~0                                                                                                                                            ; LABCELL_X18_Y16_N54  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_MM2STFIFO_0:mm2stfifo_0|unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|a_fefifo_76e:fifo_state|valid_rreq                                                                                                                                     ; LABCELL_X18_Y16_N24  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_MM2STFIFO_0:mm2stfifo_0|unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|valid_wreq~0                                                                                                                                                           ; LABCELL_X18_Y16_N48  ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; unsaved_MM2STFIFO_0:mm2stfifo_1|comb~1                                                                                                                                                                                                                                                                                                                     ; LABCELL_X28_Y13_N48  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_MM2STFIFO_0:mm2stfifo_1|rdreq                                                                                                                                                                                                                                                                                                                      ; LABCELL_X21_Y16_N51  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_MM2STFIFO_0:mm2stfifo_1|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|always4~2                                                                                                                                                                                                                                                ; LABCELL_X28_Y14_N33  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_MM2STFIFO_0:mm2stfifo_1|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|always5~0                                                                                                                                                                                                                                                ; LABCELL_X28_Y14_N0   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_MM2STFIFO_0:mm2stfifo_1|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|always6~0                                                                                                                                                                                                                                                ; LABCELL_X28_Y14_N30  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_MM2STFIFO_0:mm2stfifo_1|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|a_fefifo_66f:fifo_state|_~0                                                                                                    ; MLABCELL_X25_Y15_N15 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_MM2STFIFO_0:mm2stfifo_1|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|a_fefifo_66f:fifo_state|valid_wreq~1                                                                                           ; MLABCELL_X25_Y15_N54 ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; unsaved_MM2STFIFO_0:mm2stfifo_1|unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|a_fefifo_76e:fifo_state|_~0                                                                                                                                            ; MLABCELL_X25_Y15_N0  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_MM2STFIFO_0:mm2stfifo_1|unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|valid_rreq                                                                                                                                                             ; MLABCELL_X25_Y15_N6  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_MM2STFIFO_0:mm2stfifo_1|unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|valid_wreq~0                                                                                                                                                           ; MLABCELL_X25_Y15_N18 ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; unsaved_ST2MMFIFO_0:st2mmfifo_0|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|always4~0                                                                                                                                                                                                                                                ; LABCELL_X15_Y18_N54  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_ST2MMFIFO_0:st2mmfifo_0|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|always5~0                                                                                                                                                                                                                                                ; LABCELL_X15_Y18_N0   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_ST2MMFIFO_0:st2mmfifo_0|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|always6~0                                                                                                                                                                                                                                                ; LABCELL_X15_Y18_N27  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_ST2MMFIFO_0:st2mmfifo_0|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_ST2MMFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|a_fefifo_66f:fifo_state|_~0                                                                                                    ; LABCELL_X21_Y19_N36  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_ST2MMFIFO_0:st2mmfifo_0|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_ST2MMFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|a_fefifo_66f:fifo_state|valid_rreq                                                                                             ; LABCELL_X22_Y19_N9   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_ST2MMFIFO_0:st2mmfifo_0|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_ST2MMFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|valid_wreq~0                                                                                                                   ; LABCELL_X22_Y19_N42  ; 9       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; unsaved_ST2MMFIFO_0:st2mmfifo_0|unsaved_ST2MMFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|a_fefifo_76e:fifo_state|_~0                                                                                                                                            ; LABCELL_X22_Y19_N54  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_ST2MMFIFO_0:st2mmfifo_0|unsaved_ST2MMFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|a_fefifo_76e:fifo_state|valid_rreq                                                                                                                                     ; LABCELL_X22_Y19_N6   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_ST2MMFIFO_0:st2mmfifo_0|unsaved_ST2MMFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|a_fefifo_76e:fifo_state|valid_wreq~0                                                                                                                                   ; MLABCELL_X19_Y19_N18 ; 9       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; unsaved_ST2MMFIFO_0:st2mmfifo_1|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|always4~0                                                                                                                                                                                                                                                ; LABCELL_X28_Y14_N51  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_ST2MMFIFO_0:st2mmfifo_1|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|always5~0                                                                                                                                                                                                                                                ; LABCELL_X28_Y14_N36  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_ST2MMFIFO_0:st2mmfifo_1|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|always6~0                                                                                                                                                                                                                                                ; LABCELL_X28_Y14_N45  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_ST2MMFIFO_0:st2mmfifo_1|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_ST2MMFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|a_fefifo_66f:fifo_state|_~0                                                                                                    ; LABCELL_X22_Y13_N57  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_ST2MMFIFO_0:st2mmfifo_1|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_ST2MMFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|a_fefifo_66f:fifo_state|valid_rreq                                                                                             ; LABCELL_X22_Y13_N51  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_ST2MMFIFO_0:st2mmfifo_1|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_ST2MMFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|a_fefifo_66f:fifo_state|valid_wreq~0                                                                                           ; LABCELL_X21_Y14_N27  ; 9       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; unsaved_ST2MMFIFO_0:st2mmfifo_1|unsaved_ST2MMFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|a_fefifo_76e:fifo_state|_~0                                                                                                                                            ; LABCELL_X22_Y13_N54  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_ST2MMFIFO_0:st2mmfifo_1|unsaved_ST2MMFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|a_fefifo_76e:fifo_state|valid_wreq~0                                                                                                                                   ; LABCELL_X22_Y13_N36  ; 9       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; unsaved_ST2MMFIFO_0:st2mmfifo_1|unsaved_ST2MMFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|valid_rreq                                                                                                                                                             ; LABCELL_X22_Y13_N48  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                            ; LABCELL_X1_Y5_N15    ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2                                                                                                                                                                                                                                                      ; LABCELL_X2_Y4_N33    ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                                                    ; LABCELL_X1_Y5_N18    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|write~0                                                                                                                                                                                                                                                            ; LABCELL_X2_Y2_N30    ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_jtag_uart_0:jtag_uart_0|fifo_rd~4                                                                                                                                                                                                                                                                                                                  ; LABCELL_X13_Y11_N48  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                                                                                    ; FF_X18_Y13_N26       ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; unsaved_jtag_uart_0:jtag_uart_0|ien_AE~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X18_Y13_N54  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_jtag_uart_0:jtag_uart_0|r_val~0                                                                                                                                                                                                                                                                                                                    ; LABCELL_X1_Y5_N9     ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                                                                                                                                     ; FF_X15_Y13_N14       ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2                                                                                                                                                                     ; LABCELL_X15_Y13_N30  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                     ; LABCELL_X1_Y5_N12    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_jtag_uart_0:jtag_uart_0|wr_rfifo                                                                                                                                                                                                                                                                                                                   ; LABCELL_X13_Y11_N30  ; 14      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                ; LABCELL_X15_Y20_N18  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                ; LABCELL_X23_Y12_N0   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                             ; LABCELL_X22_Y17_N3   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                             ; LABCELL_X30_Y13_N54  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm2stfifo_0_in_csr_agent|m0_read~2                                                                                                                                                                                                                                                   ; LABCELL_X15_Y19_N18  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm2stfifo_1_in_csr_agent|m0_read~1                                                                                                                                                                                                                                                   ; LABCELL_X27_Y14_N0   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:st2mmfifo_0_in_csr_agent|m0_read~1                                                                                                                                                                                                                                                   ; LABCELL_X15_Y19_N12  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:st2mmfifo_1_in_csr_agent|m0_read~2                                                                                                                                                                                                                                                   ; LABCELL_X28_Y14_N6   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                               ; LABCELL_X13_Y21_N0   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                                   ; LABCELL_X13_Y20_N24  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                               ; LABCELL_X15_Y21_N6   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux:cmd_mux_006|update_grant~1                                                                                                                                                                                                                                                   ; LABCELL_X15_Y21_N18  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                               ; LABCELL_X23_Y13_N54  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux:cmd_mux_007|update_grant~0                                                                                                                                                                                                                                                   ; LABCELL_X23_Y13_N36  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                               ; LABCELL_X31_Y13_N42  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux:cmd_mux_012|update_grant~0                                                                                                                                                                                                                                                   ; LABCELL_X31_Y13_N18  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                   ; LABCELL_X15_Y13_N18  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                       ; LABCELL_X15_Y13_N57  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1                                                                                                                                                                                                                                                                               ; LABCELL_X22_Y22_N12  ; 20      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                     ; FF_X23_Y21_N44       ; 35      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_alu_result~1                                                                                                                                                                                                                                                                              ; LABCELL_X23_Y24_N36  ; 64      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                                  ; FF_X17_Y21_N44       ; 56      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_src1[31]~0                                                                                                                                                                                                                                                                                ; LABCELL_X18_Y23_N18  ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_src2[12]~0                                                                                                                                                                                                                                                                                ; LABCELL_X18_Y22_N39  ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_st_data[23]~0                                                                                                                                                                                                                                                                             ; LABCELL_X22_Y22_N30  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                                                                                                                                                                                                              ; FF_X17_Y21_N14       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                                   ; LABCELL_X18_Y20_N27  ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|R_ctrl_exception                                                                                                                                                                                                                                                                            ; FF_X21_Y23_N44       ; 21      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|R_src2_hi~1                                                                                                                                                                                                                                                                                 ; MLABCELL_X25_Y22_N0  ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|R_src2_use_imm                                                                                                                                                                                                                                                                              ; FF_X23_Y23_N23       ; 28      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_ienable_reg_nxt~0                                                                                                                                                                                                                                                                         ; MLABCELL_X14_Y21_N21 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_rf_wren                                                                                                                                                                                                                                                                                   ; LABCELL_X13_Y21_N21  ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_valid                                                                                                                                                                                                                                                                                     ; FF_X17_Y21_N56       ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                         ; FF_X22_Y22_N26       ; 46      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6]~0                                                                                                                                                                                                                                                                       ; LABCELL_X23_Y24_N12  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                       ; LABCELL_X22_Y22_N21  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|av_ld_rshift8~0                                                                                                                                                                                                                                                                             ; LABCELL_X23_Y24_N57  ; 19      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|hbreak_req~0                                                                                                                                                                                                                                                                                ; LABCELL_X11_Y17_N12  ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|address[8]                                                                                                                                                                                                        ; FF_X15_Y23_N53       ; 34      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir                                   ; LABCELL_X1_Y6_N21    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir                   ; FF_X2_Y4_N49         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a    ; MLABCELL_X6_Y11_N18  ; 15      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0  ; LABCELL_X9_Y13_N57   ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1  ; LABCELL_X11_Y13_N3   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b    ; MLABCELL_X6_Y11_N15  ; 40      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe       ; FF_X2_Y4_N5          ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[18]~21                     ; LABCELL_X1_Y8_N42    ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[33]~19                     ; LABCELL_X1_Y8_N36    ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~15                     ; LABCELL_X1_Y6_N48    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[8]~10                      ; LABCELL_X2_Y9_N33    ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[8]~9                       ; LABCELL_X2_Y9_N30    ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                           ; LABCELL_X13_Y17_N30  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_break:the_unsaved_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]~0                                                                                                         ; LABCELL_X9_Y13_N48   ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_break:the_unsaved_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]~1                                                                                                         ; MLABCELL_X3_Y10_N39  ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1                                                                                                                      ; LABCELL_X11_Y13_N54  ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~0                                                                                                                      ; LABCELL_X10_Y13_N21  ; 27      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req                                                                                                                  ; LABCELL_X13_Y18_N39  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                    ; LABCELL_X13_Y17_N15  ; 2       ; Read enable, Write enable  ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|D_ctrl_mem8~1                                                                                                                                                                                                                                                                               ; LABCELL_X23_Y11_N27  ; 20      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                     ; FF_X21_Y8_N56        ; 35      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|E_alu_result~1                                                                                                                                                                                                                                                                              ; MLABCELL_X25_Y12_N18 ; 61      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                                  ; FF_X27_Y12_N32       ; 51      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|E_src1[19]~0                                                                                                                                                                                                                                                                                ; LABCELL_X28_Y9_N18   ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|E_src2[15]~0                                                                                                                                                                                                                                                                                ; LABCELL_X28_Y11_N30  ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|E_st_data[23]~0                                                                                                                                                                                                                                                                             ; LABCELL_X23_Y11_N45  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|E_valid_from_R                                                                                                                                                                                                                                                                              ; FF_X27_Y12_N8        ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y12_N54  ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|R_ctrl_exception                                                                                                                                                                                                                                                                            ; FF_X23_Y9_N38        ; 25      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|R_src2_hi~1                                                                                                                                                                                                                                                                                 ; LABCELL_X22_Y10_N48  ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|R_src2_use_imm                                                                                                                                                                                                                                                                              ; FF_X22_Y8_N41        ; 28      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|W_ienable_reg_nxt~0                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y10_N21  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|W_rf_wren                                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y9_N51   ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|W_valid                                                                                                                                                                                                                                                                                     ; FF_X27_Y12_N26       ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                         ; FF_X25_Y12_N35       ; 39      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|av_ld_byte0_data[2]~0                                                                                                                                                                                                                                                                       ; MLABCELL_X25_Y12_N12 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                       ; LABCELL_X23_Y12_N39  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|av_ld_rshift8~0                                                                                                                                                                                                                                                                             ; MLABCELL_X25_Y12_N21 ; 16      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|hbreak_req~0                                                                                                                                                                                                                                                                                ; MLABCELL_X14_Y6_N9   ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|address[8]                                                                                                                                                                                                        ; FF_X25_Y9_N44        ; 34      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:unsaved_nios2_gen2_1_cpu_debug_slave_phy|virtual_state_uir                                   ; MLABCELL_X3_Y4_N9    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_1_cpu_debug_slave_sysclk|jxuir                   ; FF_X13_Y7_N28        ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_1_cpu_debug_slave_sysclk|take_action_ocimem_a    ; LABCELL_X11_Y7_N48   ; 16      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_1_cpu_debug_slave_sysclk|take_action_ocimem_a~0  ; LABCELL_X11_Y7_N54   ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_1_cpu_debug_slave_sysclk|take_action_ocimem_b    ; LABCELL_X11_Y7_N39   ; 36      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_1_cpu_debug_slave_sysclk|update_jdo_strobe       ; FF_X2_Y4_N20         ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[16]~21                     ; MLABCELL_X3_Y4_N21   ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[34]~19                     ; MLABCELL_X3_Y4_N12   ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[36]~15                     ; MLABCELL_X3_Y4_N54   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[5]~10                      ; MLABCELL_X3_Y4_N51   ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[5]~9                       ; MLABCELL_X3_Y4_N30   ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_1_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                           ; MLABCELL_X14_Y8_N48  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_nios2_oci_break:the_unsaved_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[6]~0                                                                                                          ; LABCELL_X11_Y7_N3    ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_nios2_oci_break:the_unsaved_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[6]~1                                                                                                          ; MLABCELL_X6_Y6_N27   ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_nios2_ocimem:the_unsaved_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[0]~2                                                                                                                      ; LABCELL_X11_Y7_N27   ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_nios2_ocimem:the_unsaved_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[18]~7                                                                                                                     ; LABCELL_X11_Y7_N9    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_nios2_ocimem:the_unsaved_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[22]~4                                                                                                                     ; LABCELL_X9_Y6_N30    ; 24      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_nios2_ocimem:the_unsaved_nios2_gen2_1_cpu_nios2_ocimem|ociram_reset_req                                                                                                                  ; MLABCELL_X14_Y9_N45  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_nios2_ocimem:the_unsaved_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                    ; LABCELL_X11_Y7_N12   ; 2       ; Read enable, Write enable  ; no     ; --                   ; --               ; --                        ;
; unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_efn1:auto_generated|decode_5la:decode3|eq_node[0]                                                                                                                                                                                                                           ; LABCELL_X18_Y21_N6   ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_efn1:auto_generated|decode_5la:decode3|eq_node[1]                                                                                                                                                                                                                           ; LABCELL_X18_Y21_N45  ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_onchip_memory2_0:onchip_memory2_0|wren~1                                                                                                                                                                                                                                                                                                           ; LABCELL_X15_Y21_N48  ; 64      ; Read enable                ; no     ; --                   ; --               ; --                        ;
; unsaved_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_ffn1:auto_generated|decode_5la:decode3|eq_node[0]                                                                                                                                                                                                                           ; LABCELL_X31_Y13_N57  ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_ffn1:auto_generated|decode_5la:decode3|eq_node[1]                                                                                                                                                                                                                           ; LABCELL_X31_Y13_N54  ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; unsaved_onchip_memory2_1:onchip_memory2_1|wren~1                                                                                                                                                                                                                                                                                                           ; LABCELL_X31_Y13_N24  ; 64      ; Read enable                ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                        ;
+---------+----------+---------+----------------------+------------------+---------------------------+
; Name    ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------+----------+---------+----------------------+------------------+---------------------------+
; clk_clk ; PIN_V11  ; 1909    ; Global Clock         ; GCLK6            ; --                        ;
+---------+----------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------+
; Non-Global High Fan-Out Signals                             ;
+---------------------------------------------------+---------+
; Name                                              ; Fan-Out ;
+---------------------------------------------------+---------+
; altera_reset_controller:rst_controller|r_sync_rst ; 1309    ;
+---------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                              ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                          ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------+
; unsaved_MM2STFIFO_0:mm2stfifo_0|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|altsyncram_iqs1:FIFOram|ALTSYNCRAM                                                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 1           ; 0     ; None                         ; M10K_X20_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour ;
; unsaved_MM2STFIFO_0:mm2stfifo_0|unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ALTSYNCRAM                                                                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 16           ; 16           ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 256    ; 16                          ; 16                          ; 16                          ; 16                          ; 256                 ; 1           ; 0     ; None                         ; M10K_X20_Y17_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour ;
; unsaved_MM2STFIFO_0:mm2stfifo_1|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|altsyncram_iqs1:FIFOram|ALTSYNCRAM                                                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 1           ; 0     ; None                         ; M10K_X29_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour ;
; unsaved_MM2STFIFO_0:mm2stfifo_1|unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ALTSYNCRAM                                                                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 16           ; 16           ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 256    ; 16                          ; 16                          ; 16                          ; 16                          ; 256                 ; 1           ; 0     ; None                         ; M10K_X12_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour ;
; unsaved_ST2MMFIFO_0:st2mmfifo_0|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_ST2MMFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|altsyncram_iqs1:FIFOram|ALTSYNCRAM                                                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 1           ; 0     ; None                         ; M10K_X29_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour ;
; unsaved_ST2MMFIFO_0:st2mmfifo_0|unsaved_ST2MMFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ALTSYNCRAM                                                                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 16           ; 16           ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 256    ; 16                          ; 16                          ; 16                          ; 16                          ; 256                 ; 1           ; 0     ; None                         ; M10K_X20_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour ;
; unsaved_ST2MMFIFO_0:st2mmfifo_1|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls|unsaved_ST2MMFIFO_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_42a1:auto_generated|a_dpfifo_b8a1:dpfifo|altsyncram_iqs1:FIFOram|ALTSYNCRAM                                                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 1           ; 0     ; None                         ; M10K_X20_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour ;
; unsaved_ST2MMFIFO_0:st2mmfifo_1|unsaved_ST2MMFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ALTSYNCRAM                                                                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 16           ; 16           ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 256    ; 16                          ; 16                          ; 16                          ; 16                          ; 256                 ; 1           ; 0     ; None                         ; M10K_X20_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour ;
; unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                         ; M10K_X12_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour ;
; unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                         ; M10K_X5_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0     ; None                         ; M10K_X12_Y17_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Unsupported Depth    ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                         ; M10K_X20_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                       ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                         ; M10K_X20_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                       ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_nios2_ocimem:the_unsaved_nios2_gen2_1_cpu_nios2_ocimem|unsaved_nios2_gen2_1_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0     ; None                         ; M10K_X12_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Unsupported Depth    ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_register_bank_a_module:unsaved_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                         ; M10K_X29_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                       ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_register_bank_b_module:unsaved_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                         ; M10K_X29_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                       ;
; unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_efn1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                     ; AUTO ; Single Port      ; Single Clock ; 16384        ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 524288 ; 16384                       ; 32                          ; --                          ; --                          ; 524288              ; 64          ; 0     ; unsaved_onchip_memory2_0.hex ; M10K_X20_Y32_N0, M10K_X20_Y33_N0, M10K_X29_Y32_N0, M10K_X20_Y34_N0, M10K_X12_Y29_N0, M10K_X20_Y26_N0, M10K_X29_Y30_N0, M10K_X29_Y31_N0, M10K_X29_Y22_N0, M10K_X29_Y18_N0, M10K_X12_Y34_N0, M10K_X5_Y34_N0, M10K_X20_Y25_N0, M10K_X20_Y24_N0, M10K_X12_Y30_N0, M10K_X12_Y24_N0, M10K_X12_Y25_N0, M10K_X12_Y26_N0, M10K_X20_Y20_N0, M10K_X20_Y21_N0, M10K_X12_Y27_N0, M10K_X12_Y28_N0, M10K_X29_Y26_N0, M10K_X29_Y27_N0, M10K_X20_Y19_N0, M10K_X12_Y18_N0, M10K_X5_Y33_N0, M10K_X12_Y33_N0, M10K_X12_Y23_N0, M10K_X12_Y22_N0, M10K_X12_Y21_N0, M10K_X29_Y21_N0, M10K_X12_Y19_N0, M10K_X12_Y20_N0, M10K_X12_Y31_N0, M10K_X12_Y32_N0, M10K_X20_Y27_N0, M10K_X20_Y29_N0, M10K_X12_Y37_N0, M10K_X29_Y36_N0, M10K_X20_Y35_N0, M10K_X29_Y33_N0, M10K_X29_Y35_N0, M10K_X29_Y34_N0, M10K_X20_Y28_N0, M10K_X29_Y28_N0, M10K_X5_Y31_N0, M10K_X5_Y32_N0, M10K_X29_Y23_N0, M10K_X29_Y24_N0, M10K_X29_Y19_N0, M10K_X20_Y18_N0, M10K_X5_Y35_N0, M10K_X20_Y36_N0, M10K_X12_Y35_N0, M10K_X12_Y36_N0, M10K_X20_Y38_N0, M10K_X20_Y37_N0, M10K_X20_Y30_N0, M10K_X20_Y31_N0, M10K_X12_Y38_N0, M10K_X29_Y37_N0, M10K_X29_Y29_N0, M10K_X29_Y25_N0 ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; unsaved_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_ffn1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                     ; AUTO ; Single Port      ; Single Clock ; 16384        ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 524288 ; 16384                       ; 32                          ; --                          ; --                          ; 524288              ; 64          ; 0     ; unsaved_onchip_memory2_1.hex ; M10K_X20_Y8_N0, M10K_X20_Y7_N0, M10K_X29_Y7_N0, M10K_X29_Y6_N0, M10K_X12_Y10_N0, M10K_X12_Y11_N0, M10K_X29_Y4_N0, M10K_X29_Y3_N0, M10K_X39_Y4_N0, M10K_X39_Y3_N0, M10K_X20_Y6_N0, M10K_X20_Y5_N0, M10K_X29_Y2_N0, M10K_X39_Y2_N0, M10K_X20_Y12_N0, M10K_X20_Y11_N0, M10K_X5_Y8_N0, M10K_X5_Y6_N0, M10K_X12_Y12_N0, M10K_X5_Y13_N0, M10K_X12_Y2_N0, M10K_X12_Y4_N0, M10K_X39_Y5_N0, M10K_X29_Y5_N0, M10K_X5_Y3_N0, M10K_X12_Y5_N0, M10K_X20_Y4_N0, M10K_X12_Y3_N0, M10K_X5_Y12_N0, M10K_X5_Y11_N0, M10K_X12_Y13_N0, M10K_X12_Y14_N0, M10K_X5_Y5_N0, M10K_X5_Y4_N0, M10K_X44_Y11_N0, M10K_X44_Y9_N0, M10K_X39_Y12_N0, M10K_X29_Y14_N0, M10K_X5_Y7_N0, M10K_X5_Y10_N0, M10K_X12_Y6_N0, M10K_X12_Y7_N0, M10K_X39_Y9_N0, M10K_X39_Y10_N0, M10K_X44_Y5_N0, M10K_X44_Y4_N0, M10K_X44_Y10_N0, M10K_X44_Y12_N0, M10K_X29_Y10_N0, M10K_X29_Y8_N0, M10K_X20_Y9_N0, M10K_X20_Y10_N0, M10K_X20_Y3_N0, M10K_X20_Y2_N0, M10K_X44_Y7_N0, M10K_X39_Y7_N0, M10K_X39_Y11_N0, M10K_X39_Y13_N0, M10K_X39_Y6_N0, M10K_X44_Y6_N0, M10K_X44_Y8_N0, M10K_X39_Y8_N0, M10K_X29_Y12_N0, M10K_X29_Y13_N0                                               ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------+
; Routing Usage Summary                                                 ;
+---------------------------------------------+-------------------------+
; Routing Resource Type                       ; Usage                   ;
+---------------------------------------------+-------------------------+
; Block interconnects                         ; 8,383 / 130,276 ( 6 % ) ;
; C12 interconnects                           ; 81 / 6,848 ( 1 % )      ;
; C2 interconnects                            ; 2,724 / 51,436 ( 5 % )  ;
; C4 interconnects                            ; 1,783 / 25,120 ( 7 % )  ;
; DQS bus muxes                               ; 0 / 19 ( 0 % )          ;
; DQS-18 I/O buses                            ; 0 / 19 ( 0 % )          ;
; DQS-9 I/O buses                             ; 0 / 19 ( 0 % )          ;
; Direct links                                ; 485 / 130,276 ( < 1 % ) ;
; Global clocks                               ; 1 / 16 ( 6 % )          ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )           ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )          ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )          ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )         ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )          ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )          ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )         ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )          ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )          ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )         ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )         ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )          ;
; Horizontal periphery clocks                 ; 0 / 12 ( 0 % )          ;
; Local interconnects                         ; 971 / 31,760 ( 3 % )    ;
; Quadrant clocks                             ; 0 / 72 ( 0 % )          ;
; R14 interconnects                           ; 162 / 6,046 ( 3 % )     ;
; R14/C12 interconnect drivers                ; 187 / 8,584 ( 2 % )     ;
; R3 interconnects                            ; 3,690 / 56,712 ( 7 % )  ;
; R6 interconnects                            ; 5,260 / 131,000 ( 4 % ) ;
; Spine clocks                                ; 5 / 150 ( 3 % )         ;
; Wire stub REs                               ; 0 / 6,650 ( 0 % )       ;
+---------------------------------------------+-------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 6     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 22    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                  ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 1            ; 0            ; 1            ; 0            ; 0            ; 5         ; 1            ; 0            ; 5         ; 5         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 5            ; 4            ; 5            ; 5            ; 0         ; 4            ; 5            ; 0         ; 0         ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ; 5            ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; clk_clk             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                      ;
+-------------------------+----------------------+-------------------+
; Source Clock(s)         ; Destination Clock(s) ; Delay Added in ns ;
+-------------------------+----------------------+-------------------+
; altera_reserved_tck     ; altera_reserved_tck  ; 259.8             ;
; altera_reserved_tck,I/O ; altera_reserved_tck  ; 20.3              ;
+-------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                           ; Destination Register                                                                                                                                                                                                                                                                                                                                     ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                       ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[31]                      ; 1.658             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ; 1.651             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                       ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[31]                      ; 1.645             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                      ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[31]                      ; 1.639             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ; 1.623             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ; 1.623             ;
; unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                   ; unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                      ; 1.091             ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[35]                                                       ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                      ; 1.090             ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_nios2_ocimem:the_unsaved_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[30]                                                                                                                                                      ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[31]                      ; 1.078             ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_nios2_oci_break:the_unsaved_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[30]                                                                                                                                          ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[31]                      ; 1.078             ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[31]                                                       ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[31]                      ; 1.078             ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[32]                                                       ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[31]                      ; 1.078             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                            ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[31]                      ; 1.078             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                            ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[31]                      ; 1.078             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                       ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[31]                      ; 1.078             ;
; unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                          ; unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                      ; 1.053             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; 1.038             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                      ; 1.037             ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; 1.029             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; 1.026             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; 1.023             ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; 1.018             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                           ; 1.009             ;
; unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                          ; unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                         ; 1.007             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; 1.006             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                           ; 0.994             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ; 0.994             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ; 0.986             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 0.983             ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[31]                                                       ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                      ; 0.983             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 0.982             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 0.980             ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                      ; 0.979             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; 0.979             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ; 0.975             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ; 0.964             ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                      ; 0.963             ;
; unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                             ; unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                         ; 0.963             ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[15]                                                       ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                      ; 0.962             ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[33]                                                       ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[32]                      ; 0.960             ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[34]                                                       ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[33]                      ; 0.958             ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                      ; 0.955             ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                      ; 0.955             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; 0.953             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; 0.953             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 0.952             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 0.951             ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|DRsize.000                                                   ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[0]                       ; 0.949             ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[35]                      ; 0.949             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                      ; 0.948             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 0.945             ;
; unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                                                       ; unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                      ; 0.944             ;
; unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                       ; unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                      ; 0.944             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 0.943             ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                       ; 0.940             ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                      ; 0.940             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; 0.938             ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                      ; 0.937             ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                      ; 0.935             ;
; unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                          ; unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                         ; 0.934             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 0.932             ;
; unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                      ; unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                      ; 0.930             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 0.904             ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[15]                                                       ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[14]                      ; 0.893             ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                       ; 0.892             ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                       ; 0.892             ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                       ; 0.892             ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                       ; 0.892             ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[25]                                                       ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[24]                      ; 0.890             ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[19]                                                       ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[18]                      ; 0.890             ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[17]                                                       ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[16]                      ; 0.890             ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[2]                                                        ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[1]                       ; 0.888             ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[4]                                                        ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[3]                       ; 0.888             ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[6]                                                        ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[5]                       ; 0.888             ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[9]                                                        ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[8]                       ; 0.888             ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                       ; 0.887             ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                      ; 0.885             ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                      ; 0.885             ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                      ; 0.885             ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[23]                                                       ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[22]                      ; 0.885             ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[21]                                                       ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[20]                      ; 0.885             ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[29]                                                       ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[28]                      ; 0.885             ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[27]                                                       ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[26]                      ; 0.885             ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                      ; 0.885             ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                      ; 0.885             ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[0]                       ; 0.885             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; 0.884             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 0.881             ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                       ; 0.877             ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                       ; 0.877             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; 0.877             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; 0.876             ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                       ; 0.875             ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                      ; 0.875             ;
; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                      ; 0.875             ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[3]                                                        ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[2]                       ; 0.874             ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[5]                                                        ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[4]                       ; 0.874             ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[18]                                                       ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[17]                      ; 0.873             ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[20]                                                       ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[19]                      ; 0.873             ;
; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[22]                                                       ; unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck|sr[21]                      ; 0.873             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEMA4U23C6 for design "NIOS_with_FIFO"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): clk_clk~inputCLKENA0 with 2534 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'unsaved/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.sdc'
Info (332104): Reading SDC File: 'unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.sdc'
Warning (332060): Node: clk_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register unsaved_nios2_gen2_1:nios2_gen2_1|unsaved_nios2_gen2_1_cpu:cpu|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci|unsaved_nios2_gen2_1_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_1_cpu_nios2_oci_debug|monitor_ready is being clocked by clk_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type Block RAM
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:09
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:15
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:04
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 5% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X11_Y12 to location X22_Y23
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:14
Info (11888): Total time spent on timing analysis during the Fitter is 3.74 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:11
Info (144001): Generated suppressed messages file C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/output_files/NIOS_with_FIFO.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 6543 megabytes
    Info: Processing ended: Tue Jul 23 13:28:55 2019
    Info: Elapsed time: 00:01:28
    Info: Total CPU time (on all processors): 00:04:30


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/output_files/NIOS_with_FIFO.fit.smsg.


