Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Oct 26 15:43:56 2017
| Host         : LogOut-AsusPro running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Test_wrapper_timing_summary_routed.rpt -rpx Test_wrapper_timing_summary_routed.rpx
| Design       : Test_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.324     -142.299                    132                 5633        0.075        0.000                      0                 5633        4.020        0.000                       0                  2003  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -1.324     -142.299                    132                 5633        0.075        0.000                      0                 5633        4.020        0.000                       0                  2003  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          132  Failing Endpoints,  Worst Slack       -1.324ns,  Total Violation     -142.299ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.324ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.802ns  (logic 7.010ns (71.512%)  route 2.792ns (28.488%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 12.770 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.660     2.968    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y21         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.456     3.424 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[1]/Q
                         net (fo=4, routed)           0.598     4.022    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12[1]
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.124     4.146 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_3/O
                         net (fo=1, routed)           0.000     4.146    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_3_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.696 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.696    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.810 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.810    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.924 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.924    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.038 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.038    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.152 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.009     5.161    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.275 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.275    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.609 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5/O[1]
                         net (fo=2, routed)           0.667     6.276    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3[25]
    SLICE_X32Y26         LUT5 (Prop_lut5_I4_O)        0.303     6.579 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.579    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_8_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.092 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2_inferred__0/i__carry__2/CO[3]
                         net (fo=136, routed)         0.928     8.020    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2
    SLICE_X34Y24         LUT4 (Prop_lut4_I3_O)        0.124     8.144 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i[3]_i_1/O
                         net (fo=5, routed)           0.588     8.732    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/data8[3]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[0])
                                                      4.036    12.768 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/PCOUT[0]
                         net (fo=1, routed)           0.002    12.770    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0_n_153
    DSP48_X1Y11          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.578    12.770    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/CLK
                         clock pessimism              0.230    13.001    
                         clock uncertainty           -0.154    12.846    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    11.446    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg
  -------------------------------------------------------------------
                         required time                         11.446    
                         arrival time                         -12.770    
  -------------------------------------------------------------------
                         slack                                 -1.324    

Slack (VIOLATED) :        -1.324ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.802ns  (logic 7.010ns (71.512%)  route 2.792ns (28.488%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 12.770 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.660     2.968    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y21         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.456     3.424 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[1]/Q
                         net (fo=4, routed)           0.598     4.022    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12[1]
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.124     4.146 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_3/O
                         net (fo=1, routed)           0.000     4.146    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_3_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.696 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.696    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.810 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.810    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.924 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.924    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.038 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.038    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.152 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.009     5.161    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.275 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.275    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.609 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5/O[1]
                         net (fo=2, routed)           0.667     6.276    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3[25]
    SLICE_X32Y26         LUT5 (Prop_lut5_I4_O)        0.303     6.579 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.579    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_8_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.092 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2_inferred__0/i__carry__2/CO[3]
                         net (fo=136, routed)         0.928     8.020    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2
    SLICE_X34Y24         LUT4 (Prop_lut4_I3_O)        0.124     8.144 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i[3]_i_1/O
                         net (fo=5, routed)           0.588     8.732    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/data8[3]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[10])
                                                      4.036    12.768 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/PCOUT[10]
                         net (fo=1, routed)           0.002    12.770    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0_n_143
    DSP48_X1Y11          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.578    12.770    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/CLK
                         clock pessimism              0.230    13.001    
                         clock uncertainty           -0.154    12.846    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    11.446    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg
  -------------------------------------------------------------------
                         required time                         11.446    
                         arrival time                         -12.770    
  -------------------------------------------------------------------
                         slack                                 -1.324    

Slack (VIOLATED) :        -1.324ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.802ns  (logic 7.010ns (71.512%)  route 2.792ns (28.488%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 12.770 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.660     2.968    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y21         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.456     3.424 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[1]/Q
                         net (fo=4, routed)           0.598     4.022    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12[1]
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.124     4.146 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_3/O
                         net (fo=1, routed)           0.000     4.146    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_3_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.696 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.696    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.810 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.810    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.924 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.924    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.038 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.038    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.152 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.009     5.161    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.275 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.275    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.609 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5/O[1]
                         net (fo=2, routed)           0.667     6.276    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3[25]
    SLICE_X32Y26         LUT5 (Prop_lut5_I4_O)        0.303     6.579 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.579    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_8_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.092 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2_inferred__0/i__carry__2/CO[3]
                         net (fo=136, routed)         0.928     8.020    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2
    SLICE_X34Y24         LUT4 (Prop_lut4_I3_O)        0.124     8.144 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i[3]_i_1/O
                         net (fo=5, routed)           0.588     8.732    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/data8[3]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[11])
                                                      4.036    12.768 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/PCOUT[11]
                         net (fo=1, routed)           0.002    12.770    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0_n_142
    DSP48_X1Y11          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.578    12.770    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/CLK
                         clock pessimism              0.230    13.001    
                         clock uncertainty           -0.154    12.846    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    11.446    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg
  -------------------------------------------------------------------
                         required time                         11.446    
                         arrival time                         -12.770    
  -------------------------------------------------------------------
                         slack                                 -1.324    

Slack (VIOLATED) :        -1.324ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.802ns  (logic 7.010ns (71.512%)  route 2.792ns (28.488%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 12.770 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.660     2.968    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y21         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.456     3.424 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[1]/Q
                         net (fo=4, routed)           0.598     4.022    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12[1]
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.124     4.146 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_3/O
                         net (fo=1, routed)           0.000     4.146    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_3_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.696 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.696    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.810 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.810    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.924 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.924    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.038 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.038    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.152 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.009     5.161    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.275 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.275    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.609 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5/O[1]
                         net (fo=2, routed)           0.667     6.276    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3[25]
    SLICE_X32Y26         LUT5 (Prop_lut5_I4_O)        0.303     6.579 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.579    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_8_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.092 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2_inferred__0/i__carry__2/CO[3]
                         net (fo=136, routed)         0.928     8.020    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2
    SLICE_X34Y24         LUT4 (Prop_lut4_I3_O)        0.124     8.144 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i[3]_i_1/O
                         net (fo=5, routed)           0.588     8.732    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/data8[3]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[12])
                                                      4.036    12.768 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/PCOUT[12]
                         net (fo=1, routed)           0.002    12.770    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0_n_141
    DSP48_X1Y11          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.578    12.770    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/CLK
                         clock pessimism              0.230    13.001    
                         clock uncertainty           -0.154    12.846    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    11.446    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg
  -------------------------------------------------------------------
                         required time                         11.446    
                         arrival time                         -12.770    
  -------------------------------------------------------------------
                         slack                                 -1.324    

Slack (VIOLATED) :        -1.324ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.802ns  (logic 7.010ns (71.512%)  route 2.792ns (28.488%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 12.770 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.660     2.968    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y21         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.456     3.424 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[1]/Q
                         net (fo=4, routed)           0.598     4.022    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12[1]
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.124     4.146 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_3/O
                         net (fo=1, routed)           0.000     4.146    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_3_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.696 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.696    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.810 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.810    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.924 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.924    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.038 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.038    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.152 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.009     5.161    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.275 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.275    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.609 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5/O[1]
                         net (fo=2, routed)           0.667     6.276    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3[25]
    SLICE_X32Y26         LUT5 (Prop_lut5_I4_O)        0.303     6.579 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.579    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_8_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.092 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2_inferred__0/i__carry__2/CO[3]
                         net (fo=136, routed)         0.928     8.020    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2
    SLICE_X34Y24         LUT4 (Prop_lut4_I3_O)        0.124     8.144 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i[3]_i_1/O
                         net (fo=5, routed)           0.588     8.732    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/data8[3]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[13])
                                                      4.036    12.768 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/PCOUT[13]
                         net (fo=1, routed)           0.002    12.770    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0_n_140
    DSP48_X1Y11          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.578    12.770    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/CLK
                         clock pessimism              0.230    13.001    
                         clock uncertainty           -0.154    12.846    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    11.446    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg
  -------------------------------------------------------------------
                         required time                         11.446    
                         arrival time                         -12.770    
  -------------------------------------------------------------------
                         slack                                 -1.324    

Slack (VIOLATED) :        -1.324ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.802ns  (logic 7.010ns (71.512%)  route 2.792ns (28.488%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 12.770 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.660     2.968    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y21         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.456     3.424 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[1]/Q
                         net (fo=4, routed)           0.598     4.022    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12[1]
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.124     4.146 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_3/O
                         net (fo=1, routed)           0.000     4.146    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_3_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.696 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.696    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.810 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.810    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.924 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.924    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.038 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.038    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.152 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.009     5.161    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.275 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.275    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.609 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5/O[1]
                         net (fo=2, routed)           0.667     6.276    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3[25]
    SLICE_X32Y26         LUT5 (Prop_lut5_I4_O)        0.303     6.579 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.579    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_8_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.092 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2_inferred__0/i__carry__2/CO[3]
                         net (fo=136, routed)         0.928     8.020    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2
    SLICE_X34Y24         LUT4 (Prop_lut4_I3_O)        0.124     8.144 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i[3]_i_1/O
                         net (fo=5, routed)           0.588     8.732    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/data8[3]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[14])
                                                      4.036    12.768 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/PCOUT[14]
                         net (fo=1, routed)           0.002    12.770    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0_n_139
    DSP48_X1Y11          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.578    12.770    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/CLK
                         clock pessimism              0.230    13.001    
                         clock uncertainty           -0.154    12.846    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    11.446    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg
  -------------------------------------------------------------------
                         required time                         11.446    
                         arrival time                         -12.770    
  -------------------------------------------------------------------
                         slack                                 -1.324    

Slack (VIOLATED) :        -1.324ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.802ns  (logic 7.010ns (71.512%)  route 2.792ns (28.488%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 12.770 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.660     2.968    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y21         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.456     3.424 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[1]/Q
                         net (fo=4, routed)           0.598     4.022    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12[1]
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.124     4.146 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_3/O
                         net (fo=1, routed)           0.000     4.146    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_3_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.696 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.696    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.810 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.810    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.924 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.924    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.038 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.038    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.152 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.009     5.161    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.275 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.275    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.609 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5/O[1]
                         net (fo=2, routed)           0.667     6.276    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3[25]
    SLICE_X32Y26         LUT5 (Prop_lut5_I4_O)        0.303     6.579 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.579    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_8_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.092 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2_inferred__0/i__carry__2/CO[3]
                         net (fo=136, routed)         0.928     8.020    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2
    SLICE_X34Y24         LUT4 (Prop_lut4_I3_O)        0.124     8.144 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i[3]_i_1/O
                         net (fo=5, routed)           0.588     8.732    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/data8[3]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[15])
                                                      4.036    12.768 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/PCOUT[15]
                         net (fo=1, routed)           0.002    12.770    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0_n_138
    DSP48_X1Y11          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.578    12.770    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/CLK
                         clock pessimism              0.230    13.001    
                         clock uncertainty           -0.154    12.846    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    11.446    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg
  -------------------------------------------------------------------
                         required time                         11.446    
                         arrival time                         -12.770    
  -------------------------------------------------------------------
                         slack                                 -1.324    

Slack (VIOLATED) :        -1.324ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.802ns  (logic 7.010ns (71.512%)  route 2.792ns (28.488%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 12.770 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.660     2.968    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y21         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.456     3.424 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[1]/Q
                         net (fo=4, routed)           0.598     4.022    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12[1]
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.124     4.146 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_3/O
                         net (fo=1, routed)           0.000     4.146    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_3_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.696 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.696    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.810 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.810    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.924 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.924    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.038 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.038    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.152 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.009     5.161    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.275 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.275    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.609 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5/O[1]
                         net (fo=2, routed)           0.667     6.276    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3[25]
    SLICE_X32Y26         LUT5 (Prop_lut5_I4_O)        0.303     6.579 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.579    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_8_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.092 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2_inferred__0/i__carry__2/CO[3]
                         net (fo=136, routed)         0.928     8.020    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2
    SLICE_X34Y24         LUT4 (Prop_lut4_I3_O)        0.124     8.144 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i[3]_i_1/O
                         net (fo=5, routed)           0.588     8.732    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/data8[3]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[16])
                                                      4.036    12.768 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/PCOUT[16]
                         net (fo=1, routed)           0.002    12.770    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0_n_137
    DSP48_X1Y11          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.578    12.770    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/CLK
                         clock pessimism              0.230    13.001    
                         clock uncertainty           -0.154    12.846    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    11.446    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg
  -------------------------------------------------------------------
                         required time                         11.446    
                         arrival time                         -12.770    
  -------------------------------------------------------------------
                         slack                                 -1.324    

Slack (VIOLATED) :        -1.324ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.802ns  (logic 7.010ns (71.512%)  route 2.792ns (28.488%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 12.770 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.660     2.968    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y21         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.456     3.424 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[1]/Q
                         net (fo=4, routed)           0.598     4.022    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12[1]
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.124     4.146 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_3/O
                         net (fo=1, routed)           0.000     4.146    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_3_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.696 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.696    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.810 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.810    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.924 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.924    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.038 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.038    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.152 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.009     5.161    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.275 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.275    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.609 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5/O[1]
                         net (fo=2, routed)           0.667     6.276    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3[25]
    SLICE_X32Y26         LUT5 (Prop_lut5_I4_O)        0.303     6.579 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.579    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_8_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.092 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2_inferred__0/i__carry__2/CO[3]
                         net (fo=136, routed)         0.928     8.020    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2
    SLICE_X34Y24         LUT4 (Prop_lut4_I3_O)        0.124     8.144 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i[3]_i_1/O
                         net (fo=5, routed)           0.588     8.732    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/data8[3]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[17])
                                                      4.036    12.768 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/PCOUT[17]
                         net (fo=1, routed)           0.002    12.770    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0_n_136
    DSP48_X1Y11          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.578    12.770    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/CLK
                         clock pessimism              0.230    13.001    
                         clock uncertainty           -0.154    12.846    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    11.446    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg
  -------------------------------------------------------------------
                         required time                         11.446    
                         arrival time                         -12.770    
  -------------------------------------------------------------------
                         slack                                 -1.324    

Slack (VIOLATED) :        -1.324ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.802ns  (logic 7.010ns (71.512%)  route 2.792ns (28.488%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 12.770 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.660     2.968    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y21         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.456     3.424 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[1]/Q
                         net (fo=4, routed)           0.598     4.022    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12[1]
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.124     4.146 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_3/O
                         net (fo=1, routed)           0.000     4.146    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_i_3_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.696 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.696    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.810 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.810    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.924 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.924    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.038 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.038    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.152 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.009     5.161    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.275 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.275    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.609 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5/O[1]
                         net (fo=2, routed)           0.667     6.276    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3[25]
    SLICE_X32Y26         LUT5 (Prop_lut5_I4_O)        0.303     6.579 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.579    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_8_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.092 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2_inferred__0/i__carry__2/CO[3]
                         net (fo=136, routed)         0.928     8.020    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2
    SLICE_X34Y24         LUT4 (Prop_lut4_I3_O)        0.124     8.144 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i[3]_i_1/O
                         net (fo=5, routed)           0.588     8.732    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/data8[3]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[18])
                                                      4.036    12.768 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/PCOUT[18]
                         net (fo=1, routed)           0.002    12.770    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0_n_135
    DSP48_X1Y11          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        1.578    12.770    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/CLK
                         clock pessimism              0.230    13.001    
                         clock uncertainty           -0.154    12.846    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    11.446    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg
  -------------------------------------------------------------------
                         required time                         11.446    
                         arrival time                         -12.770    
  -------------------------------------------------------------------
                         slack                                 -1.324    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.226ns (52.057%)  route 0.208ns (47.943%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.584     0.925    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.208     1.261    Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[29]
    SLICE_X1Y49          LUT4 (Prop_lut4_I3_O)        0.098     1.359 r  Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[30]_i_1/O
                         net (fo=1, routed)           0.000     1.359    Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[30]
    SLICE_X1Y49          FDRE                                         r  Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.852     1.222    Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y49          FDRE                                         r  Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.091     1.284    Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.062%)  route 0.256ns (57.938%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.584     0.925    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.256     1.322    Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[28]
    SLICE_X2Y49          LUT4 (Prop_lut4_I3_O)        0.045     1.367 r  Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000     1.367    Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X2Y49          FDRE                                         r  Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.854     1.224    Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X2Y49          FDRE                                         r  Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.092     1.287    Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.562     0.903    Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y36         FDRE                                         r  Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.144     1.188    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X12Y36         SRLC32E                                      r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.829     1.199    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y36         SRLC32E                                      r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.283     0.916    
    SLICE_X12Y36         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.099    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Test_i/Derivator_0/U0/Derivator_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Derivator_0/U0/Derivator_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.231ns (47.952%)  route 0.251ns (52.048%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.554     0.895    Test_i/Derivator_0/U0/Derivator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y32         FDRE                                         r  Test_i/Derivator_0/U0/Derivator_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  Test_i/Derivator_0/U0/Derivator_v1_0_S00_AXI_inst/slv_reg2_reg[15]/Q
                         net (fo=1, routed)           0.087     1.123    Test_i/Derivator_0/U0/Derivator_v1_0_S00_AXI_inst/slv_reg2[15]
    SLICE_X24Y32         LUT5 (Prop_lut5_I0_O)        0.045     1.168 r  Test_i/Derivator_0/U0/Derivator_v1_0_S00_AXI_inst/axi_rdata[15]_i_2/O
                         net (fo=1, routed)           0.164     1.331    Test_i/Derivator_0/U0/Derivator_v1_0_S00_AXI_inst/axi_rdata[15]_i_2_n_0
    SLICE_X20Y32         LUT5 (Prop_lut5_I4_O)        0.045     1.376 r  Test_i/Derivator_0/U0/Derivator_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     1.376    Test_i/Derivator_0/U0/Derivator_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X20Y32         FDRE                                         r  Test_i/Derivator_0/U0/Derivator_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.822     1.192    Test_i/Derivator_0/U0/Derivator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y32         FDRE                                         r  Test_i/Derivator_0/U0/Derivator_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X20Y32         FDRE (Hold_fdre_C_D)         0.121     1.279    Test_i/Derivator_0/U0/Derivator_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.196%)  route 0.163ns (49.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.582     0.923    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X0Y40          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.163     1.249    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X4Y40          SRLC32E                                      r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.852     1.222    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y40          SRLC32E                                      r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.262     0.960    
    SLICE_X4Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.143    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.562     0.903    Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y36         FDRE                                         r  Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/Q
                         net (fo=1, routed)           0.059     1.089    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X12Y36         SRLC32E                                      r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.829     1.199    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y36         SRLC32E                                      r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism             -0.283     0.916    
    SLICE_X12Y36         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.062     0.978    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.565     0.906    Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y42         FDRE                                         r  Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.172     1.219    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[33]
    SLICE_X12Y41         SRLC32E                                      r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.833     1.203    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y41         SRLC32E                                      r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism             -0.281     0.922    
    SLICE_X12Y41         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.590%)  route 0.104ns (42.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.583     0.924    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y38          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.104     1.168    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X4Y38          SRLC32E                                      r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.851     1.221    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y38          SRLC32E                                      r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.281     0.940    
    SLICE_X4Y38          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.049    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Test_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.575     0.916    Test_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X3Y28          FDRE                                         r  Test_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     1.057 r  Test_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.112    Test_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X3Y28          FDRE                                         r  Test_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.841     1.211    Test_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X3Y28          FDRE                                         r  Test_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.295     0.916    
    SLICE_X3Y28          FDRE (Hold_fdre_C_D)         0.075     0.991    Test_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.458%)  route 0.183ns (56.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.562     0.903    Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y36         FDRE                                         r  Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.183     1.227    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X12Y37         SRLC32E                                      r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2007, routed)        0.830     1.200    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y37         SRLC32E                                      r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.281     0.919    
    SLICE_X12Y37         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.102    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X0Y9     Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X0Y11    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X0Y13    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X1Y13    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y9     Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y11    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/CLK
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X19Y43   Test_i/Derivator_0/U0/Derivator_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X19Y43   Test_i/Derivator_0/U0/Derivator_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X18Y43   Test_i/Derivator_0/U0/Derivator_v1_0_S00_AXI_inst/axi_arready_reg/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y36   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y35   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y35   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y35   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y35   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y36   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y36   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y37   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y37   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y38   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y38   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y38   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y38   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y38   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y38   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y37   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y37   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y38   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y37   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK



