{
    "DESIGN_NAME": "user_project_wrapper",
    "VERILOG_FILES": ["dir::../../verilog/rtl/defines.v", 
			"dir::../../verilog/rtl/openram_defines.v",
			"dir::../../verilog/rtl/user_project_wrapper.v"],
    "BASE_SDC_FILE": "dir::base_user_project_wrapper.sdc",
    "CLOCK_PERIOD": 100,
    "CLOCK_PORT": "io_in[6]",
    "RESET_PORT": "io_in[5]",
    "MAX_FANOUT_CONSTRAINT": 4,
    "RUN_LINTER": 0,
    "IO_SYNC": 0,
    "SYNTH_CLK_DRIVING_CELL": 1,
    "SYNTH_DRIVING_CELL": "sky130_fd_sc_hd__inv_1",
    "SYNTH_DRIVING_CELL_PIN": "Y",
    "RSZ_DONT_TOUCH_RX": "analog_io.*",
	"FP_PIN_ORDER_CFG": "dir::../../caravel/openlane/user_project_wrapper/pin_order.cfg",
    "FP_PDN_MACRO_HOOKS": ["g_weight_memory vccd1 vssd1 vccd1 vssd1, g_data_memory vccd1 vssd1 vccd1 vssd1, g_proj_final vccd1 vssd1 vccd1 vssd1, g_signature vccd1 vssd1 vccd1 vssd1"], 
    "MACRO_PLACEMENT_CFG": "dir::macro.cfg",
    "VERILOG_FILES_BLACKBOX": [
        "dir::../../verilog/rtl/sky130_sram_1kbyte_1rw1r_8x1024_8.v",
        "dir::../../verilog/rtl/user_proj_final.v",
        "dir::../../verilog/rtl/design/SIGN.v"
    ],
    "EXTRA_LEFS": [
        "dir::../../lef/sky130_sram_1kbyte_1rw1r_8x1024_8.lef",
        "dir::../../lef/user_proj_final.lef",
        "dir::../../lef/SIGN.lef"
        ],
    "EXTRA_LIBS": [
        "dir::../../lib/sky130_sram_1kbyte_1rw1r_8x1024_8_TT_1p8V_25C.lib",
        "dir::../../lib/user_proj_final.lib"
        ],
    "EXTRA_GDS_FILES": [
        "dir::../../gds/sky130_sram_1kbyte_1rw1r_8x1024_8.gds",
        "dir::../../gds/user_proj_final.gds",
        "dir::../../gds/SIGN.gds"
        ],
    "STA_MULTICORNER_READ_LIBS": 1,
    "RUN_HEURISTIC_DIODE_INSERTION": 4,
    "PL_RESIZER_DESIGN_OPTIMIZATIONS": 0,
    "GLB_RESIZER_DESIGN_OPTIMIZATIONS": 0,
    "PL_RESIZER_ALLOW_SETUP_VIOS": 1,
    "PL_RESIZER_HOLD_MAX_BUFFER_PERCENT": 80,
    "PL_RESIZER_HOLD_SLACK_MARGIN": 0.8,
    "GLB_RESIZER_ALLOW_SETUP_VIOS": 1,
    "GLB_RESIZER_HOLD_MAX_BUFFER_PERCENT": 80,
    "GLB_RESIZER_HOLD_SLACK_MARGIN": 0.8,
    "QUIT_ON_SYNTH_CHECKS": 1,
    "FP_PDN_CORE_RING": 1,
    "FP_PDN_CHECK_NODES": 1,
    "PL_RESIZER_BUFFER_INPUT_PORTS": 1,
    "FP_PDN_ENABLE_RAILS": 1,
    "RUN_FILL_INSERTION": 1,
    "RUN_TAP_DECAP_INSERTION": 1,
    "FP_PDN_VPITCH": 180,
    "FP_PDN_HPITCH": 180,
    "FP_PDN_VOFFSET": 5,
    "FP_PDN_HOFFSET": 5,
    "MAGIC_ZEROIZE_ORIGIN": 0,
	"FP_SIZING": "absolute",
    "RUN_CVC": 0,
    "UNIT": 2.4,
    "FP_IO_VEXTEND": "expr::2 * $UNIT",
    "FP_IO_HEXTEND": "expr::2 * $UNIT",
    "FP_IO_VLENGTH": "expr::$UNIT",
    "FP_IO_HLENGTH": "expr::$UNIT",
    "FP_IO_VTHICKNESS_MULT": 4,
    "FP_IO_HTHICKNESS_MULT": 4,
    "FP_PDN_CORE_RING_VWIDTH": 3.1,
    "FP_PDN_CORE_RING_HWIDTH": 3.1,
    "FP_PDN_CORE_RING_VOFFSET": 12.45,
    "FP_PDN_CORE_RING_HOFFSET": 12.45,
    "FP_PDN_CORE_RING_VSPACING": 1.7,
    "FP_PDN_CORE_RING_HSPACING": 1.7,
    "FP_PDN_VWIDTH": 3.1,
    "FP_PDN_HWIDTH": 3.1,
    "FP_PDN_VSPACING": "expr::(5 * $FP_PDN_CORE_RING_VWIDTH)",
    "FP_PDN_HSPACING": "expr::(5 * $FP_PDN_CORE_RING_HWIDTH)",
    "VDD_NETS": ["vccd1", "vccd2","vdda1","vdda2"],
    "GND_NETS": ["vssd1", "vssd2","vssa1","vssa2"],
    "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
	"GRT_ADJUSTMENT": 0.25,
	"PL_TARGET_DENSITY": 0.35,
    "RUN_KLAYOUT_DRC": 1,
    "RUN_KLAYOUT_XOR": 0,
    "RUN_MAGIC_DRC": 1,
    "MAGIC_DRC_USE_GDS": 0,
    "QUIT_ON_MAGIC_DRC": 1,
    "PRIMARY_SIGNOFF_TOOL": "magic",
    "pdk::sky130*": {
        "RT_MAX_LAYER": "met4",
		"DIE_AREA": "0 0 2920 3520",
        "FP_DEF_TEMPLATE": "dir::fixed_dont_change/user_project_wrapper.def",
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 45
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 8
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 10,
            "SYNTH_MAX_FANOUT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 10
        }
    },
    "pdk::gf180mcuC": {
        "STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
        "FP_PDN_CHECK_NODES": 0,
        "FP_PDN_ENABLE_RAILS": 0,
        "RT_MAX_LAYER": "Metal4",
        "DIE_AREA": "0 0 3000 3000",
        "FP_DEF_TEMPLATE": "dir::fixed_dont_change/user_project_wrapper_gf180mcu.def",
        "PL_OPENPHYSYN_OPTIMIZATIONS": 0,
        "DIODE_INSERTION_STRATEGY": 0,
        "MAGIC_WRITE_FULL_LEF": 0
    }
}
