{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604536953218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604536953238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 04 16:42:18 2020 " "Processing started: Wed Nov 04 16:42:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604536953238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604536953238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604536953238 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604536954914 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604536954914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6.v 3 3 " "Found 3 design units, including 3 entities, in source file lab6.v" { { "Info" "ISGN_ENTITY_NAME" "1 myfulladd " "Found entity 1: myfulladd" {  } { { "Lab6.v" "" { Text "Z:/ELEN21/Lab 6/Lab6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604536966878 ""} { "Info" "ISGN_ENTITY_NAME" "2 myadder4 " "Found entity 2: myadder4" {  } { { "Lab6.v" "" { Text "Z:/ELEN21/Lab 6/Lab6.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604536966878 ""} { "Info" "ISGN_ENTITY_NAME" "3 myALU4 " "Found entity 3: myALU4" {  } { { "Lab6.v" "" { Text "Z:/ELEN21/Lab 6/Lab6.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604536966878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604536966878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "Z:/ELEN21/Lab 6/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604536966891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604536966891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab6 " "Found entity 1: Lab6" {  } { { "Lab6.bdf" "" { Schematic "Z:/ELEN21/Lab 6/Lab6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604536966901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604536966901 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Lab6.v(39) " "Verilog HDL Instantiation warning at Lab6.v(39): instance has no name" {  } { { "Lab6.v" "" { Text "Z:/ELEN21/Lab 6/Lab6.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1604536966911 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab6 " "Elaborating entity \"Lab6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604536967101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myALU4 myALU4:inst " "Elaborating entity \"myALU4\" for hierarchy \"myALU4:inst\"" {  } { { "Lab6.bdf" "inst" { Schematic "Z:/ELEN21/Lab 6/Lab6.bdf" { { 152 376 536 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604536967177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myadder4 myALU4:inst\|myadder4:comb_12 " "Elaborating entity \"myadder4\" for hierarchy \"myALU4:inst\|myadder4:comb_12\"" {  } { { "Lab6.v" "comb_12" { Text "Z:/ELEN21/Lab 6/Lab6.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604536967197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myfulladd myALU4:inst\|myadder4:comb_12\|myfulladd:F1 " "Elaborating entity \"myfulladd\" for hierarchy \"myALU4:inst\|myadder4:comb_12\|myfulladd:F1\"" {  } { { "Lab6.v" "F1" { Text "Z:/ELEN21/Lab 6/Lab6.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604536967197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst2 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst2\"" {  } { { "Lab6.bdf" "inst2" { Schematic "Z:/ELEN21/Lab 6/Lab6.bdf" { { 144 16 128 232 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604536967297 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst2 " "Elaborated megafunction instantiation \"BUSMUX:inst2\"" {  } { { "Lab6.bdf" "" { Schematic "Z:/ELEN21/Lab 6/Lab6.bdf" { { 144 16 128 232 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604536967307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst2 " "Instantiated megafunction \"BUSMUX:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604536967307 ""}  } { { "Lab6.bdf" "" { Schematic "Z:/ELEN21/Lab 6/Lab6.bdf" { { 144 16 128 232 "inst2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604536967307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst2\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst2\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/apps/intelfpga_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604536967416 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst2\|lpm_mux:\$00000 BUSMUX:inst2 " "Elaborated megafunction instantiation \"BUSMUX:inst2\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst2\"" {  } { { "busmux.tdf" "" { Text "c:/apps/intelfpga_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "Lab6.bdf" "" { Schematic "Z:/ELEN21/Lab 6/Lab6.bdf" { { 144 16 128 232 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604536967426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_arc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_arc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_arc " "Found entity 1: mux_arc" {  } { { "db/mux_arc.tdf" "" { Text "Z:/ELEN21/Lab 6/db/mux_arc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604536967532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604536967532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_arc BUSMUX:inst2\|lpm_mux:\$00000\|mux_arc:auto_generated " "Elaborating entity \"mux_arc\" for hierarchy \"BUSMUX:inst2\|lpm_mux:\$00000\|mux_arc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/apps/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604536967532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8dff 8dff:inst3 " "Elaborating entity \"8dff\" for hierarchy \"8dff:inst3\"" {  } { { "Lab6.bdf" "inst3" { Schematic "Z:/ELEN21/Lab 6/Lab6.bdf" { { 352 232 352 576 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604536967612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "8dff:inst3 " "Elaborated megafunction instantiation \"8dff:inst3\"" {  } { { "Lab6.bdf" "" { Schematic "Z:/ELEN21/Lab 6/Lab6.bdf" { { 352 232 352 576 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604536967622 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "D4 " "Node \"D4\" is missing source" {  } { { "Lab6.bdf" "D4" { Schematic "Z:/ELEN21/Lab 6/Lab6.bdf" { { 408 208 232 425 "D4" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1604536968757 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604536969018 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 04 16:42:49 2020 " "Processing ended: Wed Nov 04 16:42:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604536969018 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604536969018 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604536969018 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604536969018 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604536969870 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604536953218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604536953238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 04 16:42:18 2020 " "Processing started: Wed Nov 04 16:42:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604536953238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604536953238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604536953238 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604536954914 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604536954914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6.v 3 3 " "Found 3 design units, including 3 entities, in source file lab6.v" { { "Info" "ISGN_ENTITY_NAME" "1 myfulladd " "Found entity 1: myfulladd" {  } { { "Lab6.v" "" { Text "Z:/ELEN21/Lab 6/Lab6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604536966878 ""} { "Info" "ISGN_ENTITY_NAME" "2 myadder4 " "Found entity 2: myadder4" {  } { { "Lab6.v" "" { Text "Z:/ELEN21/Lab 6/Lab6.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604536966878 ""} { "Info" "ISGN_ENTITY_NAME" "3 myALU4 " "Found entity 3: myALU4" {  } { { "Lab6.v" "" { Text "Z:/ELEN21/Lab 6/Lab6.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604536966878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604536966878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "Z:/ELEN21/Lab 6/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604536966891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604536966891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab6 " "Found entity 1: Lab6" {  } { { "Lab6.bdf" "" { Schematic "Z:/ELEN21/Lab 6/Lab6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604536966901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604536966901 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Lab6.v(39) " "Verilog HDL Instantiation warning at Lab6.v(39): instance has no name" {  } { { "Lab6.v" "" { Text "Z:/ELEN21/Lab 6/Lab6.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1604536966911 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab6 " "Elaborating entity \"Lab6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604536967101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myALU4 myALU4:inst " "Elaborating entity \"myALU4\" for hierarchy \"myALU4:inst\"" {  } { { "Lab6.bdf" "inst" { Schematic "Z:/ELEN21/Lab 6/Lab6.bdf" { { 152 376 536 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604536967177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myadder4 myALU4:inst\|myadder4:comb_12 " "Elaborating entity \"myadder4\" for hierarchy \"myALU4:inst\|myadder4:comb_12\"" {  } { { "Lab6.v" "comb_12" { Text "Z:/ELEN21/Lab 6/Lab6.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604536967197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myfulladd myALU4:inst\|myadder4:comb_12\|myfulladd:F1 " "Elaborating entity \"myfulladd\" for hierarchy \"myALU4:inst\|myadder4:comb_12\|myfulladd:F1\"" {  } { { "Lab6.v" "F1" { Text "Z:/ELEN21/Lab 6/Lab6.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604536967197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst2 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst2\"" {  } { { "Lab6.bdf" "inst2" { Schematic "Z:/ELEN21/Lab 6/Lab6.bdf" { { 144 16 128 232 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604536967297 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst2 " "Elaborated megafunction instantiation \"BUSMUX:inst2\"" {  } { { "Lab6.bdf" "" { Schematic "Z:/ELEN21/Lab 6/Lab6.bdf" { { 144 16 128 232 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604536967307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst2 " "Instantiated megafunction \"BUSMUX:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604536967307 ""}  } { { "Lab6.bdf" "" { Schematic "Z:/ELEN21/Lab 6/Lab6.bdf" { { 144 16 128 232 "inst2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604536967307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst2\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst2\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/apps/intelfpga_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604536967416 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst2\|lpm_mux:\$00000 BUSMUX:inst2 " "Elaborated megafunction instantiation \"BUSMUX:inst2\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst2\"" {  } { { "busmux.tdf" "" { Text "c:/apps/intelfpga_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "Lab6.bdf" "" { Schematic "Z:/ELEN21/Lab 6/Lab6.bdf" { { 144 16 128 232 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604536967426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_arc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_arc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_arc " "Found entity 1: mux_arc" {  } { { "db/mux_arc.tdf" "" { Text "Z:/ELEN21/Lab 6/db/mux_arc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604536967532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604536967532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_arc BUSMUX:inst2\|lpm_mux:\$00000\|mux_arc:auto_generated " "Elaborating entity \"mux_arc\" for hierarchy \"BUSMUX:inst2\|lpm_mux:\$00000\|mux_arc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/apps/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604536967532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8dff 8dff:inst3 " "Elaborating entity \"8dff\" for hierarchy \"8dff:inst3\"" {  } { { "Lab6.bdf" "inst3" { Schematic "Z:/ELEN21/Lab 6/Lab6.bdf" { { 352 232 352 576 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604536967612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "8dff:inst3 " "Elaborated megafunction instantiation \"8dff:inst3\"" {  } { { "Lab6.bdf" "" { Schematic "Z:/ELEN21/Lab 6/Lab6.bdf" { { 352 232 352 576 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604536967622 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "D4 " "Node \"D4\" is missing source" {  } { { "Lab6.bdf" "D4" { Schematic "Z:/ELEN21/Lab 6/Lab6.bdf" { { 408 208 232 425 "D4" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1604536968757 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604536969018 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 04 16:42:49 2020 " "Processing ended: Wed Nov 04 16:42:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604536969018 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604536969018 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604536969018 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604536969018 ""}
