
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 395.660 ; gain = 57.922
Command: read_checkpoint -auto_incremental -incremental D:/1/final/final.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/1/final/final.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7k160tffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 560
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/app/xilinix/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1235.266 ; gain = 408.594
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/1/final/final.srcs/sources_1/new/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'carcnt' [D:/1/final/final.srcs/sources_1/new/carcnt.v:23]
WARNING: [Synth 8-324] index 4 out of range [D:/1/final/final.srcs/sources_1/new/carcnt.v:107]
WARNING: [Synth 8-324] index 5 out of range [D:/1/final/final.srcs/sources_1/new/carcnt.v:108]
WARNING: [Synth 8-324] index 6 out of range [D:/1/final/final.srcs/sources_1/new/carcnt.v:109]
WARNING: [Synth 8-324] index 7 out of range [D:/1/final/final.srcs/sources_1/new/carcnt.v:110]
INFO: [Synth 8-155] case statement is not full and has no default [D:/1/final/final.srcs/sources_1/new/carcnt.v:181]
INFO: [Synth 8-6155] done synthesizing module 'carcnt' (0#1) [D:/1/final/final.srcs/sources_1/new/carcnt.v:23]
INFO: [Synth 8-6157] synthesizing module 'traffic' [D:/1/final/final.srcs/sources_1/new/traffic.v:1]
INFO: [Synth 8-6155] done synthesizing module 'traffic' (0#1) [D:/1/final/final.srcs/sources_1/new/traffic.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'east_vehicles' does not match port width (5) of module 'traffic' [D:/1/final/final.srcs/sources_1/new/top.v:70]
WARNING: [Synth 8-689] width (8) of port connection 'west_vehicles' does not match port width (5) of module 'traffic' [D:/1/final/final.srcs/sources_1/new/top.v:70]
WARNING: [Synth 8-689] width (8) of port connection 'north_vehicles' does not match port width (5) of module 'traffic' [D:/1/final/final.srcs/sources_1/new/top.v:70]
WARNING: [Synth 8-689] width (8) of port connection 'south_vehicles' does not match port width (5) of module 'traffic' [D:/1/final/final.srcs/sources_1/new/top.v:70]
INFO: [Synth 8-6157] synthesizing module 'clkdiv' [D:/1/final/final.srcs/sources_1/new/clkdiv.v:24]
INFO: [Synth 8-6155] done synthesizing module 'clkdiv' (0#1) [D:/1/final/final.srcs/sources_1/new/clkdiv.v:24]
INFO: [Synth 8-6157] synthesizing module 'VGA' [D:/1/final/final.srcs/sources_1/new/VGA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'VGA' (0#1) [D:/1/final/final.srcs/sources_1/new/VGA.v:23]
INFO: [Synth 8-6157] synthesizing module 'display_digit' [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
	Parameter DIGIT_X_TENS bound to: 130 - type: integer 
	Parameter DIGIT_X_ONES bound to: 142 - type: integer 
	Parameter DIGIT_Y bound to: 70 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'digit' [D:/1/final/final.srcs/sources_1/new/digit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'digit' (0#1) [D:/1/final/final.srcs/sources_1/new/digit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'display_digit' (0#1) [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
INFO: [Synth 8-6157] synthesizing module 'display_digit__parameterized0' [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
	Parameter DIGIT_X_TENS bound to: 158 - type: integer 
	Parameter DIGIT_X_ONES bound to: 170 - type: integer 
	Parameter DIGIT_Y bound to: 70 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_digit__parameterized0' (0#1) [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
INFO: [Synth 8-6157] synthesizing module 'display_digit__parameterized1' [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
	Parameter DIGIT_X_TENS bound to: 80 - type: integer 
	Parameter DIGIT_X_ONES bound to: 92 - type: integer 
	Parameter DIGIT_Y bound to: 120 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_digit__parameterized1' (0#1) [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
INFO: [Synth 8-6157] synthesizing module 'display_digit__parameterized2' [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
	Parameter DIGIT_X_TENS bound to: 80 - type: integer 
	Parameter DIGIT_X_ONES bound to: 92 - type: integer 
	Parameter DIGIT_Y bound to: 140 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_digit__parameterized2' (0#1) [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
INFO: [Synth 8-6157] synthesizing module 'display_digit__parameterized3' [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
	Parameter DIGIT_X_TENS bound to: 270 - type: integer 
	Parameter DIGIT_X_ONES bound to: 282 - type: integer 
	Parameter DIGIT_Y bound to: 120 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_digit__parameterized3' (0#1) [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
INFO: [Synth 8-6157] synthesizing module 'display_digit__parameterized4' [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
	Parameter DIGIT_X_TENS bound to: 270 - type: integer 
	Parameter DIGIT_X_ONES bound to: 282 - type: integer 
	Parameter DIGIT_Y bound to: 140 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_digit__parameterized4' (0#1) [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
INFO: [Synth 8-6157] synthesizing module 'display_digit__parameterized5' [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
	Parameter DIGIT_X_TENS bound to: 382 - type: integer 
	Parameter DIGIT_X_ONES bound to: 394 - type: integer 
	Parameter DIGIT_Y bound to: 70 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_digit__parameterized5' (0#1) [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
INFO: [Synth 8-6157] synthesizing module 'display_digit__parameterized6' [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
	Parameter DIGIT_X_TENS bound to: 410 - type: integer 
	Parameter DIGIT_X_ONES bound to: 422 - type: integer 
	Parameter DIGIT_Y bound to: 70 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_digit__parameterized6' (0#1) [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
INFO: [Synth 8-6157] synthesizing module 'display_digit__parameterized7' [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
	Parameter DIGIT_X_TENS bound to: 460 - type: integer 
	Parameter DIGIT_X_ONES bound to: 472 - type: integer 
	Parameter DIGIT_Y bound to: 120 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_digit__parameterized7' (0#1) [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
INFO: [Synth 8-6157] synthesizing module 'display_digit__parameterized8' [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
	Parameter DIGIT_X_TENS bound to: 460 - type: integer 
	Parameter DIGIT_X_ONES bound to: 472 - type: integer 
	Parameter DIGIT_Y bound to: 140 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_digit__parameterized8' (0#1) [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
INFO: [Synth 8-6157] synthesizing module 'display_digit__parameterized9' [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
	Parameter DIGIT_X_TENS bound to: 130 - type: integer 
	Parameter DIGIT_X_ONES bound to: 142 - type: integer 
	Parameter DIGIT_Y bound to: 240 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_digit__parameterized9' (0#1) [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
INFO: [Synth 8-6157] synthesizing module 'display_digit__parameterized10' [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
	Parameter DIGIT_X_TENS bound to: 158 - type: integer 
	Parameter DIGIT_X_ONES bound to: 170 - type: integer 
	Parameter DIGIT_Y bound to: 240 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_digit__parameterized10' (0#1) [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
INFO: [Synth 8-6157] synthesizing module 'display_digit__parameterized11' [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
	Parameter DIGIT_X_TENS bound to: 382 - type: integer 
	Parameter DIGIT_X_ONES bound to: 394 - type: integer 
	Parameter DIGIT_Y bound to: 240 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_digit__parameterized11' (0#1) [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
INFO: [Synth 8-6157] synthesizing module 'display_digit__parameterized12' [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
	Parameter DIGIT_X_TENS bound to: 410 - type: integer 
	Parameter DIGIT_X_ONES bound to: 422 - type: integer 
	Parameter DIGIT_Y bound to: 240 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_digit__parameterized12' (0#1) [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
INFO: [Synth 8-6157] synthesizing module 'display_digit__parameterized13' [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
	Parameter DIGIT_X_TENS bound to: 80 - type: integer 
	Parameter DIGIT_X_ONES bound to: 92 - type: integer 
	Parameter DIGIT_Y bound to: 340 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_digit__parameterized13' (0#1) [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
INFO: [Synth 8-6157] synthesizing module 'display_digit__parameterized14' [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
	Parameter DIGIT_X_TENS bound to: 80 - type: integer 
	Parameter DIGIT_X_ONES bound to: 92 - type: integer 
	Parameter DIGIT_Y bound to: 360 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_digit__parameterized14' (0#1) [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
INFO: [Synth 8-6157] synthesizing module 'display_digit__parameterized15' [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
	Parameter DIGIT_X_TENS bound to: 270 - type: integer 
	Parameter DIGIT_X_ONES bound to: 282 - type: integer 
	Parameter DIGIT_Y bound to: 340 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_digit__parameterized15' (0#1) [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
INFO: [Synth 8-6157] synthesizing module 'display_digit__parameterized16' [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
	Parameter DIGIT_X_TENS bound to: 270 - type: integer 
	Parameter DIGIT_X_ONES bound to: 282 - type: integer 
	Parameter DIGIT_Y bound to: 360 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_digit__parameterized16' (0#1) [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
INFO: [Synth 8-6157] synthesizing module 'display_digit__parameterized17' [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
	Parameter DIGIT_X_TENS bound to: 460 - type: integer 
	Parameter DIGIT_X_ONES bound to: 472 - type: integer 
	Parameter DIGIT_Y bound to: 340 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_digit__parameterized17' (0#1) [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
INFO: [Synth 8-6157] synthesizing module 'display_digit__parameterized18' [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
	Parameter DIGIT_X_TENS bound to: 460 - type: integer 
	Parameter DIGIT_X_ONES bound to: 472 - type: integer 
	Parameter DIGIT_Y bound to: 360 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_digit__parameterized18' (0#1) [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
INFO: [Synth 8-6157] synthesizing module 'display_digit__parameterized19' [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
	Parameter DIGIT_X_TENS bound to: 130 - type: integer 
	Parameter DIGIT_X_ONES bound to: 142 - type: integer 
	Parameter DIGIT_Y bound to: 410 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_digit__parameterized19' (0#1) [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
INFO: [Synth 8-6157] synthesizing module 'display_digit__parameterized20' [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
	Parameter DIGIT_X_TENS bound to: 158 - type: integer 
	Parameter DIGIT_X_ONES bound to: 170 - type: integer 
	Parameter DIGIT_Y bound to: 410 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_digit__parameterized20' (0#1) [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
INFO: [Synth 8-6157] synthesizing module 'display_digit__parameterized21' [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
	Parameter DIGIT_X_TENS bound to: 382 - type: integer 
	Parameter DIGIT_X_ONES bound to: 394 - type: integer 
	Parameter DIGIT_Y bound to: 410 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_digit__parameterized21' (0#1) [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
INFO: [Synth 8-6157] synthesizing module 'display_digit__parameterized22' [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
	Parameter DIGIT_X_TENS bound to: 410 - type: integer 
	Parameter DIGIT_X_ONES bound to: 422 - type: integer 
	Parameter DIGIT_Y bound to: 410 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_digit__parameterized22' (0#1) [D:/1/final/final.srcs/sources_1/new/display_digit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [D:/1/final/final.srcs/sources_1/new/top.v:1]
WARNING: [Synth 8-6014] Unused sequential element timer_count_reg was removed.  [D:/1/final/final.srcs/sources_1/new/carcnt.v:75]
WARNING: [Synth 8-6014] Unused sequential element seed_reg was removed.  [D:/1/final/final.srcs/sources_1/new/carcnt.v:78]
WARNING: [Synth 8-6014] Unused sequential element latecnt23_reg was removed.  [D:/1/final/final.srcs/sources_1/new/carcnt.v:84]
WARNING: [Synth 8-6014] Unused sequential element latecnt21_reg was removed.  [D:/1/final/final.srcs/sources_1/new/carcnt.v:84]
WARNING: [Synth 8-6014] Unused sequential element latecnt20_reg was removed.  [D:/1/final/final.srcs/sources_1/new/carcnt.v:84]
WARNING: [Synth 8-6014] Unused sequential element latecnt15_reg was removed.  [D:/1/final/final.srcs/sources_1/new/carcnt.v:83]
WARNING: [Synth 8-6014] Unused sequential element latecnt10_reg was removed.  [D:/1/final/final.srcs/sources_1/new/carcnt.v:83]
WARNING: [Synth 8-6014] Unused sequential element latecnt8_reg was removed.  [D:/1/final/final.srcs/sources_1/new/carcnt.v:82]
WARNING: [Synth 8-6014] Unused sequential element latecnt3_reg was removed.  [D:/1/final/final.srcs/sources_1/new/carcnt.v:82]
WARNING: [Synth 8-6014] Unused sequential element latecnt2_reg was removed.  [D:/1/final/final.srcs/sources_1/new/carcnt.v:82]
WARNING: [Synth 8-6014] Unused sequential element randnum_reg was removed.  [D:/1/final/final.srcs/sources_1/new/carcnt.v:122]
WARNING: [Synth 8-7137] Register clk_2_reg in module carcnt has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/1/final/final.srcs/sources_1/new/carcnt.v:89]
WARNING: [Synth 8-7137] Register clk_1_reg in module carcnt has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/1/final/final.srcs/sources_1/new/carcnt.v:96]
WARNING: [Synth 8-7137] Register randcnt_reg in module carcnt has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/1/final/final.srcs/sources_1/new/carcnt.v:123]
WARNING: [Synth 8-6014] Unused sequential element EW_status_reg was removed.  [D:/1/final/final.srcs/sources_1/new/traffic.v:45]
WARNING: [Synth 8-7137] Register clk_1_reg in module traffic has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/1/final/final.srcs/sources_1/new/traffic.v:100]
WARNING: [Synth 8-3848] Net light2 in module/entity top does not have driver. [D:/1/final/final.srcs/sources_1/new/top.v:12]
WARNING: [Synth 8-3848] Net light3 in module/entity top does not have driver. [D:/1/final/final.srcs/sources_1/new/top.v:13]
WARNING: [Synth 8-3848] Net light4 in module/entity top does not have driver. [D:/1/final/final.srcs/sources_1/new/top.v:14]
WARNING: [Synth 8-7129] Port sw[7] in module carcnt is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module carcnt is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module carcnt is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module carcnt is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1343.977 ; gain = 517.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1343.977 ; gain = 517.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1343.977 ; gain = 517.305
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1343.977 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/1/final/final.srcs/constrs_1/new/xd.xdc]
Finished Parsing XDC File [D:/1/final/final.srcs/constrs_1/new/xd.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/1/final/final.srcs/constrs_1/new/xd.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1455.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1455.977 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/app/xilinix/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1455.977 ; gain = 629.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1455.977 ; gain = 629.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1455.977 ; gain = 629.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1455.977 ; gain = 629.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   28 Bit       Adders := 1     
	   2 Input   27 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 40    
	   2 Input    5 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 112   
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 40    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 24    
	   8 Input    8 Bit        Muxes := 4     
	   3 Input    8 Bit        Muxes := 24    
	   2 Input    5 Bit        Muxes := 15    
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   8 Input    4 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 32    
	   8 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port sw[7] in module carcnt is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module carcnt is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module carcnt is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module carcnt is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:46 . Memory (MB): peak = 1455.977 ; gain = 629.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------+-----------------+---------------+----------------+
|Module Name   | RTL Object      | Depth x Width | Implemented As | 
+--------------+-----------------+---------------+----------------+
|digit         | pixels          | 256x11        | LUT            | 
|display_digit | rom_tens/pixels | 256x11        | LUT            | 
|display_digit | rom_ones/pixels | 256x11        | LUT            | 
|display_digit | rom_tens/pixels | 256x11        | LUT            | 
|display_digit | rom_ones/pixels | 256x11        | LUT            | 
|display_digit | rom_tens/pixels | 256x11        | LUT            | 
|display_digit | rom_ones/pixels | 256x11        | LUT            | 
|display_digit | rom_tens/pixels | 256x11        | LUT            | 
|display_digit | rom_ones/pixels | 256x11        | LUT            | 
|display_digit | rom_tens/pixels | 256x11        | LUT            | 
|display_digit | rom_ones/pixels | 256x11        | LUT            | 
|display_digit | rom_tens/pixels | 256x11        | LUT            | 
|display_digit | rom_ones/pixels | 256x11        | LUT            | 
|display_digit | rom_tens/pixels | 256x11        | LUT            | 
|display_digit | rom_ones/pixels | 256x11        | LUT            | 
|display_digit | rom_tens/pixels | 256x11        | LUT            | 
|display_digit | rom_ones/pixels | 256x11        | LUT            | 
|display_digit | rom_tens/pixels | 256x11        | LUT            | 
|display_digit | rom_ones/pixels | 256x11        | LUT            | 
|display_digit | rom_tens/pixels | 256x11        | LUT            | 
|display_digit | rom_ones/pixels | 256x11        | LUT            | 
|display_digit | rom_tens/pixels | 256x11        | LUT            | 
|display_digit | rom_ones/pixels | 256x11        | LUT            | 
|display_digit | rom_tens/pixels | 256x11        | LUT            | 
|display_digit | rom_ones/pixels | 256x11        | LUT            | 
|display_digit | rom_tens/pixels | 256x11        | LUT            | 
|display_digit | rom_ones/pixels | 256x11        | LUT            | 
|display_digit | rom_tens/pixels | 256x11        | LUT            | 
|display_digit | rom_ones/pixels | 256x11        | LUT            | 
|display_digit | rom_tens/pixels | 256x11        | LUT            | 
|display_digit | rom_ones/pixels | 256x11        | LUT            | 
|display_digit | rom_tens/pixels | 256x11        | LUT            | 
|display_digit | rom_ones/pixels | 256x11        | LUT            | 
|display_digit | rom_tens/pixels | 256x11        | LUT            | 
|display_digit | rom_ones/pixels | 256x11        | LUT            | 
|display_digit | rom_tens/pixels | 256x11        | LUT            | 
|display_digit | rom_ones/pixels | 256x11        | LUT            | 
|display_digit | rom_tens/pixels | 256x11        | LUT            | 
|display_digit | rom_ones/pixels | 256x11        | LUT            | 
|display_digit | rom_tens/pixels | 256x11        | LUT            | 
|display_digit | rom_ones/pixels | 256x11        | LUT            | 
|display_digit | rom_tens/pixels | 256x11        | LUT            | 
|display_digit | rom_ones/pixels | 256x11        | LUT            | 
|display_digit | rom_tens/pixels | 256x11        | LUT            | 
|display_digit | rom_ones/pixels | 256x11        | LUT            | 
|display_digit | rom_tens/pixels | 256x11        | LUT            | 
|display_digit | rom_ones/pixels | 256x11        | LUT            | 
|display_digit | rom_tens/pixels | 256x11        | LUT            | 
|display_digit | rom_ones/pixels | 256x11        | LUT            | 
+--------------+-----------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:27 ; elapsed = 00:01:55 . Memory (MB): peak = 1455.977 ; gain = 629.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:02:02 . Memory (MB): peak = 1455.977 ; gain = 629.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:34 ; elapsed = 00:02:06 . Memory (MB): peak = 1553.113 ; gain = 726.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:39 ; elapsed = 00:02:12 . Memory (MB): peak = 1567.941 ; gain = 741.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:39 ; elapsed = 00:02:12 . Memory (MB): peak = 1567.941 ; gain = 741.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:39 ; elapsed = 00:02:13 . Memory (MB): peak = 1567.941 ; gain = 741.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:39 ; elapsed = 00:02:13 . Memory (MB): peak = 1567.941 ; gain = 741.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:39 ; elapsed = 00:02:13 . Memory (MB): peak = 1567.941 ; gain = 741.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:39 ; elapsed = 00:02:13 . Memory (MB): peak = 1567.941 ; gain = 741.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    48|
|3     |LUT1   |    26|
|4     |LUT2   |   241|
|5     |LUT3   |    69|
|6     |LUT4   |   184|
|7     |LUT5   |   393|
|8     |LUT6   |  1691|
|9     |MUXF7  |   127|
|10    |MUXF8  |    13|
|11    |FDCE   |   342|
|12    |FDPE   |    26|
|13    |FDRE   |    75|
|14    |IBUF   |     6|
|15    |OBUF   |    14|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:39 ; elapsed = 00:02:13 . Memory (MB): peak = 1567.941 ; gain = 741.270
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:28 ; elapsed = 00:02:09 . Memory (MB): peak = 1567.941 ; gain = 629.270
Synthesis Optimization Complete : Time (s): cpu = 00:01:39 ; elapsed = 00:02:13 . Memory (MB): peak = 1567.941 ; gain = 741.270
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1580.012 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 188 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1585.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5deff690
INFO: [Common 17-83] Releasing license: Synthesis
84 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:45 ; elapsed = 00:02:24 . Memory (MB): peak = 1585.805 ; gain = 1165.281
INFO: [Common 17-1381] The checkpoint 'D:/1/final/final.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 29 16:25:47 2025...
