Tom Vander Aa , Murali Jayapala , Francisco Barat , Geert Deconinck , Rudy Lauwereins , Francky Catthoor , Henk Corporaal, Instruction buffering exploration for low energy VLIWs with instruction clusters, Proceedings of the 2004 Asia and South Pacific Design Automation Conference, January 27-30, 2004, Yokohama, Japan
Todd Austin , Eric Larson , Dan Ernst, SimpleScalar: An Infrastructure for Computer System Modeling, Computer, v.35 n.2, p.59-67, February 2002[doi>10.1109/2.982917]
Ascia, G., Catania, V., Palesi, M., and Patti, D. 2003. Epic-Explorer: A parameterized VLIW-based platform framework for design space exploration. In Proceedings of the ESTIMedia Conference, 3--4.
Rajeshwari Banakar , Stefan Steinke , Bo-Sik Lee , M. Balakrishnan , Peter Marwedel, Scratchpad memory: design alternative for cache on-chip memory in embedded systems, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado[doi>10.1145/774789.774805]
Baron, M. 2005. Cortex a8: High speed, low power. In Microprocessor Report.
Benini, L., Bruni, D., Chinosi, M., Silvano, C., and Zaccaria, V. 2002. A power modeling and estimation framework for VLIW-based embedded system. ST J. Syst. Res. 3, 1, 110--118.
Brockmeyer, E., Ghez, C., Baetens, W., and Catthoor, F. 2000. Unified Low-Power Design Flow for Data-Dominated Multi-Media and Telecom Applications. Kluwer Academic, Boston, MA.
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
Cadence, Inc. 2006. Cadence SoC Encounter User Guide. Cadence, Inc.
Naehyuck Chang , Kwanho Kim , Hyung Gyu Lee, Cycle-accurate energy consumption measurement and analysis: case study of ARM7TDMI, Proceedings of the 2000 international symposium on Low power electronics and design, p.185-190, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344576]
Albert Cohen , Marc Sigler , Sylvain Girbal , Olivier Temam , David Parello , Nicolas Vasilache, Facilitating the search for compositions of program transformations, Proceedings of the 19th annual international conference on Supercomputing, June 20-22, 2005, Cambridge, Massachusetts[doi>10.1145/1088149.1088169]
CoWare, Inc. 2008. CoWare processor designer. www.coware.com/products/processordesigner.php.
William J. Dally , Ujval J. Kapasi , Brucek Khailany , Jung Ho Ahn , Abhishek Das, Stream Processors: Progammability and Efficiency, Queue, v.2 n.1, March 2004[doi>10.1145/984458.984486]
Kevin Fan , Manjunath Kudlur , Hyunchul Park , Scott Mahlke, Cost Sensitive Modulo Scheduling in a Loop Accelerator Synthesis System, Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, p.219-232, November 12-16, 2005, Barcelona, Spain[doi>10.1109/MICRO.2005.17]
Kevin Fan , Hyun hul Park , Manjunath Kudlur , S ott Mahlke, Modulo scheduling for highly customized datapaths to increase hardware reusability, Proceedings of the 6th annual IEEE/ACM international symposium on Code generation and optimization, April 05-09, 2008, Boston, MA, USA[doi>10.1145/1356058.1356075]
Faraday Technology Corporation. 2007. Faraday UMC 90nm RVT Standard Cell Library. http://www.faraday-tech.com.
Anup Gangwar , M. Balakrishnan , Anshul Kumar, Impact of intercluster communication mechanisms on ILP in clustered VLIW architectures, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.1, p.1-29, January 2007[doi>10.1145/1188275.1188276]
Sylvain Girbal , Nicolas Vasilache , CÃ©dric Bastoul , Albert Cohen , David Parello , Marc Sigler , Olivier Temam, Semi-automatic composition of loop transformations for deep parallelism and memory hierarchies, International Journal of Parallel Programming, v.34 n.3, p.261-317, June 2006[doi>10.1007/s10766-006-0012-3]
Ricardo E. Gonzalez, Xtensa: A Configurable and Extensible Processor, IEEE Micro, v.20 n.2, p.60-70, March 2000[doi>10.1109/40.848473]
Ann Gordon-Ross , Susan Cotterell , Frank Vahid, Exploiting Fixed Programs in Embedded Systems: A Loop Cache Example, IEEE Computer Architecture Letters, v.1 n.1, p.2-2, January 2002[doi>10.1109/L-CA.2002.4]
Harri Holma , Antti Toskala, WCDMA for UMTS: Radio Access for Third Generation Mobile Communications, John Wiley & Sons, Inc., New York, NY, 2001
Margarida F. Jacome , Gustavo de Veciana, Design Challenges for New Application-Specific Processors, IEEE Design & Test, v.17 n.2, p.40-50, April 2000[doi>10.1109/54.844333]
Murali Jayapala , Francisco Barat , Tom Vander Aa , Francky Catthoor , Henk Corporaal , Geert Deconinck, Clustered Loop Buffer Organization for Low Energy VLIW Embedded Processors, IEEE Transactions on Computers, v.54 n.6, p.672-683, June 2005[doi>10.1109/TC.2005.92]
Manjunath Kudlur , Kevin Fan , Michael Chu , Scott Mahlke, Automatic Synthesis of Customized Local Memories for Multicluster Application Accelerators, Proceedings of the Application-Specific Systems, Architectures and Processors, 15th IEEE International Conference, p.304-314, September 27-29, 2004[doi>10.1109/ASAP.2004.10]
Lambrechts, A., Raghavan, P., Jayapala, M., Catthoor, F., and Verkest, D. 2007. Energy vs. performance trade-offs and interconnect-aware design for coarse grained reconfigurable processors. In Proceedings of the Asia and South Pacific Design Automation Conference Ph.D. Forum.
Yuan Lin , Hyunseok Lee , Mark Woh , Yoav Harel , Scott Mahlke , Trevor Mudge , Chaitali Chakrabarti , Krisztian Flautner, SODA: A Low-power Architecture For Software Radio, Proceedings of the 33rd annual international symposium on Computer Architecture, p.89-101, June 17-21, 2006[doi>10.1109/ISCA.2006.37]
LSF. 2002. LSF: Liberty simulation framework 1.0. http://liberty.princeton.edu/Software/LSE.
Mediabench. Mediabench homepage.http://www.cs.ucla.edu/leec/mediabench.
Mei, B., Vernalde, S., Verkest, D., Man, H. D., and Lauwereins, R. 2003. ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix. In Proceedings of the Conference on Field-Programmable Logic and Applications.
D. Ponomarev , G. Kucuk , K. Ghose, AccuPower: An Accurate Power Estimation Tool for Superscalar Microprocessors, Proceedings of the conference on Design, automation and test in Europe, p.124, March 04-08, 2002
Rabbah, R. M., Bratt, I., Asanovic, K., and Agarwal, A. 2004. Versatility and versabench: A new metric and a benchmark suite for flexible architectures. http://groups.csail.mit.edu/cag/versabench/MIT-LCS-TM-646.pdf.
Praveen Raghavan , Andy Lambrechts , Murali Jayapala , Francky Catthoor , Diederik Verkest, Distributed loop controller architecture for multi-threading in uni-threaded VLIW processors, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Praveen Raghavan , Andy Lambrechts , Murali Jayapala , Francky Catthoor , Diederik Verkest , Henk Corporaal, Very wide register: an asymmetric register file organization for low power embedded processors, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Rixner, S., Dally, W. J., Khailany, B., Mattson, P. R., Kapasi, U. J., and Owens, J. D. 2000. Register organization for media processing. In Proceedings of the International Symposium on High-Performance Computer Architectures (HPCA'00), 375--386.
Schneider, M., Blume, H., and Noll, T. G. 2004. Power estimation on functional level for programmable processors. Adv. Radio Sci. 2, 215--219.
Thomas Schuster , Bruno Bougard , Praveen Raghavan , Robert Priewasser , David Novo , Liesbet Van der Perre , Francky Catthoor, Design of a low power pre-synchronization ASIP for multimode SDR terminals, Proceedings of the 7th international conference on Embedded computer systems: architectures, modeling, and simulation, July 16-19, 2007, Samos, Greece
Hartej Singh , Ming-Hau Lee , Guangming Lu , Nader Bagherzadeh , Fadi J. Kurdahi , Eliseu M. Chaves Filho, MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications, IEEE Transactions on Computers, v.49 n.5, p.465-481, May 2000[doi>10.1109/12.859540]
Amit Sinha , Anantha P. Chandrakasan, JouleTrack: a web based tool for software energy profiling, Proceedings of the 38th annual Design Automation Conference, p.220-225, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.378467]
Starcore DSP Techology. 2000. SC140 DSP Core Reference Manual. Starcore DSP Techology, http://www.starcore-dsp.com.
SUIF. 2001. SUIF2 compiler system. http://suif.stanford.edu.
Synfora, Inc. 2008. PICO express. http://www.synfora.com.
Synopsys, Inc. 2006a. Design Compiler User Guide. Synopsys, Inc.
Synopsys, Inc. 2006b. Prime Power User Guide. Synopsys, Inc.
Target. 2008. IP designer. http://www.retarget.com.
Texas Instruments, Inc. 2006. TMS320C64x/C64x+ DSP CPU and Instruction Set Reference Guide. http://www.ti.com/.
Vivek Tiwari , Sharad Malik , Andrew Wolfe, Power analysis of embedded software: a first step towards software power minimization, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.437-445, Dec. 1994[doi>10.1109/92.335012]
Trimaran. 1999. Trimaran 2.0: An infrastructure for research in instruction-level parallelism. http://www.trimaran.org.
T. Wiegand , G. J. Sullivan , G. Bjontegaard , A. Luthra, Overview of the H.264/AVC video coding standard, IEEE Transactions on Circuits and Systems for Video Technology, v.13 n.7, p.560-576, July 2003[doi>10.1109/TCSVT.2003.815165]
W. Ye , N. Vijaykrishnan , M. Kandemir , M. J. Irwin, The design and use of simplepower: a cycle-accurate energy estimation tool, Proceedings of the 37th Annual Design Automation Conference, p.340-345, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337436]
