{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1594320820839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594320820839 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 09 12:53:40 2020 " "Processing started: Thu Jul 09 12:53:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594320820839 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1594320820839 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off asip -c asip --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off asip -c asip --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1594320820839 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1594320821430 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1594320821430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/if-stage/instr_fetch_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/if-stage/instr_fetch_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_fetch_test " "Found entity 1: instr_fetch_test" {  } { { "asip/processor/path/if-stage/instr_fetch_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/instr_fetch_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594320831045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594320831045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/if-stage/pc_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/if-stage/pc_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_ff " "Found entity 1: pc_ff" {  } { { "asip/processor/path/if-stage/pc_ff.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/pc_ff.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594320831049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594320831049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/if-stage/if_stage_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/if-stage/if_stage_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_stage_test " "Found entity 1: if_stage_test" {  } { { "asip/processor/path/if-stage/if_stage_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/if_stage_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594320831054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594320831054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/memories/instruction_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/memories/instruction_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_mem " "Found entity 1: instruction_mem" {  } { { "asip/memories/instruction_mem.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/instruction_mem.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594320831059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594320831059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/if-stage/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/if-stage/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "asip/processor/path/if-stage/adder.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/adder.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594320831064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594320831064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/if-stage/pc_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/if-stage/pc_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_mux " "Found entity 1: pc_mux" {  } { { "asip/processor/path/if-stage/pc_mux.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/pc_mux.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594320831068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594320831068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/ex-stage/alu/alu_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/ex-stage/alu/alu_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_test " "Found entity 1: alu_test" {  } { { "asip/processor/path/ex-stage/alu/alu_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/ex-stage/alu/alu_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594320831073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594320831073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/ex-stage/alu/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/ex-stage/alu/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "asip/processor/path/ex-stage/alu/alu.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/ex-stage/alu/alu.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594320831078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594320831078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/processor.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/processor/processor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594320831081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/data-to-color-converter/data_to_color_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/data-to-color-converter/data_to_color_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594320831084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/clock-divider/clock_divider.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/clock-divider/clock_divider.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594320831087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/asip.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/asip.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594320831090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/wb-stage/wb_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/processor/path/wb-stage/wb_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594320831094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/mem-stage/mem_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/processor/path/mem-stage/mem_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594320831097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/if-stage/if_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/if-stage/if_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_stage " "Found entity 1: if_stage" {  } { { "asip/processor/path/if-stage/if_stage.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/if_stage.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594320831101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594320831101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/id-stage/id_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/processor/path/id-stage/id_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594320831105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/ex-stage/ex_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/processor/path/ex-stage/ex_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594320831108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/path.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/processor/path/path.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594320831111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/hazard_unit/hazard_unit.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/processor/hazard_unit/hazard_unit.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594320831113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/control_unit/control_unit.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/processor/control_unit/control_unit.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594320831116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/vga-controller/vga_controller.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/vga-controller/vga_controller.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594320831119 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "instr_fetch_test " "Elaborating entity \"instr_fetch_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1594320831151 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=0, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n instr_fetch_test.sv(13) " "Verilog HDL Display System Task info at instr_fetch_test.sv(13): clk=0, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n" {  } { { "asip/processor/path/if-stage/instr_fetch_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/instr_fetch_test.sv" 13 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594320831151 "|instr_fetch_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=1, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n\\n instr_fetch_test.sv(16) " "Verilog HDL Display System Task info at instr_fetch_test.sv(16): clk=1, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n\\n" {  } { { "asip/processor/path/if-stage/instr_fetch_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/instr_fetch_test.sv" 16 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594320831151 "|instr_fetch_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=0, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n instr_fetch_test.sv(19) " "Verilog HDL Display System Task info at instr_fetch_test.sv(19): clk=0, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n" {  } { { "asip/processor/path/if-stage/instr_fetch_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/instr_fetch_test.sv" 19 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594320831151 "|instr_fetch_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=1, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n\\n instr_fetch_test.sv(22) " "Verilog HDL Display System Task info at instr_fetch_test.sv(22): clk=1, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n\\n" {  } { { "asip/processor/path/if-stage/instr_fetch_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/instr_fetch_test.sv" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594320831151 "|instr_fetch_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=0, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n instr_fetch_test.sv(25) " "Verilog HDL Display System Task info at instr_fetch_test.sv(25): clk=0, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n" {  } { { "asip/processor/path/if-stage/instr_fetch_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/instr_fetch_test.sv" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594320831151 "|instr_fetch_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=1, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n\\n instr_fetch_test.sv(28) " "Verilog HDL Display System Task info at instr_fetch_test.sv(28): clk=1, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n\\n" {  } { { "asip/processor/path/if-stage/instr_fetch_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/instr_fetch_test.sv" 28 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594320831151 "|instr_fetch_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=0, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n instr_fetch_test.sv(31) " "Verilog HDL Display System Task info at instr_fetch_test.sv(31): clk=0, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n" {  } { { "asip/processor/path/if-stage/instr_fetch_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/instr_fetch_test.sv" 31 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594320831151 "|instr_fetch_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=1, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n\\n instr_fetch_test.sv(34) " "Verilog HDL Display System Task info at instr_fetch_test.sv(34): clk=1, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n\\n" {  } { { "asip/processor/path/if-stage/instr_fetch_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/instr_fetch_test.sv" 34 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594320831151 "|instr_fetch_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=0, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n instr_fetch_test.sv(37) " "Verilog HDL Display System Task info at instr_fetch_test.sv(37): clk=0, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n" {  } { { "asip/processor/path/if-stage/instr_fetch_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/instr_fetch_test.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594320831151 "|instr_fetch_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=1, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n\\n instr_fetch_test.sv(40) " "Verilog HDL Display System Task info at instr_fetch_test.sv(40): clk=1, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n\\n" {  } { { "asip/processor/path/if-stage/instr_fetch_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/instr_fetch_test.sv" 40 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594320831151 "|instr_fetch_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=0, reset=0, jmp_pc=0000005c, pc_selector=1, pc=00000000, instr=00000000\\n instr_fetch_test.sv(44) " "Verilog HDL Display System Task info at instr_fetch_test.sv(44): clk=0, reset=0, jmp_pc=0000005c, pc_selector=1, pc=00000000, instr=00000000\\n" {  } { { "asip/processor/path/if-stage/instr_fetch_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/instr_fetch_test.sv" 44 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594320831151 "|instr_fetch_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=1, reset=0, jmp_pc=0000005c, pc_selector=1, pc=00000000, instr=00000000\\n\\n instr_fetch_test.sv(47) " "Verilog HDL Display System Task info at instr_fetch_test.sv(47): clk=1, reset=0, jmp_pc=0000005c, pc_selector=1, pc=00000000, instr=00000000\\n\\n" {  } { { "asip/processor/path/if-stage/instr_fetch_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/instr_fetch_test.sv" 47 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594320831151 "|instr_fetch_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=0, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n instr_fetch_test.sv(50) " "Verilog HDL Display System Task info at instr_fetch_test.sv(50): clk=0, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n" {  } { { "asip/processor/path/if-stage/instr_fetch_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/instr_fetch_test.sv" 50 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594320831151 "|instr_fetch_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=1, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n\\n instr_fetch_test.sv(53) " "Verilog HDL Display System Task info at instr_fetch_test.sv(53): clk=1, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n\\n" {  } { { "asip/processor/path/if-stage/instr_fetch_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/instr_fetch_test.sv" 53 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594320831151 "|instr_fetch_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=0, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n instr_fetch_test.sv(56) " "Verilog HDL Display System Task info at instr_fetch_test.sv(56): clk=0, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n" {  } { { "asip/processor/path/if-stage/instr_fetch_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/instr_fetch_test.sv" 56 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594320831151 "|instr_fetch_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=1, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n\\n instr_fetch_test.sv(59) " "Verilog HDL Display System Task info at instr_fetch_test.sv(59): clk=1, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n\\n" {  } { { "asip/processor/path/if-stage/instr_fetch_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/instr_fetch_test.sv" 59 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594320831151 "|instr_fetch_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=0, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n instr_fetch_test.sv(62) " "Verilog HDL Display System Task info at instr_fetch_test.sv(62): clk=0, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n" {  } { { "asip/processor/path/if-stage/instr_fetch_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/instr_fetch_test.sv" 62 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594320831151 "|instr_fetch_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=1, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n\\n instr_fetch_test.sv(65) " "Verilog HDL Display System Task info at instr_fetch_test.sv(65): clk=1, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n\\n" {  } { { "asip/processor/path/if-stage/instr_fetch_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/instr_fetch_test.sv" 65 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594320831151 "|instr_fetch_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=0, reset=0, jmp_pc=0000005c, pc_selector=1, pc=00000000, instr=00000000\\n instr_fetch_test.sv(69) " "Verilog HDL Display System Task info at instr_fetch_test.sv(69): clk=0, reset=0, jmp_pc=0000005c, pc_selector=1, pc=00000000, instr=00000000\\n" {  } { { "asip/processor/path/if-stage/instr_fetch_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/instr_fetch_test.sv" 69 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594320831151 "|instr_fetch_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=1, reset=0, jmp_pc=0000005c, pc_selector=1, pc=00000000, instr=00000000\\n\\n instr_fetch_test.sv(72) " "Verilog HDL Display System Task info at instr_fetch_test.sv(72): clk=1, reset=0, jmp_pc=0000005c, pc_selector=1, pc=00000000, instr=00000000\\n\\n" {  } { { "asip/processor/path/if-stage/instr_fetch_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/instr_fetch_test.sv" 72 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594320831151 "|instr_fetch_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=0, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n instr_fetch_test.sv(75) " "Verilog HDL Display System Task info at instr_fetch_test.sv(75): clk=0, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n" {  } { { "asip/processor/path/if-stage/instr_fetch_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/instr_fetch_test.sv" 75 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594320831151 "|instr_fetch_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=1, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n\\n instr_fetch_test.sv(78) " "Verilog HDL Display System Task info at instr_fetch_test.sv(78): clk=1, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n\\n" {  } { { "asip/processor/path/if-stage/instr_fetch_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/instr_fetch_test.sv" 78 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594320831151 "|instr_fetch_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=0, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n instr_fetch_test.sv(81) " "Verilog HDL Display System Task info at instr_fetch_test.sv(81): clk=0, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n" {  } { { "asip/processor/path/if-stage/instr_fetch_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/instr_fetch_test.sv" 81 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594320831151 "|instr_fetch_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=1, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n\\n instr_fetch_test.sv(84) " "Verilog HDL Display System Task info at instr_fetch_test.sv(84): clk=1, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n\\n" {  } { { "asip/processor/path/if-stage/instr_fetch_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/instr_fetch_test.sv" 84 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594320831151 "|instr_fetch_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=0, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n instr_fetch_test.sv(87) " "Verilog HDL Display System Task info at instr_fetch_test.sv(87): clk=0, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n" {  } { { "asip/processor/path/if-stage/instr_fetch_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/instr_fetch_test.sv" 87 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594320831151 "|instr_fetch_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=1, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n\\n instr_fetch_test.sv(90) " "Verilog HDL Display System Task info at instr_fetch_test.sv(90): clk=1, reset=0, jmp_pc=0000005c, pc_selector=0, pc=00000000, instr=00000000\\n\\n" {  } { { "asip/processor/path/if-stage/instr_fetch_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/instr_fetch_test.sv" 90 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594320831151 "|instr_fetch_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_stage if_stage:DUT " "Elaborating entity \"if_stage\" for hierarchy \"if_stage:DUT\"" {  } { { "asip/processor/path/if-stage/instr_fetch_test.sv" "DUT" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/instr_fetch_test.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594320831156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_ff if_stage:DUT\|pc_ff:pc_ff_instance " "Elaborating entity \"pc_ff\" for hierarchy \"if_stage:DUT\|pc_ff:pc_ff_instance\"" {  } { { "asip/processor/path/if-stage/if_stage.sv" "pc_ff_instance" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/if_stage.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594320831158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_mux if_stage:DUT\|pc_mux:pc_mux_instance " "Elaborating entity \"pc_mux\" for hierarchy \"if_stage:DUT\|pc_mux:pc_mux_instance\"" {  } { { "asip/processor/path/if-stage/if_stage.sv" "pc_mux_instance" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/if_stage.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594320831161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder if_stage:DUT\|adder:adder_instance " "Elaborating entity \"adder\" for hierarchy \"if_stage:DUT\|adder:adder_instance\"" {  } { { "asip/processor/path/if-stage/if_stage.sv" "adder_instance" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/if_stage.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594320831161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_mem instruction_mem:imen " "Elaborating entity \"instruction_mem\" for hierarchy \"instruction_mem:imen\"" {  } { { "asip/processor/path/if-stage/instr_fetch_test.sv" "imen" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/instr_fetch_test.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594320831166 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 instruction_mem.sv(17) " "Net \"rom.data_a\" at instruction_mem.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "asip/memories/instruction_mem.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/instruction_mem.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1594320831168 "|instr_fetch_test|instruction_mem:imen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 instruction_mem.sv(17) " "Net \"rom.waddr_a\" at instruction_mem.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "asip/memories/instruction_mem.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/instruction_mem.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1594320831168 "|instr_fetch_test|instruction_mem:imen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 instruction_mem.sv(17) " "Net \"rom.we_a\" at instruction_mem.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "asip/memories/instruction_mem.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/instruction_mem.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1594320831168 "|instr_fetch_test|instruction_mem:imen"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594320831337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 09 12:53:51 2020 " "Processing ended: Thu Jul 09 12:53:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594320831337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594320831337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594320831337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1594320831337 ""}
