--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml mips_fpga_interface.twx mips_fpga_interface.ncd -o
mips_fpga_interface.twr mips_fpga_interface.pcf

Design file:              mips_fpga_interface.ncd
Physical constraint file: mips_fpga_interface.pcf
Device,package,speed:     xc3s1000,ft256,-4 (PRODUCTION 1.39 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36418 paths analyzed, 284 endpoints analyzed, 53 failing endpoints
 53 timing errors detected. (53 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.745ns.
--------------------------------------------------------------------------------

Paths for end point cnt_4 (SLICE_X41Y8.SR), 527 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_1 (FF)
  Destination:          cnt_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.745ns (Levels of Logic = 18)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_1 to cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y6.YQ       Tcko                  0.720   cnt<0>
                                                       cnt_1
    SLICE_X42Y4.G1       net (fanout=2)        1.309   cnt<1>
    SLICE_X42Y4.COUT     Topcyg                1.096   mips_clk_input_add0000<0>
                                                       cnt<1>_rt.1
                                                       Madd_mips_clk_input_add0000_cy<1>
    SLICE_X42Y5.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<1>
    SLICE_X42Y5.COUT     Tbyp                  0.120   mips_clk_input_add0000<2>
                                                       Madd_mips_clk_input_add0000_cy<2>
                                                       Madd_mips_clk_input_add0000_cy<3>
    SLICE_X42Y6.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<3>
    SLICE_X42Y6.COUT     Tbyp                  0.120   mips_clk_input_add0000<4>
                                                       Madd_mips_clk_input_add0000_cy<4>
                                                       Madd_mips_clk_input_add0000_cy<5>
    SLICE_X42Y7.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<5>
    SLICE_X42Y7.COUT     Tbyp                  0.120   mips_clk_input_add0000<6>
                                                       Madd_mips_clk_input_add0000_cy<6>
                                                       Madd_mips_clk_input_add0000_cy<7>
    SLICE_X42Y8.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<7>
    SLICE_X42Y8.COUT     Tbyp                  0.120   mips_clk_input_add0000<8>
                                                       Madd_mips_clk_input_add0000_cy<8>
                                                       Madd_mips_clk_input_add0000_cy<9>
    SLICE_X42Y9.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<9>
    SLICE_X42Y9.COUT     Tbyp                  0.120   mips_clk_input_add0000<10>
                                                       Madd_mips_clk_input_add0000_cy<10>
                                                       Madd_mips_clk_input_add0000_cy<11>
    SLICE_X42Y10.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<11>
    SLICE_X42Y10.COUT    Tbyp                  0.120   mips_clk_input_add0000<12>
                                                       Madd_mips_clk_input_add0000_cy<12>
                                                       Madd_mips_clk_input_add0000_cy<13>
    SLICE_X42Y11.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<13>
    SLICE_X42Y11.COUT    Tbyp                  0.120   mips_clk_input_add0000<14>
                                                       Madd_mips_clk_input_add0000_cy<14>
                                                       Madd_mips_clk_input_add0000_cy<15>
    SLICE_X42Y12.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<15>
    SLICE_X42Y12.COUT    Tbyp                  0.120   mips_clk_input_add0000<16>
                                                       Madd_mips_clk_input_add0000_cy<16>
                                                       Madd_mips_clk_input_add0000_cy<17>
    SLICE_X42Y13.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<17>
    SLICE_X42Y13.COUT    Tbyp                  0.120   mips_clk_input_add0000<18>
                                                       Madd_mips_clk_input_add0000_cy<18>
                                                       Madd_mips_clk_input_add0000_cy<19>
    SLICE_X42Y14.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<19>
    SLICE_X42Y14.COUT    Tbyp                  0.120   mips_clk_input_add0000<20>
                                                       Madd_mips_clk_input_add0000_cy<20>
                                                       Madd_mips_clk_input_add0000_cy<21>
    SLICE_X42Y15.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<21>
    SLICE_X42Y15.COUT    Tbyp                  0.120   mips_clk_input_add0000<22>
                                                       Madd_mips_clk_input_add0000_cy<22>
                                                       Madd_mips_clk_input_add0000_cy<23>
    SLICE_X42Y16.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<23>
    SLICE_X42Y16.COUT    Tbyp                  0.120   mips_clk_input_add0000<24>
                                                       Madd_mips_clk_input_add0000_cy<24>
                                                       Madd_mips_clk_input_add0000_cy<25>
    SLICE_X42Y17.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<25>
    SLICE_X42Y17.COUT    Tbyp                  0.120   mips_clk_input_add0000<26>
                                                       Madd_mips_clk_input_add0000_cy<26>
                                                       Madd_mips_clk_input_add0000_cy<27>
    SLICE_X42Y18.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<27>
    SLICE_X42Y18.Y       Tciny                 0.923   mips_clk_input_add0000<28>
                                                       Madd_mips_clk_input_add0000_cy<28>
                                                       Madd_mips_clk_input_add0000_xor<29>
    SLICE_X40Y14.G3      net (fanout=2)        1.457   mips_clk_input_add0000<29>
    SLICE_X40Y14.COUT    Topcyg                1.096   Mcompar_cnt_cmp_ge0000_cy<9>
                                                       Mcompar_cnt_cmp_ge0000_lut<9>
                                                       Mcompar_cnt_cmp_ge0000_cy<9>
    SLICE_X40Y15.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<9>
    SLICE_X40Y15.XB      Tcinxb                0.440   cnt_cmp_ge0000
                                                       Mcompar_cnt_cmp_ge0000_cy<10>
    SLICE_X40Y17.F3      net (fanout=1)        0.380   cnt_cmp_ge0000
    SLICE_X40Y17.X       Tilo                  0.608   cnt_or0000
                                                       cnt_or00001
    SLICE_X41Y8.SR       net (fanout=16)       2.130   cnt_or0000
    SLICE_X41Y8.CLK      Tsrck                 1.026   cnt<4>
                                                       cnt_4
    -------------------------------------------------  ---------------------------
    Total                                     12.745ns (7.469ns logic, 5.276ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_0 (FF)
  Destination:          cnt_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.689ns (Levels of Logic = 18)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_0 to cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y6.XQ       Tcko                  0.720   cnt<0>
                                                       cnt_0
    SLICE_X42Y4.F2       net (fanout=2)        1.265   cnt<0>
    SLICE_X42Y4.COUT     Topcyf                1.084   mips_clk_input_add0000<0>
                                                       Madd_mips_clk_input_add0000_lut<0>_INV_0
                                                       Madd_mips_clk_input_add0000_cy<0>
                                                       Madd_mips_clk_input_add0000_cy<1>
    SLICE_X42Y5.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<1>
    SLICE_X42Y5.COUT     Tbyp                  0.120   mips_clk_input_add0000<2>
                                                       Madd_mips_clk_input_add0000_cy<2>
                                                       Madd_mips_clk_input_add0000_cy<3>
    SLICE_X42Y6.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<3>
    SLICE_X42Y6.COUT     Tbyp                  0.120   mips_clk_input_add0000<4>
                                                       Madd_mips_clk_input_add0000_cy<4>
                                                       Madd_mips_clk_input_add0000_cy<5>
    SLICE_X42Y7.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<5>
    SLICE_X42Y7.COUT     Tbyp                  0.120   mips_clk_input_add0000<6>
                                                       Madd_mips_clk_input_add0000_cy<6>
                                                       Madd_mips_clk_input_add0000_cy<7>
    SLICE_X42Y8.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<7>
    SLICE_X42Y8.COUT     Tbyp                  0.120   mips_clk_input_add0000<8>
                                                       Madd_mips_clk_input_add0000_cy<8>
                                                       Madd_mips_clk_input_add0000_cy<9>
    SLICE_X42Y9.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<9>
    SLICE_X42Y9.COUT     Tbyp                  0.120   mips_clk_input_add0000<10>
                                                       Madd_mips_clk_input_add0000_cy<10>
                                                       Madd_mips_clk_input_add0000_cy<11>
    SLICE_X42Y10.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<11>
    SLICE_X42Y10.COUT    Tbyp                  0.120   mips_clk_input_add0000<12>
                                                       Madd_mips_clk_input_add0000_cy<12>
                                                       Madd_mips_clk_input_add0000_cy<13>
    SLICE_X42Y11.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<13>
    SLICE_X42Y11.COUT    Tbyp                  0.120   mips_clk_input_add0000<14>
                                                       Madd_mips_clk_input_add0000_cy<14>
                                                       Madd_mips_clk_input_add0000_cy<15>
    SLICE_X42Y12.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<15>
    SLICE_X42Y12.COUT    Tbyp                  0.120   mips_clk_input_add0000<16>
                                                       Madd_mips_clk_input_add0000_cy<16>
                                                       Madd_mips_clk_input_add0000_cy<17>
    SLICE_X42Y13.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<17>
    SLICE_X42Y13.COUT    Tbyp                  0.120   mips_clk_input_add0000<18>
                                                       Madd_mips_clk_input_add0000_cy<18>
                                                       Madd_mips_clk_input_add0000_cy<19>
    SLICE_X42Y14.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<19>
    SLICE_X42Y14.COUT    Tbyp                  0.120   mips_clk_input_add0000<20>
                                                       Madd_mips_clk_input_add0000_cy<20>
                                                       Madd_mips_clk_input_add0000_cy<21>
    SLICE_X42Y15.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<21>
    SLICE_X42Y15.COUT    Tbyp                  0.120   mips_clk_input_add0000<22>
                                                       Madd_mips_clk_input_add0000_cy<22>
                                                       Madd_mips_clk_input_add0000_cy<23>
    SLICE_X42Y16.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<23>
    SLICE_X42Y16.COUT    Tbyp                  0.120   mips_clk_input_add0000<24>
                                                       Madd_mips_clk_input_add0000_cy<24>
                                                       Madd_mips_clk_input_add0000_cy<25>
    SLICE_X42Y17.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<25>
    SLICE_X42Y17.COUT    Tbyp                  0.120   mips_clk_input_add0000<26>
                                                       Madd_mips_clk_input_add0000_cy<26>
                                                       Madd_mips_clk_input_add0000_cy<27>
    SLICE_X42Y18.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<27>
    SLICE_X42Y18.Y       Tciny                 0.923   mips_clk_input_add0000<28>
                                                       Madd_mips_clk_input_add0000_cy<28>
                                                       Madd_mips_clk_input_add0000_xor<29>
    SLICE_X40Y14.G3      net (fanout=2)        1.457   mips_clk_input_add0000<29>
    SLICE_X40Y14.COUT    Topcyg                1.096   Mcompar_cnt_cmp_ge0000_cy<9>
                                                       Mcompar_cnt_cmp_ge0000_lut<9>
                                                       Mcompar_cnt_cmp_ge0000_cy<9>
    SLICE_X40Y15.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<9>
    SLICE_X40Y15.XB      Tcinxb                0.440   cnt_cmp_ge0000
                                                       Mcompar_cnt_cmp_ge0000_cy<10>
    SLICE_X40Y17.F3      net (fanout=1)        0.380   cnt_cmp_ge0000
    SLICE_X40Y17.X       Tilo                  0.608   cnt_or0000
                                                       cnt_or00001
    SLICE_X41Y8.SR       net (fanout=16)       2.130   cnt_or0000
    SLICE_X41Y8.CLK      Tsrck                 1.026   cnt<4>
                                                       cnt_4
    -------------------------------------------------  ---------------------------
    Total                                     12.689ns (7.457ns logic, 5.232ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_1 (FF)
  Destination:          cnt_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.518ns (Levels of Logic = 18)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_1 to cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y6.YQ       Tcko                  0.720   cnt<0>
                                                       cnt_1
    SLICE_X42Y4.G1       net (fanout=2)        1.309   cnt<1>
    SLICE_X42Y4.COUT     Topcyg                1.096   mips_clk_input_add0000<0>
                                                       cnt<1>_rt.1
                                                       Madd_mips_clk_input_add0000_cy<1>
    SLICE_X42Y5.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<1>
    SLICE_X42Y5.COUT     Tbyp                  0.120   mips_clk_input_add0000<2>
                                                       Madd_mips_clk_input_add0000_cy<2>
                                                       Madd_mips_clk_input_add0000_cy<3>
    SLICE_X42Y6.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<3>
    SLICE_X42Y6.COUT     Tbyp                  0.120   mips_clk_input_add0000<4>
                                                       Madd_mips_clk_input_add0000_cy<4>
                                                       Madd_mips_clk_input_add0000_cy<5>
    SLICE_X42Y7.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<5>
    SLICE_X42Y7.COUT     Tbyp                  0.120   mips_clk_input_add0000<6>
                                                       Madd_mips_clk_input_add0000_cy<6>
                                                       Madd_mips_clk_input_add0000_cy<7>
    SLICE_X42Y8.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<7>
    SLICE_X42Y8.COUT     Tbyp                  0.120   mips_clk_input_add0000<8>
                                                       Madd_mips_clk_input_add0000_cy<8>
                                                       Madd_mips_clk_input_add0000_cy<9>
    SLICE_X42Y9.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<9>
    SLICE_X42Y9.COUT     Tbyp                  0.120   mips_clk_input_add0000<10>
                                                       Madd_mips_clk_input_add0000_cy<10>
                                                       Madd_mips_clk_input_add0000_cy<11>
    SLICE_X42Y10.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<11>
    SLICE_X42Y10.COUT    Tbyp                  0.120   mips_clk_input_add0000<12>
                                                       Madd_mips_clk_input_add0000_cy<12>
                                                       Madd_mips_clk_input_add0000_cy<13>
    SLICE_X42Y11.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<13>
    SLICE_X42Y11.COUT    Tbyp                  0.120   mips_clk_input_add0000<14>
                                                       Madd_mips_clk_input_add0000_cy<14>
                                                       Madd_mips_clk_input_add0000_cy<15>
    SLICE_X42Y12.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<15>
    SLICE_X42Y12.COUT    Tbyp                  0.120   mips_clk_input_add0000<16>
                                                       Madd_mips_clk_input_add0000_cy<16>
                                                       Madd_mips_clk_input_add0000_cy<17>
    SLICE_X42Y13.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<17>
    SLICE_X42Y13.COUT    Tbyp                  0.120   mips_clk_input_add0000<18>
                                                       Madd_mips_clk_input_add0000_cy<18>
                                                       Madd_mips_clk_input_add0000_cy<19>
    SLICE_X42Y14.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<19>
    SLICE_X42Y14.COUT    Tbyp                  0.120   mips_clk_input_add0000<20>
                                                       Madd_mips_clk_input_add0000_cy<20>
                                                       Madd_mips_clk_input_add0000_cy<21>
    SLICE_X42Y15.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<21>
    SLICE_X42Y15.COUT    Tbyp                  0.120   mips_clk_input_add0000<22>
                                                       Madd_mips_clk_input_add0000_cy<22>
                                                       Madd_mips_clk_input_add0000_cy<23>
    SLICE_X42Y16.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<23>
    SLICE_X42Y16.COUT    Tbyp                  0.120   mips_clk_input_add0000<24>
                                                       Madd_mips_clk_input_add0000_cy<24>
                                                       Madd_mips_clk_input_add0000_cy<25>
    SLICE_X42Y17.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<25>
    SLICE_X42Y17.COUT    Tbyp                  0.120   mips_clk_input_add0000<26>
                                                       Madd_mips_clk_input_add0000_cy<26>
                                                       Madd_mips_clk_input_add0000_cy<27>
    SLICE_X42Y18.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<27>
    SLICE_X42Y18.X       Tcinx                 0.904   mips_clk_input_add0000<28>
                                                       Madd_mips_clk_input_add0000_xor<28>
    SLICE_X40Y14.G1      net (fanout=2)        1.249   mips_clk_input_add0000<28>
    SLICE_X40Y14.COUT    Topcyg                1.096   Mcompar_cnt_cmp_ge0000_cy<9>
                                                       Mcompar_cnt_cmp_ge0000_lut<9>
                                                       Mcompar_cnt_cmp_ge0000_cy<9>
    SLICE_X40Y15.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<9>
    SLICE_X40Y15.XB      Tcinxb                0.440   cnt_cmp_ge0000
                                                       Mcompar_cnt_cmp_ge0000_cy<10>
    SLICE_X40Y17.F3      net (fanout=1)        0.380   cnt_cmp_ge0000
    SLICE_X40Y17.X       Tilo                  0.608   cnt_or0000
                                                       cnt_or00001
    SLICE_X41Y8.SR       net (fanout=16)       2.130   cnt_or0000
    SLICE_X41Y8.CLK      Tsrck                 1.026   cnt<4>
                                                       cnt_4
    -------------------------------------------------  ---------------------------
    Total                                     12.518ns (7.450ns logic, 5.068ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Paths for end point cnt_5 (SLICE_X41Y8.SR), 527 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_1 (FF)
  Destination:          cnt_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.745ns (Levels of Logic = 18)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_1 to cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y6.YQ       Tcko                  0.720   cnt<0>
                                                       cnt_1
    SLICE_X42Y4.G1       net (fanout=2)        1.309   cnt<1>
    SLICE_X42Y4.COUT     Topcyg                1.096   mips_clk_input_add0000<0>
                                                       cnt<1>_rt.1
                                                       Madd_mips_clk_input_add0000_cy<1>
    SLICE_X42Y5.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<1>
    SLICE_X42Y5.COUT     Tbyp                  0.120   mips_clk_input_add0000<2>
                                                       Madd_mips_clk_input_add0000_cy<2>
                                                       Madd_mips_clk_input_add0000_cy<3>
    SLICE_X42Y6.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<3>
    SLICE_X42Y6.COUT     Tbyp                  0.120   mips_clk_input_add0000<4>
                                                       Madd_mips_clk_input_add0000_cy<4>
                                                       Madd_mips_clk_input_add0000_cy<5>
    SLICE_X42Y7.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<5>
    SLICE_X42Y7.COUT     Tbyp                  0.120   mips_clk_input_add0000<6>
                                                       Madd_mips_clk_input_add0000_cy<6>
                                                       Madd_mips_clk_input_add0000_cy<7>
    SLICE_X42Y8.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<7>
    SLICE_X42Y8.COUT     Tbyp                  0.120   mips_clk_input_add0000<8>
                                                       Madd_mips_clk_input_add0000_cy<8>
                                                       Madd_mips_clk_input_add0000_cy<9>
    SLICE_X42Y9.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<9>
    SLICE_X42Y9.COUT     Tbyp                  0.120   mips_clk_input_add0000<10>
                                                       Madd_mips_clk_input_add0000_cy<10>
                                                       Madd_mips_clk_input_add0000_cy<11>
    SLICE_X42Y10.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<11>
    SLICE_X42Y10.COUT    Tbyp                  0.120   mips_clk_input_add0000<12>
                                                       Madd_mips_clk_input_add0000_cy<12>
                                                       Madd_mips_clk_input_add0000_cy<13>
    SLICE_X42Y11.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<13>
    SLICE_X42Y11.COUT    Tbyp                  0.120   mips_clk_input_add0000<14>
                                                       Madd_mips_clk_input_add0000_cy<14>
                                                       Madd_mips_clk_input_add0000_cy<15>
    SLICE_X42Y12.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<15>
    SLICE_X42Y12.COUT    Tbyp                  0.120   mips_clk_input_add0000<16>
                                                       Madd_mips_clk_input_add0000_cy<16>
                                                       Madd_mips_clk_input_add0000_cy<17>
    SLICE_X42Y13.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<17>
    SLICE_X42Y13.COUT    Tbyp                  0.120   mips_clk_input_add0000<18>
                                                       Madd_mips_clk_input_add0000_cy<18>
                                                       Madd_mips_clk_input_add0000_cy<19>
    SLICE_X42Y14.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<19>
    SLICE_X42Y14.COUT    Tbyp                  0.120   mips_clk_input_add0000<20>
                                                       Madd_mips_clk_input_add0000_cy<20>
                                                       Madd_mips_clk_input_add0000_cy<21>
    SLICE_X42Y15.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<21>
    SLICE_X42Y15.COUT    Tbyp                  0.120   mips_clk_input_add0000<22>
                                                       Madd_mips_clk_input_add0000_cy<22>
                                                       Madd_mips_clk_input_add0000_cy<23>
    SLICE_X42Y16.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<23>
    SLICE_X42Y16.COUT    Tbyp                  0.120   mips_clk_input_add0000<24>
                                                       Madd_mips_clk_input_add0000_cy<24>
                                                       Madd_mips_clk_input_add0000_cy<25>
    SLICE_X42Y17.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<25>
    SLICE_X42Y17.COUT    Tbyp                  0.120   mips_clk_input_add0000<26>
                                                       Madd_mips_clk_input_add0000_cy<26>
                                                       Madd_mips_clk_input_add0000_cy<27>
    SLICE_X42Y18.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<27>
    SLICE_X42Y18.Y       Tciny                 0.923   mips_clk_input_add0000<28>
                                                       Madd_mips_clk_input_add0000_cy<28>
                                                       Madd_mips_clk_input_add0000_xor<29>
    SLICE_X40Y14.G3      net (fanout=2)        1.457   mips_clk_input_add0000<29>
    SLICE_X40Y14.COUT    Topcyg                1.096   Mcompar_cnt_cmp_ge0000_cy<9>
                                                       Mcompar_cnt_cmp_ge0000_lut<9>
                                                       Mcompar_cnt_cmp_ge0000_cy<9>
    SLICE_X40Y15.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<9>
    SLICE_X40Y15.XB      Tcinxb                0.440   cnt_cmp_ge0000
                                                       Mcompar_cnt_cmp_ge0000_cy<10>
    SLICE_X40Y17.F3      net (fanout=1)        0.380   cnt_cmp_ge0000
    SLICE_X40Y17.X       Tilo                  0.608   cnt_or0000
                                                       cnt_or00001
    SLICE_X41Y8.SR       net (fanout=16)       2.130   cnt_or0000
    SLICE_X41Y8.CLK      Tsrck                 1.026   cnt<4>
                                                       cnt_5
    -------------------------------------------------  ---------------------------
    Total                                     12.745ns (7.469ns logic, 5.276ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_0 (FF)
  Destination:          cnt_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.689ns (Levels of Logic = 18)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_0 to cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y6.XQ       Tcko                  0.720   cnt<0>
                                                       cnt_0
    SLICE_X42Y4.F2       net (fanout=2)        1.265   cnt<0>
    SLICE_X42Y4.COUT     Topcyf                1.084   mips_clk_input_add0000<0>
                                                       Madd_mips_clk_input_add0000_lut<0>_INV_0
                                                       Madd_mips_clk_input_add0000_cy<0>
                                                       Madd_mips_clk_input_add0000_cy<1>
    SLICE_X42Y5.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<1>
    SLICE_X42Y5.COUT     Tbyp                  0.120   mips_clk_input_add0000<2>
                                                       Madd_mips_clk_input_add0000_cy<2>
                                                       Madd_mips_clk_input_add0000_cy<3>
    SLICE_X42Y6.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<3>
    SLICE_X42Y6.COUT     Tbyp                  0.120   mips_clk_input_add0000<4>
                                                       Madd_mips_clk_input_add0000_cy<4>
                                                       Madd_mips_clk_input_add0000_cy<5>
    SLICE_X42Y7.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<5>
    SLICE_X42Y7.COUT     Tbyp                  0.120   mips_clk_input_add0000<6>
                                                       Madd_mips_clk_input_add0000_cy<6>
                                                       Madd_mips_clk_input_add0000_cy<7>
    SLICE_X42Y8.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<7>
    SLICE_X42Y8.COUT     Tbyp                  0.120   mips_clk_input_add0000<8>
                                                       Madd_mips_clk_input_add0000_cy<8>
                                                       Madd_mips_clk_input_add0000_cy<9>
    SLICE_X42Y9.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<9>
    SLICE_X42Y9.COUT     Tbyp                  0.120   mips_clk_input_add0000<10>
                                                       Madd_mips_clk_input_add0000_cy<10>
                                                       Madd_mips_clk_input_add0000_cy<11>
    SLICE_X42Y10.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<11>
    SLICE_X42Y10.COUT    Tbyp                  0.120   mips_clk_input_add0000<12>
                                                       Madd_mips_clk_input_add0000_cy<12>
                                                       Madd_mips_clk_input_add0000_cy<13>
    SLICE_X42Y11.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<13>
    SLICE_X42Y11.COUT    Tbyp                  0.120   mips_clk_input_add0000<14>
                                                       Madd_mips_clk_input_add0000_cy<14>
                                                       Madd_mips_clk_input_add0000_cy<15>
    SLICE_X42Y12.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<15>
    SLICE_X42Y12.COUT    Tbyp                  0.120   mips_clk_input_add0000<16>
                                                       Madd_mips_clk_input_add0000_cy<16>
                                                       Madd_mips_clk_input_add0000_cy<17>
    SLICE_X42Y13.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<17>
    SLICE_X42Y13.COUT    Tbyp                  0.120   mips_clk_input_add0000<18>
                                                       Madd_mips_clk_input_add0000_cy<18>
                                                       Madd_mips_clk_input_add0000_cy<19>
    SLICE_X42Y14.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<19>
    SLICE_X42Y14.COUT    Tbyp                  0.120   mips_clk_input_add0000<20>
                                                       Madd_mips_clk_input_add0000_cy<20>
                                                       Madd_mips_clk_input_add0000_cy<21>
    SLICE_X42Y15.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<21>
    SLICE_X42Y15.COUT    Tbyp                  0.120   mips_clk_input_add0000<22>
                                                       Madd_mips_clk_input_add0000_cy<22>
                                                       Madd_mips_clk_input_add0000_cy<23>
    SLICE_X42Y16.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<23>
    SLICE_X42Y16.COUT    Tbyp                  0.120   mips_clk_input_add0000<24>
                                                       Madd_mips_clk_input_add0000_cy<24>
                                                       Madd_mips_clk_input_add0000_cy<25>
    SLICE_X42Y17.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<25>
    SLICE_X42Y17.COUT    Tbyp                  0.120   mips_clk_input_add0000<26>
                                                       Madd_mips_clk_input_add0000_cy<26>
                                                       Madd_mips_clk_input_add0000_cy<27>
    SLICE_X42Y18.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<27>
    SLICE_X42Y18.Y       Tciny                 0.923   mips_clk_input_add0000<28>
                                                       Madd_mips_clk_input_add0000_cy<28>
                                                       Madd_mips_clk_input_add0000_xor<29>
    SLICE_X40Y14.G3      net (fanout=2)        1.457   mips_clk_input_add0000<29>
    SLICE_X40Y14.COUT    Topcyg                1.096   Mcompar_cnt_cmp_ge0000_cy<9>
                                                       Mcompar_cnt_cmp_ge0000_lut<9>
                                                       Mcompar_cnt_cmp_ge0000_cy<9>
    SLICE_X40Y15.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<9>
    SLICE_X40Y15.XB      Tcinxb                0.440   cnt_cmp_ge0000
                                                       Mcompar_cnt_cmp_ge0000_cy<10>
    SLICE_X40Y17.F3      net (fanout=1)        0.380   cnt_cmp_ge0000
    SLICE_X40Y17.X       Tilo                  0.608   cnt_or0000
                                                       cnt_or00001
    SLICE_X41Y8.SR       net (fanout=16)       2.130   cnt_or0000
    SLICE_X41Y8.CLK      Tsrck                 1.026   cnt<4>
                                                       cnt_5
    -------------------------------------------------  ---------------------------
    Total                                     12.689ns (7.457ns logic, 5.232ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_1 (FF)
  Destination:          cnt_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.518ns (Levels of Logic = 18)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_1 to cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y6.YQ       Tcko                  0.720   cnt<0>
                                                       cnt_1
    SLICE_X42Y4.G1       net (fanout=2)        1.309   cnt<1>
    SLICE_X42Y4.COUT     Topcyg                1.096   mips_clk_input_add0000<0>
                                                       cnt<1>_rt.1
                                                       Madd_mips_clk_input_add0000_cy<1>
    SLICE_X42Y5.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<1>
    SLICE_X42Y5.COUT     Tbyp                  0.120   mips_clk_input_add0000<2>
                                                       Madd_mips_clk_input_add0000_cy<2>
                                                       Madd_mips_clk_input_add0000_cy<3>
    SLICE_X42Y6.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<3>
    SLICE_X42Y6.COUT     Tbyp                  0.120   mips_clk_input_add0000<4>
                                                       Madd_mips_clk_input_add0000_cy<4>
                                                       Madd_mips_clk_input_add0000_cy<5>
    SLICE_X42Y7.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<5>
    SLICE_X42Y7.COUT     Tbyp                  0.120   mips_clk_input_add0000<6>
                                                       Madd_mips_clk_input_add0000_cy<6>
                                                       Madd_mips_clk_input_add0000_cy<7>
    SLICE_X42Y8.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<7>
    SLICE_X42Y8.COUT     Tbyp                  0.120   mips_clk_input_add0000<8>
                                                       Madd_mips_clk_input_add0000_cy<8>
                                                       Madd_mips_clk_input_add0000_cy<9>
    SLICE_X42Y9.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<9>
    SLICE_X42Y9.COUT     Tbyp                  0.120   mips_clk_input_add0000<10>
                                                       Madd_mips_clk_input_add0000_cy<10>
                                                       Madd_mips_clk_input_add0000_cy<11>
    SLICE_X42Y10.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<11>
    SLICE_X42Y10.COUT    Tbyp                  0.120   mips_clk_input_add0000<12>
                                                       Madd_mips_clk_input_add0000_cy<12>
                                                       Madd_mips_clk_input_add0000_cy<13>
    SLICE_X42Y11.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<13>
    SLICE_X42Y11.COUT    Tbyp                  0.120   mips_clk_input_add0000<14>
                                                       Madd_mips_clk_input_add0000_cy<14>
                                                       Madd_mips_clk_input_add0000_cy<15>
    SLICE_X42Y12.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<15>
    SLICE_X42Y12.COUT    Tbyp                  0.120   mips_clk_input_add0000<16>
                                                       Madd_mips_clk_input_add0000_cy<16>
                                                       Madd_mips_clk_input_add0000_cy<17>
    SLICE_X42Y13.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<17>
    SLICE_X42Y13.COUT    Tbyp                  0.120   mips_clk_input_add0000<18>
                                                       Madd_mips_clk_input_add0000_cy<18>
                                                       Madd_mips_clk_input_add0000_cy<19>
    SLICE_X42Y14.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<19>
    SLICE_X42Y14.COUT    Tbyp                  0.120   mips_clk_input_add0000<20>
                                                       Madd_mips_clk_input_add0000_cy<20>
                                                       Madd_mips_clk_input_add0000_cy<21>
    SLICE_X42Y15.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<21>
    SLICE_X42Y15.COUT    Tbyp                  0.120   mips_clk_input_add0000<22>
                                                       Madd_mips_clk_input_add0000_cy<22>
                                                       Madd_mips_clk_input_add0000_cy<23>
    SLICE_X42Y16.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<23>
    SLICE_X42Y16.COUT    Tbyp                  0.120   mips_clk_input_add0000<24>
                                                       Madd_mips_clk_input_add0000_cy<24>
                                                       Madd_mips_clk_input_add0000_cy<25>
    SLICE_X42Y17.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<25>
    SLICE_X42Y17.COUT    Tbyp                  0.120   mips_clk_input_add0000<26>
                                                       Madd_mips_clk_input_add0000_cy<26>
                                                       Madd_mips_clk_input_add0000_cy<27>
    SLICE_X42Y18.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<27>
    SLICE_X42Y18.X       Tcinx                 0.904   mips_clk_input_add0000<28>
                                                       Madd_mips_clk_input_add0000_xor<28>
    SLICE_X40Y14.G1      net (fanout=2)        1.249   mips_clk_input_add0000<28>
    SLICE_X40Y14.COUT    Topcyg                1.096   Mcompar_cnt_cmp_ge0000_cy<9>
                                                       Mcompar_cnt_cmp_ge0000_lut<9>
                                                       Mcompar_cnt_cmp_ge0000_cy<9>
    SLICE_X40Y15.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<9>
    SLICE_X40Y15.XB      Tcinxb                0.440   cnt_cmp_ge0000
                                                       Mcompar_cnt_cmp_ge0000_cy<10>
    SLICE_X40Y17.F3      net (fanout=1)        0.380   cnt_cmp_ge0000
    SLICE_X40Y17.X       Tilo                  0.608   cnt_or0000
                                                       cnt_or00001
    SLICE_X41Y8.SR       net (fanout=16)       2.130   cnt_or0000
    SLICE_X41Y8.CLK      Tsrck                 1.026   cnt<4>
                                                       cnt_5
    -------------------------------------------------  ---------------------------
    Total                                     12.518ns (7.450ns logic, 5.068ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Paths for end point mips_clk_input (SLICE_X40Y16.SR), 528 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_1 (FF)
  Destination:          mips_clk_input (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.851ns (Levels of Logic = 18)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_1 to mips_clk_input
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y6.YQ       Tcko                  0.720   cnt<0>
                                                       cnt_1
    SLICE_X42Y4.G1       net (fanout=2)        1.309   cnt<1>
    SLICE_X42Y4.COUT     Topcyg                1.096   mips_clk_input_add0000<0>
                                                       cnt<1>_rt.1
                                                       Madd_mips_clk_input_add0000_cy<1>
    SLICE_X42Y5.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<1>
    SLICE_X42Y5.COUT     Tbyp                  0.120   mips_clk_input_add0000<2>
                                                       Madd_mips_clk_input_add0000_cy<2>
                                                       Madd_mips_clk_input_add0000_cy<3>
    SLICE_X42Y6.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<3>
    SLICE_X42Y6.COUT     Tbyp                  0.120   mips_clk_input_add0000<4>
                                                       Madd_mips_clk_input_add0000_cy<4>
                                                       Madd_mips_clk_input_add0000_cy<5>
    SLICE_X42Y7.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<5>
    SLICE_X42Y7.COUT     Tbyp                  0.120   mips_clk_input_add0000<6>
                                                       Madd_mips_clk_input_add0000_cy<6>
                                                       Madd_mips_clk_input_add0000_cy<7>
    SLICE_X42Y8.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<7>
    SLICE_X42Y8.COUT     Tbyp                  0.120   mips_clk_input_add0000<8>
                                                       Madd_mips_clk_input_add0000_cy<8>
                                                       Madd_mips_clk_input_add0000_cy<9>
    SLICE_X42Y9.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<9>
    SLICE_X42Y9.COUT     Tbyp                  0.120   mips_clk_input_add0000<10>
                                                       Madd_mips_clk_input_add0000_cy<10>
                                                       Madd_mips_clk_input_add0000_cy<11>
    SLICE_X42Y10.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<11>
    SLICE_X42Y10.COUT    Tbyp                  0.120   mips_clk_input_add0000<12>
                                                       Madd_mips_clk_input_add0000_cy<12>
                                                       Madd_mips_clk_input_add0000_cy<13>
    SLICE_X42Y11.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<13>
    SLICE_X42Y11.COUT    Tbyp                  0.120   mips_clk_input_add0000<14>
                                                       Madd_mips_clk_input_add0000_cy<14>
                                                       Madd_mips_clk_input_add0000_cy<15>
    SLICE_X42Y12.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<15>
    SLICE_X42Y12.COUT    Tbyp                  0.120   mips_clk_input_add0000<16>
                                                       Madd_mips_clk_input_add0000_cy<16>
                                                       Madd_mips_clk_input_add0000_cy<17>
    SLICE_X42Y13.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<17>
    SLICE_X42Y13.COUT    Tbyp                  0.120   mips_clk_input_add0000<18>
                                                       Madd_mips_clk_input_add0000_cy<18>
                                                       Madd_mips_clk_input_add0000_cy<19>
    SLICE_X42Y14.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<19>
    SLICE_X42Y14.COUT    Tbyp                  0.120   mips_clk_input_add0000<20>
                                                       Madd_mips_clk_input_add0000_cy<20>
                                                       Madd_mips_clk_input_add0000_cy<21>
    SLICE_X42Y15.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<21>
    SLICE_X42Y15.COUT    Tbyp                  0.120   mips_clk_input_add0000<22>
                                                       Madd_mips_clk_input_add0000_cy<22>
                                                       Madd_mips_clk_input_add0000_cy<23>
    SLICE_X42Y16.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<23>
    SLICE_X42Y16.COUT    Tbyp                  0.120   mips_clk_input_add0000<24>
                                                       Madd_mips_clk_input_add0000_cy<24>
                                                       Madd_mips_clk_input_add0000_cy<25>
    SLICE_X42Y17.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<25>
    SLICE_X42Y17.COUT    Tbyp                  0.120   mips_clk_input_add0000<26>
                                                       Madd_mips_clk_input_add0000_cy<26>
                                                       Madd_mips_clk_input_add0000_cy<27>
    SLICE_X42Y18.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<27>
    SLICE_X42Y18.X       Tcinx                 0.904   mips_clk_input_add0000<28>
                                                       Madd_mips_clk_input_add0000_xor<28>
    SLICE_X44Y12.G2      net (fanout=2)        1.225   mips_clk_input_add0000<28>
    SLICE_X44Y12.COUT    Topcyg                1.096   Mcompar_cnt_cmp_ge0000_cy<9>1
                                                       Mcompar_cnt_cmp_ge0000_lut<9>1
                                                       Mcompar_cnt_cmp_ge0000_cy<9>_0
    SLICE_X44Y13.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<9>1
    SLICE_X44Y13.XB      Tcinxb                0.440   Mcompar_cnt_cmp_ge0000_cy<10>
                                                       Mcompar_cnt_cmp_ge0000_cy<10>_0
    SLICE_X40Y17.G3      net (fanout=1)        1.054   Mcompar_cnt_cmp_ge0000_cy<10>
    SLICE_X40Y17.Y       Tilo                  0.608   cnt_or0000
                                                       mips_clk_input_or00001
    SLICE_X40Y16.SR      net (fanout=1)        0.813   mips_clk_input_or0000
    SLICE_X40Y16.CLK     Tsrck                 1.026   mips_clk_input1
                                                       mips_clk_input
    -------------------------------------------------  ---------------------------
    Total                                     11.851ns (7.450ns logic, 4.401ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_0 (FF)
  Destination:          mips_clk_input (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.795ns (Levels of Logic = 18)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_0 to mips_clk_input
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y6.XQ       Tcko                  0.720   cnt<0>
                                                       cnt_0
    SLICE_X42Y4.F2       net (fanout=2)        1.265   cnt<0>
    SLICE_X42Y4.COUT     Topcyf                1.084   mips_clk_input_add0000<0>
                                                       Madd_mips_clk_input_add0000_lut<0>_INV_0
                                                       Madd_mips_clk_input_add0000_cy<0>
                                                       Madd_mips_clk_input_add0000_cy<1>
    SLICE_X42Y5.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<1>
    SLICE_X42Y5.COUT     Tbyp                  0.120   mips_clk_input_add0000<2>
                                                       Madd_mips_clk_input_add0000_cy<2>
                                                       Madd_mips_clk_input_add0000_cy<3>
    SLICE_X42Y6.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<3>
    SLICE_X42Y6.COUT     Tbyp                  0.120   mips_clk_input_add0000<4>
                                                       Madd_mips_clk_input_add0000_cy<4>
                                                       Madd_mips_clk_input_add0000_cy<5>
    SLICE_X42Y7.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<5>
    SLICE_X42Y7.COUT     Tbyp                  0.120   mips_clk_input_add0000<6>
                                                       Madd_mips_clk_input_add0000_cy<6>
                                                       Madd_mips_clk_input_add0000_cy<7>
    SLICE_X42Y8.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<7>
    SLICE_X42Y8.COUT     Tbyp                  0.120   mips_clk_input_add0000<8>
                                                       Madd_mips_clk_input_add0000_cy<8>
                                                       Madd_mips_clk_input_add0000_cy<9>
    SLICE_X42Y9.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<9>
    SLICE_X42Y9.COUT     Tbyp                  0.120   mips_clk_input_add0000<10>
                                                       Madd_mips_clk_input_add0000_cy<10>
                                                       Madd_mips_clk_input_add0000_cy<11>
    SLICE_X42Y10.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<11>
    SLICE_X42Y10.COUT    Tbyp                  0.120   mips_clk_input_add0000<12>
                                                       Madd_mips_clk_input_add0000_cy<12>
                                                       Madd_mips_clk_input_add0000_cy<13>
    SLICE_X42Y11.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<13>
    SLICE_X42Y11.COUT    Tbyp                  0.120   mips_clk_input_add0000<14>
                                                       Madd_mips_clk_input_add0000_cy<14>
                                                       Madd_mips_clk_input_add0000_cy<15>
    SLICE_X42Y12.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<15>
    SLICE_X42Y12.COUT    Tbyp                  0.120   mips_clk_input_add0000<16>
                                                       Madd_mips_clk_input_add0000_cy<16>
                                                       Madd_mips_clk_input_add0000_cy<17>
    SLICE_X42Y13.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<17>
    SLICE_X42Y13.COUT    Tbyp                  0.120   mips_clk_input_add0000<18>
                                                       Madd_mips_clk_input_add0000_cy<18>
                                                       Madd_mips_clk_input_add0000_cy<19>
    SLICE_X42Y14.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<19>
    SLICE_X42Y14.COUT    Tbyp                  0.120   mips_clk_input_add0000<20>
                                                       Madd_mips_clk_input_add0000_cy<20>
                                                       Madd_mips_clk_input_add0000_cy<21>
    SLICE_X42Y15.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<21>
    SLICE_X42Y15.COUT    Tbyp                  0.120   mips_clk_input_add0000<22>
                                                       Madd_mips_clk_input_add0000_cy<22>
                                                       Madd_mips_clk_input_add0000_cy<23>
    SLICE_X42Y16.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<23>
    SLICE_X42Y16.COUT    Tbyp                  0.120   mips_clk_input_add0000<24>
                                                       Madd_mips_clk_input_add0000_cy<24>
                                                       Madd_mips_clk_input_add0000_cy<25>
    SLICE_X42Y17.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<25>
    SLICE_X42Y17.COUT    Tbyp                  0.120   mips_clk_input_add0000<26>
                                                       Madd_mips_clk_input_add0000_cy<26>
                                                       Madd_mips_clk_input_add0000_cy<27>
    SLICE_X42Y18.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<27>
    SLICE_X42Y18.X       Tcinx                 0.904   mips_clk_input_add0000<28>
                                                       Madd_mips_clk_input_add0000_xor<28>
    SLICE_X44Y12.G2      net (fanout=2)        1.225   mips_clk_input_add0000<28>
    SLICE_X44Y12.COUT    Topcyg                1.096   Mcompar_cnt_cmp_ge0000_cy<9>1
                                                       Mcompar_cnt_cmp_ge0000_lut<9>1
                                                       Mcompar_cnt_cmp_ge0000_cy<9>_0
    SLICE_X44Y13.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<9>1
    SLICE_X44Y13.XB      Tcinxb                0.440   Mcompar_cnt_cmp_ge0000_cy<10>
                                                       Mcompar_cnt_cmp_ge0000_cy<10>_0
    SLICE_X40Y17.G3      net (fanout=1)        1.054   Mcompar_cnt_cmp_ge0000_cy<10>
    SLICE_X40Y17.Y       Tilo                  0.608   cnt_or0000
                                                       mips_clk_input_or00001
    SLICE_X40Y16.SR      net (fanout=1)        0.813   mips_clk_input_or0000
    SLICE_X40Y16.CLK     Tsrck                 1.026   mips_clk_input1
                                                       mips_clk_input
    -------------------------------------------------  ---------------------------
    Total                                     11.795ns (7.438ns logic, 4.357ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_1 (FF)
  Destination:          mips_clk_input (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.677ns (Levels of Logic = 19)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_1 to mips_clk_input
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y6.YQ       Tcko                  0.720   cnt<0>
                                                       cnt_1
    SLICE_X42Y4.G1       net (fanout=2)        1.309   cnt<1>
    SLICE_X42Y4.COUT     Topcyg                1.096   mips_clk_input_add0000<0>
                                                       cnt<1>_rt.1
                                                       Madd_mips_clk_input_add0000_cy<1>
    SLICE_X42Y5.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<1>
    SLICE_X42Y5.COUT     Tbyp                  0.120   mips_clk_input_add0000<2>
                                                       Madd_mips_clk_input_add0000_cy<2>
                                                       Madd_mips_clk_input_add0000_cy<3>
    SLICE_X42Y6.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<3>
    SLICE_X42Y6.COUT     Tbyp                  0.120   mips_clk_input_add0000<4>
                                                       Madd_mips_clk_input_add0000_cy<4>
                                                       Madd_mips_clk_input_add0000_cy<5>
    SLICE_X42Y7.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<5>
    SLICE_X42Y7.COUT     Tbyp                  0.120   mips_clk_input_add0000<6>
                                                       Madd_mips_clk_input_add0000_cy<6>
                                                       Madd_mips_clk_input_add0000_cy<7>
    SLICE_X42Y8.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<7>
    SLICE_X42Y8.COUT     Tbyp                  0.120   mips_clk_input_add0000<8>
                                                       Madd_mips_clk_input_add0000_cy<8>
                                                       Madd_mips_clk_input_add0000_cy<9>
    SLICE_X42Y9.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<9>
    SLICE_X42Y9.COUT     Tbyp                  0.120   mips_clk_input_add0000<10>
                                                       Madd_mips_clk_input_add0000_cy<10>
                                                       Madd_mips_clk_input_add0000_cy<11>
    SLICE_X42Y10.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<11>
    SLICE_X42Y10.COUT    Tbyp                  0.120   mips_clk_input_add0000<12>
                                                       Madd_mips_clk_input_add0000_cy<12>
                                                       Madd_mips_clk_input_add0000_cy<13>
    SLICE_X42Y11.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<13>
    SLICE_X42Y11.COUT    Tbyp                  0.120   mips_clk_input_add0000<14>
                                                       Madd_mips_clk_input_add0000_cy<14>
                                                       Madd_mips_clk_input_add0000_cy<15>
    SLICE_X42Y12.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<15>
    SLICE_X42Y12.COUT    Tbyp                  0.120   mips_clk_input_add0000<16>
                                                       Madd_mips_clk_input_add0000_cy<16>
                                                       Madd_mips_clk_input_add0000_cy<17>
    SLICE_X42Y13.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<17>
    SLICE_X42Y13.COUT    Tbyp                  0.120   mips_clk_input_add0000<18>
                                                       Madd_mips_clk_input_add0000_cy<18>
                                                       Madd_mips_clk_input_add0000_cy<19>
    SLICE_X42Y14.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<19>
    SLICE_X42Y14.COUT    Tbyp                  0.120   mips_clk_input_add0000<20>
                                                       Madd_mips_clk_input_add0000_cy<20>
                                                       Madd_mips_clk_input_add0000_cy<21>
    SLICE_X42Y15.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<21>
    SLICE_X42Y15.COUT    Tbyp                  0.120   mips_clk_input_add0000<22>
                                                       Madd_mips_clk_input_add0000_cy<22>
                                                       Madd_mips_clk_input_add0000_cy<23>
    SLICE_X42Y16.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<23>
    SLICE_X42Y16.COUT    Tbyp                  0.120   mips_clk_input_add0000<24>
                                                       Madd_mips_clk_input_add0000_cy<24>
                                                       Madd_mips_clk_input_add0000_cy<25>
    SLICE_X42Y17.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<25>
    SLICE_X42Y17.COUT    Tbyp                  0.120   mips_clk_input_add0000<26>
                                                       Madd_mips_clk_input_add0000_cy<26>
                                                       Madd_mips_clk_input_add0000_cy<27>
    SLICE_X42Y18.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<27>
    SLICE_X42Y18.COUT    Tbyp                  0.120   mips_clk_input_add0000<28>
                                                       Madd_mips_clk_input_add0000_cy<28>
                                                       Madd_mips_clk_input_add0000_cy<29>
    SLICE_X42Y19.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<29>
    SLICE_X42Y19.X       Tcinx                 0.904   mips_clk_input_add0000<30>
                                                       Madd_mips_clk_input_add0000_xor<30>
    SLICE_X44Y12.G1      net (fanout=2)        0.931   mips_clk_input_add0000<30>
    SLICE_X44Y12.COUT    Topcyg                1.096   Mcompar_cnt_cmp_ge0000_cy<9>1
                                                       Mcompar_cnt_cmp_ge0000_lut<9>1
                                                       Mcompar_cnt_cmp_ge0000_cy<9>_0
    SLICE_X44Y13.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<9>1
    SLICE_X44Y13.XB      Tcinxb                0.440   Mcompar_cnt_cmp_ge0000_cy<10>
                                                       Mcompar_cnt_cmp_ge0000_cy<10>_0
    SLICE_X40Y17.G3      net (fanout=1)        1.054   Mcompar_cnt_cmp_ge0000_cy<10>
    SLICE_X40Y17.Y       Tilo                  0.608   cnt_or0000
                                                       mips_clk_input_or00001
    SLICE_X40Y16.SR      net (fanout=1)        0.813   mips_clk_input_or0000
    SLICE_X40Y16.CLK     Tsrck                 1.026   mips_clk_input1
                                                       mips_clk_input
    -------------------------------------------------  ---------------------------
    Total                                     11.677ns (7.570ns logic, 4.107ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u2/Mram_char_ram2.A (RAMB16_X0Y5.DIA3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               char_write_value_7 (FF)
  Destination:          u2/Mram_char_ram2.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.203ns (Levels of Logic = 0)
  Clock Path Skew:      0.119ns (0.496 - 0.377)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: char_write_value_7 to u2/Mram_char_ram2.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.XQ       Tcko                  0.576   char_write_value<7>
                                                       char_write_value_7
    RAMB16_X0Y5.DIA3     net (fanout=1)        0.627   char_write_value<7>
    RAMB16_X0Y5.CLKA     Tbckd       (-Th)     0.000   u2/Mram_char_ram2
                                                       u2/Mram_char_ram2.A
    -------------------------------------------------  ---------------------------
    Total                                      1.203ns (0.576ns logic, 0.627ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point u2/Mram_char_ram2.A (RAMB16_X0Y5.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.097ns (requirement - (clock path skew + uncertainty - data path))
  Source:               char_write_value_4 (FF)
  Destination:          u2/Mram_char_ram2.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.207ns (Levels of Logic = 0)
  Clock Path Skew:      0.110ns (0.496 - 0.386)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: char_write_value_4 to u2/Mram_char_ram2.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y38.YQ       Tcko                  0.576   char_write_value<4>
                                                       char_write_value_4
    RAMB16_X0Y5.DIA0     net (fanout=1)        0.631   char_write_value<4>
    RAMB16_X0Y5.CLKA     Tbckd       (-Th)     0.000   u2/Mram_char_ram2
                                                       u2/Mram_char_ram2.A
    -------------------------------------------------  ---------------------------
    Total                                      1.207ns (0.576ns logic, 0.631ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point cnt_10 (SLICE_X41Y11.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.284ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_10 (FF)
  Destination:          cnt_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.284ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cnt_10 to cnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y11.XQ      Tcko                  0.576   cnt<10>
                                                       cnt_10
    SLICE_X41Y11.F4      net (fanout=2)        0.315   cnt<10>
    SLICE_X41Y11.CLK     Tckf        (-Th)    -0.393   cnt<10>
                                                       cnt<10>_rt
                                                       Mcount_cnt_xor<10>
                                                       cnt_10
    -------------------------------------------------  ---------------------------
    Total                                      1.284ns (0.969ns logic, 0.315ns route)
                                                       (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.268ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.366ns (Tbpwl)
  Physical resource: u1/Mrom_data_rom0000/CLKA
  Logical resource: u1/Mrom_data_rom0000.A/CLKA
  Location pin: RAMB16_X0Y3.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.268ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.366ns (Tbpwh)
  Physical resource: u1/Mrom_data_rom0000/CLKA
  Logical resource: u1/Mrom_data_rom0000.A/CLKA
  Location pin: RAMB16_X0Y3.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.268ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.732ns (366.032MHz) (Tbp)
  Physical resource: u1/Mrom_data_rom0000/CLKA
  Logical resource: u1/Mrom_data_rom0000.A/CLKA
  Location pin: RAMB16_X0Y3.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.745|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 53  Score: 52235  (Setup/Max: 52235, Hold: 0)

Constraints cover 36418 paths, 0 nets, and 481 connections

Design statistics:
   Minimum period:  12.745ns{1}   (Maximum frequency:  78.462MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 13 18:28:50 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 191 MB



