{
  "design": {
    "design_info": {
      "boundary_crc": "0xEA6BF1E9ACD8E379",
      "design_src": "SYSGEN",
      "device": "xczu28dr-ffvg1517-2-e",
      "gen_directory": "../../../../ram_re.gen/sources_1/bd/ram_re_bd",
      "name": "ram_re_bd",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1",
      "validated": "true"
    },
    "design_tree": {
      "ram_re_1": ""
    },
    "interface_ports": {
      "m_axis": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "ram_re_bd_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": [
              "xilinx.com:interface:datatypes:1.0 {",
              "TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {}",
              "maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format",
              "long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}",
              "}"
            ],
            "value_src": "const_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "2",
            "value_src": "const_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "m_axis_tdata",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "m_axis_tlast",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "m_axis_tvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "m_axis",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "ram_re_bd_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "ctrl_ip": {
        "type": "data",
        "direction": "I",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "ram_re_1": {
        "vlnv": "CoRSoC:VMC:ram_re:1.0",
        "ip_revision": "374596383",
        "xci_name": "ram_re_bd_ram_re_1_0",
        "xci_path": "ip\\ram_re_bd_ram_re_1_0\\ram_re_bd_ram_re_1_0.xci",
        "inst_hier_path": "ram_re_1"
      }
    },
    "interface_nets": {
      "ram_re_1_m_axis": {
        "interface_ports": [
          "ram_re_1/m_axis",
          "m_axis"
        ]
      }
    },
    "nets": {
      "clk_1": {
        "ports": [
          "clk",
          "ram_re_1/clk"
        ]
      },
      "ctrl_ip_1": {
        "ports": [
          "ctrl_ip",
          "ram_re_1/ctrl_ip"
        ]
      }
    }
  }
}