// Seed: 1489206145
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = id_2;
  assign id_4 = 1;
  wire id_5;
  wire id_6;
  initial id_4 <= 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(posedge 1 or posedge 1) begin
    if (id_5) id_1 <= 1;
  end
  module_0(
      id_3, id_1, id_3, id_1
  );
  wire id_7;
  id_8(
      1 > id_4[1], {1'h0 !== id_5, id_1}
  );
endmodule
