Port
hd_sda;3
mem_dq[0];3
mem_dq[1];3
mem_dq[2];3
mem_dq[3];3
mem_dq[4];3
mem_dq[5];3
mem_dq[6];3
mem_dq[7];3
mem_dq[8];3
mem_dq[9];3
mem_dq[10];3
mem_dq[11];3
mem_dq[12];3
mem_dq[13];3
mem_dq[14];3
mem_dq[15];3
mem_dq[16];3
mem_dq[17];3
mem_dq[18];3
mem_dq[19];3
mem_dq[20];3
mem_dq[21];3
mem_dq[22];3
mem_dq[23];3
mem_dq[24];3
mem_dq[25];3
mem_dq[26];3
mem_dq[27];3
mem_dq[28];3
mem_dq[29];3
mem_dq[30];3
mem_dq[31];3
mem_dqs[0];3
mem_dqs[1];3
mem_dqs[2];3
mem_dqs[3];3
mem_dqs_n[0];3
mem_dqs_n[1];3
mem_dqs_n[2];3
mem_dqs_n[3];3
b_out[0];2
b_out[1];2
b_out[2];2
b_out[3];2
b_out[4];2
b_out[5];2
b_out[6];2
b_out[7];2
de_out;2
g_out[0];2
g_out[1];2
g_out[2];2
g_out[3];2
g_out[4];2
g_out[5];2
g_out[6];2
g_out[7];2
hd_scl;2
hs_out;2
led[0];2
led[1];2
led[2];2
led[3];2
led[4];2
led[5];2
led[6];2
led[7];2
mem_a[0];2
mem_a[1];2
mem_a[2];2
mem_a[3];2
mem_a[4];2
mem_a[5];2
mem_a[6];2
mem_a[7];2
mem_a[8];2
mem_a[9];2
mem_a[10];2
mem_a[11];2
mem_a[12];2
mem_a[13];2
mem_a[14];2
mem_ba[0];2
mem_ba[1];2
mem_ba[2];2
mem_cas_n;2
mem_ck;2
mem_ck_n;2
mem_cke;2
mem_cs_n;2
mem_dm[0];2
mem_dm[1];2
mem_dm[2];2
mem_dm[3];2
mem_odt;2
mem_ras_n;2
mem_rst_n;2
mem_we_n;2
pixclk_out;2
r_out[0];2
r_out[1];2
r_out[2];2
r_out[3];2
r_out[4];2
r_out[5];2
r_out[6];2
r_out[7];2
rck;2
rstn_out;2
sck;2
sd_clk;2
sd_cs_n;2
sd_mosi;2
ser;2
vs_out;2
A_1;1
A_2;1
A_3;1
B_1;1
B_2;1
B_3;1
encoder_keyin_1;1
encoder_keyin_2;1
i_p_refckn_1;1
i_p_refckp_1;1
rstn_in;1
sd_miso;1
sys_clk;1

Inst
BKCL_auto_0;gopBKCL
Pin

Inst
BKCL_auto_1;gopBKCL
Pin

Inst
BKCL_auto_2;gopBKCL
Pin

Inst
BKCL_auto_3;gopBKCL
Pin

Inst
BKCL_auto_4;gopBKCL
Pin

Inst
BKCL_auto_5;gopBKCL
Pin

Inst
GRS_INST/grs_ccs;gopCCS
Pin
DRCFG_ERR;2
DRCFG_OVER;2
FUSE[0];2
FUSE[1];2
FUSE[2];2
FUSE[3];2
FUSE[4];2
FUSE[5];2
FUSE[6];2
FUSE[7];2
FUSE[8];2
FUSE[9];2
FUSE[10];2
FUSE[11];2
FUSE[12];2
FUSE[13];2
FUSE[14];2
FUSE[15];2
FUSE[16];2
FUSE[17];2
FUSE[18];2
FUSE[19];2
FUSE[20];2
FUSE[21];2
FUSE[22];2
FUSE[23];2
FUSE[24];2
FUSE[25];2
FUSE[26];2
FUSE[27];2
FUSE[28];2
FUSE[29];2
FUSE[30];2
FUSE[31];2
GOUTEN;2
GRS_N;2
GWEN;2
ISPAL_DOUT[0];2
ISPAL_DOUT[1];2
ISPAL_DOUT[2];2
ISPAL_DOUT[3];2
ISPAL_DOUT[4];2
ISPAL_DOUT[5];2
ISPAL_DOUT[6];2
ISPAL_DOUT[7];2
ISPAL_DOUT[8];2
ISPAL_DOUT[9];2
ISPAL_DOUT[10];2
ISPAL_DOUT[11];2
ISPAL_DOUT[12];2
ISPAL_DOUT[13];2
ISPAL_DOUT[14];2
ISPAL_DOUT[15];2
ISPAL_DOUT[16];2
ISPAL_DOUT[17];2
ISPAL_DOUT[18];2
ISPAL_DOUT[19];2
ISPAL_DOUT[20];2
ISPAL_DOUT[21];2
ISPAL_DOUT[22];2
ISPAL_DOUT[23];2
ISPAL_DOUT[24];2
ISPAL_DOUT[25];2
ISPAL_DOUT[26];2
ISPAL_DOUT[27];2
ISPAL_DOUT[28];2
ISPAL_DOUT[29];2
ISPAL_DOUT[30];2
ISPAL_DOUT[31];2
OSC_EN;2
PRCFG_ERR;2
PRCFG_OVER;2
RBCRC_ERR;2
RBCRC_VALID;2
SEU_COLUMN_ADDR[0];2
SEU_COLUMN_ADDR[1];2
SEU_COLUMN_ADDR[2];2
SEU_COLUMN_ADDR[3];2
SEU_COLUMN_ADDR[4];2
SEU_COLUMN_ADDR[5];2
SEU_COLUMN_ADDR[6];2
SEU_COLUMN_ADDR[7];2
SEU_COLUMN_NADDR[0];2
SEU_COLUMN_NADDR[1];2
SEU_COLUMN_NADDR[2];2
SEU_COLUMN_NADDR[3];2
SEU_COLUMN_NADDR[4];2
SEU_COLUMN_NADDR[5];2
SEU_COLUMN_NADDR[6];2
SEU_COLUMN_NADDR[7];2
SEU_DED;2
SEU_FRAME_ADDR[0];2
SEU_FRAME_ADDR[1];2
SEU_FRAME_ADDR[2];2
SEU_FRAME_ADDR[3];2
SEU_FRAME_ADDR[4];2
SEU_FRAME_ADDR[5];2
SEU_FRAME_ADDR[6];2
SEU_FRAME_ADDR[7];2
SEU_FRAME_NADDR[0];2
SEU_FRAME_NADDR[1];2
SEU_FRAME_NADDR[2];2
SEU_FRAME_NADDR[3];2
SEU_FRAME_NADDR[4];2
SEU_FRAME_NADDR[5];2
SEU_FRAME_NADDR[6];2
SEU_FRAME_NADDR[7];2
SEU_INDEX[0];2
SEU_INDEX[1];2
SEU_INDEX[2];2
SEU_INDEX[3];2
SEU_INDEX[4];2
SEU_INDEX[5];2
SEU_INDEX[6];2
SEU_INDEX[7];2
SEU_INDEX[8];2
SEU_INDEX[9];2
SEU_INDEX[10];2
SEU_INDEX[11];2
SEU_REGION_ADDR[0];2
SEU_REGION_ADDR[1];2
SEU_REGION_ADDR[2];2
SEU_REGION_ADDR[3];2
SEU_REGION_ADDR[4];2
SEU_REGION_NADDR[0];2
SEU_REGION_NADDR[1];2
SEU_REGION_NADDR[2];2
SEU_REGION_NADDR[3];2
SEU_REGION_NADDR[4];2
SEU_SEC;2
SEU_VALID;2
UID_DOUT;2
UTDO;2
WAKEUP_OVER_N;2
GOUTEN_I;1
GRS_N_I;1
GWEN_I;1
ISPAL_CLK;1
ISPAL_CS_N;1
ISPAL_DIN[0];1
ISPAL_DIN[1];1
ISPAL_DIN[2];1
ISPAL_DIN[3];1
ISPAL_DIN[4];1
ISPAL_DIN[5];1
ISPAL_DIN[6];1
ISPAL_DIN[7];1
ISPAL_DIN[8];1
ISPAL_DIN[9];1
ISPAL_DIN[10];1
ISPAL_DIN[11];1
ISPAL_DIN[12];1
ISPAL_DIN[13];1
ISPAL_DIN[14];1
ISPAL_DIN[15];1
ISPAL_DIN[16];1
ISPAL_DIN[17];1
ISPAL_DIN[18];1
ISPAL_DIN[19];1
ISPAL_DIN[20];1
ISPAL_DIN[21];1
ISPAL_DIN[22];1
ISPAL_DIN[23];1
ISPAL_DIN[24];1
ISPAL_DIN[25];1
ISPAL_DIN[26];1
ISPAL_DIN[27];1
ISPAL_DIN[28];1
ISPAL_DIN[29];1
ISPAL_DIN[30];1
ISPAL_DIN[31];1
ISPAL_RDWR_N;1
OSC_OFF;1
UCLK;1
UID_CLK;1
UID_DIN;1
UID_LOAD;1
UID_SE;1
UMCLK;1
UMCLK_EN_N;1
UTCK;1
UTDI;1
UTMS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/N136_mux3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_state_reg[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
N104_11/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
rstn_1ms[13]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_6[6]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N785_35/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_37/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
b_out_obuf[0]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
b_out_obuf[0]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
b_out_obuf[1]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
b_out_obuf[1]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
b_out_obuf[2]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
b_out_obuf[2]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
b_out_obuf[3]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
b_out_obuf[3]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
b_out_obuf[4]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
b_out_obuf[4]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
b_out_obuf[5]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
b_out_obuf[5]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
b_out_obuf[6]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
b_out_obuf[6]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
b_out_obuf[7]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
b_out_obuf[7]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
clkbufg_0/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
clkbufg_1/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
clkbufg_2/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
clkbufg_3/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
clkbufg_4/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
clkbufg_5/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
data_rd_ctrl_inst/cnt_rd[1]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/N46_1_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
data_rd_ctrl_inst/cnt_rd[6]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37_1_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
data_rd_ctrl_inst/cnt_rd[7]/opit_0_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/N113_16/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
data_rd_ctrl_inst/N113_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
data_rd_ctrl_inst/N113_26/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
data_rd_ctrl_inst/N46_1_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
data_rd_ctrl_inst/N113_21/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
data_rd_ctrl_inst/rd_addr[0]/opit_0_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/cnt_rd[2]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/cnt_rd[3]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/cnt_wait[0]/opit_0_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/cnt_rd[5]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/cnt_rd[9]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/cnt_rd[8]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/state_fsm[3:0]_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
data_rd_ctrl_inst/N103_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
data_rd_ctrl_inst/cnt_rd[10]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/state_reg[3]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/cnt_wait[2]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/cnt_wait[3]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/cnt_wait[4]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/cnt_wait[5]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/cnt_wait[6]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/cnt_wait[7]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/cnt_wait[8]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/cnt_wait[9]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/cnt_wait[10]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/cnt_wait[11]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/cnt_wait[12]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/cnt_wait[13]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/cnt_wait[14]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/cnt_wait[15]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/cnt_wait[16]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/cnt_wait[17]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/cnt_wait[18]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/cnt_wait[19]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/cnt_wait[20]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/cnt_wait[21]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/cnt_wait[22]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/cnt_wait[23]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/cnt_wait[24]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/cnt_wait[25]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/rd_busy_dly/opit_0_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/N112_18/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
data_rd_ctrl_inst/rd_addr[2]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/rd_addr[4]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/rd_addr[3]/opit_0_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/rd_addr[5]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/rd_addr[6]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/rd_addr[7]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/rd_addr[8]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/rd_addr[9]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/rd_addr[10]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/rd_addr[11]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/rd_addr[12]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/rd_addr[13]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/rd_addr[14]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/rd_addr[15]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/rd_addr[16]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/cnt_cmd_bit[0]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/rd_addr[18]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/rd_addr[19]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/rd_addr[20]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/cnt_cmd_bit[3]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/rd_addr[22]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/rd_addr[23]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/rd_addr[24]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/ack_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/rd_addr[26]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/rd_addr[27]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/rd_addr[28]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/N232_7/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
data_rd_ctrl_inst/rd_addr[30]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/rd_addr[31]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/N255_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
data_rd_ctrl_inst/rd_en/opit_0_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/state_reg[0]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/state_reg[1]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/state_reg[2]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/N271_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/N115_mux12_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[20]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/byte_head_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[26]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg[24]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_burst_addr_reg[20]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wr_water_level[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_burst_addr_reg[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/N115_mux31_13/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_read_inst/N275_30/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/N115_mux31_8/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/N115_mux31_10/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[28]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N278/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/N52_mux12_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg[13]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg[14]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg[15]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/N52_mux16/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg[17]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg[18]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg[19]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/rptr/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg[21]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg[22]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg[23]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/N52_mux31_11/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg[25]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg[26]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg[27]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/N52_mux31_10/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg[29]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg[30]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg[31]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/N52_mux31_8/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_cmd_m[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N34_5/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N171.eq_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/N238_2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/N759_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N171.eq_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N34_7/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[8]/opit_0_inv_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N34_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wr_water_level[0]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_burst_req_reg/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[12]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[15]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N111_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N111_7/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N111_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/N311_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N17_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N168.eq_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N168.eq_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N168.eq_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N171.eq_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N171.eq_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N171.eq_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm;gopAL6L5Q
Pin
CECO;2
COUT;2
L5Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N171.eq_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wr_water_level[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wr_water_level[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wr_water_level[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wr_water_level[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wr_water_level[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wr_water_level[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wr_water_level[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/N71_mux9_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wr_water_level[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wr_water_level[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[14]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg[12]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_burst_addr_reg[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_burst_addr_reg[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_burst_addr_reg[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_burst_addr_reg[12]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_burst_addr_reg[13]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_burst_addr_reg[14]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_burst_addr_reg[15]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[22]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_burst_addr_reg[17]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_burst_addr_reg[18]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_burst_addr_reg[19]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/N52_mux31_13/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_burst_addr_reg[21]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_burst_addr_reg[22]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_burst_addr_reg[23]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/N10/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_burst_addr_reg[25]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_burst_addr_reg[26]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_burst_addr_reg[27]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[30]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_burst_addr_reg[29]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_burst_addr_reg[30]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_burst_addr_reg[31]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_master_write_inst/N4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rd_water_level[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N111_6/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N111/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N171.eq_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N171.eq_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/txcnt[1]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[12]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N24_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N168.eq_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[13]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[35]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N168.eq_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N24_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N24_7/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_read_inst/rd_data_reg[10]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N111_5/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N111_2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N30.eq_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_read_inst/rd_data[9]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N111_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N168.eq_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N168.eq_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N168.eq_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N171.eq_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N171.eq_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N171.eq_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm;gopAL6L5Q
Pin
CECO;2
COUT;2
L5Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N333_5.fsub_0/gateop;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N333_5.fsub_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N333_5.fsub_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N333_5.fsub_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rd_water_level[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rd_water_level[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rd_water_level[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_burst_req_reg/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rd_water_level[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rd_water_level[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rd_water_level[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N64.eq_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/N28_2_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_cs_n/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_addr_d[33]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/N29_2_or[0]_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/N173_maj1_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/N23_14[14]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/N23_14[15]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_160[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N185_1_or[0]_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/ddr3_mc_al_1[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/ddr3_mc_al_1[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/N46_4/LUT6D_inst;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/genblk2.init_address[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[10]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_cke/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N213_8[4]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N213_8[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[5]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_addr_d[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N213_8[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/genblk2.init_address[13]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_ba[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/genblk2.init_ba[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_ras_n/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_address[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/N48_and[2]_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_addr_d[40]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/init_start/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[4]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N847_0_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N780_9/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/N258/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg[3]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/N275/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/mr2[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[21]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/N321_40/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/ref_cnt[0]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_odd[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_address[3]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/move_stop_even/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_address[10]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_cas_n/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_cs_n/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_cke/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_address[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdel_calibration/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_we_n/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[3]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[5]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/N316_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[8]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N774_2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_address[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/ref_cnt_done/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_fsm[4:0]_7_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/mr0[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/mr0[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/genblk2.init_address[14]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/N421_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/genblk2.init_address[4]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N315_26/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/mr0[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/mr3[8]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/mr3[15:0]_3_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N213_8[11]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N213_8[7]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N213_8[14]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/mr1[12]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/mr2[10]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N280_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[0]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N30_1_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N315_36/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N321_36/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt[13]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_next_state_11[1]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_cas_n[0]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_next_state_6[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[5]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tmod_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_txpr_pass/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[8]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[12]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[13]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[14]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[15]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[16]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[17]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[18]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[19]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[17]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[12]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[13]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[14]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[15]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[16]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[18]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[19]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N28/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_next_state_8[2]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N354_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/genblk2.init_cs_n/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_addr_d[7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N321_26/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/genblk2.init_address[11]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_addr_d[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_addr_d[13]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/N488_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_ba_d[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/genblk2.init_we_n/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N277_2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_next_state_8[0]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_odt[2]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/mr_load_cnt[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_bank[4]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_next_state_12[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N448_10/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[12]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[3]/opit_0_inv_L5Q;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[9]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/mr_load_done/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/genblk2.init_cas_n/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_cs_n[2]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N487_5/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_ba_d[6]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/rdcal_start/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[5]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_address[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N95/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[3]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N264_7/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.cnt[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N479_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N418_1_or[0]_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N620_8/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N422_5_or[1]_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_160[4]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N620_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_cas_n/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N550_50/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N611/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_value[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.cnt[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg[6]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N534_mux2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N223_7_ac2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/ref_cnt[0]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N785/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N847_14/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N847_0_7/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N445_3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_address[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/bitslip_ctrl/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/bslip_start/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/bslip_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_fsm[2:0]_24_8/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/ddrphy_rst_ack_r[1]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_cal_error/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/ddrphy_rst_req/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[1]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.cnt[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/cnt_trfc_pass/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.cnt[7]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_move_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[4]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[10]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[13]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[19]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[12]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[16]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[15]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_success/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[17]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[18]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N342_mux6_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/adj_rdel_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/wr_enable/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_ras_n/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_address[10]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N418_1_or[0]_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_cas_n/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_cs_n/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/N173_sum3_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_we_n/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_odt/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/dfi_error/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/N173_sum2_1_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[64]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[59]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[0]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata_en[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata_en[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[20]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[43]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/ref_cnt_done/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/N30_ac2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wr_enable_d/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N141_15/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N550_20_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N141_18/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N357_8/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N357_7/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/ddr3_mc_al_1[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N141_10/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N550_20_inv/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N550_49/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_fsm[3:0]_4_inv/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/ref_cnt[0]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/rd_data_reg[2]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt[17]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N315_31/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt[12]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N321_31/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt[14]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt[15]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt[16]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_addr_d[30]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/ref_cnt_done/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/N158_and[0][3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[161]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[160]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wr_cnt_d[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wr_cnt_d[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wr_cnt_d[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N780_12/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_ba_d[7]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_cs_n/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_ras_n/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_valid_r[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_move_en[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_move_en[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_move_en[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_move_en[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_odt/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_we_n/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt_trfc_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/N126_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg[4]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg[7]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[0]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N486_3[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[101]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[29]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[133]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[33]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[97]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[129]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[193]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[132]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[100]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[161]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[65]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[229]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/rd_data[1]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[225]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[5]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[165]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[224]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[34]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[165]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[228]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[96]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[133]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_en_r[0]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_en_r[2]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[23]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/write_calibration[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/write_calibration[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/write_calibration[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N572/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cmd_cnt[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/dbg_wrlvl_4_or[1]_3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cmd_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cmd_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cnt_twldqsen_pass/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cmd_cnt[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cnt_tmod_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cmd_cnt[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_fsm[3:0]_18/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N614_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[32]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N211_ac3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N318/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_addr_d[35]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_addr_d[38]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[10]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_addr_d[37]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[1]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_addr_d[36]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/all_group_ca_dly_r2/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[6]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_odd_gray[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N437_15/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[7]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[31]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N971_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N225_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N258_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N240_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N325/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N320_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_odt_2[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N80_5/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[5]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[8]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N230_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N352/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_up_d[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_up_d[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/ddrphy_cpd_done/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/ddrphy_cpd_start_d0/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/delay_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/gpll_dps_dir/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/dps_done_d[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/gpll_dps_en/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_15:8_2[4]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[3]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[5]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_fsm[3:0]_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N48_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[22]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/N7_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N398_27/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N437_8/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[25]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N437_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[27]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[28]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[29]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N398_27/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N448_17_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N8_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N324_mux6_7/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N785_10/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_9[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[36]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[37]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N933_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N124/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N785_20_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[42]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[43]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[46]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[45]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[40]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[47]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_113_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N247_9/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/dbg_wrlvl_4_or[2]_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/adj_rdel_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[54]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[55]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N235_28/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N124/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[57]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N513_34[7]_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N513_7_sum6_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[63]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N399_12/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_cas_n/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_9[0]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/calib_done_r/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_addr_d[9]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_addr_d[5]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_addr_d[11]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/N287_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/mr1[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N45_ac4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[0]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_ba[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_addr_d[34]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_ba_d[8]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_valid_r[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_addr_d[39]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_odt/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_next_state_8[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N488_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/N48_and[1]_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/ddr3_mc_al_6_sum1_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_address[10]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/mr0[15:0]_3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[1]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[11]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[30]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N503_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/N531_5/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/N22_2_or[0]_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/N23_5[3]_2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N454/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[37]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[33]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[32]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[83]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[18]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/bus_wr_data_29/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[81]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wr_cnt[2]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N235_26/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[42]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_odt_d[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[12]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[13]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[14]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[15]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[16]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[17]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[18]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[62]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_code_done_d1/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_code_done_d3/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[0]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/mr2[7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst;gopGPLL
Pin
APB_RDATA[0];2
APB_RDATA[1];2
APB_RDATA[2];2
APB_RDATA[3];2
APB_RDATA[4];2
APB_RDATA[5];2
APB_RDATA[6];2
APB_RDATA[7];2
APB_RDATA[8];2
APB_RDATA[9];2
APB_RDATA[10];2
APB_RDATA[11];2
APB_RDATA[12];2
APB_RDATA[13];2
APB_RDATA[14];2
APB_RDATA[15];2
APB_READY;2
CLKOUT0;2
CLKOUT0N;2
CLKOUT1;2
CLKOUT1N;2
CLKOUT2;2
CLKOUT2N;2
CLKOUT3;2
CLKOUT3N;2
CLKOUT4;2
CLKOUT5;2
CLKOUT6;2
CLKOUTF;2
CLKOUTFN;2
DPS_DONE;2
LOCK;2
APB_ADDR[0];1
APB_ADDR[1];1
APB_ADDR[2];1
APB_ADDR[3];1
APB_ADDR[4];1
APB_CLK;1
APB_EN;1
APB_RST_N;1
APB_SEL;1
APB_WDATA[0];1
APB_WDATA[1];1
APB_WDATA[2];1
APB_WDATA[3];1
APB_WDATA[4];1
APB_WDATA[5];1
APB_WDATA[6];1
APB_WDATA[7];1
APB_WDATA[8];1
APB_WDATA[9];1
APB_WDATA[10];1
APB_WDATA[11];1
APB_WDATA[12];1
APB_WDATA[13];1
APB_WDATA[14];1
APB_WDATA[15];1
APB_WRITE;1
CLKFB;1
CLKIN1;1
CLKIN2;1
CLKIN_SEL;1
CLKOUT0_SYN;1
CLKOUT1_SYN;1
CLKOUT2_SYN;1
CLKOUT3_SYN;1
CLKOUT4_SYN;1
CLKOUT5_SYN;1
CLKOUT6_SYN;1
CLKOUTF_SYN;1
DPS_CLK;1
DPS_DIR;1
DPS_EN;1
PLL_PWD;1
RST;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/ddr3_mc_al_1[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_done/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/N421_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N213_8[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N213_8[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/genblk2.init_address[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N213_8[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/N23_14[10]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/N23_14[4]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/N23_14[13]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_bank[5]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/N23_14[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/mr0[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/mr0[4]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_ba[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/mr0[9]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/mr0[11]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/mr1[4]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/genblk2.init_address[8]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/mr0[14]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N213_8[13]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/mr3[13]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/mr1[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/mr1[8]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/mr1[10]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N213_8[6]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/mr1[13]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/mr1[14]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[14]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/mr2[9]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/mr2[5]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt_trfc_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_ba_d[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/mr2[12]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/mr2[14]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/mr3[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/mr3[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/mr3[5]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/mr3[14]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/mr3[11]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N213_8[9]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/mr3[10]/opit_0_inv_L6QL5Q;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N213_8[10]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[12]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/N354_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N245_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N165_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/mr2[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N250_10/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N338/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N357_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N357_11_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_n_rg/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_71:64_2[4]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_calib_done_d[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_cpd_done_d[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_cpd_start_d/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_cpd_start_d1/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/N107_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_27/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_11/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_12/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_13/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_14/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_15/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_16/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_32/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_18/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[12]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N213_8[12]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_17/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/training_error_latch/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_63:56_2[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/phy_pll_rst/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_15:8_2[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/rst_clk_adj_done_d1/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/rst_clk_adj_done_d3/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/tran_err_rst_cnt[1]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[8]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[10]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N213_8[8]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/tran_err_rst_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/tran_err_rst_cnt[5]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/mr3[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N65_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N107/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/N9_4/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/N10_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N95_3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_7:0_2[3]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_15:8_2[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_79:72_2[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_111:104_2[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_103:96_2[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_31:24_2[3]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_cke_2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_39:32_2[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_55:48_2[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_47:40_2[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_47:40_2[3]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_ba_15:8_2[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_55:48_2[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_iol_rst/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_63:56_2[3]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_7:0_2[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_71:64_2[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_39:32_2[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_79:72_2[3]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_55:48_2[4]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_87:80_2[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_87:80_2[4]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_95:88_2[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_ba_7:0_2[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_119:112_2[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_39:32_2[4]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_ba_7:0_2[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_cas_n_2[4]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_ba_15:8_2[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_ba_15:8_2[4]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_87:80_2[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_ba_23:16_2[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_ras_n_2[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_cas_n_2[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_ba_23:16_2[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_cs_n_2[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_lock/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_cs_n_2[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_31:24_2[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/delay_cnt[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_ras_n_2[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_ras_n_2[4]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_71:64_2[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_we_n_2[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_cas_n_2[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[30]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[34]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[38]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[42]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cas_n_r[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cke_r[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cs_n_r[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_odt_r[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ras_n_r[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_we_n_r[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_valid_r[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_cke/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[5]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_ras_n/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/ddc_inst;gopDQSL
Pin
DGTS;2
DQSIB_DELAY;2
DQSI_DELAY;2
DQS_DRIFT[0];2
DQS_DRIFT[1];2
DQS_DRIFT_STATUS;2
DQS_SAMPLE;2
DRIFT_DETECT_ERR;2
IFIFO_RADDR[0];2
IFIFO_RADDR[1];2
IFIFO_RADDR[2];2
IFIFO_WADDR[0];2
IFIFO_WADDR[1];2
IFIFO_WADDR[2];2
READ_VALID;2
WCLK;2
WCLK_DELAY;2
CLKA;1
CLKA_GATE;1
CLKB;1
CLK_GATE_CTRL[0];1
CLK_GATE_CTRL[1];1
DELAY_STEP0[0];1
DELAY_STEP0[1];1
DELAY_STEP0[2];1
DELAY_STEP0[3];1
DELAY_STEP0[4];1
DELAY_STEP0[5];1
DELAY_STEP0[6];1
DELAY_STEP0[7];1
DELAY_STEP1[0];1
DELAY_STEP1[1];1
DELAY_STEP1[2];1
DELAY_STEP1[3];1
DELAY_STEP1[4];1
DELAY_STEP1[5];1
DELAY_STEP1[6];1
DELAY_STEP1[7];1
DELAY_STEP2[0];1
DELAY_STEP2[1];1
DELAY_STEP2[2];1
DELAY_STEP2[3];1
DELAY_STEP2[4];1
DELAY_STEP2[5];1
DELAY_STEP2[6];1
DELAY_STEP2[7];1
DELAY_STEP3[0];1
DELAY_STEP3[1];1
DELAY_STEP3[2];1
DELAY_STEP3[3];1
DELAY_STEP3[4];1
DELAY_STEP3[5];1
DELAY_STEP3[6];1
DELAY_STEP3[7];1
DELAY_STEP4[0];1
DELAY_STEP4[1];1
DELAY_STEP4[2];1
DELAY_STEP4[3];1
DELAY_STEP4[4];1
DELAY_STEP4[5];1
DELAY_STEP4[6];1
DELAY_STEP4[7];1
DQSI;1
DQSIB;1
DQS_GATE_CTRL[0];1
DQS_GATE_CTRL[1];1
DQS_GATE_CTRL[2];1
DQS_GATE_CTRL[3];1
GATE_SEL;1
RST;1
RST_TRAINING_N;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_tserdes_ca0/oserdes_inst;gopTSERDES
Pin
TO;2
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
SERCLK;1
SERCLKB;1
TCE;1
TSR;1
TS_CTRL[0];1
TS_CTRL[1];1
TS_CTRL[2];1
TS_CTRL[3];1
TS_CTRL[4];1
TS_CTRL[5];1
TS_CTRL[6];1
TS_CTRL[7];1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_tserdes_ca1/oserdes_inst;gopTSERDES
Pin
TO;2
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
SERCLK;1
SERCLKB;1
TCE;1
TSR;1
TS_CTRL[0];1
TS_CTRL[1];1
TS_CTRL[2];1
TS_CTRL[3];1
TS_CTRL[4];1
TS_CTRL[5];1
TS_CTRL[6];1
TS_CTRL[7];1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/ddc_inst;gopDQSL
Pin
DGTS;2
DQSIB_DELAY;2
DQSI_DELAY;2
DQS_DRIFT[0];2
DQS_DRIFT[1];2
DQS_DRIFT_STATUS;2
DQS_SAMPLE;2
DRIFT_DETECT_ERR;2
IFIFO_RADDR[0];2
IFIFO_RADDR[1];2
IFIFO_RADDR[2];2
IFIFO_WADDR[0];2
IFIFO_WADDR[1];2
IFIFO_WADDR[2];2
READ_VALID;2
WCLK;2
WCLK_DELAY;2
CLKA;1
CLKA_GATE;1
CLKB;1
CLK_GATE_CTRL[0];1
CLK_GATE_CTRL[1];1
DELAY_STEP0[0];1
DELAY_STEP0[1];1
DELAY_STEP0[2];1
DELAY_STEP0[3];1
DELAY_STEP0[4];1
DELAY_STEP0[5];1
DELAY_STEP0[6];1
DELAY_STEP0[7];1
DELAY_STEP1[0];1
DELAY_STEP1[1];1
DELAY_STEP1[2];1
DELAY_STEP1[3];1
DELAY_STEP1[4];1
DELAY_STEP1[5];1
DELAY_STEP1[6];1
DELAY_STEP1[7];1
DELAY_STEP2[0];1
DELAY_STEP2[1];1
DELAY_STEP2[2];1
DELAY_STEP2[3];1
DELAY_STEP2[4];1
DELAY_STEP2[5];1
DELAY_STEP2[6];1
DELAY_STEP2[7];1
DELAY_STEP3[0];1
DELAY_STEP3[1];1
DELAY_STEP3[2];1
DELAY_STEP3[3];1
DELAY_STEP3[4];1
DELAY_STEP3[5];1
DELAY_STEP3[6];1
DELAY_STEP3[7];1
DELAY_STEP4[0];1
DELAY_STEP4[1];1
DELAY_STEP4[2];1
DELAY_STEP4[3];1
DELAY_STEP4[4];1
DELAY_STEP4[5];1
DELAY_STEP4[6];1
DELAY_STEP4[7];1
DQSI;1
DQSIB;1
DQS_GATE_CTRL[0];1
DQS_GATE_CTRL[1];1
DQS_GATE_CTRL[2];1
DQS_GATE_CTRL[3];1
GATE_SEL;1
RST;1
RST_TRAINING_N;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_tserdes_ca0/oserdes_inst;gopTSERDES
Pin
TO;2
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
SERCLK;1
SERCLKB;1
TCE;1
TSR;1
TS_CTRL[0];1
TS_CTRL[1];1
TS_CTRL[2];1
TS_CTRL[3];1
TS_CTRL[4];1
TS_CTRL[5];1
TS_CTRL[6];1
TS_CTRL[7];1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_tserdes_ca1/oserdes_inst;gopTSERDES
Pin
TO;2
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
SERCLK;1
SERCLKB;1
TCE;1
TSR;1
TS_CTRL[0];1
TS_CTRL[1];1
TS_CTRL[2];1
TS_CTRL[3];1
TS_CTRL[4];1
TS_CTRL[5];1
TS_CTRL[6];1
TS_CTRL[7];1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/ddc_inst;gopDQSL
Pin
DGTS;2
DQSIB_DELAY;2
DQSI_DELAY;2
DQS_DRIFT[0];2
DQS_DRIFT[1];2
DQS_DRIFT_STATUS;2
DQS_SAMPLE;2
DRIFT_DETECT_ERR;2
IFIFO_RADDR[0];2
IFIFO_RADDR[1];2
IFIFO_RADDR[2];2
IFIFO_WADDR[0];2
IFIFO_WADDR[1];2
IFIFO_WADDR[2];2
READ_VALID;2
WCLK;2
WCLK_DELAY;2
CLKA;1
CLKA_GATE;1
CLKB;1
CLK_GATE_CTRL[0];1
CLK_GATE_CTRL[1];1
DELAY_STEP0[0];1
DELAY_STEP0[1];1
DELAY_STEP0[2];1
DELAY_STEP0[3];1
DELAY_STEP0[4];1
DELAY_STEP0[5];1
DELAY_STEP0[6];1
DELAY_STEP0[7];1
DELAY_STEP1[0];1
DELAY_STEP1[1];1
DELAY_STEP1[2];1
DELAY_STEP1[3];1
DELAY_STEP1[4];1
DELAY_STEP1[5];1
DELAY_STEP1[6];1
DELAY_STEP1[7];1
DELAY_STEP2[0];1
DELAY_STEP2[1];1
DELAY_STEP2[2];1
DELAY_STEP2[3];1
DELAY_STEP2[4];1
DELAY_STEP2[5];1
DELAY_STEP2[6];1
DELAY_STEP2[7];1
DELAY_STEP3[0];1
DELAY_STEP3[1];1
DELAY_STEP3[2];1
DELAY_STEP3[3];1
DELAY_STEP3[4];1
DELAY_STEP3[5];1
DELAY_STEP3[6];1
DELAY_STEP3[7];1
DELAY_STEP4[0];1
DELAY_STEP4[1];1
DELAY_STEP4[2];1
DELAY_STEP4[3];1
DELAY_STEP4[4];1
DELAY_STEP4[5];1
DELAY_STEP4[6];1
DELAY_STEP4[7];1
DQSI;1
DQSIB;1
DQS_GATE_CTRL[0];1
DQS_GATE_CTRL[1];1
DQS_GATE_CTRL[2];1
DQS_GATE_CTRL[3];1
GATE_SEL;1
RST;1
RST_TRAINING_N;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_tserdes_ca0/oserdes_inst;gopTSERDES
Pin
TO;2
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
SERCLK;1
SERCLKB;1
TCE;1
TSR;1
TS_CTRL[0];1
TS_CTRL[1];1
TS_CTRL[2];1
TS_CTRL[3];1
TS_CTRL[4];1
TS_CTRL[5];1
TS_CTRL[6];1
TS_CTRL[7];1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_tserdes_ca1/oserdes_inst;gopTSERDES
Pin
TO;2
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
SERCLK;1
SERCLKB;1
TCE;1
TSR;1
TS_CTRL[0];1
TS_CTRL[1];1
TS_CTRL[2];1
TS_CTRL[3];1
TS_CTRL[4];1
TS_CTRL[5];1
TS_CTRL[6];1
TS_CTRL[7];1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst;gopPPLL
Pin
APB_RDATA[0];2
APB_RDATA[1];2
APB_RDATA[2];2
APB_RDATA[3];2
APB_RDATA[4];2
APB_RDATA[5];2
APB_RDATA[6];2
APB_RDATA[7];2
APB_RDATA[8];2
APB_RDATA[9];2
APB_RDATA[10];2
APB_RDATA[11];2
APB_RDATA[12];2
APB_RDATA[13];2
APB_RDATA[14];2
APB_RDATA[15];2
APB_READY;2
CLKOUT0;2
CLKOUT0N;2
CLKOUT1;2
CLKOUT1N;2
CLKOUT2;2
CLKOUT2N;2
CLKOUT3;2
CLKOUT3N;2
CLKOUT4;2
CLKOUT4N;2
CLKOUTF;2
CLKOUTFN;2
CLKOUTPHY;2
CLKOUTPHYN;2
LOCK;2
APB_ADDR[0];1
APB_ADDR[1];1
APB_ADDR[2];1
APB_ADDR[3];1
APB_ADDR[4];1
APB_CLK;1
APB_EN;1
APB_RST_N;1
APB_SEL;1
APB_WDATA[0];1
APB_WDATA[1];1
APB_WDATA[2];1
APB_WDATA[3];1
APB_WDATA[4];1
APB_WDATA[5];1
APB_WDATA[6];1
APB_WDATA[7];1
APB_WDATA[8];1
APB_WDATA[9];1
APB_WDATA[10];1
APB_WDATA[11];1
APB_WDATA[12];1
APB_WDATA[13];1
APB_WDATA[14];1
APB_WDATA[15];1
APB_WRITE;1
CLKFB;1
CLKIN1;1
CLKIN2;1
CLKIN_SEL;1
CLKOUT0_SYN;1
CLKOUT1_SYN;1
CLKOUT2_SYN;1
CLKOUT3_SYN;1
CLKOUT4_SYN;1
CLKOUTF_SYN;1
CLKOUTPHY_SYN;1
PLL_PWD;1
RST;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk;gopRCLKBUF
Pin
CLKOUT;2
CLKIN;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst;gopDDRPHY_IOCLKDIV
Pin
CLKOUT;2
CLKIN;1
RST;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/ppll_inst;gopPPLL
Pin
APB_RDATA[0];2
APB_RDATA[1];2
APB_RDATA[2];2
APB_RDATA[3];2
APB_RDATA[4];2
APB_RDATA[5];2
APB_RDATA[6];2
APB_RDATA[7];2
APB_RDATA[8];2
APB_RDATA[9];2
APB_RDATA[10];2
APB_RDATA[11];2
APB_RDATA[12];2
APB_RDATA[13];2
APB_RDATA[14];2
APB_RDATA[15];2
APB_READY;2
CLKOUT0;2
CLKOUT0N;2
CLKOUT1;2
CLKOUT1N;2
CLKOUT2;2
CLKOUT2N;2
CLKOUT3;2
CLKOUT3N;2
CLKOUT4;2
CLKOUT4N;2
CLKOUTF;2
CLKOUTFN;2
CLKOUTPHY;2
CLKOUTPHYN;2
LOCK;2
APB_ADDR[0];1
APB_ADDR[1];1
APB_ADDR[2];1
APB_ADDR[3];1
APB_ADDR[4];1
APB_CLK;1
APB_EN;1
APB_RST_N;1
APB_SEL;1
APB_WDATA[0];1
APB_WDATA[1];1
APB_WDATA[2];1
APB_WDATA[3];1
APB_WDATA[4];1
APB_WDATA[5];1
APB_WDATA[6];1
APB_WDATA[7];1
APB_WDATA[8];1
APB_WDATA[9];1
APB_WDATA[10];1
APB_WDATA[11];1
APB_WDATA[12];1
APB_WDATA[13];1
APB_WDATA[14];1
APB_WDATA[15];1
APB_WRITE;1
CLKFB;1
CLKIN1;1
CLKIN2;1
CLKIN_SEL;1
CLKOUT0_SYN;1
CLKOUT1_SYN;1
CLKOUT2_SYN;1
CLKOUT3_SYN;1
CLKOUT4_SYN;1
CLKOUTF_SYN;1
CLKOUTPHY_SYN;1
PLL_PWD;1
RST;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/goprclk;gopRCLKBUF
Pin
CLKOUT;2
CLKIN;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst;gopDDRPHY_IOCLKDIV
Pin
CLKOUT;2
CLKIN;1
RST;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N333_5.fsub_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_137_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N486_3[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[6]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[8]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[12]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_167[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_167[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_167[5]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_13[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[9]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[10]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_adj_done/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[13]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_master_read_inst/reg_arvalid/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[13]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[15]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N421_1_and[0]_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[4]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_wvld_l/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[8]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[9]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_9[0]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N847_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/N23_14[16]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_5[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[6]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_value[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[7]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N371_mux6_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N223_7_ac3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[11]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[2]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[14]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_5[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_167[13]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_ba[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[0]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[3]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[2]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r1[0]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[2]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3[3]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_167[4]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_comb_r[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_6[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r3[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[3]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_6[3]_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N179_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[0]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_9[0]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_5[2]_2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N40_14[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N192_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N40_14[2]_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N223_7_ac2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N108/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N192_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_cal_error/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[57]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N40_14[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N246_inv/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[1]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N245_7[3]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N245_7[5]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_adj_done/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_value[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N245_7[5]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value[0]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/sample_reg[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_sample_r[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_sample_r[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_vld_r/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_check_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N445_3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_value[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_value[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_value[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[61]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_value[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N40_15[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/sample_reg[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[72]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/sample_reg[2]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/sample_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N265_mux7_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N454/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N512_0/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/wrcal_move_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N536_mux7_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N479_ac4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_gray[3]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N520/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N524_2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N513_7_maj4_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N513_7_sum4_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N513_32[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N513_7_sum7_1_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N513_7_sum6_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/wrcal_ov/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N472_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N613_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d[4]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N312/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[1]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[2]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[3]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[4]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[5]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[6]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[7]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_update_code_done/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_update_d1/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[1]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N785_35/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[12]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[8]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[13]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[9]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_49[5]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N451_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N503_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_odd[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_gray[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_gray[4]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_gray[5]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_gray[6]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/wrcal_ov/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N509_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_gray[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/wrcal_check_pass/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N505/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N520/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N478/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N489_20/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/dq_vld/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N536_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N28[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N517_13/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_fsm[2:0]_27/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N785_20_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[4]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N513_7_sum6_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N659[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[4]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N662[0]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt[7:0]_141/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt[7]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_6[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[3]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdel_rvalid0/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dqs_en/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/move_stop_even/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dqs_resp/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[0]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[8]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N791/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dqs/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_gatei/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[3]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[4]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[6]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N572/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_odd_gray[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N487_12/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step_gray[6]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step_gray[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N223_32/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N223_9/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N437_8/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N247_20/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N247_10/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/write_calibration[0]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N448_17_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N488_16/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N437_14/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N259_17/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N223_27/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N247_23/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N306_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N235_19/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N785_20_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N223_33/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N330_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N487_15/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N398_12/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N124_4/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N318_7/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N437_13/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_fsm[3:0]_54/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N306_16/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N318_20/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N235_17/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N223_27/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N294_17/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N306_16/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N399_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N572/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/dq_rising/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N318_18/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N488_10/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N470_3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N318_24/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N330_18/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[5]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N598/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N330_15/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N65_30/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N489_14/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N398_22/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N294_19/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N124/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N488_13/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N488_13/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N488_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N489_10/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N487_12/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N65_20/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N437_16/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N235_22/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N512_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_pattern_error_r2/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff[1]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N65_25/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N65_27/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N259_15/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N489_8/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N247_19/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N489_13/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N235_25/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N259_9/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N124/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff[1]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N259_12/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N247_14/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_cal_vld/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N616/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N616/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_calib_done/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N520/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r0[1]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_fsm[2:0]_24_8/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r1[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r1[1]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r3[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r3[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_sample_done/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N65_10/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[6]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_check_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_fsm[3:0]_55/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_fsm[3:0]_18/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[2]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_calib_done/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[11]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_fsm[3:0]_23/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[32]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdel_rvalid0/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/adj_rdel_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[5]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[2]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r0[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[6]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[7]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[14]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[15]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[22]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[23]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[28]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[29]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[30]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[31]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[32]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[33]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[34]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[35]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[36]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[37]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[38]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[39]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[40]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[41]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[42]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[43]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[44]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[45]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[46]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[47]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[48]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[49]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[50]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[51]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[52]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[53]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[54]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[55]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[56]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[57]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[58]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[59]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[60]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[61]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[62]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[63]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdel_rvalid1/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/wrdata_check_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdvalid_r1/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_pattern_error/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly_r2/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_pattern_error_r3/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/adj_rdel_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[25]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly_r3/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[14]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[40]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[3]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N241_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N209_mux6_7/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N326_ac3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_6[3]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N446/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N995/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N324_mux6_7/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N356_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.lt_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.lt_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.lt_3/gateop_l6l5_perm;gopAL6L5
Pin
COUT;2
L5;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N448_17_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_37/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N534_mux2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N479_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N537/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N534_mux7_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/i_txd_2_reg[14]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N512_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N241_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N971_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_53/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N785_20_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N517_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N791/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_65/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N636/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N933_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_6[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[63]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_6[5]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[11]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_48[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_48[4]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_65/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N895/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N926_0/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_ov_even/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1079/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[0]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N448_17_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_gray[0]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_odd_gray[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_9[4]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_9[6]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N209_mux6_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_ov_odd/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N324_mux6_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd[4]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_49[3]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_48[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
_N18475_inv_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt[5]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt[7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_48[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N871_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N241_ac2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[6]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[21]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_odd_gray[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_63/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_odd_gray[6]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_odd_gray[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/eye_calibration_d/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.lt_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_odd_gray[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even[4]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_49[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/move_stop_odd/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N971_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N330_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N223_25/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[26]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_calibration_d/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[14]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_48[6]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N197/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[6]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[10]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N312/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[43]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_9[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_9[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_even[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_even[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_even[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_even[8]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_2[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_odd[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_odd[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_odd[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_odd[8]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N503_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N28[7]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N517_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/N657_7[1]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N517_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/dq_rising/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N645_0/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/N28[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N294_19/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N659[6]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[7]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/N659[6]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N517_13/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[6]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[5]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N61/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1079/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/dq_vld/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/N659[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[17]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[16]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[46]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[18]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[69]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[20]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[99]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[23]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[26]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[27]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[32]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[37]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[28]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[69]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[30]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[31]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[34]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[33]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[228]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[36]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[19]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[10]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[41]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[44]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[43]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[42]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[11]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[22]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[59]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[40]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[49]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[50]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[51]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[34]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[47]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[52]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[35]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[45]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[55]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[56]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[7]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[58]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[59]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[60]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[19]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[107]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[42]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[64]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[67]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[66]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[51]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[68]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[71]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[72]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[25]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[24]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[73]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[74]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[75]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[0]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/N300_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[54]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_en_r[1]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/N28[7]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_en_r[3]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N235_19/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_mask_r[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_mask_r[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[6]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[7]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[67]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[7]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_move_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[27]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[18]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[63]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[22]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[23]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[62]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[58]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[30]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[31]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[38]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[29]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[33]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[38]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[39]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[36]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[37]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[3]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[73]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[41]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[46]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[47]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[44]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[45]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[34]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[53]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[54]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[55]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[26]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[38]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[62]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[71]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[42]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[39]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/genblk1.u_iobufco_dqs/opit_0;gopIOBUFDSA
Pin
IO;3
DIFFO_OUT;2
O;2
DIFFI_IN;1
I;1
IN_DYN_EN;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/genblk1.u_iobufco_dqs/opit_1;gopIOBUFDSB
Pin
IO_B;3
DIFFI_OUT;2
DIFFO_IN;1
I;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/genblk1.u_iobufco_dqs/opit_2;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY;gopDDRPHY
Pin
DELAY_STEP[0];2
DELAY_STEP[1];2
DELAY_STEP[2];2
DELAY_STEP[3];2
DELAY_STEP[4];2
DELAY_STEP[5];2
DELAY_STEP[6];2
DELAY_STEP[7];2
DGTS;2
DQSIB_DELAY;2
DQSI_DELAY;2
DQS_DRIFT[0];2
DQS_DRIFT[1];2
DQS_DRIFT_STATUS;2
DQS_SAMPLE;2
DRIFT_DETECT_ERR;2
IFIFO_RADDR[0];2
IFIFO_RADDR[1];2
IFIFO_RADDR[2];2
IFIFO_WADDR[0];2
IFIFO_WADDR[1];2
IFIFO_WADDR[2];2
LOCK;2
READ_VALID;2
WCLK;2
WCLK_DELAY;2
CLKA;1
CLKA_GATE;1
CLKB;1
CLK_GATE_CTRL[0];1
CLK_GATE_CTRL[1];1
DELAY_STEP0[0];1
DELAY_STEP0[1];1
DELAY_STEP0[2];1
DELAY_STEP0[3];1
DELAY_STEP0[4];1
DELAY_STEP0[5];1
DELAY_STEP0[6];1
DELAY_STEP0[7];1
DELAY_STEP1[0];1
DELAY_STEP1[1];1
DELAY_STEP1[2];1
DELAY_STEP1[3];1
DELAY_STEP1[4];1
DELAY_STEP1[5];1
DELAY_STEP1[6];1
DELAY_STEP1[7];1
DELAY_STEP2[0];1
DELAY_STEP2[1];1
DELAY_STEP2[2];1
DELAY_STEP2[3];1
DELAY_STEP2[4];1
DELAY_STEP2[5];1
DELAY_STEP2[6];1
DELAY_STEP2[7];1
DELAY_STEP4[0];1
DELAY_STEP4[1];1
DELAY_STEP4[2];1
DELAY_STEP4[3];1
DELAY_STEP4[4];1
DELAY_STEP4[5];1
DELAY_STEP4[6];1
DELAY_STEP4[7];1
DLL_RST;1
DQSI;1
DQSIB;1
DQS_GATE_CTRL[0];1
DQS_GATE_CTRL[1];1
DQS_GATE_CTRL[2];1
DQS_GATE_CTRL[3];1
GATE_SEL;1
PWD;1
RST;1
RST_TRAINING_N;1
UPDATE_N;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_outbuft_dm/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_outbuft_dm/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_tserdes0_dqs/oserdes_inst;gopTSERDES
Pin
TO;2
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
SERCLK;1
SERCLKB;1
TCE;1
TSR;1
TS_CTRL[0];1
TS_CTRL[1];1
TS_CTRL[2];1
TS_CTRL[3];1
TS_CTRL[4];1
TS_CTRL[5];1
TS_CTRL[6];1
TS_CTRL[7];1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_tserdes1_dq/oserdes_inst;gopTSERDES
Pin
TO;2
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
SERCLK;1
SERCLKB;1
TCE;1
TSR;1
TS_CTRL[0];1
TS_CTRL[1];1
TS_CTRL[2];1
TS_CTRL[3];1
TS_CTRL[4];1
TS_CTRL[5];1
TS_CTRL[6];1
TS_CTRL[7];1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N16_eq0/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/wrcal_move_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[54]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_vld_r/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.raddr_msb/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N264_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[4]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[0]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[1]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[2]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3[3]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_6[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_6[3]_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_5[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_13[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_6[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_13[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_5[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[2]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N40_15[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N223_7_ac5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N192_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N108/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N192_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_adj_done/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N192_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N220/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N40_13[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N223_7_ac4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N40_15[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N246_inv/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N780_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N245_7[3]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N245_7[5]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N40_15[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value[0]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N40_13[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_sample_r[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_sample_r[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N142_ac2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_check_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N852_50_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_cal_error/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N40_13[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_value[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N190_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_value[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_value[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_value[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N543_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/gatecal_start/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_adj_done/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/sample_reg[2]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N223_7_ac4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N454/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N533_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N512_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N513_32[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N512_0/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N505/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N513_7_sum6_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N513_7_sum4_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_21/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N513_7_sum7_1_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_gray[4]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N513_7_maj2_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_gray[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_gray[0]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N509_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N533_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[7]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[6]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[1]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[2]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[3]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[4]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[5]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[6]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[7]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N387_8/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N537/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[8]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[13]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[12]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[9]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N503_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N524_2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N204_1_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N326_ac3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_gray[3]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_even[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_gray[5]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[0]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_gray[6]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N503_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_gray[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/wrcal_check_pass/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N317_mux7_3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N472_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N102_ac1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/N659[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[5]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[7]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N536_9/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N517_2_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N536_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N636_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dqs_resp/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N502_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[3]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/addr[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N642_2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N536_2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N488_12/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step_gray[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt[3]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N659[4]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt[7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N304_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt[2]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dqs_en/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_48[5]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step_gray[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[8]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[0]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dqs/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_error/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_gatei/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N398_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N502_3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[4]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[6]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N478/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step_gray[2]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N306_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step_gray[6]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N659[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step_gray[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N247_10/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N223_36/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N306_12/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N437_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N65_29/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N247_21/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N489_14/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N259_10/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N223_27/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff[1]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N437_8/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[1]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/move_stop_even/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N247_13/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N235_26/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/N657_7[1]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N398_22/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N247_18/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N598/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N223_30/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N330_20/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N398_17/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N489_16/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N437_10/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N65_23/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N247_15/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N235_26/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_pattern_error_r2/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_fsm[3:0]_54/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N330_14/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N554[0]_10/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N306_15/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N785_20_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N318_22/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N318_28/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N65_23/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N318_24/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/N28[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N330_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N330_17/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/slip_en/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N28[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N488_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N398_12/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N398_31/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N399_12/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdel_rvalid1/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N513_7_maj4_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N488_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N304_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N487_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N513_7_sum7_1_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/N28[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N306_16/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N488_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step_gray[0]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_fsm[2:0]_24_8/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N489_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N65_32/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N102_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N651_0/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N65_35/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N65_38/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N304_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N785_20_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[0]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N51_4_or[1]_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N398_31/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r0[1]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_fsm[3:0]_18/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r1[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r1[1]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r3[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r3[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[7]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_check_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_fsm[3:0]_55/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N223_30/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N259_13/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[6]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N306_13/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_fsm[3:0]_23/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N65_34/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[0]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[5]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N223_22/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r0[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[6]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[7]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[14]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[15]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[22]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[23]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[28]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[29]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[30]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[31]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[32]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[33]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[34]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[35]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[36]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[37]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[38]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[39]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[40]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[41]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[42]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[43]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[44]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[45]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[46]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[47]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[48]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[49]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[50]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[51]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[52]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[53]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[54]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[55]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[56]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[57]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[58]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[59]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[60]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[61]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[62]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[63]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/wrdata_check_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdvalid_r1/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_pattern_error/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly_r2/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_pattern_error_r3/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[5]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N235_23/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly_r3/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N51_4_or[1]_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[0]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N211_ac3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_6[4]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N895/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N871_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N785_10/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_odd_gray[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N324_mux6_7/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/N461_9/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_49[4]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.lt_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.lt_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.lt_3/gateop_l6l5_perm;gopAL6L5
Pin
COUT;2
L5;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N613_8/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N534_mux2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N479_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N536_mux7_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N534_mux7_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_even[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_odd[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step_gray[0]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N971_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_36/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N828_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N445_3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N223_30/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N818_1_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N933_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N235_20/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_9[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d[0]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[1]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_49[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_48[3]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_51/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N995/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N211_ac3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_67/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N356_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N265_mux7_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/wrcal_move_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N241_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_49[6]/LUT6D_inst;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_odd_gray[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N613_8/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N312/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_calib_done/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N785_35/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt[5]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_66/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt[7]/opit_0_inv_L6QL5Q;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N241_ac2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N324_mux6_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_49[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_odd_gray[6]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr[3]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[6]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_ov_even/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_odd_gray[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_odd_gray[5]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_odd_gray[3]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_9[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_ov_odd/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_odd_gray[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[0]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_9[4]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even[4]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd[4]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N202_mux7_3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N468/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/move_stop_odd/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_calib_error/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_move_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N437_14/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_64/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
_N13374_inv_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[3]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[6]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[10]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_odd[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N446/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N209_mux6_7/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.lt_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N554[0]_10/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_even[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_even[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/P_PLLPOWERDOWN/opit_0_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_even[8]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N513_7_maj4_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_odd[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_odd[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_odd[8]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N479_ac4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/N28[7]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/N28[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N318_10/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N65_23/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/N657_7[3]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N28[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N554[0]_10/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/N659[4]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N39_ac4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[1]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[5]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[4]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step_gray[2]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_6[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[0]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N197/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[15]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[16]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[17]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[18]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[105]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[20]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/N239_40/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N818_1_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[23]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[27]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[26]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[25]/LUT6_inst;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[28]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N513_7_maj2_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[72]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[19]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[34]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[33]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[64]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[35]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[36]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[109]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[75]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[39]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[50]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[69]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[42]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_even[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[44]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[0]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[10]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[47]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[48]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[49]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[50]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[51]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[52]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[59]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[58]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[55]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[56]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[57]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[60]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[59]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[61]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[41]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[58]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[65]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[68]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N613_15/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[66]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[67]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[18]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[43]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[24]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[71]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[76]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[73]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[74]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[75]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[70]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N451_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[79]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[6]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[13]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[23]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[14]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N202_mux7_3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N39_ac4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[31]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[22]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[31]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[50]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[3]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[30]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[45]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[38]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[47]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[63]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[39]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[61]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[51]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[46]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[53]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[76]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[63]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[54]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[55]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[30]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[27]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[62]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[21]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[101]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[37]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/genblk1.u_iobufco_dqs/opit_0;gopIOBUFDSA
Pin
IO;3
DIFFO_OUT;2
O;2
DIFFI_IN;1
I;1
IN_DYN_EN;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/genblk1.u_iobufco_dqs/opit_1;gopIOBUFDSB
Pin
IO_B;3
DIFFI_OUT;2
DIFFO_IN;1
I;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/genblk1.u_iobufco_dqs/opit_2;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY;gopDDRPHY
Pin
DELAY_STEP[0];2
DELAY_STEP[1];2
DELAY_STEP[2];2
DELAY_STEP[3];2
DELAY_STEP[4];2
DELAY_STEP[5];2
DELAY_STEP[6];2
DELAY_STEP[7];2
DGTS;2
DQSIB_DELAY;2
DQSI_DELAY;2
DQS_DRIFT[0];2
DQS_DRIFT[1];2
DQS_DRIFT_STATUS;2
DQS_SAMPLE;2
DRIFT_DETECT_ERR;2
IFIFO_RADDR[0];2
IFIFO_RADDR[1];2
IFIFO_RADDR[2];2
IFIFO_WADDR[0];2
IFIFO_WADDR[1];2
IFIFO_WADDR[2];2
LOCK;2
READ_VALID;2
WCLK;2
WCLK_DELAY;2
CLKA;1
CLKA_GATE;1
CLKB;1
CLK_GATE_CTRL[0];1
CLK_GATE_CTRL[1];1
DELAY_STEP0[0];1
DELAY_STEP0[1];1
DELAY_STEP0[2];1
DELAY_STEP0[3];1
DELAY_STEP0[4];1
DELAY_STEP0[5];1
DELAY_STEP0[6];1
DELAY_STEP0[7];1
DELAY_STEP1[0];1
DELAY_STEP1[1];1
DELAY_STEP1[2];1
DELAY_STEP1[3];1
DELAY_STEP1[4];1
DELAY_STEP1[5];1
DELAY_STEP1[6];1
DELAY_STEP1[7];1
DELAY_STEP2[0];1
DELAY_STEP2[1];1
DELAY_STEP2[2];1
DELAY_STEP2[3];1
DELAY_STEP2[4];1
DELAY_STEP2[5];1
DELAY_STEP2[6];1
DELAY_STEP2[7];1
DELAY_STEP4[0];1
DELAY_STEP4[1];1
DELAY_STEP4[2];1
DELAY_STEP4[3];1
DELAY_STEP4[4];1
DELAY_STEP4[5];1
DELAY_STEP4[6];1
DELAY_STEP4[7];1
DLL_RST;1
DQSI;1
DQSIB;1
DQS_GATE_CTRL[0];1
DQS_GATE_CTRL[1];1
DQS_GATE_CTRL[2];1
DQS_GATE_CTRL[3];1
GATE_SEL;1
PWD;1
RST;1
RST_TRAINING_N;1
UPDATE_N;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/u_outbuft_dm/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/u_outbuft_dm/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/u_tserdes0_dqs/oserdes_inst;gopTSERDES
Pin
TO;2
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
SERCLK;1
SERCLKB;1
TCE;1
TSR;1
TS_CTRL[0];1
TS_CTRL[1];1
TS_CTRL[2];1
TS_CTRL[3];1
TS_CTRL[4];1
TS_CTRL[5];1
TS_CTRL[6];1
TS_CTRL[7];1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/u_tserdes1_dq/oserdes_inst;gopTSERDES
Pin
TO;2
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
SERCLK;1
SERCLKB;1
TCE;1
TSR;1
TS_CTRL[0];1
TS_CTRL[1];1
TS_CTRL[2];1
TS_CTRL[3];1
TS_CTRL[4];1
TS_CTRL[5];1
TS_CTRL[6];1
TS_CTRL[7];1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/sample_reg[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N40_14[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N190_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/sample_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N245_7_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[3]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N190_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[1]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[2]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3[3]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/ptr/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[3]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_167[9]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_5[2]_2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_167[8]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_13[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_9[0]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[0]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_6[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[0]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_160[8]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N223_7_ac5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N192/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N40_15[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N40_14[2]_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N192_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N245_7[3]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N223_7_ac2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N192_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N142_ac2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N223_7_ac3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_value[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N223_7_ac4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N246_inv/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_value[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_vld_r/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value[0]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_sample_r[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_sample_r[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N40_15[1]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[1]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_check_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N40_14[2]_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_check_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_value[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_value[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_value[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N40_15[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_value[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N245_7[5]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N220/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N108/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_vld_r/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/sample_reg[2]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N190_3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_gray[0]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_fsm[3:0]_18/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N454/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N472_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N505/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N509_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[23]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N513_7_sum4_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N524_2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[37]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_gray[4]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/slip_en/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N65_26/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N517_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N537/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N533_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/wrcal_ov/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N445_3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N209_mux6_7/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_9[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N51_4_or[1]_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[1]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[2]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[3]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[4]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[5]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[6]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[7]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/N1_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_error/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[8]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N488_17/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[12]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[9]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[13]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N503_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N513_7_maj2_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N785_20_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_gray[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_gray[3]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[0]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_gray[5]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_gray[6]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N398_27/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_gray[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/wrcal_check_pass/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[21]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_odd[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N478/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[4]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N536_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N451_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_gatei/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N636_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[5]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_even[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N536_7/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[7]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/dq_vld/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[0]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/N659[4]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N536_7/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[3]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N95_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dqs_en/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N294_16/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[8]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N223_24/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dqs/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dqs_resp/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_error/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N61/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N517_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[4]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[6]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[7]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt[2]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/N26/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N223_23/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step_gray[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step_gray[6]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/N657_7[3]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step_gray[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N306_13/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N318_18/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N818_1_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r0[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N488_11/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N487_13/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N65_18/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N223_33/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N513_32[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N488_16/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N235_24/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N306_12/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N294_20/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N318_3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N235_29/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[73]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N223_10/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N437_12/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N306_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N259_12/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N489_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N398_12/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N318_8/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N318_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N306_16/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N437_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N306_14/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N39_ac4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N330_18/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N398_22/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N330_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N318_21/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N318_25/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N488_14/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N330_19/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_fsm[3:0]_54/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N398_17/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N399_7/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N398_31/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N437_9/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[38]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N399_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N398_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N192_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N247_17/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_check_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N247_18/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N487_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N635_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_value[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[2]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N437_13/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N488_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N488_13/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N489_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[49]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N572/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly_r1/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N598/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N294_23/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_dqs_resp_r/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[52]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[51]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r0[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N65_28/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r1[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r1[1]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r3[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r3[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N479_ac4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N190_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[47]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_fsm[3:0]_55/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/wrdata_check_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdel_rvalid0/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[6]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N192_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_fsm[3:0]_23/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N512_0/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N265_mux7_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[5]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdel_rvalid1/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N247_21/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[6]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[7]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[14]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[15]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[22]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[23]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[28]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[29]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[30]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[31]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[32]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[33]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[34]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[35]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[36]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[37]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[38]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[39]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[40]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[41]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[42]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[43]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[44]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[45]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[46]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[47]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[48]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[49]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[50]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[51]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[52]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[53]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[54]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[55]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[56]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[57]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[58]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[59]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[60]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[61]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[62]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[63]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[41]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N503_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdvalid_r1/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_pattern_error/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_pattern_error_r2/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_odd_gray[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N235_21/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly_r2/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_dqs_req/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_36/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N446/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_6[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/N28[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_37/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N356_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N995/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.lt_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.lt_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.lt_3/gateop_l6l5_perm;gopAL6L5
Pin
COUT;2
L5;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_49[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N534_mux2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N479_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N536_mux7_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N534_mux7_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_even[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_odd[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N487_5/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N895/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_49[6]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N871_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N785_20_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N791/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_6[4]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N437_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N828_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N933_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1079/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
_N16418_inv_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_49[4]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_49[3]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_49[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_3/gateop;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_ov_even/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/move_stop_even/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_ov_odd/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.lt_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_49[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_9[4]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_9[2]/LUT6D_inst;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N202_mux7_3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_49[5]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N211_ac3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N613_14/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N613_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_move_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N294_19/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt[5]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt[7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_72/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata_en[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d[2]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N785_10/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N478/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N61/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/dq_rising/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[6]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step_gray[2]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_odd_gray[0]/opit_0_inv_L5Q;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_odd_gray[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N317_mux7_3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_odd_gray[6]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_odd_gray[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_odd_gray[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[0]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/N28[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even[4]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[0]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/N28[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd[4]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_6[6]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/move_stop_odd/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N487_8/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_calib_error/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N398_27/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N65_29/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[6]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[3]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[6]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/N0_4/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[10]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N785_20_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata_en[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/N28[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[53]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N247_19/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_even[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_even[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_even[8]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_odd[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_odd[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N223_21/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_odd[8]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N479_ac4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/N28[7]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/N28[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N197/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[4]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/N28[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/N659[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N235_18/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/N28[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/N659[6]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[4]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N487_10/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[6]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N294_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N28[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N65_20/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[15]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[10]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[17]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[18]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[19]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[27]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[208]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[21]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[23]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[28]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[115]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[26]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N65_26/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[31]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[242]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[13]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[33]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[32]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[35]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[36]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[14]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[164]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[20]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[54]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[43]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[40]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[27]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[44]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[37]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[26]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[24]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[47]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[48]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[51]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[52]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[35]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[39]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[36]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[55]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[64]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[57]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[60]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[59]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[14]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[38]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[42]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[63]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[65]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[117]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[68]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[66]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[67]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[119]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[87]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[71]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[76]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[75]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[74]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[58]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[18]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[69]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[6]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[70]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[19]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[14]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[15]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[15]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[22]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[23]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[0]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[14]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[30]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[31]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eye_calibration/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[31]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[38]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[39]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wr_cnt[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[47]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[46]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[59]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[65]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[61]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[51]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[54]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[55]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[62]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[62]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[63]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/bus_wr_data_d_15/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[13]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/genblk1.u_iobufco_dqs/opit_0;gopIOBUFDSA
Pin
IO;3
DIFFO_OUT;2
O;2
DIFFI_IN;1
I;1
IN_DYN_EN;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/genblk1.u_iobufco_dqs/opit_1;gopIOBUFDSB
Pin
IO_B;3
DIFFI_OUT;2
DIFFO_IN;1
I;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/genblk1.u_iobufco_dqs/opit_2;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY;gopDDRPHY
Pin
DELAY_STEP[0];2
DELAY_STEP[1];2
DELAY_STEP[2];2
DELAY_STEP[3];2
DELAY_STEP[4];2
DELAY_STEP[5];2
DELAY_STEP[6];2
DELAY_STEP[7];2
DGTS;2
DQSIB_DELAY;2
DQSI_DELAY;2
DQS_DRIFT[0];2
DQS_DRIFT[1];2
DQS_DRIFT_STATUS;2
DQS_SAMPLE;2
DRIFT_DETECT_ERR;2
IFIFO_RADDR[0];2
IFIFO_RADDR[1];2
IFIFO_RADDR[2];2
IFIFO_WADDR[0];2
IFIFO_WADDR[1];2
IFIFO_WADDR[2];2
LOCK;2
READ_VALID;2
WCLK;2
WCLK_DELAY;2
CLKA;1
CLKA_GATE;1
CLKB;1
CLK_GATE_CTRL[0];1
CLK_GATE_CTRL[1];1
DELAY_STEP0[0];1
DELAY_STEP0[1];1
DELAY_STEP0[2];1
DELAY_STEP0[3];1
DELAY_STEP0[4];1
DELAY_STEP0[5];1
DELAY_STEP0[6];1
DELAY_STEP0[7];1
DELAY_STEP1[0];1
DELAY_STEP1[1];1
DELAY_STEP1[2];1
DELAY_STEP1[3];1
DELAY_STEP1[4];1
DELAY_STEP1[5];1
DELAY_STEP1[6];1
DELAY_STEP1[7];1
DELAY_STEP2[0];1
DELAY_STEP2[1];1
DELAY_STEP2[2];1
DELAY_STEP2[3];1
DELAY_STEP2[4];1
DELAY_STEP2[5];1
DELAY_STEP2[6];1
DELAY_STEP2[7];1
DELAY_STEP4[0];1
DELAY_STEP4[1];1
DELAY_STEP4[2];1
DELAY_STEP4[3];1
DELAY_STEP4[4];1
DELAY_STEP4[5];1
DELAY_STEP4[6];1
DELAY_STEP4[7];1
DLL_RST;1
DQSI;1
DQSIB;1
DQS_GATE_CTRL[0];1
DQS_GATE_CTRL[1];1
DQS_GATE_CTRL[2];1
DQS_GATE_CTRL[3];1
GATE_SEL;1
PWD;1
RST;1
RST_TRAINING_N;1
UPDATE_N;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/u_outbuft_dm/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/u_outbuft_dm/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/u_tserdes0_dqs/oserdes_inst;gopTSERDES
Pin
TO;2
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
SERCLK;1
SERCLKB;1
TCE;1
TSR;1
TS_CTRL[0];1
TS_CTRL[1];1
TS_CTRL[2];1
TS_CTRL[3];1
TS_CTRL[4];1
TS_CTRL[5];1
TS_CTRL[6];1
TS_CTRL[7];1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/u_tserdes1_dq/oserdes_inst;gopTSERDES
Pin
TO;2
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
SERCLK;1
SERCLKB;1
TCE;1
TSR;1
TS_CTRL[0];1
TS_CTRL[1];1
TS_CTRL[2];1
TS_CTRL[3];1
TS_CTRL[4];1
TS_CTRL[5];1
TS_CTRL[6];1
TS_CTRL[7];1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N63_1.fsub_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[0]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_167[12]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[1]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[2]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_160[12]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[10]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3[3]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[7]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[2]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[2]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_6[3]_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[0]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/N8_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/sample_reg[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N40_15[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N223_7_ac3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N223_7_ac2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_value[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/sample_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N223_7_maj1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N245_7[3]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_value[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/sample_reg[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N246_inv/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[0]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value[0]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N142_ac2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N245_7_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_sample_r[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_sample_r[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[2]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_cal_error/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N246/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/sample_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N245_7_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N220/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_value[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_value[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_value[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_value[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N108/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N142_ac2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N223_7_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N223_7_ac4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N488_21/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N235_29/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N318_7/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N65_19/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/wrcal_move_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N472_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N524_2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N505/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_gray[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N520/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N512_0/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N513_7_sum4_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N513_32[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[56]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_gray[0]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N235_18/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/wrcal_ov/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[13]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[24]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N65_29/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N202_mux7_3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N536_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[1]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[2]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[3]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[4]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[5]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[6]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d1[7]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N304_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N509_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[8]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[12]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[60]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[9]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_fsm[3:0]_55/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N503_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_bin[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N223_22/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N259_15/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_gray[3]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_gray[6]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_gray[4]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_gray[5]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[58]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N513_7_maj2_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/wl_p_dll_gray[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/wrcal_check_pass/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[26]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N533_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N517_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N554[0]_10/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N317_mux7_3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N636_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dqs_resp/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N326_ac3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/dq_rising/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/dq_vld/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[7]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[3]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_error/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N399_8/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dqs_en/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N488_14/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step_gray[6]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[8]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/N662[0]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dqs/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_fsm[2:0]_24/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_gatei/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step_gray[0]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N517_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N517_10/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step_gray[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/slip_en/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step_gray[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N223_22/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N318_21/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N65_28/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N330_4/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N306_24/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N294_26/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N598/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N247_25/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N399_9/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N306_20/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N398_17/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[61]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N247_25/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N294_18/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N330_17/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N398_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N235_21/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N247_20/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N398_22/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N65_18/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N398_12/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N294_24/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N306_23/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N223_27/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N235_13/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N318_23/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N330_16/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N488_16/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N318_16/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N318_18/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N306_19/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N488_17/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N487_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N437_11/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N65_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[59]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N330_19/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N489_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N398_17/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N398_31/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N399_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N8_ac2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N398_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N294_14/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N487_5/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N437_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N223_25/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N488_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N487_14/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[3]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N294_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N223_16/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N65_25/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r0[1]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N223_21/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.lt_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_check_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N247_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N265_mux7_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_fsm[3:0]_54/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_pattern_error_r1/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N613_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N209_mux6_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r1[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r1[1]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r3[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r3[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_fsm[2:0]_24_8/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N40_15[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_training_ctrl/dqs_rst_training_high_cnt[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/bslip_cnt[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[50]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[6]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[48]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_fsm[3:0]_23/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_49[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_valid_r[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdel_rvalid0/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdel_rvalid1/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_update_code_done/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[6]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[7]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[14]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[15]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[22]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[23]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[28]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[29]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[30]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[31]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[32]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[33]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[34]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[35]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[36]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[37]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[38]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[39]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[40]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[41]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[42]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[43]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[44]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[45]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[46]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[47]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[48]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[49]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[50]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[51]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[52]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[53]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[54]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[55]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[56]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[57]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[58]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[59]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[60]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[61]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[62]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[63]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/wrdata_check_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdvalid_r1/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_pattern_error/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly_r2/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_pattern_error_r2/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_update_code_done/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly_r3/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N317_mux7_3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N895/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N209_mux6_7/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_9[4]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N356_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_37/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N326_ac3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt[5]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.lt_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.lt_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.lt_3/gateop_l6l5_perm;gopAL6L5
Pin
COUT;2
L5;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_49[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N534_mux7_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N536_mux7_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N537/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_even[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N785_20_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_odd[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[7]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N785_20_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_74/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N613_16/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N871_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[39]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N791/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N785_20_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/N314/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N818_1_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1079/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/slip_en/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_2/gateop;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N179_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_9[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_49[4]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_49[3]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_49[6]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_odd_gray[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_49[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N446/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N995/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_2/gateop;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_9[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_9[4]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[3]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_odd_gray[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_49[5]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/dbg_wrlvl_4_or[2]_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N39_ac4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_calib_done/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/dbg_wrlvl_4_or[0]_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt[7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_64/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_66/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_odt/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[34]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
_N17762_inv_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[6]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N324_mux6_7/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_odd_gray[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_ov_even/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[33]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_odd_gray[6]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_odd[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_odd_gray[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_9[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even[4]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[0]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N312/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_9[6]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd[4]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[38]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/N160_1_or[0]_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/move_stop_odd/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_calib_error/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N451_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/init_adj_rdel/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_ov_odd/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[35]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[3]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[6]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[10]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[0]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N785_35/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N197/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N613_8/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_address[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/N30_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_even[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_even[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[73]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_even[8]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdel_move_en/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_odd[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_odd[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[69]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_odd[8]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[11]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/N657_7[1]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/N659[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/N28[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[1]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N102_ac4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/N657_7[3]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/N659[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N51_4_or[1]_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/N659[4]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step_gray[2]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[0]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt[1]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/N659[6]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/N659[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[5]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N241_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[15]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[16]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[17]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[29]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[19]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[58]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/wrlvl_start/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[24]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[25]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[26]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[27]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[28]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[10]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N437_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[69]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[56]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[32]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[33]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[34]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[35]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[91]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[41]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[50]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[39]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[40]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[43]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[42]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[121]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[44]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N759/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[18]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[70]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[48]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[49]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[50]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[51]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[52]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[59]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[72]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[55]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[56]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[22]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[58]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N223_7_ac3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N16_eq1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[35]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[63]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[64]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[65]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[68]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[67]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata_en[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[51]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[218]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[71]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[74]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[125]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[42]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[75]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[76]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_margin_even[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[30]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[6]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[7]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[32]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[19]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[14]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[15]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[20]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[23]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[22]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[31]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[26]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[27]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[30]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[50]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[49]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[24]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[38]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[39]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[50]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[43]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[46]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[47]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[60]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[53]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[54]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[55]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[89]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[58]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[62]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[63]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[45]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_move_en/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/genblk1.u_iobufco_dqs/opit_0;gopIOBUFDSA
Pin
IO;3
DIFFO_OUT;2
O;2
DIFFI_IN;1
I;1
IN_DYN_EN;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/genblk1.u_iobufco_dqs/opit_1;gopIOBUFDSB
Pin
IO_B;3
DIFFI_OUT;2
DIFFO_IN;1
I;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/genblk1.u_iobufco_dqs/opit_2;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY;gopDDRPHY
Pin
DELAY_STEP[0];2
DELAY_STEP[1];2
DELAY_STEP[2];2
DELAY_STEP[3];2
DELAY_STEP[4];2
DELAY_STEP[5];2
DELAY_STEP[6];2
DELAY_STEP[7];2
DGTS;2
DQSIB_DELAY;2
DQSI_DELAY;2
DQS_DRIFT[0];2
DQS_DRIFT[1];2
DQS_DRIFT_STATUS;2
DQS_SAMPLE;2
DRIFT_DETECT_ERR;2
IFIFO_RADDR[0];2
IFIFO_RADDR[1];2
IFIFO_RADDR[2];2
IFIFO_WADDR[0];2
IFIFO_WADDR[1];2
IFIFO_WADDR[2];2
LOCK;2
READ_VALID;2
WCLK;2
WCLK_DELAY;2
CLKA;1
CLKA_GATE;1
CLKB;1
CLK_GATE_CTRL[0];1
CLK_GATE_CTRL[1];1
DELAY_STEP0[0];1
DELAY_STEP0[1];1
DELAY_STEP0[2];1
DELAY_STEP0[3];1
DELAY_STEP0[4];1
DELAY_STEP0[5];1
DELAY_STEP0[6];1
DELAY_STEP0[7];1
DELAY_STEP1[0];1
DELAY_STEP1[1];1
DELAY_STEP1[2];1
DELAY_STEP1[3];1
DELAY_STEP1[4];1
DELAY_STEP1[5];1
DELAY_STEP1[6];1
DELAY_STEP1[7];1
DELAY_STEP2[0];1
DELAY_STEP2[1];1
DELAY_STEP2[2];1
DELAY_STEP2[3];1
DELAY_STEP2[4];1
DELAY_STEP2[5];1
DELAY_STEP2[6];1
DELAY_STEP2[7];1
DELAY_STEP4[0];1
DELAY_STEP4[1];1
DELAY_STEP4[2];1
DELAY_STEP4[3];1
DELAY_STEP4[4];1
DELAY_STEP4[5];1
DELAY_STEP4[6];1
DELAY_STEP4[7];1
DLL_RST;1
DQSI;1
DQSIB;1
DQS_GATE_CTRL[0];1
DQS_GATE_CTRL[1];1
DQS_GATE_CTRL[2];1
DQS_GATE_CTRL[3];1
GATE_SEL;1
PWD;1
RST;1
RST_TRAINING_N;1
UPDATE_N;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/u_outbuft_dm/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/u_outbuft_dm/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/u_tserdes0_dqs/oserdes_inst;gopTSERDES
Pin
TO;2
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
SERCLK;1
SERCLKB;1
TCE;1
TSR;1
TS_CTRL[0];1
TS_CTRL[1];1
TS_CTRL[2];1
TS_CTRL[3];1
TS_CTRL[4];1
TS_CTRL[5];1
TS_CTRL[6];1
TS_CTRL[7];1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/u_tserdes1_dq/oserdes_inst;gopTSERDES
Pin
TO;2
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
SERCLK;1
SERCLKB;1
TCE;1
TSR;1
TS_CTRL[0];1
TS_CTRL[1];1
TS_CTRL[2];1
TS_CTRL[3];1
TS_CTRL[4];1
TS_CTRL[5];1
TS_CTRL[6];1
TS_CTRL[7];1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[0].u_outbuft_addr0/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[0].u_outbuft_addr0/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[1].u_outbuft_addr0/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[1].u_outbuft_addr0/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[2].u_outbuft_addr0/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[2].u_outbuft_addr0/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[3].u_outbuft_addr0/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[3].u_outbuft_addr0/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[4].u_outbuft_addr0/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[4].u_outbuft_addr0/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[5].u_outbuft_addr0/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[5].u_outbuft_addr0/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[6].u_outbuft_addr0/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[6].u_outbuft_addr0/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[7].u_outbuft_addr0/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[7].u_outbuft_addr0/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[8].u_outbuft_addr0/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[8].u_outbuft_addr0/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[9].u_outbuft_addr0/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[9].u_outbuft_addr0/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[10].u_outbuft_addr0/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[10].u_outbuft_addr0/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[11].u_outbuft_addr0/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[11].u_outbuft_addr0/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[12].u_outbuft_addr0/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[12].u_outbuft_addr0/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[13].u_outbuft_addr0/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[13].u_outbuft_addr0/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[14].u_outbuft_addr0/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[14].u_outbuft_addr0/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[0].u_outbuft_ba/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[0].u_outbuft_ba/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[1].u_outbuft_ba/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[1].u_outbuft_ba/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[2].u_outbuft_ba/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[2].u_outbuft_ba/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_casn/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_casn/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_cke/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_cke/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_csn/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_csn/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_odt/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_odt/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_rasn/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_rasn/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_wen/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_wen/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/opit_0;gopOBUFDSA
Pin
DIFFO_OUT;2
O;2
I;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/opit_1;gopOBUFDSB
Pin
O_B;2
DIFFO_IN;1
I;1
T;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/opit_2;gopIOLOTCMP
Pin
O;2
T;2
IN;1
TS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/opit_3;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N40_13[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn_d/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_rst_req_d3/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst;gopGPLL
Pin
APB_RDATA[0];2
APB_RDATA[1];2
APB_RDATA[2];2
APB_RDATA[3];2
APB_RDATA[4];2
APB_RDATA[5];2
APB_RDATA[6];2
APB_RDATA[7];2
APB_RDATA[8];2
APB_RDATA[9];2
APB_RDATA[10];2
APB_RDATA[11];2
APB_RDATA[12];2
APB_RDATA[13];2
APB_RDATA[14];2
APB_RDATA[15];2
APB_READY;2
CLKOUT0;2
CLKOUT0N;2
CLKOUT1;2
CLKOUT1N;2
CLKOUT2;2
CLKOUT2N;2
CLKOUT3;2
CLKOUT3N;2
CLKOUT4;2
CLKOUT5;2
CLKOUT6;2
CLKOUTF;2
CLKOUTFN;2
DPS_DONE;2
LOCK;2
APB_ADDR[0];1
APB_ADDR[1];1
APB_ADDR[2];1
APB_ADDR[3];1
APB_ADDR[4];1
APB_CLK;1
APB_EN;1
APB_RST_N;1
APB_SEL;1
APB_WDATA[0];1
APB_WDATA[1];1
APB_WDATA[2];1
APB_WDATA[3];1
APB_WDATA[4];1
APB_WDATA[5];1
APB_WDATA[6];1
APB_WDATA[7];1
APB_WDATA[8];1
APB_WDATA[9];1
APB_WDATA[10];1
APB_WDATA[11];1
APB_WDATA[12];1
APB_WDATA[13];1
APB_WDATA[14];1
APB_WDATA[15];1
APB_WRITE;1
CLKFB;1
CLKIN1;1
CLKIN2;1
CLKIN_SEL;1
CLKOUT0_SYN;1
CLKOUT1_SYN;1
CLKOUT2_SYN;1
CLKOUT3_SYN;1
CLKOUT4_SYN;1
CLKOUT5_SYN;1
CLKOUT6_SYN;1
CLKOUTF_SYN;1
DPS_CLK;1
DPS_DIR;1
DPS_EN;1
PLL_PWD;1
RST;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_clkbufm/clkbufm_inst;gopCLKBUFM
Pin
CLKOUT_P;2
CLKIN_P;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/cpd_inst;gopCPD
Pin
FLAG_PD;2
LOCK;2
CLK_CTRL;1
CLK_PHY;1
CLK_SAMPLE;1
DONE;1
RST;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_dll_freeze_sync/sig_async_r1[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_dll_update_n_sync/sig_async_r1[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_cnt[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_up_dnb_d[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_up_dnb_d[2]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_cnt[2]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_23:16_2[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cnt[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_offset_cnt[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/time_out[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_state_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_offset_cnt[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_offset_cnt[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_offset_cnt[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_offset_cnt[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_offset_cnt[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_offset_cnt[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_offset_cnt[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_offset_cnt[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/N107_10/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_state_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/time_out[0]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_state_reg[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/rst_clk_adj_en/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/rst_clk_adj_done/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/N5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/rst_clk_adj_start_d[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/rst_clk_adj_start_d[2]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/rst_clk_dps_done_d[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/time_out[3]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/time_out[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/cnt_cmd_bit[1]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/time_out[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/N127_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_baddr_l[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_baddr_l[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_baddr_l[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_baddr_m[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_baddr_m[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_baddr_m[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_cmd_l[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_cmd_l[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_cmd_l[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_cmd_l[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_cmd_l[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_cmd_l[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_cmd_l[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_cmd_l[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_cmd_m[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_cmd_m[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_cmd_m[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_cmd_m[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_cmd_m[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_cmd_m[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_cmd_m[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_cfg_apb/ddr_init_done/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_req/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37_1_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37_1_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37_1_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37_1_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37_1_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37_1_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37_1_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37_1_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37_1_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37_1_11/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[12]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[9]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_new_valid/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[11]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_new_row/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N262/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N318_30[1]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N318_30[6]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N318_30[3]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[14]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N318_30[5]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[18]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N318_30[7]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[14]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N318_30[9]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[49]/opit_0_inv_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N318_30[11]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[23]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N318_30[13]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[42]/opit_0_inv_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[10]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_write/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_len[0]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[12]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/N35_19/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[15]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[16]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[26]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[19]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[27]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[21]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[20]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N185.eq_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[22]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[24]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[8]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N185.eq_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[25]/opit_0_inv_L6Q;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N318_30[12]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[40]/opit_0_inv_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/N28/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_pre_row/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_refresh/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N201/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/N9/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N318_30[2]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
data_rd_ctrl_inst/N138/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N318_30[10]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N252/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/old_row_addr_valid[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/old_row_addr_valid[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/old_row_addr_valid[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/old_row_addr_valid[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/old_row_addr_valid[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/old_row_addr_valid[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/N8_8_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_cmd_ready/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[3]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/r_init/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[11]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/pre_data_in_valid/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/wptr/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N172/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[16]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[20]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[27]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[26]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[24]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N270/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N318_30[0]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[47]/opit_0_inv_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_valid_1/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N393/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N371/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_fsm[2:0]_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N35_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N458_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N281/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N417_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N417_5_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_tworw/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/old_row_addr_valid[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[5]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[7]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N162_6_ac4[9:0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N46_1_ac2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[23]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N57/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N50[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[3]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[23]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/rw_diff/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/old_row_addr_valid[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[41]/opit_0_inv_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N51/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/N25_mux2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/N25_mux2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/N25_mux2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N31_10[0]_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N208/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N248/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[53]/opit_0_inv_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N224_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_56/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N240_8/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N702_8[0]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N252/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_act_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/cmd_rd_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_accepted_l_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/N61_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/N7_mux6_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1202/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/r_cnt_almost_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/N31_10[3]_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/r_cnt_almost_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/r_cnt_almost_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N91_9[0]_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N101/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
vga_ctrl_inst/N31_mux9_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/genblk3[0].genblk1[7].trigger_1bit_inst/testport_d1/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/N61_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N8_mux3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
vga_ctrl_inst/N26_1_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt2[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt2[2]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/N61_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/N61_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt2[2]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/N50_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt2[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N61_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/N101/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt1[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/r_cnt_almost_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt2[2]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt1[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt1[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt1[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/N91_9[4]_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt2[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/N101/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/N91_9[0]_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/r_cnt_almost_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/N61_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/N17[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt[1]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt1[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt1[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt1[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt2[2]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt1[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt2[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.fsub_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/N61_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/N91_9[0]_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/N101/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt2[2]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/r_cnt_almost_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N272/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt2[2]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/timing_cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt2[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1199/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/N101/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt1[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw/timing_cnt[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/N25_mux2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt2[2]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt1[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt1[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt1[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt1[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/N101/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt2[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/N91_9[0]_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/r_cnt_almost_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt1[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/N91_9[0]_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt1[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/N61_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt2[2]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt1[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt1[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt1[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt2[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/N61_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/N91_9[0]_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/N101/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N61_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N244/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_accepted_m_10_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt1[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt1[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt1[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt1[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_cmd_act/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt1[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_cmd_accepted_l/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt2[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N232_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing/timing_cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/timing_cnt[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing/timing_cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing/timing_cnt[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N136_1_or[0]_1_8_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing/timing_cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing/timing_cnt[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/timing_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing/timing_cnt[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing/timing_cnt[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing/timing_cnt[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/timing_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing/timing_cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/timing_cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing/timing_cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing/timing_cnt[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/N25_mux2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/timing_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing/timing_cnt[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/timing_cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/timing_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/timing_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N136_1_or[0]_1_64/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N25_mux2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/N25_mux2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/timing_cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/timing_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt1[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N136_1_or[0]_1_60/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/N31_10[4]_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/timing_cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/timing_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/timing_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N136_1_or[0]_1_52/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1204/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/timing_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/timing_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/N101/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/N61_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/N61_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/timing_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/timing_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N702_8[1]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/timing_cnt[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/timing_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/timing_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/r_cnt_almost_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/timing_cnt[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/timing_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/timing_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/timing_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/timing_cnt[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/timing_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/timing_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/timing_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/timing_cnt[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/timing_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/timing_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/timing_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/timing_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1201/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/timing_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N136_1_or[0]_1_56/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing/timing_cnt[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/N61_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[23]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[28]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[29]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[30]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[31]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[32]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[38]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[39]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[40]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[41]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[42]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_valid_d1/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[6].trigger_1bit_inst/testport_d1/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/N59_mux4_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/r_cnt_pass/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/N98/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
vga_ctrl_inst/cnt_h[0]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/r_cnt_almost_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N136_1_or[0]_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_cmd_accepted_m/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_accepted_l_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[23]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_cmd[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_cmd[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_cmd[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_cmd[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_last/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[18]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[14]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[12]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[24]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[22]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[41]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[20]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[32]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[39]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[26]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[16]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[30]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
vga_ctrl_inst/N46_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[15]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[10]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_valid/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/N106/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw/N19_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/timing_cnt[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N214/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw/timing_cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw/timing_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/N19_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.raddr_msb/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw/timing_cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw/timing_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.fsub_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/N35[2]_3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/timing_cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/timing_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/cmd_wr_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw/N19_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/N61_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/N61_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_0_4_7/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/genblk3[0].genblk1[10].trigger_1bit_inst/testport_d1/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_15_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_50[2]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_53/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_50[3]_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/N50_12_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N5[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31_mux6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
vga_ctrl_inst/N31_mux9_7/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
vga_ctrl_inst/cnt_h[1]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/N13_mux3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt2[2]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt1[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt1[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[14]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt2[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt1[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/N50_62/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/N50_12_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/N50_7_sum6_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/N50_7_sum6_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/N50_52[2]_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/N88_2[0]_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_baddr_m[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[0]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N276_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N220_8/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[11]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/r_cnt_almost_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N259/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[4]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N17_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.rptr[0]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.fsub_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.rptr[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.fsub_0/gateop;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.fsub_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.fsub_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N19_mux4_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.fsub_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_almost_full/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.fsub_0/gateop;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.fsub_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.fsub_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N14_eq0/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.fsub_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.fsub_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N417_4_or[3]_2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N50[6]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.rptr[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.fsub_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N10[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[3]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.raddr_msb/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N48/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N14_eq0/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.rptr[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.fsub_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.fsub_0/gateop;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.fsub_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.fsub_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw/timing_cnt[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.fsub_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_almost_full/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.fsub_0/gateop;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.fsub_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.fsub_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/N1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.fsub_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.fsub_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[39]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.rptr[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N17_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[42]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N10[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_a_valid/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N10_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[3]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N218_2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N54[4]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_valid/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N50[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N52/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N50[3]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N418/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_en/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N54[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N54[3]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N50[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/poll/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N54[6]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N367_7_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N203/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N162_6_sum4[9:0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_b_valid/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.fsub_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[1]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[3]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[5]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[9]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[11]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[13]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[15]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[17]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[19]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[21]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[23]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[25]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[27]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[29]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[31]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[32]/opit_0_inv_32X2DL5Q;gopRAM32X2DL6L5Q
Pin
CECO;2
DOH;2
DOLQ;2
RSCO;2
CE;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[38]/opit_0_inv_32X2DL6Q;gopRAM32X2DL6QL5
Pin
CECO;2
DOH;2
DOHQ;2
DOL;2
RSCO;2
CE;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[40]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[1]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[3]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[5]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[9]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[11]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[13]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[15]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[17]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[19]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[21]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[23]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[25]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[27]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[29]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[31]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[32]/opit_0_inv_32X2DL5Q;gopRAM32X2DL6L5Q
Pin
CECO;2
DOH;2
DOLQ;2
RSCO;2
CE;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[38]/opit_0_inv_32X2DL6Q;gopRAM32X2DL6QL5
Pin
CECO;2
DOH;2
DOHQ;2
DOL;2
RSCO;2
CE;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[40]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[42]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/rd_poll_d/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[17]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[11]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[10]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[14]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[23]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[13]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[12]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[38]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N218_3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[8]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[20]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[22]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[19]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[30]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[28]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[29]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[26]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[24]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[25]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[27]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[13]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[32]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[28]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[31]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N9_sum3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/N27_mux6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N54[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[40]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[41]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[42]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[14]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N19_mux4_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/N148_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/N526_2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/N2182/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N2_sum5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_baddr_l[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[9]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[10]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/N530_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_cmd_l[5]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_baddr_l[0]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
vga_ctrl_inst/N95_16/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_baddr_l[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_cmd_l[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_cmd_l[7]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_last_m/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_cmd_l[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/N2048_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_last_l/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_cmd_m[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_odt_reg[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_cmd_m[7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rvld/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rlast/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[0]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[13]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_odt_reg_1[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N422_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/r_brd_m/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/N545_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/N1015_2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/N2070_2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_we_n[1]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/N749/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/N754/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[0]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[12]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_ras_n[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/N2065_1_or[0]_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
vga_ctrl_inst/rgb_valid_dly/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_bank[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[4]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[8]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[12]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[14]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/N100_8/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/N547_1/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[20]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[22]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[24]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[41]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_bank[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_bank[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N353_17/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N93[44]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N141_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_odt[0]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_cmd_m[2]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[25]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[23]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_ras_n[2]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_bank[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_bank[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_bank[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_bank[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_bank[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_bank[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_cs_n[0]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_cas_n[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_cke[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_we_n[0]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_we_n/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_wvld_m/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_ras_n[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/N2189_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[18]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/mux_dfi_we_n[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/r_bwr_m/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[16]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N2_sum0/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1d;gopRAM32X1D
Pin
DO;2
CLK;1
DI;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
vga_ctrl_inst/cnt_h[5]/opit_0_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.rptr[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.rptr[0]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N17_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N36.eq_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.raddr_msb/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_inv_AL5Q_perm;gopAL6L5Q
Pin
CECO;2
COUT;2
L5Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.rptr[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.rptr[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.rptr[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_master_read_inst/N111_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[18]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[0]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_inv_L6Q;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rd_data_ff1[4]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[3]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/fifo_vld/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N34_9/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N168.eq_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N185.eq_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N185.eq_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N185.eq_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[18]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N185.eq_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N185.eq_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N185.eq_7/gateop_l6l5_perm;gopAL6L5
Pin
COUT;2
L5;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N258/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[50]/opit_0_inv_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N266/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N274/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/N10/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[16]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N282/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[12]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[30]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[18]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[24]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[22]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[26]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[28]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg[16]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[20]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[31]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[33]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[35]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_burst_addr_reg[28]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[37]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[18]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[20]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[24]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_burst_addr_reg[16]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/N115_mux16/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[33]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/N115_mux31_11/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[35]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg[28]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_burst_addr_reg[24]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_valid_1/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[11]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[18]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5][0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5][1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5][2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5][3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5][4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5][5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5][6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5][7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5][8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5][9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5][10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5][11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5][12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5][13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5][14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7][14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[10]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[16]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[22]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N254/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[26]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/N103_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[24]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_master_write_inst/N138/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/pre_write/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/N113_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg[20]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N245_7_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[48]/opit_0_inv_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[43]/opit_0_inv_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[23]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[28]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[29]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[30]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[31]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[32]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[33]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[34]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[35]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[37]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[39]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_burst_addr_reg[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N317/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N318_30[4]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[46]/opit_0_inv_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[54]/opit_0_inv_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[51]/opit_0_inv_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N318_30[8]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[45]/opit_0_inv_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
data_rd_ctrl_inst/rd_addr[1]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[22]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[16]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[17]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[44]/opit_0_inv_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[52]/opit_0_inv_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
ddr_rw_inst/axi_master_write_inst/reg_awvalid/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[23]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[28]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[29]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[30]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[31]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[32]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[33]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[34]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[35]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[37]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[39]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[40]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[41]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[42]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[43]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[44]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[45]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[46]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[47]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[48]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[49]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[50]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[51]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[52]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[53]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[54]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N33_mux5_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
data_rd_ctrl_inst/cnt_wait[1]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/data_out[1]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N16_eq2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N14_eq0/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.rptr[1]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.rptr[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[46]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[0]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[34]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/o_rdy/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_wdin_en[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_wvld_m/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[212]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[192]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[97]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[77]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[200]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_calib_error/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[54]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[206]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[113]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[85]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[244]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[216]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[93]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[126]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[95]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[222]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[226]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[103]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[198]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[15]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[232]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[111]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[236]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[210]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[16]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[248]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[214]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[123]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[250]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[255]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[220]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[194]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[196]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[22]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[230]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[202]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[204]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[46]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[62]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[48]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[240]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[46]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[246]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[70]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[66]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[254]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[64]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[3]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[29]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[19]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[65]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[234]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[35]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[238]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[15]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[224]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[2]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[22]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[34]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[30]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[252]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[11]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[62]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[53]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata_en[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[45]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_master_read_inst/rd_state_reg[2]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_master_read_inst/rd_state_reg[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_read_inst/rd_state_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_master_read_inst/rd_state_reg[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_read_inst/rd_state_reg[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_valid_0/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_6[3]_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_master_read_inst/reg_rd_adrs[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_read_inst/reg_rd_adrs[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_read_inst/reg_rd_adrs[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_read_inst/reg_rd_adrs[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_read_inst/reg_rd_adrs[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_read_inst/reg_rd_adrs[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_read_inst/reg_rd_adrs[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_read_inst/reg_rd_adrs[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_read_inst/reg_rd_adrs[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_read_inst/reg_rd_adrs[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_read_inst/reg_rd_adrs[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_read_inst/reg_rd_adrs[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_read_inst/reg_rd_adrs[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_read_inst/reg_rd_adrs[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_read_inst/reg_rd_adrs[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_read_inst/reg_rd_adrs[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_read_inst/reg_rd_adrs[23]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_read_inst/reg_rd_adrs[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_read_inst/reg_rd_adrs[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_read_inst/reg_rd_adrs[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_read_inst/reg_rd_adrs[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_write_inst/N140_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_master_write_inst/N172/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_read_inst/N69_20/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_master_write_inst/reg_w_len[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_master_write_inst/reg_wvalid/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N223_7_ac5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_master_write_inst/reg_w_len[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_master_write_inst/reg_w_len[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/N459/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_master_write_inst/reg_wr_adrs[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_write_inst/reg_wr_adrs[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_write_inst/reg_wr_adrs[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_write_inst/reg_wr_adrs[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_write_inst/reg_wr_adrs[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_write_inst/reg_wr_adrs[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_write_inst/reg_wr_adrs[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_write_inst/reg_wr_adrs[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_write_inst/reg_wr_adrs[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_write_inst/reg_wr_adrs[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_write_inst/reg_wr_adrs[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_write_inst/reg_wr_adrs[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_write_inst/reg_wr_adrs[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_write_inst/reg_wr_adrs[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_write_inst/reg_wr_adrs[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_write_inst/reg_wr_adrs[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_write_inst/reg_wr_adrs[23]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_write_inst/reg_wr_adrs[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_write_inst/reg_wr_adrs[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_write_inst/reg_wr_adrs[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_write_inst/reg_wr_adrs[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_write_inst/N155/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_master_write_inst/wr_state_reg[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_write_inst/wr_state_reg[1]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_write_inst/wr_state_reg[3]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_master_write_inst/wr_state_reg[5]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
de_out_obuf/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
de_out_obuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
sd_ctrl_inst/sd_init_inst/N239_8/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/mux_inst/portsel[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/N323_42/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/N56_5_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/N323_22/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/N56_5_20/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/N56_5_31/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[44]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/N56_5_0/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/N323_87/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/N56_5_21/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[30]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N175_11/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/N56_5_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[8]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/N56_5_15/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N223_10/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/N323_92/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/N323_37/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N150/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N0/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/sfp_txportdata[7]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/N56_5_5/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/N56_5_2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/N323_32/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/N56_5_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N175_12/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/N56_5_6/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/N323_62/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/N56_5_8/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/N323_67/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/N56_5_10/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/N56_5_13/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/N56_5_12/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/N323_72/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/N56_5_14/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[0]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/N56_5_16/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[16]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/N56_5_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[72]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[20].trigger_1bit_inst/testport_d1/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[20]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/N56_5_22/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[32]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/N56_5_24/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[18]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/N56_5_26/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N223_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/N56_5_28/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/genblk3[2].genblk1[31].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/N56_5_30/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/N56_5_27/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N282/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/i_txd_2_reg[15]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/N239_5/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/N303_6[0]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/N297_11/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/porten[0]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/N239_49/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/N268_3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N321_37[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/N268_33/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/mode[1]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/porten[1]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/N268_34/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/mode[2]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/addr[11]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/N303_6[1]_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N321_37[12]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/N304/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[95:0]_2_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/addr[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/decoder_inst/addr[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/decoder_inst/addr[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/decoder_inst/addr[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/decoder_inst/addr[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/decoder_inst/addr[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/decoder_inst/addr[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/decoder_inst/addr[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/decoder_inst/addr[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/decoder_inst/addr[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[55]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/N268_32/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/tx_en_reg/opit_0_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[23].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/sfp_txdata[6]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/nextstate[0]/opit_0;gopLATCH
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/decoder_inst/nextstate[1]/opit_0;gopLATCH
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/decoder_inst/num[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/decoder_inst/num[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/decoder_inst/num[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/decoder_inst/num[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/decoder_inst/num[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/decoder_inst/num[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/decoder_inst/num[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/decoder_inst/num[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/decoder_inst/num[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/decoder_inst/num[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/porten[2]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/refresh/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/N251/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/state[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/decoder_inst/state[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/decoder_inst/N239_35/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[74]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[34]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[38]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[10]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[76]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[14]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[4].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[80]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[82]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[84]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[24]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_7_maj4_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[40]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[92]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[39]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[36]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[1].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr_reg[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[63]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[70]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[58]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rxcnt[5]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[46]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N9_mux16_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[47]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[50]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[48]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[95]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[64]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[52]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/N323_47/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[59]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[54]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[60]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[62]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[27].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[30].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/N56_5_25/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[94]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[0].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N309_2.fsub_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/genblk3[2].genblk1[4].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[3].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/N56_5_23/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/N56_5_17/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[78]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/N323_12/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/genblk3[0].genblk1[16].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[22]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[20].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[22].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[23].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rxcnt[9]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[28].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/N56_5_29/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/data_af_align[10]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/N323_57/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/genblk3[0].genblk1[0].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[0].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[0].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[0].trigger_1bit_inst/testport_d0/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[10].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[1].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[1].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[1].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[2].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[2].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[2].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[2].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[26].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[3].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[3].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[3].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[4].trigger_1bit_inst/testport_d1/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[7].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[4].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[4].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[4].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[5].trigger_1bit_inst/testport_d1/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[5].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[5].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[5].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[5].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[19].trigger_1bit_inst/testport_d1/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[10].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[6].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[6].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[6].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[0].trigger_1bit_inst/testport_d0/opit_0_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[0].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[7].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[7].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[7].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_0_4_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/genblk3[0].genblk1[13].trigger_1bit_inst/testport_d1/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[8].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[8].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[8].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[9].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[9].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[9].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[9].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[11].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[10].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[10].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[10].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[11].trigger_1bit_inst/testport_d1/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[11].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[11].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[11].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[12].trigger_1bit_inst/testport_d1/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[12].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[12].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[12].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[12].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[19].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[13].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[13].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[13].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[13].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[14].trigger_1bit_inst/testport_d1/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[14].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[14].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[14].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[14].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[15].trigger_1bit_inst/testport_d1/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[15].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[15].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[15].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[15].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[11].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[16].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[16].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[16].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[15].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[17].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[17].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[17].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[18].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[18].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[18].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[18].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[17].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[19].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[19].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[19].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[21].trigger_1bit_inst/testport_d1/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[0].trigger_1bit_inst/testport_d1/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[20].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[20].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[20].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[22].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[21].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[21].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[21].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[21].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[19].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[22].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[22].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[22].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[23].trigger_1bit_inst/testport_d1/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[23].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[23].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[23].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[23].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt1[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[24].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[24].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[24].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[24].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[22].trigger_1bit_inst/testport_d1/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[25].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[25].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[25].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/N50_7_maj3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/genblk3[0].genblk1[26].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[26].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[26].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[27].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[27].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[27].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[27].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[15].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[28].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[28].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[28].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[8].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[29].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[29].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[29].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[4].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[30].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[30].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[30].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[29].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[31].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[31].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[31].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[9].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[0].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[0].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[0].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N267/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/genblk3[1].genblk1[0].trigger_1bit_inst/testport_d1/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[1].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[1].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[1].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[1].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/state_reg[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[2].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[2].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[2].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[22].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[3].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[3].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[3].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/tx_en/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[4].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[4].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[4].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[24].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[5].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[5].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[5].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[6].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[6].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[6].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[6].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[6].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[7].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[7].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[7].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[16].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[8].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[8].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[8].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[26].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[9].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[9].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[9].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[12].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[10].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[10].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[10].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[13].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[11].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[11].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[11].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[5].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[12].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[12].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[12].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/state_reg[1]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[13].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[13].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[13].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/trigdone_reg/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[14].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[14].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[14].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[9].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[15].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[15].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[15].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[29].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[16].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[16].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[16].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[30].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[17].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[17].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[17].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[25].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[18].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[18].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[18].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[19].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[19].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[19].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[19].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[20].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[20].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[20].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[20].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[21].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[21].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[21].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[21].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/N323_52/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/genblk3[1].genblk1[22].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[22].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[22].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[1].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[23].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[23].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[23].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[18].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[24].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[24].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[24].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[25].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[25].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[25].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[25].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[56]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[26].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[26].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[26].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[28].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[27].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[27].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[27].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[28].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[28].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[28].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[28].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[29].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[29].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[29].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[29].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[28]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[30].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[30].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[30].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[31].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[31].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[31].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[31].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rxaddr[1]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[0].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[0].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[0].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[3].trigger_1bit_inst/testport_d1/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[3].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[1].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[1].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[1].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/trigger_rxclk/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[2].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[2].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[2].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[66]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[3].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[3].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[3].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[6].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[4].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[4].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[4].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[5].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[5].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[5].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[5].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[4]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[6].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[6].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[6].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[68]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[7].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[7].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[7].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[8].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[8].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[8].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[8].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[14].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[9].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[9].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[9].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[10].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[10].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[10].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[10].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/decoder_inst/N56_5_18/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/genblk3[2].genblk1[11].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[11].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[11].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[12].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[12].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[12].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[12].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[25].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[13].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[13].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[13].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[12]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[14].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[14].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[14].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[21].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[15].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[15].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[15].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[16].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[16].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[16].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[16].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/N323_17/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/genblk3[2].genblk1[17].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[17].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[17].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[18].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[18].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[18].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[18].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[4]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[19].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[19].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[19].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[20].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[20].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[20].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[20].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/decoder_inst/N56_5_19/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/genblk3[2].genblk1[21].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[21].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[21].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[17].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[22].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[22].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[22].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[7].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[23].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[23].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[23].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[24].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[24].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[24].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[24].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[86]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[25].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[25].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[25].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[26].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[26].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[26].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[26].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[27].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[27].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[27].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[27].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[88]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[28].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[28].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[28].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rxcnt[1]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[29].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[29].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[29].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[30].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[30].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[30].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[30].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/trigger_clk/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[31].trigger_1bit_inst/mode_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[31].trigger_1bit_inst/mode_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[31].trigger_1bit_inst/mode_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rx_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N7_1_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N7_1_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N7_1_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N7_1_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N7_1_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N7_1_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N7_1_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N7_1_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N7_1_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N7_1_11/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N7_1_12/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N7_1_13/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N7_1_14/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N7_1_15/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N7_1_16/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/genblk3[1].genblk1[7].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N7_1_17/gateop;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N9_mux16_7/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/genblk3[1].genblk1[11].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N30.eq_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N30.eq_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N30.eq_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N30.eq_4/gateop_l6l5_perm;gopAL6L5
Pin
COUT;2
L5;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N30.eq_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr[1]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N63_1.fsub_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N63_1.fsub_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N63_1.fsub_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N63_1.fsub_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N63_1.fsub_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N63_1.fsub_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N63_1.fsub_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N63_1.fsub_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/mux_inst/portsel[2]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N63_1.fsub_10/gateop;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N64.eq_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N64.eq_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N64.eq_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N64.eq_4/gateop_l6l5_perm;gopAL6L5
Pin
COUT;2
L5;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/tx_en_reg/opit_0_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[42]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rxaddr[0]/opit_0_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N175_15/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/N61_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N175_inv/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/genblk3[0].genblk1[31].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rxcnt[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[8].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rxaddr[0]/opit_0_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N309_0_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N309_0_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N309_0_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N150/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N309_0_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N309_0_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N309_0_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rxcnt[1]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N309_0_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N309_0_11/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N309_0_12/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rxcnt[5]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N309_0_14/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N309_0_15/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N309_0_16/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rxcnt[9]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr_reg[1]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/ram/gopdrm_36k;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N45_1_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr[2]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr[3]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr[4]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr[5]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr[6]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr[7]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr[8]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr[9]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr[10]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr[11]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr[12]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr[13]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr[14]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr[15]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N175_16/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N7_1_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr_reg[2]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr_reg[3]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr_reg[4]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr_reg[5]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr_reg[6]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr_reg[7]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr_reg[8]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr_reg[9]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr_reg[10]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr_reg[11]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr_reg[12]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr_reg[13]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr_reg[14]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr_reg[15]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[43]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rdnum_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rdnum_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rdnum_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rdnum_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rdnum_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rdnum_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rdnum_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rdnum_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rdnum_reg[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rdnum_reg[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/state_reg[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/N323_97/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rxaddr[2]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rxaddr[3]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rxaddr[4]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rxaddr[5]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rxaddr[6]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rxaddr[7]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rxaddr[8]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rxaddr[9]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[13].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/N323_77/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rxcnt[2]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rxcnt[3]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rxcnt[4]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[26]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rxcnt[6]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rxcnt[7]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rxcnt[8]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[90]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[17].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/state_reg[2]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[6]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[14].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/trigdone/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/decoder_inst/N56_5_9/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/txvalid_delay/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/txcnt[9]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/txcnt[2]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/txcnt[3]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/txcnt[4]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/txcnt[5]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/txcnt[6]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/txcnt[7]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/txcnt[8]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/txcnt[0]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/mux_inst/porten_reg[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/sfp_txportdatavalid/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N7_1_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N7_1_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N7_1_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N7_1_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N7_1_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N7_1_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N7_1_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N7_1_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N7_1_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N7_1_11/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N7_1_12/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N7_1_13/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N7_1_14/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N7_1_15/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N7_1_16/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/state_reg[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N7_1_17/gateop;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N9_mux16_7/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rxaddr[0]/opit_0_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N30.eq_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N30.eq_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N30.eq_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N30.eq_4/gateop_l6l5_perm;gopAL6L5
Pin
COUT;2
L5;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/mux_inst/portsel[1]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr[1]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N63_1.fsub_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N63_1.fsub_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N63_1.fsub_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N63_1.fsub_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N63_1.fsub_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N63_1.fsub_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N63_1.fsub_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/tx_en_reg/opit_0_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N63_1.fsub_10/gateop;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N64.eq_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N64.eq_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N64.eq_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N64.eq_4/gateop_l6l5_perm;gopAL6L5
Pin
COUT;2
L5;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/txcnt[1]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N282/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N175_15/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr_reg[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N175_inv/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr_reg[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rxcnt[9]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/N25_mux6_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rxcnt[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N309_0_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N309_0_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N309_0_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/tx_en/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N309_0_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N309_0_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N309_0_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N175_16/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N309_0_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N309_0_11/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N309_0_12/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rxaddr[1]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N309_0_14/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N309_0_15/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N309_0_16/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rxaddr[5]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr_reg[1]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/ram/gopdrm_18k;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N63_1.fsub_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr[2]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr[3]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N7_1_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr[5]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr[6]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr[7]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N7_1_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr[9]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr[10]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr[11]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N7_1_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr[13]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr[14]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr[15]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N7_1_13/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N309_0_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr_reg[2]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr_reg[3]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr_reg[4]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr_reg[5]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr_reg[6]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr_reg[7]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr_reg[8]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr_reg[9]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr_reg[10]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr_reg[11]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr_reg[12]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr_reg[13]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr_reg[14]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr_reg[15]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N9_mux16_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rdnum_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rdnum_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rdnum_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rdnum_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rdnum_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rdnum_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rdnum_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rdnum_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rdnum_reg[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rdnum_reg[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/state_reg[2]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/N323_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rxaddr[1]/opit_0_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rxaddr[3]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rxaddr[4]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rxaddr[5]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rxaddr[6]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rxaddr[7]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rxaddr[8]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rxaddr[9]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing/timing_cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N223_10/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rxcnt[2]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rxcnt[3]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rxcnt[4]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N309_0_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rxcnt[6]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rxcnt[7]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rxcnt[8]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N309_0_13/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N223_10/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/state_reg[1]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N309_0_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/trigdone_reg/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/trigdone/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/state_reg[1]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N309_0_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/txvalid_delay/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/txcnt[9]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/txcnt[2]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/txcnt[3]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/txcnt[4]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/txcnt[5]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/txcnt[6]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/txcnt[7]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/txcnt[8]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/txcnt[0]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[2].genblk1[2].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N309_0_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N7_1_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N7_1_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N7_1_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr[4]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N7_1_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N7_1_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N7_1_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr[8]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N7_1_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N7_1_11/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N7_1_12/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr[12]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N7_1_14/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N7_1_15/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N7_1_16/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing/r_cnt_pass/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N7_1_17/gateop;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N9_mux16_7/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.rptr[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N30.eq_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N30.eq_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N30.eq_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N30.eq_4/gateop_l6l5_perm;gopAL6L5
Pin
COUT;2
L5;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/tx_en/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr[1]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N63_1.fsub_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N63_1.fsub_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N63_1.fsub_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N63_1.fsub_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N63_1.fsub_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N63_1.fsub_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N63_1.fsub_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N63_1.fsub_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N63_1.fsub_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N63_1.fsub_10/gateop;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N64.eq_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N64.eq_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N64.eq_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N64.eq_4/gateop_l6l5_perm;gopAL6L5
Pin
COUT;2
L5;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N63_1.fsub_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N223_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N309_0_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N175_16/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N175_inv/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N282/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N309_0_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rxcnt[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N309_0_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N309_0_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N309_0_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N309_0_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N309_0_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N309_0_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N309_0_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N309_0_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N309_0_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N309_0_11/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N309_0_12/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N309_0_13/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N309_0_14/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N309_0_15/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N309_0_16/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N119/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr_reg[1]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/ram/gopdrm_18k;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/N1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr[2]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr[3]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N309_2.fsub_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr[5]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr[6]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr[7]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr_reg[4]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr[9]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr[10]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr[11]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr_reg[8]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr[13]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr[14]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr[15]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr_reg[12]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N45_1_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr_reg[2]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr_reg[3]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr[4]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr_reg[5]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr_reg[6]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr_reg[7]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr[8]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr_reg[9]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr_reg[10]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr_reg[11]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr[12]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr_reg[13]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr_reg[14]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr_reg[15]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N9_mux16_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rdnum_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rdnum_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rdnum_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rdnum_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rdnum_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rdnum_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rdnum_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rdnum_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rdnum_reg[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rdnum_reg[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/state_reg[2]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rxaddr[2]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rxaddr[2]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rxaddr[3]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N309_0_13/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rxaddr[4]/opit_0_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rx_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rxaddr[6]/opit_0_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rxaddr[7]/opit_0_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rxaddr[8]/opit_0_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/rx_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[0].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rxcnt[2]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rxcnt[3]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rxcnt[4]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rxcnt[5]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rxcnt[6]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rxcnt[7]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rxcnt[8]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N223_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/N25_mux2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rxcnt[1]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N150/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/trigdone_reg/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/trigdone/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/rxaddr[9]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N309_2.fsub_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/txvalid_delay/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/txcnt[9]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/txcnt[2]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/txcnt[3]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/txcnt[4]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/txcnt[5]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/txcnt[6]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/txcnt[7]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/txcnt[8]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/txcnt[0]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N7_1_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[1].mydebugger_inst/N175_12/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_GTP_HSSTLP_WRAPPER/CHANNEL2_ENABLE.U_GTP_HSSTLP_LANE2/gophsst;gopHSST_LANE
Pin
APATTERN_STATUS_COUT;2
LANE_COUT_BUS_FORWARD[0];2
LANE_COUT_BUS_FORWARD[1];2
LANE_COUT_BUS_FORWARD[2];2
LANE_COUT_BUS_FORWARD[3];2
LANE_COUT_BUS_FORWARD[4];2
LANE_COUT_BUS_FORWARD[5];2
LANE_COUT_BUS_FORWARD[6];2
LANE_COUT_BUS_FORWARD[7];2
LANE_COUT_BUS_FORWARD[8];2
LANE_COUT_BUS_FORWARD[9];2
LANE_COUT_BUS_FORWARD[10];2
LANE_COUT_BUS_FORWARD[11];2
LANE_COUT_BUS_FORWARD[12];2
LANE_COUT_BUS_FORWARD[13];2
LANE_COUT_BUS_FORWARD[14];2
LANE_COUT_BUS_FORWARD[15];2
LANE_COUT_BUS_FORWARD[16];2
LANE_COUT_BUS_FORWARD[17];2
LANE_COUT_BUS_FORWARD[18];2
P_CA_ALIGN_RX;2
P_CA_ALIGN_TX;2
P_CFG_INT;2
P_CFG_RDATA[0];2
P_CFG_RDATA[1];2
P_CFG_RDATA[2];2
P_CFG_RDATA[3];2
P_CFG_RDATA[4];2
P_CFG_RDATA[5];2
P_CFG_RDATA[6];2
P_CFG_RDATA[7];2
P_CFG_READY;2
P_PCS_LSM_SYNCED;2
P_PCS_RX_MCB_STATUS;2
P_RCLK2FABRIC;2
P_RDATA[0];2
P_RDATA[1];2
P_RDATA[2];2
P_RDATA[3];2
P_RDATA[4];2
P_RDATA[5];2
P_RDATA[6];2
P_RDATA[7];2
P_RDATA[8];2
P_RDATA[9];2
P_RDATA[10];2
P_RDATA[11];2
P_RDATA[12];2
P_RDATA[13];2
P_RDATA[14];2
P_RDATA[15];2
P_RDATA[16];2
P_RDATA[17];2
P_RDATA[18];2
P_RDATA[19];2
P_RDATA[20];2
P_RDATA[21];2
P_RDATA[22];2
P_RDATA[23];2
P_RDATA[24];2
P_RDATA[25];2
P_RDATA[26];2
P_RDATA[27];2
P_RDATA[28];2
P_RDATA[29];2
P_RDATA[30];2
P_RDATA[31];2
P_RDATA[32];2
P_RDATA[33];2
P_RDATA[34];2
P_RDATA[35];2
P_RDATA[36];2
P_RDATA[37];2
P_RDATA[38];2
P_RDATA[39];2
P_RDATA[40];2
P_RDATA[41];2
P_RDATA[42];2
P_RDATA[43];2
P_RDATA[44];2
P_RDATA[45];2
P_RDATA[46];2
P_RX_LS_DATA;2
P_RX_READY;2
P_RX_SATA_COMINIT;2
P_RX_SATA_COMWAKE;2
P_RX_SIGDET_STATUS;2
P_TCLK2FABRIC;2
P_TEST_STATUS[0];2
P_TEST_STATUS[1];2
P_TEST_STATUS[2];2
P_TEST_STATUS[3];2
P_TEST_STATUS[4];2
P_TEST_STATUS[5];2
P_TEST_STATUS[6];2
P_TEST_STATUS[7];2
P_TEST_STATUS[8];2
P_TEST_STATUS[9];2
P_TEST_STATUS[10];2
P_TEST_STATUS[11];2
P_TEST_STATUS[12];2
P_TEST_STATUS[13];2
P_TEST_STATUS[14];2
P_TEST_STATUS[15];2
P_TEST_STATUS[16];2
P_TEST_STATUS[17];2
P_TEST_STATUS[18];2
P_TEST_STATUS[19];2
P_TX_RXDET_STATUS;2
P_TX_SDN;2
P_TX_SDP;2
TXPCLK_PLL;2
APATTERN_STATUS_CIN;1
CLK_RX0;1
CLK_RX90;1
CLK_RX180;1
CLK_RX270;1
CLK_TXN;1
CLK_TXP;1
HSST_RST;1
LANE_CIN_BUS_FORWARD[0];1
LANE_CIN_BUS_FORWARD[1];1
LANE_CIN_BUS_FORWARD[2];1
LANE_CIN_BUS_FORWARD[3];1
LANE_CIN_BUS_FORWARD[4];1
LANE_CIN_BUS_FORWARD[5];1
LANE_CIN_BUS_FORWARD[6];1
LANE_CIN_BUS_FORWARD[7];1
LANE_CIN_BUS_FORWARD[8];1
LANE_CIN_BUS_FORWARD[9];1
LANE_CIN_BUS_FORWARD[10];1
LANE_CIN_BUS_FORWARD[11];1
LANE_CIN_BUS_FORWARD[12];1
LANE_CIN_BUS_FORWARD[13];1
LANE_CIN_BUS_FORWARD[14];1
LANE_CIN_BUS_FORWARD[15];1
LANE_CIN_BUS_FORWARD[16];1
LANE_CIN_BUS_FORWARD[17];1
LANE_CIN_BUS_FORWARD[18];1
PLL_LOCK_SEL;1
PLL_PD_I;1
PLL_REFCLK_I;1
PLL_RESET_I;1
P_CEB_ADETECT_EN;1
P_CFG_ADDR[0];1
P_CFG_ADDR[1];1
P_CFG_ADDR[2];1
P_CFG_ADDR[3];1
P_CFG_ADDR[4];1
P_CFG_ADDR[5];1
P_CFG_ADDR[6];1
P_CFG_ADDR[7];1
P_CFG_ADDR[8];1
P_CFG_ADDR[9];1
P_CFG_ADDR[10];1
P_CFG_ADDR[11];1
P_CFG_CLK;1
P_CFG_ENABLE;1
P_CFG_PSEL;1
P_CFG_RST;1
P_CFG_WDATA[0];1
P_CFG_WDATA[1];1
P_CFG_WDATA[2];1
P_CFG_WDATA[3];1
P_CFG_WDATA[4];1
P_CFG_WDATA[5];1
P_CFG_WDATA[6];1
P_CFG_WDATA[7];1
P_CFG_WRITE;1
P_CIM_CLK_ALIGNER_RX[0];1
P_CIM_CLK_ALIGNER_RX[1];1
P_CIM_CLK_ALIGNER_RX[2];1
P_CIM_CLK_ALIGNER_RX[3];1
P_CIM_CLK_ALIGNER_RX[4];1
P_CIM_CLK_ALIGNER_RX[5];1
P_CIM_CLK_ALIGNER_RX[6];1
P_CIM_CLK_ALIGNER_RX[7];1
P_CIM_CLK_ALIGNER_TX[0];1
P_CIM_CLK_ALIGNER_TX[1];1
P_CIM_CLK_ALIGNER_TX[2];1
P_CIM_CLK_ALIGNER_TX[3];1
P_CIM_CLK_ALIGNER_TX[4];1
P_CIM_CLK_ALIGNER_TX[5];1
P_CIM_CLK_ALIGNER_TX[6];1
P_CIM_CLK_ALIGNER_TX[7];1
P_CIM_DYN_DLY_SEL_RX;1
P_CIM_DYN_DLY_SEL_TX;1
P_CIM_START_ALIGN_RX;1
P_CIM_START_ALIGN_TX;1
P_CTLE_ADP_RST;1
P_FOR_PMA_TEST_MODE_N;1
P_FOR_PMA_TEST_SE_N[0];1
P_FOR_PMA_TEST_SE_N[1];1
P_LANE_PD;1
P_LANE_RST;1
P_PCS_CB_RST;1
P_PCS_FAREND_LOOP;1
P_PCS_MCB_EXT_EN;1
P_PCS_NEAREND_LOOP;1
P_PCS_RX_RST;1
P_PCS_TX_RST;1
P_PCS_WORD_ALIGN_EN;1
P_PMA_FAREND_PLOOP;1
P_PMA_NEAREND_PLOOP;1
P_PMA_NEAREND_SLOOP;1
P_RCLK2_FR_CORE;1
P_RXGEAR_SLIP;1
P_RX_BUSWIDTH[0];1
P_RX_BUSWIDTH[1];1
P_RX_BUSWIDTH[2];1
P_RX_CLK_FR_CORE;1
P_RX_HIGHZ;1
P_RX_LANE_PD;1
P_RX_PMA_RST;1
P_RX_POLARITY_INVERT;1
P_RX_RATE[0];1
P_RX_RATE[1];1
P_RX_RATE[2];1
P_RX_SDN;1
P_RX_SDP;1
P_TCLK2_FR_CORE;1
P_TDATA[0];1
P_TDATA[1];1
P_TDATA[2];1
P_TDATA[3];1
P_TDATA[4];1
P_TDATA[5];1
P_TDATA[6];1
P_TDATA[7];1
P_TDATA[8];1
P_TDATA[9];1
P_TDATA[10];1
P_TDATA[11];1
P_TDATA[12];1
P_TDATA[13];1
P_TDATA[14];1
P_TDATA[15];1
P_TDATA[16];1
P_TDATA[17];1
P_TDATA[18];1
P_TDATA[19];1
P_TDATA[20];1
P_TDATA[21];1
P_TDATA[22];1
P_TDATA[23];1
P_TDATA[24];1
P_TDATA[25];1
P_TDATA[26];1
P_TDATA[27];1
P_TDATA[28];1
P_TDATA[29];1
P_TDATA[30];1
P_TDATA[31];1
P_TDATA[32];1
P_TDATA[33];1
P_TDATA[34];1
P_TDATA[35];1
P_TDATA[36];1
P_TDATA[37];1
P_TDATA[38];1
P_TDATA[39];1
P_TDATA[40];1
P_TDATA[41];1
P_TDATA[42];1
P_TDATA[43];1
P_TDATA[44];1
P_TDATA[45];1
P_TEST_MODE_N;1
P_TEST_SE_N;1
P_TX_BEACON_EN;1
P_TX_BUSWIDTH[0];1
P_TX_BUSWIDTH[1];1
P_TX_BUSWIDTH[2];1
P_TX_CLK_FR_CORE;1
P_TX_DEEMP[0];1
P_TX_DEEMP[1];1
P_TX_LANE_PD_CLKPATH;1
P_TX_LANE_PD_DRIVER;1
P_TX_LANE_PD_PISO;1
P_TX_LS_DATA;1
P_TX_MARGIN[0];1
P_TX_MARGIN[1];1
P_TX_MARGIN[2];1
P_TX_PMA_RST;1
P_TX_RATE[0];1
P_TX_RATE[1];1
P_TX_RATE[2];1
P_TX_RXDET_REQ;1
P_TX_SWING;1
RATE_CHANGE;1
SYNC;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_GTP_HSSTLP_WRAPPER/PLL0_ENABLE.U_GTP_HSSTLP_PLL0/gophsst;gopHSST_PLL
Pin
PLL_CLK0;2
PLL_CLK90;2
PLL_CLK180;2
PLL_CLK270;2
PLL_PD_O;2
PLL_REFCLK_LANE_L;2
PLL_RST_O;2
PMA_PLL_READY_O;2
P_CFG_INT_PLL;2
P_CFG_RDATA_PLL[0];2
P_CFG_RDATA_PLL[1];2
P_CFG_RDATA_PLL[2];2
P_CFG_RDATA_PLL[3];2
P_CFG_RDATA_PLL[4];2
P_CFG_RDATA_PLL[5];2
P_CFG_RDATA_PLL[6];2
P_CFG_RDATA_PLL[7];2
P_CFG_READY_PLL;2
P_PLL_READY;2
P_REFCK2CORE;2
P_RESCAL_I_CODE_O[0];2
P_RESCAL_I_CODE_O[1];2
P_RESCAL_I_CODE_O[2];2
P_RESCAL_I_CODE_O[3];2
P_RESCAL_I_CODE_O[4];2
P_RESCAL_I_CODE_O[5];2
RATE_CHANGE_PLL;2
SYNC_PLL;2
P_CFG_ADDR_PLL[0];1
P_CFG_ADDR_PLL[1];1
P_CFG_ADDR_PLL[2];1
P_CFG_ADDR_PLL[3];1
P_CFG_ADDR_PLL[4];1
P_CFG_ADDR_PLL[5];1
P_CFG_ADDR_PLL[6];1
P_CFG_ADDR_PLL[7];1
P_CFG_ADDR_PLL[8];1
P_CFG_ADDR_PLL[9];1
P_CFG_ADDR_PLL[10];1
P_CFG_ADDR_PLL[11];1
P_CFG_CLK_PLL;1
P_CFG_ENABLE_PLL;1
P_CFG_PSEL_PLL;1
P_CFG_RST_PLL;1
P_CFG_WDATA_PLL[0];1
P_CFG_WDATA_PLL[1];1
P_CFG_WDATA_PLL[2];1
P_CFG_WDATA_PLL[3];1
P_CFG_WDATA_PLL[4];1
P_CFG_WDATA_PLL[5];1
P_CFG_WDATA_PLL[6];1
P_CFG_WDATA_PLL[7];1
P_CFG_WRITE_PLL;1
P_FOR_PMA_TEST_MODE_N;1
P_FOR_PMA_TEST_SE_N;1
P_LANE_SYNC;1
P_PLLPOWERDOWN;1
P_PLL_LOCKDET_RST_I;1
P_PLL_REF_CLK;1
P_PLL_RST;1
P_RATE_CHANGE_TCLK_ON;1
P_RESCAL_I_CODE_I[0];1
P_RESCAL_I_CODE_I[1];1
P_RESCAL_I_CODE_I[2];1
P_RESCAL_I_CODE_I[3];1
P_RESCAL_I_CODE_I[4];1
P_RESCAL_I_CODE_I[5];1
P_RESCAL_RST_I;1
P_TEST_MODE_N;1
P_TEST_SE_N;1
REFCLK_CML_N;1
REFCLK_CML_P;1
TXPCLK_PLL_SELECTED;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N13_1_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N13_1_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N13_1_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N13_1_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N13_1_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N13_1_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N13_1_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N13_1_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N13_1_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N36_12/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N321_37[24]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[5]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N81_18_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[9]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[10]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/data_af_align[26]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/signal_b_ff/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_1[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_1[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_sync/sig_async_ff/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_1[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_1[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_1[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_2[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_1[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_1[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_1[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_2[0]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N321_37[26]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_2[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_2[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_2[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_2[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_1[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_2[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_2[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_2[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_1[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/signal_b_neg/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_16/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N13_1_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[9]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N112_13/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N112_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N151_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[2]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/N36_19/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/P_PLL_RST/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/pll_fsm_reg[2]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[5]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[3]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N36_9/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[6]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[7]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/pll_fsm_reg[1]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N103_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[10]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[11]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_14/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[14]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[15]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N36_19/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/signal_deb_pre/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/pll_fsm_reg[3]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/N13_1_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N215_ac3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N283_ac4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N204_1_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N204_1_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N204_1_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N204_1_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N204_1_5/gateop;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N204_1_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N204_1_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N204_1_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N204_1_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[10]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr1[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N247_mux4_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N247_mux9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N413_10/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N404_10/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/signal_deb_pre/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N233_1_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[6]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N404_11/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N35_ac3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/P_PCS_RX_RST/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N470_3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr4[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_fsm[3:0]_57_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/o_rxlane_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[5]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[8]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/P_RX_LANE_PD/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N387_9/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N95/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr1[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr1[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr1[4]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N243/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N404_9/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2[12]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N80_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N654_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_we_n_2[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr4[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr4[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr4[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr4[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N146/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N298_8/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N13_1_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N13_1_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N13_1_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N13_1_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N13_1_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N13_1_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N13_1_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N13_1_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N13_1_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N36_23/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt[9]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt[5]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt[7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N36_20/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt[10]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N253_2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/N333/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/signal_b_ff/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/signal_b_neg/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_sync/sig_async_ff/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/N13_1_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/N36_20/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/N36_23/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N13_1_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N443_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/signal_b_ff/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/signal_deb_pre/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr4[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_sync/sig_async_ff/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N304_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N314_2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N314_10/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/P_TX_PMA_RST/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/P_TX_LANE_PD_CLKPATH/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/P_TX_LANE_PD_DRIVER/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/P_TX_LANE_PD_PISO/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N123_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/o_txlane_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr[5]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N387_12/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N65_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_reg[1]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_reg[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/P_PCS_TX_RST/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr1[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/i_txd_2_reg[1]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N259/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N318/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N410_4_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/data_done/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N321_37[25]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N321_37[7]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/data_af_align[1]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N321_37[4]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N321_37[6]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N321_37[10]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N307/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N321_37[23]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N321_37[16]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N321_37[13]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N321_37[17]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N321_37[15]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N321_37[14]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/data_af_align[4]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N321_37[29]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/N249_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N321_37[22]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N321_37[18]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N321_37[19]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N321_37[20]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N321_37[21]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/data_af_align[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/data_af_align[2]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/N239_4/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N321_37[28]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N484_3_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N321_37[27]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/data_af_align[24]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N321_37[30]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/data_af_align[8]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N321_37[31]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N321_37[8]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N596_25_or[0]_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N161_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/error/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N484_3_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N333_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N484_3_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N505/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N259_2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N528/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N410_2_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N333_10/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N596_25_or[1]_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N596_25_or[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N321_37[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/data_af_align[7]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/data_af_align[5]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/data_af_align[15]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/data_af_align[14]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/data_af_align[6]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N321_37[9]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/data_af_align[11]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/data_af_align[20]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/data_af_align[13]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/data_af_align[17]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/data_af_align[16]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/data_af_align[12]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N321_37[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/data_af_align[9]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/data_af_align[23]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/data_af_align[18]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/data_af_align[22]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_22/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/data_af_align[19]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/i_txd_2_reg[5]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/data_af_align[21]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/mr0[13]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/N239_45/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/data_af_align[29]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/data_af_align[25]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/data_af_align[27]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/data_af_align[28]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N321_37[11]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/data_af_align[30]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N321_37[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/data_af_align[31]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/data_af_align[3]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/data_valid/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N321_37[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg8[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg8[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg8[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg8[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg8[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg8[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg8[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg8[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg16[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg16[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg16[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg16[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg16[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg16[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg16[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg16[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg16[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg16[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg16[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg16[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg16[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg16[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg16[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg16[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24[16]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24[17]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24[18]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24[19]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24[20]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24[21]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24[22]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24[23]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32[16]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32[17]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32[18]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32[19]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32[20]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32[21]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32[22]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32[23]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32[24]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32[25]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32[26]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32[27]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32[28]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32[29]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32[30]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32[31]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/skip/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/nextstate[0]/opit_0;gopLATCH
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/nextstate[1]/opit_0;gopLATCH
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/nextstate[2]/opit_0;gopLATCH
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N591/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/state[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/state[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/state[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/i_txk_2_reg[0]/opit_0_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/i_txd_2_reg[24]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/i_txd_2_reg[12]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/N83_mux15_7/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/i_txd_2_reg[20]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/i_txd_2_reg[10]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/sfp_txdata[1]/opit_0_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/i_txd_2_reg[23]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/addr[10]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/i_txd_2_reg[26]/opit_0_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N410_4_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/i_txd_2_reg[3]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/mux_inst/porten_reg[1]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/mux_inst/porten_reg[2]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/N68/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/decoder_inst/N56_5_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[0].mydebugger_inst/N64.eq_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/sfp_txportdata[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/sfp_txdata[4]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/sfp_txdata[15]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/sfp_txdata[13]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/sfp_txdata[22]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/sfp_txdata[11]/opit_0_L6QL5Q;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/sfp_txdata[20]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[51]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/sfp_txportdata[13]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/sfp_txportdata[15]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/sfp_txdata[24]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/sfp_txdatavalid/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/txstate_reg[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/sfp_txportdata[23]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/sfp_txportdata[8]/opit_0_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/sfp_txportdata[11]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/sfp_txportdata[20]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/sfp_txportdata[22]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/sfp_txdata[23]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/trigdone_reg[1]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/trigdone_reg[2]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/sfp_txportdata[5]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/sfp_txportdatalast/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[35]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[1].genblk1[3].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/trigger_sel[2]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/sfp_txdata[8]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/genblk3[0].genblk1[2].trigger_1bit_inst/trig_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/N323_27/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/txstate_reg[1]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/txstate_reg[2]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/cmddata[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
g_out_obuf[0]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
g_out_obuf[0]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
g_out_obuf[1]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
g_out_obuf[1]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
g_out_obuf[2]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
g_out_obuf[2]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
g_out_obuf[3]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
g_out_obuf[3]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
g_out_obuf[4]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
g_out_obuf[4]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
g_out_obuf[5]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
g_out_obuf[5]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
g_out_obuf[6]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
g_out_obuf[6]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
g_out_obuf[7]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
g_out_obuf[7]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
hd_scl_obuf/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
hd_scl_obuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
hs_out_obuf/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
hs_out_obuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
i_p_refckn_1_ibuf_hsst;gopSPAD
Pin
PAD;3
SPAD;2

Inst
i_p_refckp_1_ibuf_hsst;gopSPAD
Pin
PAD;3
SPAD;2

Inst
iolotcmp_6;gopIOLOTCMP
Pin
O;2
T;2
IN;1
TS;1

Inst
iolotcmp_7;gopIOLOTCMP
Pin
O;2
T;2
IN;1
TS;1

Inst
iolotcmp_8;gopIOLOTCMP
Pin
O;2
T;2
IN;1
TS;1

Inst
iolotcmp_9;gopIOLOTCMP
Pin
O;2
T;2
IN;1
TS;1

Inst
led_obuf[0]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
led_obuf[0]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
led_obuf[1]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
led_obuf[1]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
led_obuf[2]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
led_obuf[2]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
led_obuf[3]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
led_obuf[3]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
led_obuf[4]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
led_obuf[4]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
led_obuf[5]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
led_obuf[5]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
led_obuf[6]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
led_obuf[6]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
led_obuf[7]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
led_obuf[7]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
mem_rst_n_obuf/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
mem_rst_n_obuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
IN_DYN_EN;1
T;1

Inst
ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/trans_byte_max[0]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/addr[1]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[0]_ce_fix/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N3_1/opit_0;gopINV
Pin
Z;2
I;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/N120_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N14_20/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/N499_inv/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N536_5_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/addr[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N556_4/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N403_17/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[0]/opit_0_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
N23_3/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N559_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/dri_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N156_ac3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/dri_cnt[4:0]_9/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/w_r_7/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/busy_1d/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/addr[10]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/addr[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/addr[11]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/addr[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/send_data[1]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/data_in[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/addr[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/data_in[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/data_in[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N580/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/busy/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_index[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_index[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_index[5]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/iic_trig/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/data_in[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state_reg[0]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/data_in[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/data_in[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/N21[11]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/send_data[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N403_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[2]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[3]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[4]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[5]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[6]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[7]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[8]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[9]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[10]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[11]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[12]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[13]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[14]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[15]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[16]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[17]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[18]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[19]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[21]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/N114_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/dri_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/dri_cnt[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/dri_cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_index[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N403_22/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N382/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/N120_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/w_r_1d/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state_reg[5]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[1]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/w_r/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N403_12/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N537_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/N461_9_or[0]_2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/N461_9_or[1]_2/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/scl_out/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/N493_and[0][2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/N493_or[0]_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt[1]/opit_0_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/N445/opit_0;gopINV
Pin
Z;2
I;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/N461_9_or[1]_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/trans_byte[0]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N589/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
rstn_1ms[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
rstn_1ms[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/scl_out_ce_fix_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/addr[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/N313_7/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/N495/opit_0;gopINV
Pin
Z;2
I;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[2]/opit_0_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/state_reg[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/start_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/sda_out/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/data_out[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/data_out[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/data_out[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/data_out[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/data_out[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/data_out[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/data_out[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/data_out[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt[3]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt[4]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
N104_10/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/pluse_2d/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/trans_bit[1]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[1]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[3]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[5]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/state_fsm[2:0]_57/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/send_data[2]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/send_data[3]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/send_data[4]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/send_data[5]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/send_data[6]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/send_data[7]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/N504/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/trans_byte[1]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/twr_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
rstn_1ms[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/state_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/state_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/state_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/dri_cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/N21[9]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/state_reg[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/byte_over/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/trans_bit[2]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/N50/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/trans_byte[2]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/N493_or[0]_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/trans_byte[3]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/N461_8_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
rstn_1ms[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/trans_byte_max[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/N315_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[3]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N62_ac2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/state_reg[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N14_19/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/w_r_2d/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
pixclk_out_obuf/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
pixclk_out_obuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
pll_inst/u_gpll/gpll_inst;gopGPLL
Pin
APB_RDATA[0];2
APB_RDATA[1];2
APB_RDATA[2];2
APB_RDATA[3];2
APB_RDATA[4];2
APB_RDATA[5];2
APB_RDATA[6];2
APB_RDATA[7];2
APB_RDATA[8];2
APB_RDATA[9];2
APB_RDATA[10];2
APB_RDATA[11];2
APB_RDATA[12];2
APB_RDATA[13];2
APB_RDATA[14];2
APB_RDATA[15];2
APB_READY;2
CLKOUT0;2
CLKOUT0N;2
CLKOUT1;2
CLKOUT1N;2
CLKOUT2;2
CLKOUT2N;2
CLKOUT3;2
CLKOUT3N;2
CLKOUT4;2
CLKOUT5;2
CLKOUT6;2
CLKOUTF;2
CLKOUTFN;2
DPS_DONE;2
LOCK;2
APB_ADDR[0];1
APB_ADDR[1];1
APB_ADDR[2];1
APB_ADDR[3];1
APB_ADDR[4];1
APB_CLK;1
APB_EN;1
APB_RST_N;1
APB_SEL;1
APB_WDATA[0];1
APB_WDATA[1];1
APB_WDATA[2];1
APB_WDATA[3];1
APB_WDATA[4];1
APB_WDATA[5];1
APB_WDATA[6];1
APB_WDATA[7];1
APB_WDATA[8];1
APB_WDATA[9];1
APB_WDATA[10];1
APB_WDATA[11];1
APB_WDATA[12];1
APB_WDATA[13];1
APB_WDATA[14];1
APB_WDATA[15];1
APB_WRITE;1
CLKFB;1
CLKIN1;1
CLKIN2;1
CLKIN_SEL;1
CLKOUT0_SYN;1
CLKOUT1_SYN;1
CLKOUT2_SYN;1
CLKOUT3_SYN;1
CLKOUT4_SYN;1
CLKOUT5_SYN;1
CLKOUT6_SYN;1
CLKOUTF_SYN;1
DPS_CLK;1
DPS_DIR;1
DPS_EN;1
PLL_PWD;1
RST;1

Inst
r_out_obuf[0]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
r_out_obuf[0]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
r_out_obuf[1]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
r_out_obuf[1]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
r_out_obuf[2]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
r_out_obuf[2]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
r_out_obuf[3]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
r_out_obuf[3]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
r_out_obuf[4]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
r_out_obuf[4]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
r_out_obuf[5]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
r_out_obuf[5]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
r_out_obuf[6]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
r_out_obuf[6]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
r_out_obuf[7]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
r_out_obuf[7]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
rck_obuf/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
rck_obuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N14_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
rstn_1ms[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
rstn_1ms[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
rstn_1ms[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
N16/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
rstn_1ms[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
rstn_1ms[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
rstn_1ms[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/N0/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
rstn_1ms[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
rstn_1ms[10]/opit_0_inv_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
rstn_1ms[12]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ms7210_ctrl_iic_top_inst/iic_dri/N434/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/addr[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
rstn_in_ibuf/opit_0;gopIBUF
Pin
ADC_IN;3
O;2
DO;1
DO_NDRV;1
I;1
INBUF_DYN_DIS_N;1

Inst
rstn_in_ibuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
rstn_out_obuf/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
rstn_out_obuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
sck_obuf/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
sck_obuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
sd_clk_obuf/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
sd_clk_obuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
sd_cs_n_obuf/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
sd_cs_n_obuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
sd_ctrl_inst/sd_init_inst/N217_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_init_inst/cs_n/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/N163_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_init_inst/N145_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_init_inst/N243/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_init_inst/N247_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_offset_cnt[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/N289_12/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_read_inst/N414_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_init_inst/cnt_wait[4]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/cnt_cmd_bit[5]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/state_reg[8]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/N263_10/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_init_inst/N263_11/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_init_inst/state_fsm[3:0]_58/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_init_inst/state_fsm[3:0]_11_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_init_inst/N435_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_init_inst/N363_7/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/N8/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_init_inst/cnt_ack_bit[0]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/N391_and[0]_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_init_inst/N410_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_init_inst/N423_0_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_init_inst/N366_or[0]_2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_read_inst/cnt_end[2]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/ack_data[0]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/ack_data[2]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/ack_data[4]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/ack_data[6]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/ack_data[8]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/ack_data[10]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/ack_data[12]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/ack_data[14]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/ack_data[16]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/ack_data[18]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/ack_data[20]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/ack_data[22]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/ack_data[24]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/ack_data[26]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/ack_data[28]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/ack_data[30]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/ack_data[32]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/ack_data[34]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/ack_data[36]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/ack_data[38]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/cnt_ack_bit[3]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/cnt_ack_bit[1]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/cnt_ack_bit[5]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/cnt_ack_bit[4]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/cnt_ack_bit[7]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/cnt_ack_bit[6]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.fsub_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_init_inst/N206_8/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_init_inst/cnt_cmd_bit[2]/opit_0_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/cnt_cmd_bit[3]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/cnt_cmd_bit[4]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/N109_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/N107_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_init_inst/cnt_wait[1]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/cnt_wait[3]/opit_0_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/state_reg[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/cnt_wait[5]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/cnt_wait[6]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/N263/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_init_inst/mosi/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/init_end/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/miso_dly/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/ack_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/cnt_rd[4]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/cnt_end[1]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/N391_and[0]_2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
data_rd_ctrl_inst/N46_1_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_init_inst/state_reg[2]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/state_reg[5]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/state_reg[4]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/state_reg[7]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/state_reg[6]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/N363_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_init_inst/state_reg[9]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_init_inst/N173_mux5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_init_inst/state_reg[1]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/N147/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_read_inst/N182_mux7_11/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_read_inst/N134_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_read_inst/N244_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_read_inst/N112_34/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_read_inst/N112_21/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_read_inst/N112_15_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
sd_ctrl_inst/sd_read_inst/N112_29/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N175_13/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_read_inst/mosi/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/N450_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_read_inst/N182_mux11_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_read_inst/cnt_data_num[1]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/rd_data_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/N409/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_read_inst/N255_7/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_read_inst/N244_12/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_read_inst/N232_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_read_inst/state_reg[2]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/N414/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_read_inst/N275_31/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/txcnt[1]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/cnt_ack_bit[0]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/state_fsm[2:0]_32/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
data_rd_ctrl_inst/N92/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_read_inst/byte_head[5]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N64.eq_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_read_inst/ack_data[0]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/ack_data[2]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/ack_data[4]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/ack_data[6]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/cnt_ack_bit[1]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/byte_head[3]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/byte_head[9]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/decoder_inst/addr[12]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/byte_head[10]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/N69_23/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_read_inst/byte_head[13]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/byte_head[14]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/byte_head[15]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/byte_head[1]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/cnt_data_bit[0]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/state_fsm[2:0]_56/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_read_inst/cnt_ack_bit[5]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/cnt_ack_bit[4]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/cnt_ack_bit[7]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/cnt_ack_bit[6]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/rd_addr[25]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/rd_data_reg[0]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/cnt_cmd_bit[4]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/cnt_cmd_bit[5]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/rd_addr[17]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/cnt_cmd_bit[6]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/cnt_cmd_bit[7]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
data_rd_ctrl_inst/rd_addr[21]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/cnt_data_bit[2]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/cnt_data_bit[3]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/byte_head[11]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/cnt_data_num[9]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/cnt_data_num[2]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/cnt_data_num[3]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/cnt_data_num[4]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/N69_19/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_read_inst/cnt_data_num[6]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/cnt_data_num[7]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/cnt_data_num[8]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/cnt_data_num[0]/opit_0_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/cnt_data_num[10]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/cnt_data_num[11]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N30.eq_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_read_inst/cs_n/opit_0_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/N7/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_read_inst/state_reg[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/state_reg[1]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/rd_data[3]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/rd_data[5]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/rd_data[7]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[192]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/rd_data[11]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/rd_data[13]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/rd_data[15]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[43]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/cnt_data_num[5]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N45_1_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_read_inst/rd_data_reg[4]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/rd_data_reg[6]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/rd_data_reg[8]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/rd_data_reg[12]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/rd_data_reg[14]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/rd_data_reg[15]/opit_0_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/adj_wrdata_mask_3[57]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
data_rd_ctrl_inst/rd_addr[29]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/cnt_ack_bit[3]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/state_reg[4]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
sd_ctrl_inst/sd_read_inst/N112_26/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_ctrl_inst/sd_read_inst/state_reg[3]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
debugtest_top_inst/generate_module[2].mydebugger_inst/N175_15/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.fsub_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
sd_miso_ibuf/opit_0;gopIBUF
Pin
ADC_IN;3
O;2
DO;1
DO_NDRV;1
I;1
INBUF_DYN_DIS_N;1

Inst
sd_miso_ibuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
sd_mosi_obuf/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
sd_mosi_obuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
ser_obuf/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
ser_obuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
sys_clk_ibuf/opit_0;gopIBUF
Pin
ADC_IN;3
O;2
DO;1
DO_NDRV;1
I;1
INBUF_DYN_DIS_N;1

Inst
sys_clk_ibuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_pll/u_gpll/gpll_inst;gopGPLL
Pin
APB_RDATA[0];2
APB_RDATA[1];2
APB_RDATA[2];2
APB_RDATA[3];2
APB_RDATA[4];2
APB_RDATA[5];2
APB_RDATA[6];2
APB_RDATA[7];2
APB_RDATA[8];2
APB_RDATA[9];2
APB_RDATA[10];2
APB_RDATA[11];2
APB_RDATA[12];2
APB_RDATA[13];2
APB_RDATA[14];2
APB_RDATA[15];2
APB_READY;2
CLKOUT0;2
CLKOUT0N;2
CLKOUT1;2
CLKOUT1N;2
CLKOUT2;2
CLKOUT2N;2
CLKOUT3;2
CLKOUT3N;2
CLKOUT4;2
CLKOUT5;2
CLKOUT6;2
CLKOUTF;2
CLKOUTFN;2
DPS_DONE;2
LOCK;2
APB_ADDR[0];1
APB_ADDR[1];1
APB_ADDR[2];1
APB_ADDR[3];1
APB_ADDR[4];1
APB_CLK;1
APB_EN;1
APB_RST_N;1
APB_SEL;1
APB_WDATA[0];1
APB_WDATA[1];1
APB_WDATA[2];1
APB_WDATA[3];1
APB_WDATA[4];1
APB_WDATA[5];1
APB_WDATA[6];1
APB_WDATA[7];1
APB_WDATA[8];1
APB_WDATA[9];1
APB_WDATA[10];1
APB_WDATA[11];1
APB_WDATA[12];1
APB_WDATA[13];1
APB_WDATA[14];1
APB_WDATA[15];1
APB_WRITE;1
CLKFB;1
CLKIN1;1
CLKIN2;1
CLKIN_SEL;1
CLKOUT0_SYN;1
CLKOUT1_SYN;1
CLKOUT2_SYN;1
CLKOUT3_SYN;1
CLKOUT4_SYN;1
CLKOUT5_SYN;1
CLKOUT6_SYN;1
CLKOUTF_SYN;1
DPS_CLK;1
DPS_DIR;1
DPS_EN;1
PLL_PWD;1
RST;1

Inst
vga_ctrl_inst/cnt_h[6]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
vga_ctrl_inst/N26_1_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
vga_ctrl_inst/cnt_v[1]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
vga_ctrl_inst/N41_mux4_7/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/N55_mux6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
vga_ctrl_inst/N111_12/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N9_sum5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt1[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[8]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[21]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
vga_ctrl_inst/cnt_h[2]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
vga_ctrl_inst/cnt_h[4]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
vga_ctrl_inst/cnt_h[3]/opit_0_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
vga_ctrl_inst/N6_1_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
vga_ctrl_inst/cnt_h[9]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
vga_ctrl_inst/cnt_h[7]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
vga_ctrl_inst/cnt_h[8]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/N1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N36.eq_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
vga_ctrl_inst/cnt_v[2]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
vga_ctrl_inst/cnt_v[4]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
vga_ctrl_inst/cnt_v[3]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
vga_ctrl_inst/cnt_v[9]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
vga_ctrl_inst/cnt_v[5]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
vga_ctrl_inst/cnt_v[6]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
vga_ctrl_inst/cnt_v[7]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
vga_ctrl_inst/cnt_v[8]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[11]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
vs_out_obuf/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
vs_out_obuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
VCC_0;gopVCC
Pin
Z;2

Inst
VCC_1;gopVCC
Pin
Z;2

Inst
VCC_2;gopVCC
Pin
Z;2

Inst
VCC_3;gopVCC
Pin
Z;2

Inst
VCC_4;gopVCC
Pin
Z;2

Inst
VCC_5;gopVCC
Pin
Z;2

Inst
VCC_6;gopVCC
Pin
Z;2

Inst
VCC_7;gopVCC
Pin
Z;2

Inst
VCC_8;gopVCC
Pin
Z;2

Inst
VCC_9;gopVCC
Pin
Z;2

Inst
VCC_10;gopVCC
Pin
Z;2

Inst
VCC_11;gopVCC
Pin
Z;2

Inst
VCC_12;gopVCC
Pin
Z;2

Inst
VCC_13;gopVCC
Pin
Z;2

Inst
VCC_14;gopVCC
Pin
Z;2

Inst
VCC_15;gopVCC
Pin
Z;2

Inst
VCC_16;gopVCC
Pin
Z;2

Inst
VCC_17;gopVCC
Pin
Z;2

Inst
VCC_18;gopVCC
Pin
Z;2

Inst
VCC_19;gopVCC
Pin
Z;2

Inst
VCC_20;gopVCC
Pin
Z;2

Inst
VCC_21;gopVCC
Pin
Z;2

Inst
VCC_22;gopVCC
Pin
Z;2

Inst
VCC_23;gopVCC
Pin
Z;2

Inst
VCC_24;gopVCC
Pin
Z;2

Inst
VCC_25;gopVCC
Pin
Z;2

Inst
VCC_26;gopVCC
Pin
Z;2

Inst
VCC_27;gopVCC
Pin
Z;2

Inst
VCC_28;gopVCC
Pin
Z;2

Inst
VCC_29;gopVCC
Pin
Z;2

Inst
VCC_30;gopVCC
Pin
Z;2

Inst
VCC_31;gopVCC
Pin
Z;2

Inst
VCC_32;gopVCC
Pin
Z;2

Inst
VCC_33;gopVCC
Pin
Z;2

Inst
VCC_34;gopVCC
Pin
Z;2

Inst
VCC_35;gopVCC
Pin
Z;2

Inst
VCC_36;gopVCC
Pin
Z;2

Inst
VCC_37;gopVCC
Pin
Z;2

Inst
VCC_38;gopVCC
Pin
Z;2

Inst
VCC_39;gopVCC
Pin
Z;2

Inst
VCC_40;gopVCC
Pin
Z;2

Inst
VCC_41;gopVCC
Pin
Z;2

Inst
VCC_42;gopVCC
Pin
Z;2

Inst
VCC_43;gopVCC
Pin
Z;2

Inst
VCC_44;gopVCC
Pin
Z;2

Inst
VCC_45;gopVCC
Pin
Z;2

Inst
VCC_46;gopVCC
Pin
Z;2

Inst
VCC_47;gopVCC
Pin
Z;2

Inst
VCC_48;gopVCC
Pin
Z;2

Inst
VCC_49;gopVCC
Pin
Z;2

Inst
VCC_50;gopVCC
Pin
Z;2

Inst
VCC_51;gopVCC
Pin
Z;2

Inst
VCC_52;gopVCC
Pin
Z;2

Inst
VCC_53;gopVCC
Pin
Z;2

Inst
VCC_54;gopVCC
Pin
Z;2

Inst
VCC_55;gopVCC
Pin
Z;2

Inst
VCC_56;gopVCC
Pin
Z;2

Inst
VCC_57;gopVCC
Pin
Z;2

Inst
VCC_58;gopVCC
Pin
Z;2

Inst
VCC_59;gopVCC
Pin
Z;2

Inst
VCC_60;gopVCC
Pin
Z;2

Inst
VCC_61;gopVCC
Pin
Z;2

Inst
VCC_62;gopVCC
Pin
Z;2

Inst
VCC_63;gopVCC
Pin
Z;2

Inst
VCC_64;gopVCC
Pin
Z;2

Inst
VCC_65;gopVCC
Pin
Z;2

Inst
VCC_66;gopVCC
Pin
Z;2

Inst
VCC_67;gopVCC
Pin
Z;2

Inst
VCC_68;gopVCC
Pin
Z;2

Inst
VCC_69;gopVCC
Pin
Z;2

Inst
VCC_70;gopVCC
Pin
Z;2

Inst
VCC_71;gopVCC
Pin
Z;2

Inst
VCC_72;gopVCC
Pin
Z;2

Inst
VCC_73;gopVCC
Pin
Z;2

Inst
VCC_74;gopVCC
Pin
Z;2

Inst
VCC_75;gopVCC
Pin
Z;2

Inst
VCC_76;gopVCC
Pin
Z;2

Inst
VCC_77;gopVCC
Pin
Z;2

Inst
VCC_78;gopVCC
Pin
Z;2

Inst
VCC_79;gopVCC
Pin
Z;2

Inst
VCC_80;gopVCC
Pin
Z;2

Inst
VCC_81;gopVCC
Pin
Z;2

Inst
VCC_82;gopVCC
Pin
Z;2

Inst
VCC_83;gopVCC
Pin
Z;2

Inst
VCC_84;gopVCC
Pin
Z;2

Inst
VCC_85;gopVCC
Pin
Z;2

Inst
VCC_86;gopVCC
Pin
Z;2

Inst
VCC_87;gopVCC
Pin
Z;2

Inst
VCC_88;gopVCC
Pin
Z;2

Inst
VCC_89;gopVCC
Pin
Z;2

Inst
VCC_90;gopVCC
Pin
Z;2

Inst
VCC_91;gopVCC
Pin
Z;2

Inst
VCC_92;gopVCC
Pin
Z;2

Inst
VCC_93;gopVCC
Pin
Z;2

Inst
VCC_94;gopVCC
Pin
Z;2

Inst
VCC_95;gopVCC
Pin
Z;2

Inst
VCC_96;gopVCC
Pin
Z;2

Inst
VCC_97;gopVCC
Pin
Z;2

Inst
VCC_98;gopVCC
Pin
Z;2

Inst
VCC_99;gopVCC
Pin
Z;2

Inst
VCC_100;gopVCC
Pin
Z;2

Inst
VCC_101;gopVCC
Pin
Z;2

Inst
VCC_102;gopVCC
Pin
Z;2

Inst
VCC_103;gopVCC
Pin
Z;2

Inst
VCC_104;gopVCC
Pin
Z;2

Inst
VCC_105;gopVCC
Pin
Z;2

Inst
VCC_106;gopVCC
Pin
Z;2

Inst
VCC_107;gopVCC
Pin
Z;2

Inst
VCC_108;gopVCC
Pin
Z;2

Inst
VCC_109;gopVCC
Pin
Z;2

Inst
VCC_110;gopVCC
Pin
Z;2

Inst
VCC_111;gopVCC
Pin
Z;2

Inst
VCC_112;gopVCC
Pin
Z;2

Inst
VCC_113;gopVCC
Pin
Z;2

Inst
VCC_114;gopVCC
Pin
Z;2

Inst
VCC_115;gopVCC
Pin
Z;2

Inst
VCC_116;gopVCC
Pin
Z;2

Inst
VCC_117;gopVCC
Pin
Z;2

Inst
VCC_118;gopVCC
Pin
Z;2

Inst
VCC_119;gopVCC
Pin
Z;2

Inst
VCC_120;gopVCC
Pin
Z;2

Inst
VCC_121;gopVCC
Pin
Z;2

Inst
VCC_122;gopVCC
Pin
Z;2

Inst
VCC_123;gopVCC
Pin
Z;2

Inst
VCC_124;gopVCC
Pin
Z;2

Inst
VCC_125;gopVCC
Pin
Z;2

Inst
VCC_126;gopVCC
Pin
Z;2

Inst
VCC_127;gopVCC
Pin
Z;2

Inst
VCC_128;gopVCC
Pin
Z;2

Inst
VCC_129;gopVCC
Pin
Z;2

Inst
VCC_130;gopVCC
Pin
Z;2

Inst
VCC_131;gopVCC
Pin
Z;2

Inst
VCC_132;gopVCC
Pin
Z;2

Inst
VCC_133;gopVCC
Pin
Z;2

Inst
VCC_134;gopVCC
Pin
Z;2

Inst
VCC_135;gopVCC
Pin
Z;2

Inst
VCC_136;gopVCC
Pin
Z;2

Inst
VCC_137;gopVCC
Pin
Z;2

Inst
VCC_138;gopVCC
Pin
Z;2

Inst
VCC_139;gopVCC
Pin
Z;2

Inst
VCC_140;gopVCC
Pin
Z;2

Inst
VCC_141;gopVCC
Pin
Z;2

Inst
VCC_142;gopVCC
Pin
Z;2

Inst
VCC_143;gopVCC
Pin
Z;2

Inst
VCC_144;gopVCC
Pin
Z;2

Inst
VCC_145;gopVCC
Pin
Z;2

Inst
VCC_146;gopVCC
Pin
Z;2

Inst
VCC_147;gopVCC
Pin
Z;2

Inst
VCC_148;gopVCC
Pin
Z;2

Inst
VCC_149;gopVCC
Pin
Z;2

Inst
VCC_150;gopVCC
Pin
Z;2

Inst
VCC_151;gopVCC
Pin
Z;2

Inst
VCC_152;gopVCC
Pin
Z;2

Inst
VCC_153;gopVCC
Pin
Z;2

Inst
VCC_154;gopVCC
Pin
Z;2

Inst
VCC_155;gopVCC
Pin
Z;2

Inst
VCC_156;gopVCC
Pin
Z;2

Inst
VCC_157;gopVCC
Pin
Z;2

Inst
VCC_158;gopVCC
Pin
Z;2

Inst
VCC_159;gopVCC
Pin
Z;2

Inst
VCC_160;gopVCC
Pin
Z;2

Inst
VCC_161;gopVCC
Pin
Z;2

Inst
VCC_162;gopVCC
Pin
Z;2

Inst
VCC_163;gopVCC
Pin
Z;2

Inst
VCC_164;gopVCC
Pin
Z;2

Inst
VCC_165;gopVCC
Pin
Z;2

Inst
VCC_166;gopVCC
Pin
Z;2

Inst
VCC_167;gopVCC
Pin
Z;2

Inst
VCC_168;gopVCC
Pin
Z;2

Inst
VCC_169;gopVCC
Pin
Z;2

Inst
VCC_170;gopVCC
Pin
Z;2

Inst
VCC_171;gopVCC
Pin
Z;2

Inst
VCC_172;gopVCC
Pin
Z;2

Inst
VCC_173;gopVCC
Pin
Z;2

Inst
VCC_174;gopVCC
Pin
Z;2

Inst
VCC_175;gopVCC
Pin
Z;2

Inst
VCC_176;gopVCC
Pin
Z;2

Inst
VCC_177;gopVCC
Pin
Z;2

Inst
VCC_178;gopVCC
Pin
Z;2

Inst
VCC_179;gopVCC
Pin
Z;2

Inst
VCC_180;gopVCC
Pin
Z;2

Inst
VCC_181;gopVCC
Pin
Z;2

Inst
VCC_182;gopVCC
Pin
Z;2

Inst
VCC_183;gopVCC
Pin
Z;2

Inst
VCC_184;gopVCC
Pin
Z;2

Inst
VCC_185;gopVCC
Pin
Z;2

Inst
VCC_186;gopVCC
Pin
Z;2

Inst
VCC_187;gopVCC
Pin
Z;2

Inst
VCC_188;gopVCC
Pin
Z;2

Inst
VCC_189;gopVCC
Pin
Z;2

Inst
VCC_190;gopVCC
Pin
Z;2

Inst
VCC_191;gopVCC
Pin
Z;2

Inst
VCC_192;gopVCC
Pin
Z;2

Inst
VCC_193;gopVCC
Pin
Z;2

Inst
VCC_194;gopVCC
Pin
Z;2

Inst
VCC_195;gopVCC
Pin
Z;2

Inst
VCC_196;gopVCC
Pin
Z;2

Inst
VCC_197;gopVCC
Pin
Z;2

Inst
VCC_198;gopVCC
Pin
Z;2

Inst
VCC_199;gopVCC
Pin
Z;2

Inst
VCC_200;gopVCC
Pin
Z;2

Inst
VCC_201;gopVCC
Pin
Z;2

Inst
VCC_202;gopVCC
Pin
Z;2

Inst
VCC_203;gopVCC
Pin
Z;2

Inst
VCC_204;gopVCC
Pin
Z;2

Inst
VCC_205;gopVCC
Pin
Z;2

Inst
VCC_206;gopVCC
Pin
Z;2

Inst
VCC_207;gopVCC
Pin
Z;2

Inst
VCC_208;gopVCC
Pin
Z;2

Inst
VCC_209;gopVCC
Pin
Z;2

Inst
VCC_210;gopVCC
Pin
Z;2

Inst
VCC_211;gopVCC
Pin
Z;2

Inst
VCC_212;gopVCC
Pin
Z;2

Inst
VCC_213;gopVCC
Pin
Z;2

Inst
VCC_214;gopVCC
Pin
Z;2

Inst
VCC_215;gopVCC
Pin
Z;2

Inst
VCC_216;gopVCC
Pin
Z;2

Inst
VCC_217;gopVCC
Pin
Z;2

Inst
VCC_218;gopVCC
Pin
Z;2

Inst
VCC_219;gopVCC
Pin
Z;2

Inst
VCC_220;gopVCC
Pin
Z;2

Inst
VCC_221;gopVCC
Pin
Z;2

Inst
VCC_222;gopVCC
Pin
Z;2

Inst
VCC_223;gopVCC
Pin
Z;2

Inst
VCC_224;gopVCC
Pin
Z;2

Inst
VCC_225;gopVCC
Pin
Z;2

Inst
VCC_226;gopVCC
Pin
Z;2

Inst
VCC_227;gopVCC
Pin
Z;2

Inst
VCC_228;gopVCC
Pin
Z;2

Inst
VCC_229;gopVCC
Pin
Z;2

Inst
VCC_230;gopVCC
Pin
Z;2

Inst
VCC_231;gopVCC
Pin
Z;2

Inst
VCC_232;gopVCC
Pin
Z;2

Inst
VCC_233;gopVCC
Pin
Z;2

Inst
VCC_234;gopVCC
Pin
Z;2

Inst
VCC_235;gopVCC
Pin
Z;2

Inst
VCC_236;gopVCC
Pin
Z;2

Inst
VCC_237;gopVCC
Pin
Z;2

Inst
VCC_238;gopVCC
Pin
Z;2

Inst
VCC_239;gopVCC
Pin
Z;2

Inst
VCC_240;gopVCC
Pin
Z;2

Inst
VCC_241;gopVCC
Pin
Z;2

Inst
VCC_242;gopVCC
Pin
Z;2

Inst
VCC_243;gopVCC
Pin
Z;2

Inst
VCC_244;gopVCC
Pin
Z;2

Inst
VCC_245;gopVCC
Pin
Z;2

Inst
VCC_246;gopVCC
Pin
Z;2

Inst
VCC_247;gopVCC
Pin
Z;2

Inst
VCC_248;gopVCC
Pin
Z;2

Inst
VCC_249;gopVCC
Pin
Z;2

Inst
VCC_250;gopVCC
Pin
Z;2

Inst
VCC_251;gopVCC
Pin
Z;2

Inst
VCC_252;gopVCC
Pin
Z;2

Inst
VCC_253;gopVCC
Pin
Z;2

Inst
VCC_254;gopVCC
Pin
Z;2

Inst
VCC_255;gopVCC
Pin
Z;2

Inst
VCC_256;gopVCC
Pin
Z;2

Inst
VCC_257;gopVCC
Pin
Z;2

Inst
VCC_258;gopVCC
Pin
Z;2

Inst
VCC_259;gopVCC
Pin
Z;2

Inst
VCC_260;gopVCC
Pin
Z;2

Inst
VCC_261;gopVCC
Pin
Z;2

Inst
VCC_262;gopVCC
Pin
Z;2

Inst
VCC_263;gopVCC
Pin
Z;2

Inst
VCC_264;gopVCC
Pin
Z;2

Inst
VCC_265;gopVCC
Pin
Z;2

Inst
VCC_266;gopVCC
Pin
Z;2

Inst
VCC_267;gopVCC
Pin
Z;2

Inst
VCC_268;gopVCC
Pin
Z;2

Inst
VCC_269;gopVCC
Pin
Z;2

Inst
VCC_270;gopVCC
Pin
Z;2

Inst
VCC_271;gopVCC
Pin
Z;2

Inst
VCC_272;gopVCC
Pin
Z;2

Inst
VCC_273;gopVCC
Pin
Z;2

Inst
VCC_274;gopVCC
Pin
Z;2

Inst
VCC_275;gopVCC
Pin
Z;2

Inst
VCC_276;gopVCC
Pin
Z;2

Inst
VCC_277;gopVCC
Pin
Z;2

Inst
VCC_278;gopVCC
Pin
Z;2

Inst
VCC_279;gopVCC
Pin
Z;2

Inst
VCC_280;gopVCC
Pin
Z;2

Inst
VCC_281;gopVCC
Pin
Z;2

Inst
VCC_282;gopVCC
Pin
Z;2

Inst
VCC_283;gopVCC
Pin
Z;2

Inst
VCC_284;gopVCC
Pin
Z;2

Inst
VCC_285;gopVCC
Pin
Z;2

Inst
VCC_286;gopVCC
Pin
Z;2

Inst
VCC_287;gopVCC
Pin
Z;2

Inst
VCC_288;gopVCC
Pin
Z;2

Inst
VCC_289;gopVCC
Pin
Z;2

Inst
VCC_290;gopVCC
Pin
Z;2

Inst
VCC_291;gopVCC
Pin
Z;2

Inst
VCC_292;gopVCC
Pin
Z;2

Inst
VCC_293;gopVCC
Pin
Z;2

Inst
VCC_294;gopVCC
Pin
Z;2

Inst
VCC_295;gopVCC
Pin
Z;2

Inst
VCC_296;gopVCC
Pin
Z;2

Inst
VCC_297;gopVCC
Pin
Z;2

Inst
VCC_298;gopVCC
Pin
Z;2

Inst
VCC_299;gopVCC
Pin
Z;2

Inst
VCC_300;gopVCC
Pin
Z;2

Inst
VCC_301;gopVCC
Pin
Z;2

Inst
VCC_302;gopVCC
Pin
Z;2

Inst
VCC_303;gopVCC
Pin
Z;2

Inst
VCC_304;gopVCC
Pin
Z;2

Inst
VCC_305;gopVCC
Pin
Z;2

Inst
VCC_306;gopVCC
Pin
Z;2

Inst
VCC_307;gopVCC
Pin
Z;2

Inst
VCC_308;gopVCC
Pin
Z;2

Inst
VCC_309;gopVCC
Pin
Z;2

Inst
VCC_310;gopVCC
Pin
Z;2

Inst
VCC_311;gopVCC
Pin
Z;2

Inst
VCC_312;gopVCC
Pin
Z;2

Inst
VCC_313;gopVCC
Pin
Z;2

Inst
VCC_314;gopVCC
Pin
Z;2

Inst
VCC_315;gopVCC
Pin
Z;2

Inst
VCC_316;gopVCC
Pin
Z;2

Inst
VCC_317;gopVCC
Pin
Z;2

Inst
VCC_318;gopVCC
Pin
Z;2

Inst
VCC_319;gopVCC
Pin
Z;2

Inst
VCC_320;gopVCC
Pin
Z;2

Inst
VCC_321;gopVCC
Pin
Z;2

Inst
VCC_322;gopVCC
Pin
Z;2

Inst
VCC_323;gopVCC
Pin
Z;2

Inst
VCC_324;gopVCC
Pin
Z;2

Inst
VCC_325;gopVCC
Pin
Z;2

Inst
VCC_326;gopVCC
Pin
Z;2

Inst
VCC_327;gopVCC
Pin
Z;2

Inst
VCC_328;gopVCC
Pin
Z;2

Inst
VCC_329;gopVCC
Pin
Z;2

Inst
VCC_330;gopVCC
Pin
Z;2

Inst
VCC_331;gopVCC
Pin
Z;2

Inst
VCC_332;gopVCC
Pin
Z;2

Inst
VCC_333;gopVCC
Pin
Z;2

Inst
VCC_334;gopVCC
Pin
Z;2

Inst
VCC_335;gopVCC
Pin
Z;2

Inst
VCC_336;gopVCC
Pin
Z;2

Inst
VCC_337;gopVCC
Pin
Z;2

Inst
VCC_338;gopVCC
Pin
Z;2

Inst
VCC_339;gopVCC
Pin
Z;2

Inst
VCC_340;gopVCC
Pin
Z;2

Inst
VCC_341;gopVCC
Pin
Z;2

Inst
VCC_342;gopVCC
Pin
Z;2

Inst
VCC_343;gopVCC
Pin
Z;2

Inst
VCC_344;gopVCC
Pin
Z;2

Inst
VCC_345;gopVCC
Pin
Z;2

Inst
VCC_346;gopVCC
Pin
Z;2

Inst
VCC_347;gopVCC
Pin
Z;2

Inst
VCC_348;gopVCC
Pin
Z;2

Inst
VCC_349;gopVCC
Pin
Z;2

Inst
VCC_350;gopVCC
Pin
Z;2

Inst
VCC_351;gopVCC
Pin
Z;2

Inst
VCC_352;gopVCC
Pin
Z;2

Inst
VCC_353;gopVCC
Pin
Z;2

Inst
VCC_354;gopVCC
Pin
Z;2

Inst
VCC_355;gopVCC
Pin
Z;2

Inst
VCC_356;gopVCC
Pin
Z;2

Inst
VCC_357;gopVCC
Pin
Z;2

Inst
VCC_358;gopVCC
Pin
Z;2

Inst
VCC_359;gopVCC
Pin
Z;2

Inst
VCC_360;gopVCC
Pin
Z;2

Inst
VCC_361;gopVCC
Pin
Z;2

Inst
VCC_362;gopVCC
Pin
Z;2

Inst
VCC_363;gopVCC
Pin
Z;2

Inst
VCC_364;gopVCC
Pin
Z;2

Inst
VCC_365;gopVCC
Pin
Z;2

Inst
VCC_366;gopVCC
Pin
Z;2

Inst
VCC_367;gopVCC
Pin
Z;2

Inst
VCC_368;gopVCC
Pin
Z;2

Inst
VCC_369;gopVCC
Pin
Z;2

Inst
VCC_370;gopVCC
Pin
Z;2

Inst
VCC_371;gopVCC
Pin
Z;2

Inst
VCC_372;gopVCC
Pin
Z;2

Inst
VCC_373;gopVCC
Pin
Z;2

Inst
VCC_374;gopVCC
Pin
Z;2

Inst
VCC_375;gopVCC
Pin
Z;2

Inst
VCC_376;gopVCC
Pin
Z;2

Inst
VCC_377;gopVCC
Pin
Z;2

Inst
VCC_378;gopVCC
Pin
Z;2

Inst
VCC_379;gopVCC
Pin
Z;2

Inst
VCC_380;gopVCC
Pin
Z;2

Inst
VCC_381;gopVCC
Pin
Z;2

Inst
VCC_382;gopVCC
Pin
Z;2

Inst
VCC_383;gopVCC
Pin
Z;2

Inst
VCC_384;gopVCC
Pin
Z;2

Inst
VCC_385;gopVCC
Pin
Z;2

Inst
VCC_386;gopVCC
Pin
Z;2

Inst
VCC_387;gopVCC
Pin
Z;2

Inst
VCC_388;gopVCC
Pin
Z;2

Inst
VCC_389;gopVCC
Pin
Z;2

Inst
VCC_390;gopVCC
Pin
Z;2

Inst
VCC_391;gopVCC
Pin
Z;2

Inst
VCC_392;gopVCC
Pin
Z;2

Inst
VCC_393;gopVCC
Pin
Z;2

Inst
VCC_394;gopVCC
Pin
Z;2

Inst
VCC_395;gopVCC
Pin
Z;2

Inst
VCC_396;gopVCC
Pin
Z;2

Inst
VCC_397;gopVCC
Pin
Z;2

Inst
VCC_398;gopVCC
Pin
Z;2

Inst
VCC_399;gopVCC
Pin
Z;2

Inst
VCC_400;gopVCC
Pin
Z;2

Inst
VCC_401;gopVCC
Pin
Z;2

Inst
VCC_402;gopVCC
Pin
Z;2

Inst
VCC_403;gopVCC
Pin
Z;2

Inst
VCC_404;gopVCC
Pin
Z;2

Inst
VCC_405;gopVCC
Pin
Z;2

Inst
VCC_406;gopVCC
Pin
Z;2

Inst
VCC_407;gopVCC
Pin
Z;2

Inst
VCC_408;gopVCC
Pin
Z;2

Inst
VCC_409;gopVCC
Pin
Z;2

Inst
VCC_410;gopVCC
Pin
Z;2

Inst
VCC_411;gopVCC
Pin
Z;2

Inst
VCC_412;gopVCC
Pin
Z;2

Inst
VCC_413;gopVCC
Pin
Z;2

Inst
VCC_414;gopVCC
Pin
Z;2

Inst
VCC_415;gopVCC
Pin
Z;2

Inst
VCC_416;gopVCC
Pin
Z;2

Inst
VCC_417;gopVCC
Pin
Z;2

Inst
VCC_418;gopVCC
Pin
Z;2

Inst
VCC_419;gopVCC
Pin
Z;2

Inst
VCC_420;gopVCC
Pin
Z;2

Inst
VCC_421;gopVCC
Pin
Z;2

Inst
VCC_422;gopVCC
Pin
Z;2

Inst
VCC_423;gopVCC
Pin
Z;2

Inst
VCC_424;gopVCC
Pin
Z;2

Inst
VCC_425;gopVCC
Pin
Z;2

Inst
VCC_426;gopVCC
Pin
Z;2

Inst
VCC_427;gopVCC
Pin
Z;2

Inst
VCC_428;gopVCC
Pin
Z;2

Inst
VCC_429;gopVCC
Pin
Z;2

Inst
VCC_430;gopVCC
Pin
Z;2

Inst
VCC_431;gopVCC
Pin
Z;2

Inst
VCC_432;gopVCC
Pin
Z;2

Inst
VCC_433;gopVCC
Pin
Z;2

Inst
VCC_434;gopVCC
Pin
Z;2

Inst
VCC_435;gopVCC
Pin
Z;2

Inst
VCC_436;gopVCC
Pin
Z;2

Inst
VCC_437;gopVCC
Pin
Z;2

Inst
VCC_438;gopVCC
Pin
Z;2

Inst
VCC_439;gopVCC
Pin
Z;2

Inst
VCC_440;gopVCC
Pin
Z;2

Inst
VCC_441;gopVCC
Pin
Z;2

Inst
VCC_442;gopVCC
Pin
Z;2

Inst
VCC_443;gopVCC
Pin
Z;2

Inst
VCC_444;gopVCC
Pin
Z;2

Inst
VCC_445;gopVCC
Pin
Z;2

Inst
VCC_446;gopVCC
Pin
Z;2

Inst
VCC_447;gopVCC
Pin
Z;2

Inst
VCC_448;gopVCC
Pin
Z;2

Inst
VCC_449;gopVCC
Pin
Z;2

Inst
VCC_450;gopVCC
Pin
Z;2

Inst
VCC_451;gopVCC
Pin
Z;2

Inst
VCC_452;gopVCC
Pin
Z;2

Inst
VCC_453;gopVCC
Pin
Z;2

Inst
VCC_454;gopVCC
Pin
Z;2

Inst
VCC_455;gopVCC
Pin
Z;2

Inst
VCC_456;gopVCC
Pin
Z;2

Inst
VCC_457;gopVCC
Pin
Z;2

Inst
VCC_458;gopVCC
Pin
Z;2

Inst
VCC_459;gopVCC
Pin
Z;2

Inst
VCC_460;gopVCC
Pin
Z;2

Inst
VCC_461;gopVCC
Pin
Z;2

Inst
VCC_462;gopVCC
Pin
Z;2

Inst
VCC_463;gopVCC
Pin
Z;2

Inst
VCC_464;gopVCC
Pin
Z;2

Inst
VCC_465;gopVCC
Pin
Z;2

Inst
VCC_466;gopVCC
Pin
Z;2

Inst
VCC_467;gopVCC
Pin
Z;2

Inst
VCC_468;gopVCC
Pin
Z;2

Inst
VCC_469;gopVCC
Pin
Z;2

Inst
VCC_470;gopVCC
Pin
Z;2

Inst
VCC_471;gopVCC
Pin
Z;2

Inst
VCC_472;gopVCC
Pin
Z;2

Inst
VCC_473;gopVCC
Pin
Z;2

Inst
VCC_474;gopVCC
Pin
Z;2

Inst
VCC_475;gopVCC
Pin
Z;2

Inst
VCC_476;gopVCC
Pin
Z;2

Inst
VCC_477;gopVCC
Pin
Z;2

Inst
VCC_478;gopVCC
Pin
Z;2

Inst
VCC_479;gopVCC
Pin
Z;2

Inst
VCC_480;gopVCC
Pin
Z;2

Inst
VCC_481;gopVCC
Pin
Z;2

Inst
VCC_482;gopVCC
Pin
Z;2

Inst
VCC_483;gopVCC
Pin
Z;2

Inst
VCC_484;gopVCC
Pin
Z;2

Inst
VCC_485;gopVCC
Pin
Z;2

Inst
VCC_486;gopVCC
Pin
Z;2

Inst
VCC_487;gopVCC
Pin
Z;2

Inst
VCC_488;gopVCC
Pin
Z;2

Inst
VCC_489;gopVCC
Pin
Z;2

Inst
VCC_490;gopVCC
Pin
Z;2

Inst
VCC_491;gopVCC
Pin
Z;2

Inst
VCC_492;gopVCC
Pin
Z;2

Inst
VCC_493;gopVCC
Pin
Z;2

Inst
VCC_494;gopVCC
Pin
Z;2

Inst
VCC_495;gopVCC
Pin
Z;2

Inst
VCC_496;gopVCC
Pin
Z;2

Inst
VCC_497;gopVCC
Pin
Z;2

Inst
VCC_498;gopVCC
Pin
Z;2

Inst
VCC_499;gopVCC
Pin
Z;2

Inst
VCC_500;gopVCC
Pin
Z;2

Inst
VCC_501;gopVCC
Pin
Z;2

Inst
VCC_502;gopVCC
Pin
Z;2

Inst
VCC_503;gopVCC
Pin
Z;2

Inst
VCC_504;gopVCC
Pin
Z;2

Inst
VCC_505;gopVCC
Pin
Z;2

Inst
VCC_506;gopVCC
Pin
Z;2

Inst
VCC_507;gopVCC
Pin
Z;2

Inst
VCC_508;gopVCC
Pin
Z;2

Inst
VCC_509;gopVCC
Pin
Z;2

Inst
VCC_510;gopVCC
Pin
Z;2

Inst
VCC_511;gopVCC
Pin
Z;2

Inst
VCC_512;gopVCC
Pin
Z;2

Inst
VCC_513;gopVCC
Pin
Z;2

Inst
VCC_514;gopVCC
Pin
Z;2

Inst
VCC_515;gopVCC
Pin
Z;2

Inst
VCC_516;gopVCC
Pin
Z;2

Inst
VCC_517;gopVCC
Pin
Z;2

Inst
VCC_518;gopVCC
Pin
Z;2

Inst
VCC_519;gopVCC
Pin
Z;2

Inst
VCC_520;gopVCC
Pin
Z;2

Inst
VCC_521;gopVCC
Pin
Z;2

Inst
VCC_522;gopVCC
Pin
Z;2

Inst
VCC_523;gopVCC
Pin
Z;2

Inst
VCC_524;gopVCC
Pin
Z;2

Inst
VCC_525;gopVCC
Pin
Z;2

Inst
VCC_526;gopVCC
Pin
Z;2

Inst
VCC_527;gopVCC
Pin
Z;2

Inst
VCC_528;gopVCC
Pin
Z;2

Inst
VCC_529;gopVCC
Pin
Z;2

Inst
VCC_530;gopVCC
Pin
Z;2

Inst
VCC_531;gopVCC
Pin
Z;2

Inst
VCC_532;gopVCC
Pin
Z;2

Inst
VCC_533;gopVCC
Pin
Z;2

Inst
VCC_534;gopVCC
Pin
Z;2

Inst
VCC_535;gopVCC
Pin
Z;2

Inst
VCC_536;gopVCC
Pin
Z;2

Inst
VCC_537;gopVCC
Pin
Z;2

Inst
VCC_538;gopVCC
Pin
Z;2

Inst
VCC_539;gopVCC
Pin
Z;2

Inst
VCC_540;gopVCC
Pin
Z;2

Inst
VCC_541;gopVCC
Pin
Z;2

Inst
VCC_542;gopVCC
Pin
Z;2

Inst
VCC_543;gopVCC
Pin
Z;2

Inst
VCC_544;gopVCC
Pin
Z;2

Inst
VCC_545;gopVCC
Pin
Z;2

Inst
VCC_546;gopVCC
Pin
Z;2

Inst
VCC_547;gopVCC
Pin
Z;2

Inst
VCC_548;gopVCC
Pin
Z;2

Inst
VCC_549;gopVCC
Pin
Z;2

Inst
VCC_550;gopVCC
Pin
Z;2

Inst
VCC_551;gopVCC
Pin
Z;2

Inst
VCC_552;gopVCC
Pin
Z;2

Inst
VCC_553;gopVCC
Pin
Z;2

Inst
VCC_554;gopVCC
Pin
Z;2

Inst
VCC_555;gopVCC
Pin
Z;2

Inst
VCC_556;gopVCC
Pin
Z;2

Inst
VCC_557;gopVCC
Pin
Z;2

Inst
VCC_558;gopVCC
Pin
Z;2

Inst
VCC_559;gopVCC
Pin
Z;2

Inst
VCC_560;gopVCC
Pin
Z;2

Inst
VCC_561;gopVCC
Pin
Z;2

Inst
VCC_562;gopVCC
Pin
Z;2

Inst
VCC_563;gopVCC
Pin
Z;2

Inst
VCC_564;gopVCC
Pin
Z;2

Inst
VCC_565;gopVCC
Pin
Z;2

Inst
VCC_566;gopVCC
Pin
Z;2

Inst
VCC_567;gopVCC
Pin
Z;2

Inst
VCC_568;gopVCC
Pin
Z;2

Inst
VCC_569;gopVCC
Pin
Z;2

Inst
VCC_570;gopVCC
Pin
Z;2

Inst
VCC_571;gopVCC
Pin
Z;2

Inst
VCC_572;gopVCC
Pin
Z;2

Inst
VCC_573;gopVCC
Pin
Z;2

Inst
VCC_574;gopVCC
Pin
Z;2

Inst
VCC_575;gopVCC
Pin
Z;2

Inst
VCC_576;gopVCC
Pin
Z;2

Inst
VCC_577;gopVCC
Pin
Z;2

Inst
VCC_578;gopVCC
Pin
Z;2

Inst
VCC_579;gopVCC
Pin
Z;2

Inst
VCC_580;gopVCC
Pin
Z;2

Inst
VCC_581;gopVCC
Pin
Z;2

Inst
VCC_582;gopVCC
Pin
Z;2

Inst
VCC_583;gopVCC
Pin
Z;2

Inst
VCC_584;gopVCC
Pin
Z;2

Inst
VCC_585;gopVCC
Pin
Z;2

Inst
VCC_586;gopVCC
Pin
Z;2

Inst
VCC_587;gopVCC
Pin
Z;2

Inst
VCC_588;gopVCC
Pin
Z;2

Inst
VCC_589;gopVCC
Pin
Z;2

Inst
VCC_590;gopVCC
Pin
Z;2

Inst
VCC_591;gopVCC
Pin
Z;2

Inst
VCC_592;gopVCC
Pin
Z;2

Inst
VCC_593;gopVCC
Pin
Z;2

Inst
VCC_594;gopVCC
Pin
Z;2

Inst
VCC_595;gopVCC
Pin
Z;2

Inst
VCC_596;gopVCC
Pin
Z;2

Inst
VCC_597;gopVCC
Pin
Z;2

Inst
VCC_598;gopVCC
Pin
Z;2

Inst
VCC_599;gopVCC
Pin
Z;2

Inst
VCC_600;gopVCC
Pin
Z;2

Inst
VCC_601;gopVCC
Pin
Z;2

Inst
VCC_602;gopVCC
Pin
Z;2

Inst
VCC_603;gopVCC
Pin
Z;2

Inst
VCC_604;gopVCC
Pin
Z;2

Inst
VCC_605;gopVCC
Pin
Z;2

Inst
VCC_606;gopVCC
Pin
Z;2

Inst
VCC_607;gopVCC
Pin
Z;2

Inst
VCC_608;gopVCC
Pin
Z;2

Inst
VCC_609;gopVCC
Pin
Z;2

Inst
VCC_610;gopVCC
Pin
Z;2

Inst
VCC_611;gopVCC
Pin
Z;2

Inst
VCC_612;gopVCC
Pin
Z;2

Inst
VCC_613;gopVCC
Pin
Z;2

Inst
VCC_614;gopVCC
Pin
Z;2

Inst
VCC_615;gopVCC
Pin
Z;2

Inst
VCC_616;gopVCC
Pin
Z;2

Inst
VCC_617;gopVCC
Pin
Z;2

Inst
VCC_618;gopVCC
Pin
Z;2

Inst
VCC_619;gopVCC
Pin
Z;2

Inst
VCC_620;gopVCC
Pin
Z;2

Inst
VCC_621;gopVCC
Pin
Z;2

Inst
VCC_622;gopVCC
Pin
Z;2

Inst
VCC_623;gopVCC
Pin
Z;2

Inst
VCC_624;gopVCC
Pin
Z;2

Inst
VCC_625;gopVCC
Pin
Z;2

Inst
VCC_626;gopVCC
Pin
Z;2

Inst
VCC_627;gopVCC
Pin
Z;2

Inst
VCC_628;gopVCC
Pin
Z;2

Inst
VCC_629;gopVCC
Pin
Z;2

Inst
VCC_630;gopVCC
Pin
Z;2

Inst
VCC_631;gopVCC
Pin
Z;2

Inst
VCC_632;gopVCC
Pin
Z;2

Inst
VCC_633;gopVCC
Pin
Z;2

Inst
VCC_634;gopVCC
Pin
Z;2

Inst
VCC_635;gopVCC
Pin
Z;2

Inst
VCC_636;gopVCC
Pin
Z;2

Inst
VCC_637;gopVCC
Pin
Z;2

Inst
VCC_638;gopVCC
Pin
Z;2

Inst
VCC_639;gopVCC
Pin
Z;2

Inst
VCC_640;gopVCC
Pin
Z;2

Inst
VCC_641;gopVCC
Pin
Z;2

Inst
VCC_642;gopVCC
Pin
Z;2

Inst
VCC_643;gopVCC
Pin
Z;2

Inst
VCC_644;gopVCC
Pin
Z;2

Inst
VCC_645;gopVCC
Pin
Z;2

Inst
VCC_646;gopVCC
Pin
Z;2

Inst
VCC_647;gopVCC
Pin
Z;2

Inst
VCC_648;gopVCC
Pin
Z;2

Inst
VCC_649;gopVCC
Pin
Z;2

Inst
VCC_650;gopVCC
Pin
Z;2

Inst
VCC_651;gopVCC
Pin
Z;2

Inst
VCC_652;gopVCC
Pin
Z;2

Inst
VCC_653;gopVCC
Pin
Z;2

Inst
VCC_654;gopVCC
Pin
Z;2

Inst
VCC_655;gopVCC
Pin
Z;2

Inst
VCC_656;gopVCC
Pin
Z;2

Inst
VCC_657;gopVCC
Pin
Z;2

Inst
VCC_658;gopVCC
Pin
Z;2

Inst
VCC_659;gopVCC
Pin
Z;2

Inst
VCC_660;gopVCC
Pin
Z;2

Inst
VCC_661;gopVCC
Pin
Z;2

Inst
VCC_662;gopVCC
Pin
Z;2

Inst
VCC_663;gopVCC
Pin
Z;2

Inst
VCC_664;gopVCC
Pin
Z;2

Inst
VCC_665;gopVCC
Pin
Z;2

Inst
VCC_666;gopVCC
Pin
Z;2

Inst
VCC_667;gopVCC
Pin
Z;2

Inst
VCC_668;gopVCC
Pin
Z;2

Inst
VCC_669;gopVCC
Pin
Z;2

Inst
VCC_670;gopVCC
Pin
Z;2

Inst
VCC_671;gopVCC
Pin
Z;2

Inst
VCC_672;gopVCC
Pin
Z;2

Inst
VCC_673;gopVCC
Pin
Z;2

Inst
VCC_674;gopVCC
Pin
Z;2

Inst
VCC_675;gopVCC
Pin
Z;2

Inst
VCC_676;gopVCC
Pin
Z;2

Inst
VCC_677;gopVCC
Pin
Z;2

Inst
VCC_678;gopVCC
Pin
Z;2

Inst
VCC_679;gopVCC
Pin
Z;2

Inst
VCC_680;gopVCC
Pin
Z;2

Inst
VCC_681;gopVCC
Pin
Z;2

Inst
VCC_682;gopVCC
Pin
Z;2

Inst
VCC_683;gopVCC
Pin
Z;2

Inst
VCC_684;gopVCC
Pin
Z;2

Inst
VCC_685;gopVCC
Pin
Z;2

Inst
VCC_686;gopVCC
Pin
Z;2

Inst
VCC_687;gopVCC
Pin
Z;2

Inst
VCC_688;gopVCC
Pin
Z;2

Inst
VCC_689;gopVCC
Pin
Z;2

Inst
VCC_690;gopVCC
Pin
Z;2

Inst
VCC_691;gopVCC
Pin
Z;2

Inst
VCC_692;gopVCC
Pin
Z;2

Inst
VCC_693;gopVCC
Pin
Z;2

Inst
VCC_694;gopVCC
Pin
Z;2

Inst
VCC_695;gopVCC
Pin
Z;2

Inst
VCC_696;gopVCC
Pin
Z;2

Inst
VCC_697;gopVCC
Pin
Z;2

Inst
VCC_698;gopVCC
Pin
Z;2

Inst
VCC_699;gopVCC
Pin
Z;2

Inst
VCC_700;gopVCC
Pin
Z;2

Inst
VCC_701;gopVCC
Pin
Z;2

Inst
VCC_702;gopVCC
Pin
Z;2

Inst
VCC_703;gopVCC
Pin
Z;2

Inst
VCC_704;gopVCC
Pin
Z;2

Inst
VCC_705;gopVCC
Pin
Z;2

Inst
VCC_706;gopVCC
Pin
Z;2

Inst
VCC_707;gopVCC
Pin
Z;2

Inst
VCC_708;gopVCC
Pin
Z;2

Inst
VCC_709;gopVCC
Pin
Z;2

Inst
VCC_710;gopVCC
Pin
Z;2

Inst
VCC_711;gopVCC
Pin
Z;2

Inst
VCC_712;gopVCC
Pin
Z;2

Inst
VCC_713;gopVCC
Pin
Z;2

Inst
VCC_714;gopVCC
Pin
Z;2

Inst
VCC_715;gopVCC
Pin
Z;2

Inst
VCC_716;gopVCC
Pin
Z;2

Inst
VCC_717;gopVCC
Pin
Z;2

Inst
VCC_718;gopVCC
Pin
Z;2

Inst
VCC_719;gopVCC
Pin
Z;2

Inst
VCC_720;gopVCC
Pin
Z;2

Inst
VCC_721;gopVCC
Pin
Z;2

Inst
VCC_722;gopVCC
Pin
Z;2

Inst
VCC_723;gopVCC
Pin
Z;2

Inst
VCC_724;gopVCC
Pin
Z;2

Inst
VCC_725;gopVCC
Pin
Z;2

Inst
VCC_726;gopVCC
Pin
Z;2

Inst
VCC_727;gopVCC
Pin
Z;2

Inst
VCC_728;gopVCC
Pin
Z;2

Inst
VCC_729;gopVCC
Pin
Z;2

Inst
VCC_730;gopVCC
Pin
Z;2

Inst
VCC_731;gopVCC
Pin
Z;2

Inst
VCC_732;gopVCC
Pin
Z;2

Inst
VCC_733;gopVCC
Pin
Z;2

Inst
VCC_734;gopVCC
Pin
Z;2

Inst
VCC_735;gopVCC
Pin
Z;2

Inst
VCC_736;gopVCC
Pin
Z;2

Inst
VCC_737;gopVCC
Pin
Z;2

Inst
VCC_738;gopVCC
Pin
Z;2

Inst
VCC_739;gopVCC
Pin
Z;2

Inst
VCC_740;gopVCC
Pin
Z;2

Inst
VCC_741;gopVCC
Pin
Z;2

Inst
VCC_742;gopVCC
Pin
Z;2

Inst
VCC_743;gopVCC
Pin
Z;2

Inst
VCC_744;gopVCC
Pin
Z;2

Inst
VCC_745;gopVCC
Pin
Z;2

Inst
VCC_746;gopVCC
Pin
Z;2

Inst
VCC_747;gopVCC
Pin
Z;2

Inst
VCC_748;gopVCC
Pin
Z;2

Inst
VCC_749;gopVCC
Pin
Z;2

Inst
VCC_750;gopVCC
Pin
Z;2

Inst
VCC_751;gopVCC
Pin
Z;2

Inst
VCC_752;gopVCC
Pin
Z;2

Inst
VCC_753;gopVCC
Pin
Z;2

Inst
VCC_754;gopVCC
Pin
Z;2

Inst
VCC_755;gopVCC
Pin
Z;2

Inst
VCC_756;gopVCC
Pin
Z;2

Inst
VCC_757;gopVCC
Pin
Z;2

Inst
VCC_758;gopVCC
Pin
Z;2

Inst
VCC_759;gopVCC
Pin
Z;2

Inst
VCC_760;gopVCC
Pin
Z;2

Inst
VCC_761;gopVCC
Pin
Z;2

Inst
VCC_762;gopVCC
Pin
Z;2

Inst
VCC_763;gopVCC
Pin
Z;2

Inst
GND_0;gopGND
Pin
Z;2

Inst
GND_1;gopGND
Pin
Z;2

Inst
GND_2;gopGND
Pin
Z;2

Inst
GND_3;gopGND
Pin
Z;2

Inst
GND_4;gopGND
Pin
Z;2

Inst
GND_5;gopGND
Pin
Z;2

Inst
GND_6;gopGND
Pin
Z;2

Inst
GND_7;gopGND
Pin
Z;2

Inst
GND_8;gopGND
Pin
Z;2

Inst
GND_9;gopGND
Pin
Z;2

Inst
GND_10;gopGND
Pin
Z;2

Inst
GND_11;gopGND
Pin
Z;2

Inst
GND_12;gopGND
Pin
Z;2

Inst
GND_13;gopGND
Pin
Z;2

Inst
GND_14;gopGND
Pin
Z;2

Inst
GND_15;gopGND
Pin
Z;2

Inst
GND_16;gopGND
Pin
Z;2

Inst
GND_17;gopGND
Pin
Z;2

Inst
GND_18;gopGND
Pin
Z;2

Inst
GND_19;gopGND
Pin
Z;2

Inst
GND_20;gopGND
Pin
Z;2

Inst
GND_21;gopGND
Pin
Z;2

Inst
GND_22;gopGND
Pin
Z;2

Inst
GND_23;gopGND
Pin
Z;2

Inst
GND_24;gopGND
Pin
Z;2

Inst
GND_25;gopGND
Pin
Z;2

Inst
GND_26;gopGND
Pin
Z;2

Inst
GND_27;gopGND
Pin
Z;2

Inst
GND_28;gopGND
Pin
Z;2

Inst
GND_29;gopGND
Pin
Z;2

Inst
GND_30;gopGND
Pin
Z;2

Inst
GND_31;gopGND
Pin
Z;2

Inst
GND_32;gopGND
Pin
Z;2

Inst
GND_33;gopGND
Pin
Z;2

Inst
GND_34;gopGND
Pin
Z;2

Inst
GND_35;gopGND
Pin
Z;2

Inst
GND_36;gopGND
Pin
Z;2

Inst
GND_37;gopGND
Pin
Z;2

Inst
GND_38;gopGND
Pin
Z;2

Inst
GND_39;gopGND
Pin
Z;2

Inst
GND_40;gopGND
Pin
Z;2

Inst
GND_41;gopGND
Pin
Z;2

Inst
GND_42;gopGND
Pin
Z;2

Inst
GND_43;gopGND
Pin
Z;2

Inst
GND_44;gopGND
Pin
Z;2

Inst
GND_45;gopGND
Pin
Z;2

Inst
GND_46;gopGND
Pin
Z;2

Inst
GND_47;gopGND
Pin
Z;2

Inst
GND_48;gopGND
Pin
Z;2

Inst
GND_49;gopGND
Pin
Z;2

Inst
GND_50;gopGND
Pin
Z;2

Inst
GND_51;gopGND
Pin
Z;2

Inst
GND_52;gopGND
Pin
Z;2

Inst
GND_53;gopGND
Pin
Z;2

Inst
GND_54;gopGND
Pin
Z;2

Inst
GND_55;gopGND
Pin
Z;2

Inst
GND_56;gopGND
Pin
Z;2

Inst
GND_57;gopGND
Pin
Z;2

Inst
GND_58;gopGND
Pin
Z;2

Inst
GND_59;gopGND
Pin
Z;2

Inst
GND_60;gopGND
Pin
Z;2

Inst
GND_61;gopGND
Pin
Z;2

Inst
GND_62;gopGND
Pin
Z;2

Inst
GND_63;gopGND
Pin
Z;2

Inst
GND_64;gopGND
Pin
Z;2

Inst
GND_65;gopGND
Pin
Z;2

Inst
GND_66;gopGND
Pin
Z;2

Inst
GND_67;gopGND
Pin
Z;2

Inst
GND_68;gopGND
Pin
Z;2

Inst
GND_69;gopGND
Pin
Z;2

Inst
GND_70;gopGND
Pin
Z;2

Inst
GND_71;gopGND
Pin
Z;2

Inst
GND_72;gopGND
Pin
Z;2

Inst
GND_73;gopGND
Pin
Z;2

Inst
GND_74;gopGND
Pin
Z;2

Inst
GND_75;gopGND
Pin
Z;2

Inst
GND_76;gopGND
Pin
Z;2

Inst
GND_77;gopGND
Pin
Z;2

Inst
GND_78;gopGND
Pin
Z;2

Inst
GND_79;gopGND
Pin
Z;2

Inst
GND_80;gopGND
Pin
Z;2

Inst
GND_81;gopGND
Pin
Z;2

Inst
GND_82;gopGND
Pin
Z;2

Inst
GND_83;gopGND
Pin
Z;2

Inst
GND_84;gopGND
Pin
Z;2

Inst
GND_85;gopGND
Pin
Z;2

Inst
GND_86;gopGND
Pin
Z;2

Inst
GND_87;gopGND
Pin
Z;2

Inst
GND_88;gopGND
Pin
Z;2

Inst
GND_89;gopGND
Pin
Z;2

Inst
GND_90;gopGND
Pin
Z;2

Inst
GND_91;gopGND
Pin
Z;2

Inst
GND_92;gopGND
Pin
Z;2

Inst
GND_93;gopGND
Pin
Z;2

Inst
GND_94;gopGND
Pin
Z;2

Inst
GND_95;gopGND
Pin
Z;2

Inst
GND_96;gopGND
Pin
Z;2

Inst
GND_97;gopGND
Pin
Z;2

Inst
GND_98;gopGND
Pin
Z;2

Inst
GND_99;gopGND
Pin
Z;2

Inst
GND_100;gopGND
Pin
Z;2

Inst
GND_101;gopGND
Pin
Z;2

Inst
GND_102;gopGND
Pin
Z;2

Inst
GND_103;gopGND
Pin
Z;2

Inst
GND_104;gopGND
Pin
Z;2

Inst
GND_105;gopGND
Pin
Z;2

Inst
GND_106;gopGND
Pin
Z;2

Inst
GND_107;gopGND
Pin
Z;2

Inst
GND_108;gopGND
Pin
Z;2

Inst
GND_109;gopGND
Pin
Z;2

Inst
GND_110;gopGND
Pin
Z;2

Inst
GND_111;gopGND
Pin
Z;2

Inst
GND_112;gopGND
Pin
Z;2

Inst
GND_113;gopGND
Pin
Z;2

Inst
GND_114;gopGND
Pin
Z;2

Inst
GND_115;gopGND
Pin
Z;2

Inst
GND_116;gopGND
Pin
Z;2

Inst
GND_117;gopGND
Pin
Z;2

Inst
GND_118;gopGND
Pin
Z;2

Inst
GND_119;gopGND
Pin
Z;2

Inst
GND_120;gopGND
Pin
Z;2

Inst
GND_121;gopGND
Pin
Z;2

Inst
GND_122;gopGND
Pin
Z;2

Inst
GND_123;gopGND
Pin
Z;2

Inst
GND_124;gopGND
Pin
Z;2

Inst
GND_125;gopGND
Pin
Z;2

Inst
GND_126;gopGND
Pin
Z;2

Inst
GND_127;gopGND
Pin
Z;2

Inst
GND_128;gopGND
Pin
Z;2

Inst
GND_129;gopGND
Pin
Z;2

Inst
GND_130;gopGND
Pin
Z;2

Inst
GND_131;gopGND
Pin
Z;2

Inst
GND_132;gopGND
Pin
Z;2

Inst
GND_133;gopGND
Pin
Z;2

Inst
GND_134;gopGND
Pin
Z;2

Inst
GND_135;gopGND
Pin
Z;2

Inst
GND_136;gopGND
Pin
Z;2

Inst
GND_137;gopGND
Pin
Z;2

Inst
GND_138;gopGND
Pin
Z;2

Inst
GND_139;gopGND
Pin
Z;2

Inst
GND_140;gopGND
Pin
Z;2

Inst
GND_141;gopGND
Pin
Z;2

Inst
GND_142;gopGND
Pin
Z;2

Inst
GND_143;gopGND
Pin
Z;2

Inst
GND_144;gopGND
Pin
Z;2

Inst
GND_145;gopGND
Pin
Z;2

Inst
GND_146;gopGND
Pin
Z;2

Inst
GND_147;gopGND
Pin
Z;2

Inst
GND_148;gopGND
Pin
Z;2

Inst
GND_149;gopGND
Pin
Z;2

Inst
GND_150;gopGND
Pin
Z;2

Inst
GND_151;gopGND
Pin
Z;2

Inst
GND_152;gopGND
Pin
Z;2

Inst
GND_153;gopGND
Pin
Z;2

Inst
GND_154;gopGND
Pin
Z;2

Inst
GND_155;gopGND
Pin
Z;2

Inst
GND_156;gopGND
Pin
Z;2

Inst
GND_157;gopGND
Pin
Z;2

Inst
GND_158;gopGND
Pin
Z;2

Inst
GND_159;gopGND
Pin
Z;2

Inst
GND_160;gopGND
Pin
Z;2

Inst
GND_161;gopGND
Pin
Z;2

Inst
GND_162;gopGND
Pin
Z;2

Inst
GND_163;gopGND
Pin
Z;2

Inst
GND_164;gopGND
Pin
Z;2

Inst
GND_165;gopGND
Pin
Z;2

Inst
GND_166;gopGND
Pin
Z;2

Inst
GND_167;gopGND
Pin
Z;2

Inst
GND_168;gopGND
Pin
Z;2

Inst
GND_169;gopGND
Pin
Z;2

Inst
GND_170;gopGND
Pin
Z;2

Inst
GND_171;gopGND
Pin
Z;2

Inst
GND_172;gopGND
Pin
Z;2

Inst
GND_173;gopGND
Pin
Z;2

Inst
GND_174;gopGND
Pin
Z;2

Inst
GND_175;gopGND
Pin
Z;2

Inst
GND_176;gopGND
Pin
Z;2

Inst
GND_177;gopGND
Pin
Z;2

Inst
GND_178;gopGND
Pin
Z;2

Inst
GND_179;gopGND
Pin
Z;2

Inst
GND_180;gopGND
Pin
Z;2

Inst
GND_181;gopGND
Pin
Z;2

Inst
GND_182;gopGND
Pin
Z;2

Inst
GND_183;gopGND
Pin
Z;2

Inst
GND_184;gopGND
Pin
Z;2

Inst
GND_185;gopGND
Pin
Z;2

Inst
GND_186;gopGND
Pin
Z;2

Inst
GND_187;gopGND
Pin
Z;2

Inst
GND_188;gopGND
Pin
Z;2

Inst
GND_189;gopGND
Pin
Z;2

Inst
GND_190;gopGND
Pin
Z;2

Inst
GND_191;gopGND
Pin
Z;2

Inst
GND_192;gopGND
Pin
Z;2

Inst
GND_193;gopGND
Pin
Z;2

Inst
GND_194;gopGND
Pin
Z;2

Inst
GND_195;gopGND
Pin
Z;2

Inst
GND_196;gopGND
Pin
Z;2

Inst
GND_197;gopGND
Pin
Z;2

Inst
GND_198;gopGND
Pin
Z;2

Inst
GND_199;gopGND
Pin
Z;2

Inst
GND_200;gopGND
Pin
Z;2

Inst
GND_201;gopGND
Pin
Z;2

Inst
GND_202;gopGND
Pin
Z;2

Inst
GND_203;gopGND
Pin
Z;2

Inst
GND_204;gopGND
Pin
Z;2

Inst
GND_205;gopGND
Pin
Z;2

Inst
GND_206;gopGND
Pin
Z;2

Inst
GND_207;gopGND
Pin
Z;2

Inst
GND_208;gopGND
Pin
Z;2

Inst
GND_209;gopGND
Pin
Z;2

Inst
GND_210;gopGND
Pin
Z;2

Inst
GND_211;gopGND
Pin
Z;2

Inst
GND_212;gopGND
Pin
Z;2

Inst
GND_213;gopGND
Pin
Z;2

Inst
GND_214;gopGND
Pin
Z;2

Inst
GND_215;gopGND
Pin
Z;2

Inst
GND_216;gopGND
Pin
Z;2

Inst
GND_217;gopGND
Pin
Z;2

Inst
GND_218;gopGND
Pin
Z;2

Inst
GND_219;gopGND
Pin
Z;2

Inst
GND_220;gopGND
Pin
Z;2

Inst
GND_221;gopGND
Pin
Z;2

Inst
GND_222;gopGND
Pin
Z;2

Inst
GND_223;gopGND
Pin
Z;2

Inst
GND_224;gopGND
Pin
Z;2

Inst
GND_225;gopGND
Pin
Z;2

Inst
GND_226;gopGND
Pin
Z;2

Inst
GND_227;gopGND
Pin
Z;2

Inst
GND_228;gopGND
Pin
Z;2

Inst
GND_229;gopGND
Pin
Z;2

Inst
GND_230;gopGND
Pin
Z;2

Inst
GND_231;gopGND
Pin
Z;2

Inst
GND_232;gopGND
Pin
Z;2

Inst
GND_233;gopGND
Pin
Z;2

Inst
GND_234;gopGND
Pin
Z;2

Inst
GND_235;gopGND
Pin
Z;2

Inst
GND_236;gopGND
Pin
Z;2

Inst
GND_237;gopGND
Pin
Z;2

Inst
GND_238;gopGND
Pin
Z;2

Inst
GND_239;gopGND
Pin
Z;2

Inst
GND_240;gopGND
Pin
Z;2

Inst
GND_241;gopGND
Pin
Z;2

Inst
GND_242;gopGND
Pin
Z;2

Inst
GND_243;gopGND
Pin
Z;2

Inst
GND_244;gopGND
Pin
Z;2

Inst
GND_245;gopGND
Pin
Z;2

Inst
GND_246;gopGND
Pin
Z;2

Inst
GND_247;gopGND
Pin
Z;2

Inst
GND_248;gopGND
Pin
Z;2

Inst
GND_249;gopGND
Pin
Z;2

Inst
GND_250;gopGND
Pin
Z;2

Inst
GND_251;gopGND
Pin
Z;2

Inst
GND_252;gopGND
Pin
Z;2

Inst
GND_253;gopGND
Pin
Z;2

Inst
GND_254;gopGND
Pin
Z;2

Inst
GND_255;gopGND
Pin
Z;2

Inst
GND_256;gopGND
Pin
Z;2

Inst
GND_257;gopGND
Pin
Z;2

Inst
GND_258;gopGND
Pin
Z;2

Inst
GND_259;gopGND
Pin
Z;2

Inst
GND_260;gopGND
Pin
Z;2

Inst
GND_261;gopGND
Pin
Z;2

Inst
GND_262;gopGND
Pin
Z;2

Inst
GND_263;gopGND
Pin
Z;2

Inst
GND_264;gopGND
Pin
Z;2

Inst
GND_265;gopGND
Pin
Z;2

Inst
GND_266;gopGND
Pin
Z;2

Inst
GND_267;gopGND
Pin
Z;2

Inst
GND_268;gopGND
Pin
Z;2

Inst
GND_269;gopGND
Pin
Z;2

Inst
GND_270;gopGND
Pin
Z;2

Inst
GND_271;gopGND
Pin
Z;2

Inst
GND_272;gopGND
Pin
Z;2

Inst
GND_273;gopGND
Pin
Z;2

Inst
GND_274;gopGND
Pin
Z;2

Inst
GND_275;gopGND
Pin
Z;2

Inst
GND_276;gopGND
Pin
Z;2

Inst
GND_277;gopGND
Pin
Z;2

Inst
GND_278;gopGND
Pin
Z;2

Inst
GND_279;gopGND
Pin
Z;2

Inst
GND_280;gopGND
Pin
Z;2

Inst
GND_281;gopGND
Pin
Z;2

Inst
GND_282;gopGND
Pin
Z;2

Inst
GND_283;gopGND
Pin
Z;2

Inst
GND_284;gopGND
Pin
Z;2

Inst
GND_285;gopGND
Pin
Z;2

Inst
GND_286;gopGND
Pin
Z;2

Inst
GND_287;gopGND
Pin
Z;2

Inst
GND_288;gopGND
Pin
Z;2

Inst
GND_289;gopGND
Pin
Z;2

Inst
GND_290;gopGND
Pin
Z;2

Inst
GND_291;gopGND
Pin
Z;2

Inst
GND_292;gopGND
Pin
Z;2

Inst
GND_293;gopGND
Pin
Z;2

Inst
GND_294;gopGND
Pin
Z;2

Inst
GND_295;gopGND
Pin
Z;2

Inst
GND_296;gopGND
Pin
Z;2

Inst
GND_297;gopGND
Pin
Z;2

Inst
GND_298;gopGND
Pin
Z;2

Inst
GND_299;gopGND
Pin
Z;2

Inst
GND_300;gopGND
Pin
Z;2

Inst
GND_301;gopGND
Pin
Z;2

Inst
GND_302;gopGND
Pin
Z;2

Inst
GND_303;gopGND
Pin
Z;2

Inst
GND_304;gopGND
Pin
Z;2

Inst
GND_305;gopGND
Pin
Z;2

Inst
GND_306;gopGND
Pin
Z;2

Inst
GND_307;gopGND
Pin
Z;2

Inst
GND_308;gopGND
Pin
Z;2

Inst
GND_309;gopGND
Pin
Z;2

Inst
GND_310;gopGND
Pin
Z;2

Inst
GND_311;gopGND
Pin
Z;2

Inst
GND_312;gopGND
Pin
Z;2

Inst
GND_313;gopGND
Pin
Z;2

Inst
GND_314;gopGND
Pin
Z;2

Inst
GND_315;gopGND
Pin
Z;2

Inst
GND_316;gopGND
Pin
Z;2

Inst
GND_317;gopGND
Pin
Z;2

Inst
GND_318;gopGND
Pin
Z;2

Inst
GND_319;gopGND
Pin
Z;2

Inst
GND_320;gopGND
Pin
Z;2

Inst
GND_321;gopGND
Pin
Z;2

Inst
GND_322;gopGND
Pin
Z;2

Inst
GND_323;gopGND
Pin
Z;2

Inst
GND_324;gopGND
Pin
Z;2

Inst
GND_325;gopGND
Pin
Z;2

Inst
GND_326;gopGND
Pin
Z;2

Inst
GND_327;gopGND
Pin
Z;2

Inst
GND_328;gopGND
Pin
Z;2

Inst
GND_329;gopGND
Pin
Z;2

Inst
GND_330;gopGND
Pin
Z;2

Inst
GND_331;gopGND
Pin
Z;2

Inst
GND_332;gopGND
Pin
Z;2

Inst
GND_333;gopGND
Pin
Z;2

Inst
GND_334;gopGND
Pin
Z;2

Inst
GND_335;gopGND
Pin
Z;2

Inst
GND_336;gopGND
Pin
Z;2

Inst
GND_337;gopGND
Pin
Z;2

Inst
GND_338;gopGND
Pin
Z;2

Inst
GND_339;gopGND
Pin
Z;2

Inst
GND_340;gopGND
Pin
Z;2

Inst
GND_341;gopGND
Pin
Z;2

Inst
GND_342;gopGND
Pin
Z;2

Inst
GND_343;gopGND
Pin
Z;2

Inst
GND_344;gopGND
Pin
Z;2

Inst
GND_345;gopGND
Pin
Z;2

Inst
GND_346;gopGND
Pin
Z;2

Inst
GND_347;gopGND
Pin
Z;2

Inst
GND_348;gopGND
Pin
Z;2

Inst
GND_349;gopGND
Pin
Z;2

Inst
GND_350;gopGND
Pin
Z;2

Inst
GND_351;gopGND
Pin
Z;2

Inst
GND_352;gopGND
Pin
Z;2

Inst
GND_353;gopGND
Pin
Z;2

Inst
GND_354;gopGND
Pin
Z;2

Inst
GND_355;gopGND
Pin
Z;2

Inst
GND_356;gopGND
Pin
Z;2

Inst
GND_357;gopGND
Pin
Z;2

Inst
GND_358;gopGND
Pin
Z;2

Inst
GND_359;gopGND
Pin
Z;2

Inst
GND_360;gopGND
Pin
Z;2

Inst
GND_361;gopGND
Pin
Z;2

Inst
GND_362;gopGND
Pin
Z;2

Inst
GND_363;gopGND
Pin
Z;2

Inst
GND_364;gopGND
Pin
Z;2

Inst
GND_365;gopGND
Pin
Z;2

Inst
GND_366;gopGND
Pin
Z;2

Inst
GND_367;gopGND
Pin
Z;2

Inst
GND_368;gopGND
Pin
Z;2

Inst
GND_369;gopGND
Pin
Z;2

Inst
GND_370;gopGND
Pin
Z;2

Inst
GND_371;gopGND
Pin
Z;2

Inst
GND_372;gopGND
Pin
Z;2

Inst
GND_373;gopGND
Pin
Z;2

Inst
GND_374;gopGND
Pin
Z;2

Inst
GND_375;gopGND
Pin
Z;2

Inst
GND_376;gopGND
Pin
Z;2

Inst
GND_377;gopGND
Pin
Z;2

Inst
GND_378;gopGND
Pin
Z;2

Inst
GND_379;gopGND
Pin
Z;2

Inst
GND_380;gopGND
Pin
Z;2

Inst
GND_381;gopGND
Pin
Z;2

Inst
GND_382;gopGND
Pin
Z;2

Inst
GND_383;gopGND
Pin
Z;2

Inst
GND_384;gopGND
Pin
Z;2

Inst
GND_385;gopGND
Pin
Z;2

Inst
GND_386;gopGND
Pin
Z;2

Inst
GND_387;gopGND
Pin
Z;2

Inst
GND_388;gopGND
Pin
Z;2

Inst
GND_389;gopGND
Pin
Z;2

Inst
GND_390;gopGND
Pin
Z;2

Inst
GND_391;gopGND
Pin
Z;2

Inst
GND_392;gopGND
Pin
Z;2

Inst
CLKROUTE_0;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_1;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_2;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_3;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_4;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_5;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_6;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_7;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_8;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_9;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_10;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_11;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_12;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_13;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_14;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_15;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_16;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_17;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_18;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_19;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_20;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_21;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_22;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_23;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_24;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_25;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_26;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_27;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_28;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_29;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_30;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_31;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_32;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_33;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_34;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_35;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_36;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_37;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_38;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_39;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_40;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_41;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_42;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_43;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_44;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_45;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_46;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_47;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_48;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_49;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_50;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_51;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_52;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_53;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_54;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_55;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_56;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_57;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_58;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_59;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_60;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_61;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_62;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_63;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_64;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_65;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_66;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_67;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_68;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_69;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_70;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_71;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_72;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_73;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_74;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_75;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_76;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_77;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_78;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_79;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_80;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_81;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_82;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_83;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_84;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_85;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_86;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_87;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_88;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_89;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_90;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_91;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_92;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_93;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_94;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_95;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_96;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_97;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_98;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_99;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_100;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_101;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_102;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_103;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_104;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_105;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_106;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_107;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_108;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_109;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_110;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_111;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_112;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_113;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_114;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_115;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_116;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_117;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_118;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_119;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_120;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_121;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_122;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_123;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_124;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_125;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_126;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_127;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_128;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_129;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_130;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_131;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_132;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_133;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_134;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_135;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_136;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_137;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_138;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_139;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_140;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_141;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_142;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_143;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_144;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_145;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_146;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_147;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_148;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_149;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_150;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_151;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_152;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_153;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_154;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_155;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_156;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_157;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_158;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_159;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_160;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_161;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_162;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_163;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_164;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_165;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_166;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_167;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_168;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_169;gopCLKROUTE
Pin
CR;2
M;1

Inst
USCMROUTE_0;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
BUFROUTE_0;gopRCLKBUF
Pin
CLKOUT;2
CLKIN;1

Inst
BUFROUTE_1;gopRCLKBUF
Pin
CLKOUT;2
CLKIN;1

Inst
BUFROUTE_2;gopRCLKBUF
Pin
CLKOUT;2
CLKIN;1

Inst
BUFROUTE_3;gopRCLKBUF
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_0;gopHCKB
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_1;gopHCKB
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_2;gopHCKB
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_3;gopHCKB
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_4;gopHCKB
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_5;gopHCKB
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_6;gopHCKB
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_7;gopHCKB
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_8;gopHCKB
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_9;gopHCKB
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_10;gopHCKB
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_11;gopHCKB
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_12;gopHCKB
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_13;gopHCKB
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_14;gopHCKB
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_15;gopHCKB
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_16;gopHCKB
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_17;gopHCKB
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_18;gopHCKB
Pin
CLKOUT;2
CLKIN;1

Net
_N1;
_N2;
_N3;
_N4;
_N5;
_N6;
_N7;
_N10;
_N11;
_N12;
_N13;
_N12143;
_N12144;
_N12145;
_N12146;
_N12147;
_N12148;
_N12149;
_N12150;
_N12151;
_N12152;
_N12153;
_N12154;
_N13374;
_N13521;
_N16418;
_N17370;
_N17762;
_N17840;
_N18475;
_N18553;
_N53922;
_N53923;
_N53924;
b_out_obuf[0]/ntO;
b_out_obuf[0]/ntT;
b_out_obuf[1]/ntO;
b_out_obuf[1]/ntT;
b_out_obuf[2]/ntO;
b_out_obuf[2]/ntT;
b_out_obuf[3]/ntO;
b_out_obuf[3]/ntT;
b_out_obuf[4]/ntO;
b_out_obuf[4]/ntT;
b_out_obuf[5]/ntO;
b_out_obuf[5]/ntT;
b_out_obuf[6]/ntO;
b_out_obuf[6]/ntT;
b_out_obuf[7]/ntO;
b_out_obuf[7]/ntT;
cfg_clk;
clk_50m;
data_rd_ctrl_inst/N92;
data_rd_ctrl_inst/N138;
data_rd_ctrl_inst/N150;
data_rd_ctrl_inst/N160;
data_rd_ctrl_inst/_N10953;
data_rd_ctrl_inst/_N10954;
data_rd_ctrl_inst/_N10955;
data_rd_ctrl_inst/_N10956;
data_rd_ctrl_inst/_N10957;
data_rd_ctrl_inst/_N10958;
data_rd_ctrl_inst/_N10959;
data_rd_ctrl_inst/_N10960;
data_rd_ctrl_inst/_N10961;
data_rd_ctrl_inst/_N10962;
data_rd_ctrl_inst/_N10963;
data_rd_ctrl_inst/_N10964;
data_rd_ctrl_inst/_N10965;
data_rd_ctrl_inst/_N10966;
data_rd_ctrl_inst/_N10967;
data_rd_ctrl_inst/_N10968;
data_rd_ctrl_inst/_N10969;
data_rd_ctrl_inst/_N10970;
data_rd_ctrl_inst/_N10971;
data_rd_ctrl_inst/_N10972;
data_rd_ctrl_inst/_N10973;
data_rd_ctrl_inst/_N10974;
data_rd_ctrl_inst/_N10975;
data_rd_ctrl_inst/_N10976;
data_rd_ctrl_inst/_N10977;
data_rd_ctrl_inst/_N10978;
data_rd_ctrl_inst/_N10979;
data_rd_ctrl_inst/_N10980;
data_rd_ctrl_inst/_N10981;
data_rd_ctrl_inst/_N10982;
data_rd_ctrl_inst/_N11151;
data_rd_ctrl_inst/_N11152;
data_rd_ctrl_inst/_N11153;
data_rd_ctrl_inst/_N11154;
data_rd_ctrl_inst/_N11155;
data_rd_ctrl_inst/_N11156;
data_rd_ctrl_inst/_N11157;
data_rd_ctrl_inst/_N11158;
data_rd_ctrl_inst/_N11159;
data_rd_ctrl_inst/_N11160;
data_rd_ctrl_inst/_N11161;
data_rd_ctrl_inst/_N11162;
data_rd_ctrl_inst/_N11163;
data_rd_ctrl_inst/_N11164;
data_rd_ctrl_inst/_N11165;
data_rd_ctrl_inst/_N11166;
data_rd_ctrl_inst/_N11167;
data_rd_ctrl_inst/_N11168;
data_rd_ctrl_inst/_N11169;
data_rd_ctrl_inst/_N11170;
data_rd_ctrl_inst/_N11171;
data_rd_ctrl_inst/_N11172;
data_rd_ctrl_inst/_N11173;
data_rd_ctrl_inst/_N11174;
data_rd_ctrl_inst/_N12157;
data_rd_ctrl_inst/_N12158;
data_rd_ctrl_inst/_N12159;
data_rd_ctrl_inst/_N12160;
data_rd_ctrl_inst/_N12161;
data_rd_ctrl_inst/_N12162;
data_rd_ctrl_inst/_N12163;
data_rd_ctrl_inst/_N12164;
data_rd_ctrl_inst/_N12165;
data_rd_ctrl_inst/_N54365;
data_rd_ctrl_inst/_N54366;
data_rd_ctrl_inst/_N54367;
data_rd_ctrl_inst/_N54374;
data_rd_ctrl_inst/_N54379;
data_rd_ctrl_inst/_N54384;
data_rd_ctrl_inst/_N54389;
data_rd_ctrl_inst/pic_c;
data_rd_ctrl_inst/rd_busy_dly;
ddr_rw_inst/M_AXI_RD_arvalid;
ddr_rw_inst/M_AXI_WR_awready;
ddr_rw_inst/M_AXI_WR_awvalid;
ddr_rw_inst/M_AXI_WR_wready;
ddr_rw_inst/axi_ctrl_inst/N52;
ddr_rw_inst/axi_ctrl_inst/N115;
ddr_rw_inst/axi_ctrl_inst/N128_rnmt;
ddr_rw_inst/axi_ctrl_inst/_N1590;
ddr_rw_inst/axi_ctrl_inst/_N10177;
ddr_rw_inst/axi_ctrl_inst/_N10185;
ddr_rw_inst/axi_ctrl_inst/_N10241;
ddr_rw_inst/axi_ctrl_inst/_N10249;
ddr_rw_inst/axi_ctrl_inst/_N12073;
ddr_rw_inst/axi_ctrl_inst/_N12074;
ddr_rw_inst/axi_ctrl_inst/_N12075;
ddr_rw_inst/axi_ctrl_inst/_N12076;
ddr_rw_inst/axi_ctrl_inst/_N12077;
ddr_rw_inst/axi_ctrl_inst/_N12078;
ddr_rw_inst/axi_ctrl_inst/_N12079;
ddr_rw_inst/axi_ctrl_inst/_N12080;
ddr_rw_inst/axi_ctrl_inst/_N12081;
ddr_rw_inst/axi_ctrl_inst/_N12082;
ddr_rw_inst/axi_ctrl_inst/_N12083;
ddr_rw_inst/axi_ctrl_inst/_N12084;
ddr_rw_inst/axi_ctrl_inst/_N12085;
ddr_rw_inst/axi_ctrl_inst/_N12086;
ddr_rw_inst/axi_ctrl_inst/_N12087;
ddr_rw_inst/axi_ctrl_inst/_N12088;
ddr_rw_inst/axi_ctrl_inst/_N12089;
ddr_rw_inst/axi_ctrl_inst/_N12090;
ddr_rw_inst/axi_ctrl_inst/_N12091;
ddr_rw_inst/axi_ctrl_inst/_N12092;
ddr_rw_inst/axi_ctrl_inst/_N12093;
ddr_rw_inst/axi_ctrl_inst/_N12094;
ddr_rw_inst/axi_ctrl_inst/_N12095;
ddr_rw_inst/axi_ctrl_inst/_N12098;
ddr_rw_inst/axi_ctrl_inst/_N12099;
ddr_rw_inst/axi_ctrl_inst/_N12100;
ddr_rw_inst/axi_ctrl_inst/_N12101;
ddr_rw_inst/axi_ctrl_inst/_N12102;
ddr_rw_inst/axi_ctrl_inst/_N12103;
ddr_rw_inst/axi_ctrl_inst/_N12104;
ddr_rw_inst/axi_ctrl_inst/_N12105;
ddr_rw_inst/axi_ctrl_inst/_N12106;
ddr_rw_inst/axi_ctrl_inst/_N12107;
ddr_rw_inst/axi_ctrl_inst/_N12108;
ddr_rw_inst/axi_ctrl_inst/_N12109;
ddr_rw_inst/axi_ctrl_inst/_N12110;
ddr_rw_inst/axi_ctrl_inst/_N12111;
ddr_rw_inst/axi_ctrl_inst/_N12112;
ddr_rw_inst/axi_ctrl_inst/_N12113;
ddr_rw_inst/axi_ctrl_inst/_N12114;
ddr_rw_inst/axi_ctrl_inst/_N12115;
ddr_rw_inst/axi_ctrl_inst/_N12116;
ddr_rw_inst/axi_ctrl_inst/_N12117;
ddr_rw_inst/axi_ctrl_inst/_N12118;
ddr_rw_inst/axi_ctrl_inst/_N12119;
ddr_rw_inst/axi_ctrl_inst/_N12120;
ddr_rw_inst/axi_ctrl_inst/_N54249;
ddr_rw_inst/axi_ctrl_inst/_N54251;
ddr_rw_inst/axi_ctrl_inst/_N54252;
ddr_rw_inst/axi_ctrl_inst/_N54422;
ddr_rw_inst/axi_ctrl_inst/_N54438;
ddr_rw_inst/axi_ctrl_inst/_N54440;
ddr_rw_inst/axi_ctrl_inst/_N54441;
ddr_rw_inst/axi_ctrl_inst/_N55970;
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N10337;
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N10338;
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N10339;
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N10340;
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N10341;
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N10342;
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N10343;
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N10344;
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N10345;
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N10346;
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N10349;
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N10350;
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N10351;
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N10352;
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N10353;
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N10354;
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N10355;
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N10356;
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N10357;
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N10358;
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N10359;
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N10360;
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rempty;
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wfull;
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/_N1824;
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/_N10363;
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/_N10364;
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/_N10365;
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/_N10366;
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/_N10367;
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/_N10368;
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/_N10369;
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/_N10370;
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/_N10371;
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/_N10372;
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/_N10373;
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/_N10374;
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/_N10377;
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/_N10378;
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/_N10379;
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/_N10380;
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/_N10381;
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/_N10382;
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/_N10383;
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/_N10384;
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/_N10385;
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/_N10386;
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rempty;
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/wfull;
ddr_rw_inst/axi_ddr_inst/ddrc_rstn;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/_N3114;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/_N48453;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/_N48500;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/bitslip_ctrl;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_cas_n;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_cke;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_cs_n;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_done;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_odt;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_ras_n;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_rst;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_we_n;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/_N13958;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/_N48518;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/_N49121;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/_N49259;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/N46;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/_N13855;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/_N13856;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/_N13857;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/_N13863;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/_N13868;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/_N13869;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/_N13870;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/_N13871;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/_N48503;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/_N49136;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/_N49260;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/_N55404;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/_N55421;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/_N57387;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/N126;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/N134;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/N161;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/N258;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/N275;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/N314;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/N316;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/N324;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/_N2865;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/_N2869;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/_N19005;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/_N48507;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/_N48511;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/_N48960;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/_N49100;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/_N53639_2;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/_N56343;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/_N56344;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/_N56628;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt_trfc_pass;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/ref_cnt_done;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N207;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N278;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N280;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N318;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N347;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N354;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N2945;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10419;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10420;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10421;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10422;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10423;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10424;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10425;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10426;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10427;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10428;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10429;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10430;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10431;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10432;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10433;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10434;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10435;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10436;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10439;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10440;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10441;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10442;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10443;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10444;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10445;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10446;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10447;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10448;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10449;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10450;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10451;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10452;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10453;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10454;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10455;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10456;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10459;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10460;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10461;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10462;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10463;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10464;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10465;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N10466;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N17965;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N17971;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N17972;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N17973;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N17974;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N17977;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N17979;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N17981;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N17983;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N18215;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N18216;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N18217;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N18218;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N18219;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N18220;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N18221;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N18222;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N18223;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N18224;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N18225;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N18226;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N18227;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N18228;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N18229;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N48532;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N49324;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N55294;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N55306;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N55313;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N55318;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N55323;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N55326;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N55335;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N55340;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N55345;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/_N55348;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cke_pass;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_pwron_pass;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tmod_pass;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tmrd_pass;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_txpr_pass;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit_pass;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/mr_load_done;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/_N2;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/_N6;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/_N18967;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/_N18976;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/_N18985;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N214;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N257;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N264;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N273;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N371;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N611;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N620;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N773;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N775;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N785;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N847;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N854;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N875;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/N919;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N268;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N582;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N2511;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N12570;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N12597;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N13957;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N48444;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N48451;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N48457;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N48466;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N48469;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N48471;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N48826;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N49119;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N49315;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N49380;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N49421;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N53643_2;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N54217;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N54218;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N55383;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N55394;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N55550;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N56825;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N56827;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N56830;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N56837;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/_N56839;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/adj_rdel_done;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/bslip_start;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/cnt_trfc_pass;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_success;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/ref_cnt_done;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/wr_enable;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N127;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N141;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N149;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N384;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N390;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N498;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N543;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N610;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N10401;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N10402;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N10403;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N10404;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N10405;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N10406;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N10407;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N10408;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N10409;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N10410;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N10411;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N10412;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N10413;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N10414;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N10415;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N10416;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N12610_inv;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N49316;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N49377;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N50169;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N54194;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N54201;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N54203;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N54207;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N55369;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N55371;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/_N55386;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt_trfc_pass;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/ref_cnt_done;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wr_enable;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wr_enable_d;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N128;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N144;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N179;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/_N2825;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/_N2837;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/_N49098;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/_N55524;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/_N55528;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/_N55534;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cnt_tmod_pass;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cnt_twldqsen_pass;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_dqs_resp_r;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/eyecal_cas_n;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/eyecal_cke;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/eyecal_cs_n;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/eyecal_done;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/eyecal_ras_n;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/eyecal_start;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/eyecal_we_n;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/eyecalib_error;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/init_cke;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/init_cs_n;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/init_done;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/init_ras_n;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/init_start;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/init_we_n;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_cas_n;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_cs_n;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_done;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_odt;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_ras_n;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_start;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_we_n;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_cas_n;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_cs_n;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_done;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_odt;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_ras_n;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_start;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_we_n;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrlvl_cs_n;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrlvl_done;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrlvl_odt;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrlvl_start;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N31;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N225;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N258;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N325;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N334;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/_N2985;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/_N3015;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/_N10469;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/_N10470;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/_N10471;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/_N10472;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/_N10473;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/_N10474;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/_N10475;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/_N10476;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/_N48498;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/_N54105;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/_N54110;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/_N54114;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/_N54135;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/_N54136;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/_N54139;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/ddrphy_cpd_start_d1;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_done;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_lock;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_rstn;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_rstn_synced;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_start;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_up_dnb;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/_N55458;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/calib_done_r;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_rst_n;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/N103;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/N107;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/N127;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/_N11924;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/_N11925;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/_N11926;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/_N11927;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/_N11928;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/_N11929;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/_N11930;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/_N11931;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/_N11932;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/_N11933;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/_N11934;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/_N11935;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/_N11936;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/_N11937;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/_N11938;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/_N11939;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/_N11940;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_code_done_d2;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_code_done_d3;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dqs_rst;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dqs_training_rstn;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/N287;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/N354;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/N421;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/N488;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/_N22542;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/_N24009;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/_N25484;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/_N26941;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/_N48473;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/_N48715;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_iol_rst;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N165;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N187;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N338;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/N352;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/_N1;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/_N2;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/_N3133;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/_N3145;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/_N12626;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/_N12627;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/_N49385;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/_N54085;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/_N54165;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/_N54166;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_cpd_start_d;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_cpd_start_d0;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_cpd_start_d1;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_n_rg;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate_d;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N10479;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N10480;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N10481;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N10482;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N10483;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N10484;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N10485;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N10486;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N10487;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N10488;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N10489;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N10490;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N10491;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N10492;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N10493;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N10494;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N10495;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N54147;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N54152;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N54157;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N54159;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_deb;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/rst_clk_adj_done_d2;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/rst_clk_adj_done_d3;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_rst_n;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_rst_req;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/N26;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N46479;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N46482;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N46660;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N46663;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N48394;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N48418;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N48495;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N48566;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N48582;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N48589;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N48591;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N48601;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N48625;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N48652;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N48658;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N48674;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N48776;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N49157;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N49158;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N49159;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N49160;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N49162;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N49163;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N49472;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N49490;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N49525;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N49527;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N49560;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N49598;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N49600;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N49604;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N49651;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N49667;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N49670;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N49671;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N49673;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N49682;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N49688;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N49689;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N49690;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N49692;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N49698;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N49700;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N49734;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N49774;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N49836;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N49862;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N49866;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N49870;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N49871;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N49883;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N49884;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N49891;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N49893;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N49897;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N49906;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N49909;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N50494;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N53567_2;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N53629_2;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N55048;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N55092;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N55704;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N55743;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N56125;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N56411;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/all_group_ca_dly;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/all_group_dq_rising;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/bitslip_dq;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N133;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N192_inv;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N3859;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14794;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14799;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14801;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14810;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14812;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14829;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16075;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16098;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16122;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16144;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16145;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16146;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16147;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16148;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16149;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16150;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16151;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16152;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16153;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16154;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16155;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16156;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16157;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16158;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16159;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16160;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16193;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16194;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16195;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16196;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16197;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16198;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16199;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16200;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16201;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16202;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16203;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16204;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16205;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16206;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16207;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16208;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16257;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16258;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16261;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16262;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16265;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16266;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16269;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16270;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16305;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16306;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16307;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16308;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16309;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16310;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16311;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16312;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16313;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16314;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16315;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16316;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16317;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16318;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16319;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16320;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N48388;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N108;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N190;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N192;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N220;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N222;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N230;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N265;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N3206;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N3209;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N3213;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N3217;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N3221;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N10497;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N10498;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N10499;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N10500;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N10501;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N10502;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N10503;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N18355;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N18359;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N18361;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N18363;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N48970;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N50409;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N55450;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_vld_n;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_vld_r;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N118;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N129;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N286;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N454;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N472;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N503;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N505;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N509;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N512;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N520;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N522;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N533;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N537;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N37;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N3354;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N3362;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N3426;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10506;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10507;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10508;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10509;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10510;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10511;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10512;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10513;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10516;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10517;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10518;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10519;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10520;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10521;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10522;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10523;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N18368;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N18387;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N18390;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N46120;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N48579;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N54999;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N55021;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N55035;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N55155;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_update_d1;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/wrcal_check_pass;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/wrcal_ov;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N54;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N61;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N70;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N293;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N378;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N460;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N478;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N536;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N617;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N636;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N11;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N17;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N20;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N27;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N3465;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N30174;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N46142;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N46145;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N48580;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N48598;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N53649_2;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N54909;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N54910;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N55496;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N57432;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/dq_vld;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_done_flag;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N107;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N124;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N437;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N487;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N489;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N572;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N598;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N616;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N629;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N635;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N46171;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N46185;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N46186;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N46209;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N46210;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49459;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49461;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49580;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49581;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49599;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49605;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49636;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49654;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49662;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49672;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49725;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49743;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49744;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49776;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49777;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49788;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49789;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49799;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49812;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49821;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49851;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49853;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49869;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49885;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N53658_1;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N55058;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N55065;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N55088;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N55111;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N55115;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N55119;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N55127;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N55129;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N55143;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N55188;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N55193;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N55198;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N55203;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N55208;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N55212;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N55231;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N55232;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N55253;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N55257;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56754;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56755;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N57435;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/all_group_ca_dly_r1;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/all_group_ca_dly_r2;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_sample_done;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_pattern_error_r2;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_pattern_error_r3;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/slip_en;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly_r2;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly_r3;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N197_rnmt;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N202;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N209_inv_1;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N312_rnmt;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N317;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N324_inv_1;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N446;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N474;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N534;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N537;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N613;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N791;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N818;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N823_rnmt;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N871;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N895;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N897;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N933;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N971;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N995;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N997;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1043;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1050;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1070;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1079;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N30;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N3543;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N3597;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N3601;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N3635;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N3643;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N3647;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N3697;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N3701;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N3735;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N3743;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N3747;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N3771;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N3775;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N3803;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N3807;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N3822;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10541;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10542;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10543;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10544;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10545;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10546;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10547;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10548;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10551;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10552;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10553;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10554;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10555;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10556;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10557;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10558;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10561;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10562;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10563;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10564;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10565;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10566;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10567;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10568;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10570;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10571;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10572;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10573;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10574;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10575;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10576;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10577;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N18457;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N18465;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N18484;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N18485;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N18486;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N18487;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N18488;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N18489;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N18490;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N18492;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N18493;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N18494;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N18495;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N18496;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N18497;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N18498;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N18499;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N18535;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N18543;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N18562;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N18563;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N18564;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N18565;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N18566;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N18567;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N18568;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N18570;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N18571;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N18572;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N18573;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N18574;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N18575;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N18576;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N18577;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N46230;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N46237;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N48393;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N54923;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N54927;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N54935;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N54940;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N54946;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N54950;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N55168;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N55172;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N55180;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N55216;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N55218;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N55220;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N55848;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N56568;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N56879;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/eye_calibration_d;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/move_stop_even;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/move_stop_odd;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_calibration_d;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_ov_even;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_ov_odd;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_gatei;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_read_valid;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/_N13596;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/_N13598;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/ntI;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/ntI;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/ntI;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/ntI;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/ntI;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/ntI;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/ntI;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_gate_sample;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_gate_vld;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_in;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqsi_del;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqst;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/genblk1.u_iobufco_dqs/ntDIFFIN;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/genblk1.u_iobufco_dqs/ntI;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/genblk1.u_iobufco_dqs/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/genblk1.u_iobufco_dqs/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/padt;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/rdel_cal_vld;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/rdel_rvalid0;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/rdel_rvalid1;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/read_pattern_error;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_outbuft_dm/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_outbuft_dm/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wclk;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wclk_del;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wrcal_move_done;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wrdata_check_pass;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wrlvl_dqs;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wrlvl_dqs_en;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wrlvl_gatei;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/bitslip_dq;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N192_inv;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N4617;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N15227;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N15232;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N15234;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N15243;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N15245;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N15262;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N48390;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N53435_2;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N108;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N190;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N192;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N220;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N222;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N230;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N265;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N3888;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N3891;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N3895;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N3899;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N3903;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N10579;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N10580;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N10581;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N10582;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N10583;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N10584;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N10585;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N14766;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N14770;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N14772;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N14774;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N49042;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N50566;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N55921;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_vld_n;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_vld_r;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N118;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N129;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N286;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N454;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N472;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N503;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N505;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N509;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N512;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N520;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N522;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N533;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N537;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N37;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N4060;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N4068;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N4132;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10588;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10589;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10590;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10591;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10592;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10593;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10594;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10595;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10598;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10599;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10600;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10601;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10602;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10603;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10604;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10605;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N14482;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N14501;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N14504;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N46274;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N48643;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N55784;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N55806;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N55820;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N55826;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/wrcal_check_pass;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/wrcal_ov;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N54;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N61;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N293;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N378;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N460;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N478;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N536;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N617;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N636;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N11;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N17;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N20;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N27;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N4157;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N4173;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N46301;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N46304;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N49161;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N53650_2;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N54873;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N54874;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N54897;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N57434;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/dq_vld;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_done_flag;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N124;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N437;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N487;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N489;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N572;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N598;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N616;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N629;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N635;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N46340;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N46354;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N46355;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N46378;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N46379;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49557;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49640;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49641;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49642;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49664;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49676;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49684;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49693;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49701;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49702;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49711;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49712;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49718;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49719;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49727;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49753;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49765;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49766;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49783;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49790;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49793;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49794;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49805;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49806;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49813;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49839;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49854;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49861;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49872;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49878;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N53664_1;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N55594;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N55708;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N55713;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N55722;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N55723;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N55747;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N55751;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N55757;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N55759;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N55769;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N55856;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N55861;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N55866;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N55871;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N55876;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N55880;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N55897;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N55898;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56230;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56415;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56741;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56742;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N57436;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_pattern_error_r2;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_pattern_error_r3;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/slip_en;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly_r2;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly_r3;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N197_rnmt;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N202;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N209_inv_1;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N312_rnmt;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N317;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N324_inv_1;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N446;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N474;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N534;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N537;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N613;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N791;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N818;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N823_rnmt;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N871;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N895;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N897;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N933;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N971;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N995;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N997;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1043;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1050;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1079;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N30;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N4301;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N4355;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N4359;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N4393;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N4401;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N4405;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N4455;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N4459;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N4493;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N4501;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N4505;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N4529;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N4533;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N4561;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N4565;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N4580;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10656;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10657;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10658;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10659;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10660;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10661;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10662;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10663;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10666;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10667;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10668;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10669;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10670;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10671;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10672;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10673;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10676;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10677;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10678;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10679;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10680;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10681;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10682;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10683;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10698;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10699;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10700;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10701;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10702;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10703;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10704;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10705;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13356;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13364;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13383;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13384;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13385;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13386;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13387;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13388;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13389;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13391;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13392;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13393;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13394;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13395;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13396;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13397;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13398;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17352;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17360;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17379;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17380;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17381;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17382;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17383;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17384;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17385;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17387;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17388;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17389;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17390;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17391;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17392;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17393;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17394;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N46399;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N46406;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N48460;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N54956;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N55637;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N55641;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N55649;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N55654;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N55660;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N55664;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N55670;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N55836;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N55840;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N55884;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N55886;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N55888;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N56262;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N56869;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/move_stop_even;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/move_stop_odd;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_ov_even;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_ov_odd;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_gatei;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_read_valid;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/_N17404;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/_N17406;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/ntI;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/ntI;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/ntI;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/ntI;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/ntI;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/ntI;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/ntI;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_gate_sample;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_gate_vld;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_in;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqsi_del;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqst;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/genblk1.u_iobufco_dqs/ntDIFFIN;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/genblk1.u_iobufco_dqs/ntI;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/genblk1.u_iobufco_dqs/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/genblk1.u_iobufco_dqs/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/padt;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/rdel_rvalid0;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/rdel_rvalid1;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/read_pattern_error;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/u_outbuft_dm/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/u_outbuft_dm/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wclk;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wclk_del;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wrcal_move_done;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wrdata_check_pass;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wrlvl_dqs;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wrlvl_dqs_en;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wrlvl_gatei;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/bitslip_dq;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N192_inv;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N5493;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N15946;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N15951;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N15953;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N15962;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N15964;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N15981;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N48391;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N53577_2;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N108;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N190;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N192;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N220;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N222;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N230;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N265;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N4630;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N4633;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N4637;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N4641;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N4645;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N10738;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N10739;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N10740;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N10741;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N10742;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N10743;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N10744;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N14938;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N14942;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N14944;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N14946;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N49063;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N50789;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N56311;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_vld_n;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_vld_r;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N118;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N129;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N286;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N454;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N472;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N503;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N505;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N509;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N512;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N520;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N522;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N533;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N37;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N4778;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N4786;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N4850;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10747;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10748;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10749;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10750;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10751;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10752;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10753;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10754;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10757;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10758;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10759;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10760;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10761;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10762;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10763;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10764;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N15268;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N15287;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N15290;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N46463;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N48708;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N56170;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N56192;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N56206;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N56212;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/wrcal_check_pass;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/wrcal_ov;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N54;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N61;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N293;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N378;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N460;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N478;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N536;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N617;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N636;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N11;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N17;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N20;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N27;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N4967;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N53644_2;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N54835;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N54836;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N54863;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N57431;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/dq_vld;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_done_flag;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N124;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N437;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N488;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N572;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N598;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N616;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N628;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N635;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N46521;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N46535;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N46536;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N46559;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N46560;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49561;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49562;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49593;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49614;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49668;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49669;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49685;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49696;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49704;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49720;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49721;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49728;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49729;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49767;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49779;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49780;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49803;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49807;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49808;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49818;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49819;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49826;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49856;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49895;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49903;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49905;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49910;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N53676_1;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56056;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56060;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56077;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56082;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56087;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56092;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56097;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56101;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56133;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56137;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56142;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56145;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56151;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56157;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56235;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56250;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56252;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56278;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56286;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56287;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56296;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56301;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56728;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56729;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N57437;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_pattern_error_r1;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_pattern_error_r3;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/slip_en;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly_r1;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly_r3;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N197_rnmt;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N202;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N209_inv_1;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N312_rnmt;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N317;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N324_inv_1;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N446;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N474;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N534;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N537;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N613;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N791;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N818;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N823_rnmt;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N871;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N895;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N897;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N933;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N971;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N995;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N997;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1043;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1050;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1079;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N30;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N5105;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N5159;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N5163;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N5197;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N5205;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N5209;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N5259;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N5263;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N5297;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N5305;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N5309;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N5333;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N5337;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N5365;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N5369;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N5384;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10778;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10779;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10780;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10781;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10782;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10783;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10784;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10785;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10788;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10789;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10790;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10791;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10792;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10793;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10794;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10795;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10798;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10799;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10800;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10801;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10802;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10803;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10804;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10805;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10807;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10808;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10809;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10810;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10811;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10812;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10813;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10814;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13503;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13511;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13530;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13531;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13532;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13533;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13534;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13535;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13536;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13538;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13539;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13540;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13541;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13542;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13543;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13544;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N13545;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N16400;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N16408;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N16427;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N16428;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N16429;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N16430;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N16431;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N16432;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N16433;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N16435;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N16436;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N16437;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N16438;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N16439;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N16440;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N16441;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N16442;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N46586;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N46593;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N54057;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N54065;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N54070;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N54175;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N54179;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N56069;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N56268;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N56272;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N56330;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N56332;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N56334;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N56377;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N56859;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/move_stop_even;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/move_stop_odd;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_ov_even;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_ov_odd;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_gatei;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_read_valid;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/_N16951;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/_N16953;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/ntI;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/ntI;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/ntI;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/ntI;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/ntI;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/ntI;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/ntI;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dqs_gate_sample;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dqs_gate_vld;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dqs_in;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dqsi_del;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dqst;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/genblk1.u_iobufco_dqs/ntDIFFIN;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/genblk1.u_iobufco_dqs/ntI;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/genblk1.u_iobufco_dqs/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/genblk1.u_iobufco_dqs/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/padt;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/rdel_rvalid0;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/rdel_rvalid1;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/read_pattern_error;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/u_outbuft_dm/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/u_outbuft_dm/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/wclk;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/wclk_del;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/wrcal_move_done;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/wrdata_check_pass;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/wrlvl_dqs;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/wrlvl_dqs_en;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/wrlvl_gatei;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/bitslip_dq;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N192_inv;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N5509;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14285;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14290;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14292;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14301;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14303;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14320;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N48389;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N108;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N190;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N192;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N220;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N222;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N230;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N240;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N244;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N246;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N265;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N5522;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N5525;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N5529;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N5533;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N5537;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N10828;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N10829;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N10830;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N10831;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N10832;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N10833;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N10834;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N17601;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N17606;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N17607;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N17608;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N17609;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N48756;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N49080;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/_N50965;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_vld_r;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N118;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N129;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N286;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N454;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N472;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N503;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N505;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N509;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N512;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N520;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N522;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N533;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N537;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N37;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N5698;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N5792;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10837;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10838;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10839;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10840;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10841;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10842;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10843;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10844;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10847;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10848;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10849;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10850;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10851;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10852;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10853;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N10854;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N17644;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N17663;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N17666;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N46644;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N48743;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N53168_5;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N56500;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N56522;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N56534;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/_N56540;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/wrcal_check_pass;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/wrcal_ov;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N61;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N293;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N378;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N460;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N478;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N536;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N617;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N636;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N11;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N17;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N20;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N27;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N5849;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N48764;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N54825;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N55511;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N55512;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N56789;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/_N57433;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/dq_vld;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_done_flag;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N124;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N437;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N487;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N488;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N489;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N572;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N598;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N616;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N635;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N46700;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N46714;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N46715;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N46738;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N46739;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49456;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49487;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49501;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49597;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49602;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49661;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49680;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49705;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49750;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49761;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49762;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49781;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49782;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49786;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49797;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49798;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49804;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49820;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49827;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49860;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N49875;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N53681_1;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56422;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56435;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56436;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56441;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56448;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56453;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56454;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56458;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56460;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56463;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56468;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56473;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56485;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56576;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56581;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56586;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56591;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56596;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56600;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56665;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56687;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56688;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56715;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/_N56716;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_pattern_error_r1;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_pattern_error_r3;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/slip_en;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly_r2;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly_r3;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N197_rnmt;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N202;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N209_inv_1;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N312_rnmt;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N317;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N324_inv_1;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N446;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N474;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N534;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N537;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N613;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N791;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N818;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N823_rnmt;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N871;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N895;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N897;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N933;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N971;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N995;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N997;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1043;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1050;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1079;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N30;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N5921;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N5975;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N5979;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N6013;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N6021;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N6025;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N6075;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N6079;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N6113;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N6121;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N6125;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N6149;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N6153;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N6181;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N6185;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N6200;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10729;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10730;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10731;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10732;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10733;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10734;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10735;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10736;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10866;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10867;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10868;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10869;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10870;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10871;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10872;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10873;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10876;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10877;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10878;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10879;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10880;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10881;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10882;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10883;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10886;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10887;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10888;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10889;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10890;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10891;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10892;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N10893;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17744;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17752;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17771;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17772;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17773;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17774;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17775;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17776;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17777;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17779;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17780;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17781;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17782;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17783;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17784;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17785;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17786;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17822;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17830;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17849;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17850;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17851;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17852;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17853;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17854;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17855;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17857;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17858;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17859;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17860;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17861;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17862;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17863;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17864;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N46081;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N46088;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N54185;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N56348;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N56355;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N56361;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N56367;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N56371;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N56552;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N56558;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N56562;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N56604;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N56606;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N56608;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N56849;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/move_stop_even;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/move_stop_odd;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_ov_even;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_ov_odd;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_gatei;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_read_valid;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/_N17874;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/_N17876;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/ntI;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/ntI;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/ntI;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/ntI;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/ntI;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/ntI;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/ntI;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dqs_gate_sample;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dqs_gate_vld;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dqs_in;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dqsi_del;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dqst;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/genblk1.u_iobufco_dqs/ntDIFFIN;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/genblk1.u_iobufco_dqs/ntI;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/genblk1.u_iobufco_dqs/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/genblk1.u_iobufco_dqs/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/padt;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/rdel_rvalid0;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/rdel_rvalid1;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/read_pattern_error;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/u_outbuft_dm/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/u_outbuft_dm/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/wclk;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/wclk_del;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/wrcal_move_done;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/wrdata_check_pass;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/wrlvl_dqs;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/wrlvl_dqs_en;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/wrlvl_gatei;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[0].u_outbuft_addr0/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[0].u_outbuft_addr0/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[1].u_outbuft_addr0/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[1].u_outbuft_addr0/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[2].u_outbuft_addr0/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[2].u_outbuft_addr0/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[3].u_outbuft_addr0/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[3].u_outbuft_addr0/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[4].u_outbuft_addr0/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[4].u_outbuft_addr0/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[5].u_outbuft_addr0/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[5].u_outbuft_addr0/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[6].u_outbuft_addr0/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[6].u_outbuft_addr0/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[7].u_outbuft_addr0/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[7].u_outbuft_addr0/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[8].u_outbuft_addr0/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[8].u_outbuft_addr0/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[9].u_outbuft_addr0/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[9].u_outbuft_addr0/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[10].u_outbuft_addr0/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[10].u_outbuft_addr0/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[11].u_outbuft_addr0/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[11].u_outbuft_addr0/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[12].u_outbuft_addr0/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[12].u_outbuft_addr0/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[13].u_outbuft_addr0/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[13].u_outbuft_addr0/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[14].u_outbuft_addr0/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[14].u_outbuft_addr0/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[0].u_outbuft_ba/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[0].u_outbuft_ba/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[1].u_outbuft_ba/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[1].u_outbuft_ba/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[2].u_outbuft_ba/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[2].u_outbuft_ba/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_casn/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_casn/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_cke/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_cke/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_csn/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_csn/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_odt/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_odt/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_rasn/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_rasn/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_wen/ntO;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_wen/ntT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/ntDIFF_O;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/ntDQ_CAS_OUT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/ntO0;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/ntO1;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/ntT0;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/ntT1;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/ntTQ_CAS_OUT;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_training_ctrl/N18;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn_d;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_rst_req_d2;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_rst_req_d3;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/dfi_error;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/dll_freeze;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/dll_freeze_syn;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/dll_update_code_done;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/dll_update_n;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/dll_update_n_syn;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/dll_update_req_rst_ctrl;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/eye_calibration;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/eyecal_check_pass;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/eyecal_move_en;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gate_adj_done;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gate_cal_error;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gate_check_pass;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gate_move_en;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gatecal_start;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_dps_dir;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_dps_done;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_dps_en;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_lock;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/init_adj_rdel;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/logic_rstn;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mc_wl[2]_inv;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_ioclk_fb;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_pll_rst;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/pll_refclk;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rddata_cal;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rdel_calib_error;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rdel_calibration;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rdel_move_done;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rdel_move_en;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_adj_done;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_adj_en;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_adj_start;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_dps_done;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_lock;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_seq_rstn;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_pls;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/N114;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/N141;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/_N6265;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/_N10857;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/_N10858;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/_N10859;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/_N10860;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/_N10861;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/_N10862;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/_N10863;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/_N10864;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/_N54049;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/wrlvl_dqs_req;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/wrlvl_dqs_resp;
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/wrlvl_error;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/_N10994;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/_N10998;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/buffer_almost_full;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/dcd_wr_en;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/dcd_wr_last;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/dcd_wr_tworw;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/ddrc_init_done;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/_N48862;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/dec_done;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/dec_new_row;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/dec_new_valid;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/dec_pre_row;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/dec_refresh;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/dec_write;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N62;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N172;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N201;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N252;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N281;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N304;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N317;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N7112;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N10928;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N10929;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N10930;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N10931;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N10932;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N10933;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N10934;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N10935;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N10936;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N10937;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N10938;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N17905;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N17914;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N17915;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N17916;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N17917;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N17918;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N17919;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N17920;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N17921;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N17922;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N17923;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N17924;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N17925;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N17926;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N17927;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/_N17928;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/N28;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/r_init;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_req;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/rowaddr_check_diff;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/rowaddr_check_valid;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N39;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N89;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N371;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N393;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N404;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N408;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N418;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N458;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N461;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/_N11122;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/_N12802;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/_N12804;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/_N40684;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/_N54467;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/_N55990;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/rw_diff;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/back_valid;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/ctrl_back_rdy;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N104;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N214;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N259;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N267;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1199;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1200;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1201;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1202;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1203;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1204;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1205;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1206;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N61;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N69;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N101;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/_N49091;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/_N54698;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/cmd_wr;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/N61;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/N69;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/N101;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/_N48902;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/_N54634;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/cmd_wr;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/N61;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/N69;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/N101;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/_N48781;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/_N54666;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/cmd_wr;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/N61;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/N69;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/N101;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/_N49064;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/_N54602;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/cmd_wr;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/N61;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/N69;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/N101;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/_N49085;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/_N54682;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/cmd_wr;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/N61;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/N69;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/N101;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/_N49077;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/_N54618;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/cmd_wr;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/N61;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/N69;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/N101;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/_N49024;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/_N54650;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/cmd_wr;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/N61;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/N69;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/N101;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/_N49067;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/_N54586;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/cmd_wr;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/_N2126;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/_N2178;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/_N2306;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/_N2358;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/_N2410;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/_N2462;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/_N6296;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/_N1438;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N7;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/_N49096;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/N7;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/_N49292;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/N7;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/_N49294;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/N7;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/_N49148;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/N7;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/_N49232;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/N7;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/_N49236;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/N7;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/_N49189;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/N7;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/_N49290;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/_N17176;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/_N17183;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/_N47153;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/_N48847;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/_N48940;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/_N53096_2;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/_N53189_2;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/_N53189_9;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/_N53189_11;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/_N53189_13;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/_N53189_15;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_valid_d1;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_accepted_m;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_act_pass;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_act_timing_pass;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_l;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_m;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_prea_pass;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_rd_pass;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_rd_pass_l;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_rd_pass_m;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_ref_pass;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_wr_pass;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_wr_pass_l;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_wr_pass_m;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/N27;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/N98;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/N106;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/cmd_rd;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_pre;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_prea;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_ref;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wra;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_zqcs;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_pre;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wra;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_valid;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_pass;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw/N19;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw/r_cnt_pass;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw/N19;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw/r_cnt_pass;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/N19;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/r_cnt_pass;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N3;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N7342;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N7458;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N7462;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N14126;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N17222;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N17237;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N48429;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N50037;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N54713;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/N55;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/_N57438;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/N7;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/N22;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/_N7664;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/_N7710;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/_N7714;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/_N9517;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/_N17290;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/_N17315;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/_N48965;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/_N54727;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/_N54728;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/N27;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/full;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N19;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N32;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/_N6523;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/_N6555;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/_N14354;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/_N55992;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_en_real;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/full;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N19;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N32;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/_N6790;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/_N6822;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/_N14394;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/_N54228;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_en_real;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N48;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N52;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N119;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N126;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N203;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N217;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N220;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/buffer_almost_full_a;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/buffer_almost_full_b;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/cmd_act;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/cmd_act2rd;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/cmd_act2wr;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/cmd_pre;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/cmd_rd;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/cmd_wr;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_a_valid;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_b_valid;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_empty_a;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_empty_b;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/poll;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/rd_poll;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/rd_poll_d;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/N155;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/_N49348;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/_N49349;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/_N53646_2;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/_N54765;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_last_l;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_last_m;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/pipe_cmd_accepted_l;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/pipe_cmd_accepted_m;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/pipe_cmd_act;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_last;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/N150;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/N311;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/N329;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/N338;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/N348;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/N366;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/N524;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/N531;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/N532;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/N749;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/N754;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/N1796;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/N2053;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/N2188;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/_N3;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/_N48833;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/_N48837;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/_N48839;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/_N49264;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/_N49265;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/_N49266;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/_N49351;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/_N49352;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/_N49354;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/_N57378;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/r_brd_m;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/r_bwr_m;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/data_out_valid;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/N5;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/empty;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/full;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/_N6987;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/_N7007;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/_N38058;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/_N54445;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/_N54767;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/_N54769;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/wr_en;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N54;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N254;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N258;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N262;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N266;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N270;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N274;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N278;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N282;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/N10;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/N14;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_valid_0;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_valid_1;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/rptr;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/pre_data_in_valid;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/pre_write;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/ptr;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/N10;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/N14;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_valid_0;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_valid_1;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/wptr;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/full;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/_N6636;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/_N6637;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/_N6638;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/_N6639;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rempty;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_en_real;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_wvld_m;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/rd_en;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/w_wvld;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/rlast;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/rvld;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/user_cmd_ready;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/wvld_l;
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/wvld_m;
ddr_rw_inst/axi_master_read_inst/N105;
ddr_rw_inst/axi_master_read_inst/N107;
ddr_rw_inst/axi_master_read_inst/N109;
ddr_rw_inst/axi_master_read_inst/N111;
ddr_rw_inst/axi_master_write_inst/N138;
ddr_rw_inst/axi_master_write_inst/N140;
ddr_rw_inst/axi_master_write_inst/N142;
ddr_rw_inst/axi_master_write_inst/N162;
ddr_rw_inst/axi_master_write_inst/N172;
ddr_rw_inst/axi_master_write_inst/reg_wvalid;
ddr_rw_inst/rd_burst_finish;
ddr_rw_inst/rd_burst_req;
ddr_rw_inst/rd_fifo_we;
ddr_rw_inst/rd_ready;
ddr_rw_inst/ui_clk;
ddr_rw_inst/wr_burst_finish;
ddr_rw_inst/wr_burst_req;
ddr_rw_inst/wr_fifo_re;
ddr_rw_inst/wr_ready;
de_out;
de_out_obuf/ntO;
de_out_obuf/ntT;
debugtest_top_inst/N68;
debugtest_top_inst/N405;
debugtest_top_inst/_N57170;
debugtest_top_inst/_N57175;
debugtest_top_inst/_N57180;
debugtest_top_inst/_N57185;
debugtest_top_inst/_N57190;
debugtest_top_inst/_N57195;
debugtest_top_inst/_N57200;
debugtest_top_inst/_N57205;
debugtest_top_inst/_N57210;
debugtest_top_inst/_N57215;
debugtest_top_inst/_N57220;
debugtest_top_inst/_N57225;
debugtest_top_inst/_N57230;
debugtest_top_inst/_N57235;
debugtest_top_inst/_N57240;
debugtest_top_inst/_N57244;
debugtest_top_inst/_N57245;
debugtest_top_inst/_N57250;
debugtest_top_inst/_N57255;
debugtest_top_inst/decoder_inst/N169;
debugtest_top_inst/decoder_inst/N179;
debugtest_top_inst/decoder_inst/N251;
debugtest_top_inst/decoder_inst/N277;
debugtest_top_inst/decoder_inst/N304;
debugtest_top_inst/decoder_inst/_N11658;
debugtest_top_inst/decoder_inst/_N11659;
debugtest_top_inst/decoder_inst/_N11662;
debugtest_top_inst/decoder_inst/_N11663;
debugtest_top_inst/decoder_inst/_N11666;
debugtest_top_inst/decoder_inst/_N11667;
debugtest_top_inst/decoder_inst/_N11670;
debugtest_top_inst/decoder_inst/_N11671;
debugtest_top_inst/decoder_inst/_N11674;
debugtest_top_inst/decoder_inst/_N11675;
debugtest_top_inst/decoder_inst/_N11678;
debugtest_top_inst/decoder_inst/_N11679;
debugtest_top_inst/decoder_inst/_N11682;
debugtest_top_inst/decoder_inst/_N11683;
debugtest_top_inst/decoder_inst/_N11686;
debugtest_top_inst/decoder_inst/_N11687;
debugtest_top_inst/decoder_inst/_N11753;
debugtest_top_inst/decoder_inst/_N11754;
debugtest_top_inst/decoder_inst/_N11755;
debugtest_top_inst/decoder_inst/_N11756;
debugtest_top_inst/decoder_inst/_N11757;
debugtest_top_inst/decoder_inst/_N11758;
debugtest_top_inst/decoder_inst/_N11759;
debugtest_top_inst/decoder_inst/_N11760;
debugtest_top_inst/decoder_inst/_N11761;
debugtest_top_inst/decoder_inst/_N11762;
debugtest_top_inst/decoder_inst/_N11763;
debugtest_top_inst/decoder_inst/_N11764;
debugtest_top_inst/decoder_inst/_N11765;
debugtest_top_inst/decoder_inst/_N11766;
debugtest_top_inst/decoder_inst/_N11767;
debugtest_top_inst/decoder_inst/_N11768;
debugtest_top_inst/decoder_inst/_N11769;
debugtest_top_inst/decoder_inst/_N11770;
debugtest_top_inst/decoder_inst/_N11771;
debugtest_top_inst/decoder_inst/_N11772;
debugtest_top_inst/decoder_inst/_N11773;
debugtest_top_inst/decoder_inst/_N11774;
debugtest_top_inst/decoder_inst/_N11775;
debugtest_top_inst/decoder_inst/_N11776;
debugtest_top_inst/decoder_inst/_N11777;
debugtest_top_inst/decoder_inst/_N11778;
debugtest_top_inst/decoder_inst/_N11779;
debugtest_top_inst/decoder_inst/_N11780;
debugtest_top_inst/decoder_inst/_N11781;
debugtest_top_inst/decoder_inst/_N11782;
debugtest_top_inst/decoder_inst/_N11783;
debugtest_top_inst/decoder_inst/_N11784;
debugtest_top_inst/decoder_inst/_N40963;
debugtest_top_inst/decoder_inst/_N48401;
debugtest_top_inst/decoder_inst/_N49282;
debugtest_top_inst/decoder_inst/_N49358;
debugtest_top_inst/decoder_inst/_N49503;
debugtest_top_inst/decoder_inst/_N49504;
debugtest_top_inst/decoder_inst/_N49505;
debugtest_top_inst/decoder_inst/_N57081;
debugtest_top_inst/decoder_inst/_N57090;
debugtest_top_inst/decoder_inst/_N57105;
debugtest_top_inst/decoder_inst/_N57106;
debugtest_top_inst/decoder_inst/_N57118;
debugtest_top_inst/decoder_inst/_N57119;
debugtest_top_inst/decoder_inst/_N57120;
debugtest_top_inst/decoder_inst/_N57121;
debugtest_top_inst/decoder_inst/_N57143;
debugtest_top_inst/decoder_inst/_N57149;
debugtest_top_inst/decoder_inst/_N57154;
debugtest_top_inst/decoder_inst/_N57159;
debugtest_top_inst/decoder_inst/_N57163;
debugtest_top_inst/genblk3[0].genblk1[0].trigger_1bit_inst/testport_d0;
debugtest_top_inst/genblk3[0].genblk1[0].trigger_1bit_inst/testport_d1;
debugtest_top_inst/genblk3[0].genblk1[3].trigger_1bit_inst/testport_d0;
debugtest_top_inst/genblk3[0].genblk1[3].trigger_1bit_inst/testport_d1;
debugtest_top_inst/genblk3[0].genblk1[4].trigger_1bit_inst/testport_d0;
debugtest_top_inst/genblk3[0].genblk1[4].trigger_1bit_inst/testport_d1;
debugtest_top_inst/genblk3[0].genblk1[5].trigger_1bit_inst/testport_d0;
debugtest_top_inst/genblk3[0].genblk1[5].trigger_1bit_inst/testport_d1;
debugtest_top_inst/genblk3[0].genblk1[6].trigger_1bit_inst/testport_d0;
debugtest_top_inst/genblk3[0].genblk1[6].trigger_1bit_inst/testport_d1;
debugtest_top_inst/genblk3[0].genblk1[7].trigger_1bit_inst/testport_d0;
debugtest_top_inst/genblk3[0].genblk1[7].trigger_1bit_inst/testport_d1;
debugtest_top_inst/genblk3[0].genblk1[10].trigger_1bit_inst/testport_d0;
debugtest_top_inst/genblk3[0].genblk1[10].trigger_1bit_inst/testport_d1;
debugtest_top_inst/genblk3[0].genblk1[11].trigger_1bit_inst/testport_d0;
debugtest_top_inst/genblk3[0].genblk1[11].trigger_1bit_inst/testport_d1;
debugtest_top_inst/genblk3[0].genblk1[12].trigger_1bit_inst/testport_d0;
debugtest_top_inst/genblk3[0].genblk1[12].trigger_1bit_inst/testport_d1;
debugtest_top_inst/genblk3[0].genblk1[13].trigger_1bit_inst/testport_d0;
debugtest_top_inst/genblk3[0].genblk1[13].trigger_1bit_inst/testport_d1;
debugtest_top_inst/genblk3[0].genblk1[14].trigger_1bit_inst/testport_d0;
debugtest_top_inst/genblk3[0].genblk1[14].trigger_1bit_inst/testport_d1;
debugtest_top_inst/genblk3[0].genblk1[15].trigger_1bit_inst/testport_d0;
debugtest_top_inst/genblk3[0].genblk1[15].trigger_1bit_inst/testport_d1;
debugtest_top_inst/genblk3[0].genblk1[19].trigger_1bit_inst/testport_d0;
debugtest_top_inst/genblk3[0].genblk1[19].trigger_1bit_inst/testport_d1;
debugtest_top_inst/genblk3[0].genblk1[20].trigger_1bit_inst/testport_d0;
debugtest_top_inst/genblk3[0].genblk1[20].trigger_1bit_inst/testport_d1;
debugtest_top_inst/genblk3[0].genblk1[21].trigger_1bit_inst/testport_d0;
debugtest_top_inst/genblk3[0].genblk1[21].trigger_1bit_inst/testport_d1;
debugtest_top_inst/genblk3[0].genblk1[22].trigger_1bit_inst/testport_d0;
debugtest_top_inst/genblk3[0].genblk1[22].trigger_1bit_inst/testport_d1;
debugtest_top_inst/genblk3[0].genblk1[23].trigger_1bit_inst/testport_d0;
debugtest_top_inst/genblk3[0].genblk1[23].trigger_1bit_inst/testport_d1;
debugtest_top_inst/genblk3[1].genblk1[0].trigger_1bit_inst/testport_d0;
debugtest_top_inst/genblk3[1].genblk1[0].trigger_1bit_inst/testport_d1;
debugtest_top_inst/genblk3[2].genblk1[0].trigger_1bit_inst/testport_d0;
debugtest_top_inst/genblk3[2].genblk1[0].trigger_1bit_inst/testport_d1;
debugtest_top_inst/generate_module[0].mydebugger_inst/N9;
debugtest_top_inst/generate_module[0].mydebugger_inst/N150;
debugtest_top_inst/generate_module[0].mydebugger_inst/N175;
debugtest_top_inst/generate_module[0].mydebugger_inst/N175_inv;
debugtest_top_inst/generate_module[0].mydebugger_inst/N223;
debugtest_top_inst/generate_module[0].mydebugger_inst/N241;
debugtest_top_inst/generate_module[0].mydebugger_inst/N254;
debugtest_top_inst/generate_module[0].mydebugger_inst/N260;
debugtest_top_inst/generate_module[0].mydebugger_inst/N282;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N10291;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N10292;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N10293;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N10294;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N10295;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N10296;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N10297;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N10298;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N10299;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N10300;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N10301;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N10302;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N10303;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N10304;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N10305;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N10308;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N10309;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N10310;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N10311;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N10312;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N10313;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N10314;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N10315;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N10316;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N10317;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N10318;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N10319;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N10320;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N10321;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N10322;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N10323;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N10326;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N10327;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N10328;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N10329;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N10330;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N10331;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N10332;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N10333;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N11984;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N11985;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N11986;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N11987;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N11988;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N11989;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N11990;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N11991;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N11992;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N11993;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N11994;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N11995;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N11996;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N11997;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N11998;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N12043;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N12044;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N12045;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N12046;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N12047;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N12048;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N12049;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N12050;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N12123;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N12124;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N12125;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N12126;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N12127;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N12128;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N12129;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N12130;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N57298;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N57314;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N57325;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N57326;
debugtest_top_inst/generate_module[0].mydebugger_inst/_N57329;
debugtest_top_inst/generate_module[0].mydebugger_inst/rx_en;
debugtest_top_inst/generate_module[0].mydebugger_inst/trigdone_reg;
debugtest_top_inst/generate_module[0].mydebugger_inst/tx_en;
debugtest_top_inst/generate_module[0].mydebugger_inst/tx_en_reg;
debugtest_top_inst/generate_module[0].mydebugger_inst/txvalid_delay;
debugtest_top_inst/generate_module[1].mydebugger_inst/N9;
debugtest_top_inst/generate_module[1].mydebugger_inst/N150;
debugtest_top_inst/generate_module[1].mydebugger_inst/N175;
debugtest_top_inst/generate_module[1].mydebugger_inst/N175_inv;
debugtest_top_inst/generate_module[1].mydebugger_inst/N223;
debugtest_top_inst/generate_module[1].mydebugger_inst/N241;
debugtest_top_inst/generate_module[1].mydebugger_inst/N254;
debugtest_top_inst/generate_module[1].mydebugger_inst/N260;
debugtest_top_inst/generate_module[1].mydebugger_inst/N282;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N10608;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N10609;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N10610;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N10611;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N10612;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N10613;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N10614;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N10615;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N10616;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N10617;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N10618;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N10619;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N10620;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N10621;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N10622;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N10625;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N10626;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N10627;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N10628;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N10629;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N10630;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N10631;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N10632;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N10633;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N10634;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N10635;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N10636;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N10637;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N10638;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N10639;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N10640;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N10708;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N10709;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N10710;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N10711;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N10712;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N10713;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N10714;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N10715;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N12026;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N12027;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N12028;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N12029;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N12030;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N12031;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N12032;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N12033;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N12034;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N12035;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N12036;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N12037;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N12038;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N12039;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N12040;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N12053;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N12054;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N12055;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N12056;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N12057;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N12058;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N12059;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N12060;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N12133;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N12134;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N12135;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N12136;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N12137;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N12138;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N12139;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N12140;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N57285;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N57356;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N57367;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N57368;
debugtest_top_inst/generate_module[1].mydebugger_inst/_N57371;
debugtest_top_inst/generate_module[1].mydebugger_inst/rx_en;
debugtest_top_inst/generate_module[1].mydebugger_inst/trigdone_reg;
debugtest_top_inst/generate_module[1].mydebugger_inst/tx_en;
debugtest_top_inst/generate_module[1].mydebugger_inst/tx_en_reg;
debugtest_top_inst/generate_module[1].mydebugger_inst/txvalid_delay;
debugtest_top_inst/generate_module[2].mydebugger_inst/N9;
debugtest_top_inst/generate_module[2].mydebugger_inst/N150;
debugtest_top_inst/generate_module[2].mydebugger_inst/N175;
debugtest_top_inst/generate_module[2].mydebugger_inst/N175_inv;
debugtest_top_inst/generate_module[2].mydebugger_inst/N223;
debugtest_top_inst/generate_module[2].mydebugger_inst/N241;
debugtest_top_inst/generate_module[2].mydebugger_inst/N254;
debugtest_top_inst/generate_module[2].mydebugger_inst/N260;
debugtest_top_inst/generate_module[2].mydebugger_inst/N282;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11005;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11006;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11007;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11008;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11009;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11010;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11011;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11012;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11013;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11014;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11015;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11016;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11017;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11018;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11019;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11022;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11023;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11024;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11025;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11026;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11027;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11028;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11029;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11030;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11031;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11032;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11033;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11034;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11035;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11036;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11037;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11040;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11041;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11042;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11043;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11044;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11045;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11046;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11047;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11850;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11851;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11852;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11853;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11854;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11855;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11856;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N11857;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N12000;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N12001;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N12002;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N12003;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N12004;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N12005;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N12006;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N12007;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N12008;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N12009;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N12010;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N12011;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N12012;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N12013;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N12014;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N12063;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N12064;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N12065;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N12066;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N12067;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N12068;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N12069;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N12070;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N57272;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N57335;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N57346;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N57348;
debugtest_top_inst/generate_module[2].mydebugger_inst/_N57350;
debugtest_top_inst/generate_module[2].mydebugger_inst/rx_en;
debugtest_top_inst/generate_module[2].mydebugger_inst/trigdone_reg;
debugtest_top_inst/generate_module[2].mydebugger_inst/tx_en;
debugtest_top_inst/generate_module[2].mydebugger_inst/tx_en_reg;
debugtest_top_inst/generate_module[2].mydebugger_inst/txvalid_delay;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/N2;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/P_PCS_RX_RST_2;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/P_PCS_TX_RST_2;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/P_PLLPOWERDOWN_0;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/P_PLL_RST_0;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/P_RX_LANE_PD_2;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/P_RX_PMA_RST_2;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/P_TX_LANE_PD_CLKPATH_2;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/P_TX_LANE_PD_DRIVER_2;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/P_TX_LANE_PD_PISO_2;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/P_TX_PMA_RST_2;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_GTP_HSSTLP_WRAPPER/CLK_RX0_2;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_GTP_HSSTLP_WRAPPER/CLK_RX90_2;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_GTP_HSSTLP_WRAPPER/CLK_RX180_2;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_GTP_HSSTLP_WRAPPER/CLK_RX270_2;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_GTP_HSSTLP_WRAPPER/PLL_LOCK_SEL_2;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_GTP_HSSTLP_WRAPPER/PLL_PD_I_2;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_GTP_HSSTLP_WRAPPER/PLL_REFCLK_I_2;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_GTP_HSSTLP_WRAPPER/PLL_RESET_I_2;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_GTP_HSSTLP_WRAPPER/RATE_CHANGE_2;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_GTP_HSSTLP_WRAPPER/SYNC_2;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_GTP_HSSTLP_WRAPPER/TXPCLK_PLL_SELECTED_0;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N36;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N40;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/_N10767;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/_N10768;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/_N10769;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/_N10770;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/_N10771;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/_N10772;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/_N10773;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/_N10774;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/_N10775;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/_N10776;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/_N57013;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/_N57014;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/signal_b_ff;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/signal_b_neg;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/N34;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/_N11860;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/_N11861;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/_N11862;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/_N11863;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/_N11864;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/_N11865;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/_N11866;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/_N11867;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/_N12017;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/_N12018;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/_N12019;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/_N12020;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/_N12021;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/_N12022;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/_N12023;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/_N12024;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_lock_0;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N0;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N151;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N9;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N10526;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N10527;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N10528;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N10529;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N10530;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N10531;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N10532;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N10533;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N10534;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N10535;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N10536;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N10537;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N10538;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N10539;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N12958;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N19311;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N49416;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N49572;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N49573;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N57022;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N57029;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/s_pll_ready_0;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/s_pll_rstn_0;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/wtchdg_rstn_0;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N84;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N95;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N243;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N247;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N443;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N470;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N526;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N76;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N77;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N78;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N83;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N5453;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N5724;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N9115;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10642;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10643;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10644;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10645;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10646;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10647;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10648;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10649;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10650;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10651;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10652;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10653;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10686;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10687;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10688;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10689;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10690;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10691;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10692;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10693;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10694;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10695;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10719;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10720;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10721;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10722;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10723;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10724;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10725;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N10726;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N12968_inv;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N56945;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N56946;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N56947;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N56953;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N56960;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N56961;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N56969;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N56970;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N56974;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N56988;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N36;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N40;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/_N10941;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/_N10942;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/_N10943;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/_N10944;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/_N10945;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/_N10946;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/_N10947;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/_N10948;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/_N10949;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/_N10950;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/_N56920;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/_N56921;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/signal_b_ff;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/signal_b_neg;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/N36;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/N40;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/_N10389;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/_N10390;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/_N10391;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/_N10392;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/_N10393;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/_N10394;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/_N10395;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/_N10396;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/_N10397;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/_N10398;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/_N56931;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/_N56932;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/signal_b_ff;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/signal_b_neg;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N315;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N365;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N468;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/_N9271;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/_N9279;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/_N12973;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/_N49303;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/_N49414;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/_N49415;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/_N57038;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/_N57048;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/o_pll_done_0;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N0;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N23;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N146;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N253;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N255;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N257;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N259;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N307;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N318;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N505;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N528;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N557;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N591;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/_N13265;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/_N13266;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/_N13267;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/_N13268;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/_N13269;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/_N13270;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/_N13271;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/_N13272;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/_N13273;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/_N13274;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/_N13275;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/_N13276;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/_N13277;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/_N13278;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/_N13279;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/_N13280;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/_N13281;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/_N13282;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/_N13283;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/_N13284;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/_N13285;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/_N13286;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/_N13287;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/_N13288;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/_N13289;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/_N13290;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/_N13291;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/_N13292;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/_N13293;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/_N13294;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/_N13295;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/_N13296;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/_N45806;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/_N45815;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/_N48564;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/_N48791;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/_N48792;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/_N53147_3;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/_N53147_4;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/_N57061;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/_N57062;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/_N57064;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/_N57065;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/error;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/skip;
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/i_pll_rst_0;
debugtest_top_inst/o_p_lx_cdr_align_2;
debugtest_top_inst/o_p_pll_lock_0;
debugtest_top_inst/o_p_rx_sigdet_sta_2;
debugtest_top_inst/o_rxlane_done_2;
debugtest_top_inst/o_txlane_done_2;
debugtest_top_inst/refresh;
debugtest_top_inst/rxclk;
debugtest_top_inst/sfp_rxdatalast;
debugtest_top_inst/sfp_rxdatavalid;
debugtest_top_inst/sfp_txdatavalid;
debugtest_top_inst/sfp_txportdatalast;
debugtest_top_inst/sfp_txportdatavalid;
debugtest_top_inst/trig_all;
debugtest_top_inst/trigger;
debugtest_top_inst/trigger_clk;
debugtest_top_inst/trigger_rxclk;
debugtest_top_inst/txclk;
debugtest_top_inst/txidle;
g_out_obuf[0]/ntO;
g_out_obuf[0]/ntT;
g_out_obuf[1]/ntO;
g_out_obuf[1]/ntT;
g_out_obuf[2]/ntO;
g_out_obuf[2]/ntT;
g_out_obuf[3]/ntO;
g_out_obuf[3]/ntT;
g_out_obuf[4]/ntO;
g_out_obuf[4]/ntT;
g_out_obuf[5]/ntO;
g_out_obuf[5]/ntT;
g_out_obuf[6]/ntO;
g_out_obuf[6]/ntT;
g_out_obuf[7]/ntO;
g_out_obuf[7]/ntT;
hd_scl;
hd_scl_obuf/ntO;
hd_scl_obuf/ntT;
hs_out;
hs_out_obuf/ntO;
hs_out_obuf/ntT;
i_p_refckn_1;
i_p_refckp_1;
iolotcmp_in_0;
iolotcmp_in_1;
iolotcmp_in_2;
iolotcmp_in_3;
iolotcmp_out_0;
iolotcmp_out_1;
iolotcmp_out_2;
iolotcmp_out_3;
iolotcmp_ts_0;
iolotcmp_ts_1;
iolotcmp_ts_2;
iolotcmp_ts_3;
iolotcmp_tsout_0;
iolotcmp_tsout_1;
iolotcmp_tsout_2;
iolotcmp_tsout_3;
led_obuf[0]/ntO;
led_obuf[0]/ntT;
led_obuf[1]/ntO;
led_obuf[1]/ntT;
led_obuf[2]/ntO;
led_obuf[2]/ntT;
led_obuf[3]/ntO;
led_obuf[3]/ntT;
led_obuf[4]/ntO;
led_obuf[4]/ntT;
led_obuf[5]/ntO;
led_obuf[5]/ntT;
led_obuf[6]/ntO;
led_obuf[6]/ntT;
led_obuf[7]/ntO;
led_obuf[7]/ntT;
locked;
mem_cas_n;
mem_ck;
mem_ck_n;
mem_cke;
mem_cs_n;
mem_odt;
mem_ras_n;
mem_rst_n;
mem_rst_n_obuf/ntO;
mem_rst_n_obuf/ntT;
mem_we_n;
ms7210_ctrl_iic_top_inst.iic_sda_tri/ntI;
ms7210_ctrl_iic_top_inst.iic_sda_tri/ntO;
ms7210_ctrl_iic_top_inst.iic_sda_tri/ntT;
ms7210_ctrl_iic_top_inst/N0;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N3_1;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N382;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N390;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N405;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N537;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N539;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N580;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N581;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N589;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N591;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N2599;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N2619;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N11902;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N11903;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N11904;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N11905;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N11906;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N11907;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N11908;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N11909;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N11910;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N11911;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N11912;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N11913;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N11914;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N11915;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N11916;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N11917;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N11918;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N11919;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N11920;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N11921;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N20000;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N48415;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N48479;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N53211_2;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N53933;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N53952;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N53968;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N53973;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N53978;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N53982;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N53985;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/busy_1d;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/busy_falling;
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state_reg_5;
ms7210_ctrl_iic_top_inst/_N48474;
ms7210_ctrl_iic_top_inst/busy;
ms7210_ctrl_iic_top_inst/byte_over;
ms7210_ctrl_iic_top_inst/iic_dri/N50;
ms7210_ctrl_iic_top_inst/iic_dri/N72_1;
ms7210_ctrl_iic_top_inst/iic_dri/N73;
ms7210_ctrl_iic_top_inst/iic_dri/N80_rnmt;
ms7210_ctrl_iic_top_inst/iic_dri/N100;
ms7210_ctrl_iic_top_inst/iic_dri/N151;
ms7210_ctrl_iic_top_inst/iic_dri/N165;
ms7210_ctrl_iic_top_inst/iic_dri/N434;
ms7210_ctrl_iic_top_inst/iic_dri/N445;
ms7210_ctrl_iic_top_inst/iic_dri/N460;
ms7210_ctrl_iic_top_inst/iic_dri/N493;
ms7210_ctrl_iic_top_inst/iic_dri/N499;
ms7210_ctrl_iic_top_inst/iic_dri/N504;
ms7210_ctrl_iic_top_inst/iic_dri/_N13002;
ms7210_ctrl_iic_top_inst/iic_dri/_N13003;
ms7210_ctrl_iic_top_inst/iic_dri/_N13004;
ms7210_ctrl_iic_top_inst/iic_dri/_N13487;
ms7210_ctrl_iic_top_inst/iic_dri/_N13490;
ms7210_ctrl_iic_top_inst/iic_dri/_N19087;
ms7210_ctrl_iic_top_inst/iic_dri/_N45892;
ms7210_ctrl_iic_top_inst/iic_dri/_N46425;
ms7210_ctrl_iic_top_inst/iic_dri/_N48481;
ms7210_ctrl_iic_top_inst/iic_dri/_N48699;
ms7210_ctrl_iic_top_inst/iic_dri/_N49030;
ms7210_ctrl_iic_top_inst/iic_dri/_N49210;
ms7210_ctrl_iic_top_inst/iic_dri/_N53692;
ms7210_ctrl_iic_top_inst/iic_dri/_N54020;
ms7210_ctrl_iic_top_inst/iic_dri/_N54040;
ms7210_ctrl_iic_top_inst/iic_dri/dsu;
ms7210_ctrl_iic_top_inst/iic_dri/full_cycle;
ms7210_ctrl_iic_top_inst/iic_dri/full_cycle_1;
ms7210_ctrl_iic_top_inst/iic_dri/half_cycle;
ms7210_ctrl_iic_top_inst/iic_dri/pluse_1d;
ms7210_ctrl_iic_top_inst/iic_dri/pluse_2d;
ms7210_ctrl_iic_top_inst/iic_dri/pluse_3d;
ms7210_ctrl_iic_top_inst/iic_dri/start;
ms7210_ctrl_iic_top_inst/iic_dri/start_en;
ms7210_ctrl_iic_top_inst/iic_dri/start_h;
ms7210_ctrl_iic_top_inst/iic_dri/trans_en;
ms7210_ctrl_iic_top_inst/iic_dri/twr_en;
ms7210_ctrl_iic_top_inst/iic_dri/w_r_1d;
ms7210_ctrl_iic_top_inst/iic_dri/w_r_2d;
ms7210_ctrl_iic_top_inst/iic_trig_tx;
ms7210_ctrl_iic_top_inst/rstn;
ms7210_ctrl_iic_top_inst/rstn_temp1;
ms7210_ctrl_iic_top_inst/sda_out_rnmt;
ms7210_ctrl_iic_top_inst/w_r_tx;
nt_de_out;
nt_hd_scl;
nt_hd_sda;
nt_hs_out;
nt_i_p_refckn_1;
nt_i_p_refckp_1;
nt_mem_rst_n;
nt_pixclk_out;
nt_rstn_in;
nt_rstn_out;
nt_sd_clk;
nt_sd_cs_n;
nt_sd_miso;
nt_sd_mosi;
nt_sys_clk;
nt_vs_out;
ntclkbufg_0;
ntclkbufg_1;
ntclkbufg_2;
ntclkbufg_3;
ntclkbufg_4;
ntclkbufg_5;
pixclk_out;
pixclk_out_obuf/ntO;
pixclk_out_obuf/ntT;
r_out_obuf[0]/ntO;
r_out_obuf[0]/ntT;
r_out_obuf[1]/ntO;
r_out_obuf[1]/ntT;
r_out_obuf[2]/ntO;
r_out_obuf[2]/ntT;
r_out_obuf[3]/ntO;
r_out_obuf[3]/ntT;
r_out_obuf[4]/ntO;
r_out_obuf[4]/ntT;
r_out_obuf[5]/ntO;
r_out_obuf[5]/ntT;
r_out_obuf[6]/ntO;
r_out_obuf[6]/ntT;
r_out_obuf[7]/ntO;
r_out_obuf[7]/ntT;
rck;
rck_obuf/ntO;
rck_obuf/ntT;
rst_n;
rstn_in;
rstn_in_ibuf/ntD;
rstn_in_ibuf/ntDO;
rstn_in_ibuf/ntDO_N;
rstn_out;
rstn_out_obuf/ntO;
rstn_out_obuf/ntT;
sck;
sck_obuf/ntO;
sck_obuf/ntT;
sd_clk;
sd_clk_obuf/ntO;
sd_clk_obuf/ntT;
sd_cs_n;
sd_cs_n_obuf/ntO;
sd_cs_n_obuf/ntT;
sd_ctrl_inst/_N49299;
sd_ctrl_inst/init_cs_n;
sd_ctrl_inst/init_mosi;
sd_ctrl_inst/rd_cs_n;
sd_ctrl_inst/rd_mosi;
sd_ctrl_inst/sd_init_inst/N3;
sd_ctrl_inst/sd_init_inst/N110;
sd_ctrl_inst/sd_init_inst/N128;
sd_ctrl_inst/sd_init_inst/N146;
sd_ctrl_inst/sd_init_inst/N164;
sd_ctrl_inst/sd_init_inst/N289;
sd_ctrl_inst/sd_init_inst/N361;
sd_ctrl_inst/sd_init_inst/N363;
sd_ctrl_inst/sd_init_inst/N365;
sd_ctrl_inst/sd_init_inst/N410;
sd_ctrl_inst/sd_init_inst/N423;
sd_ctrl_inst/sd_init_inst/N435;
sd_ctrl_inst/sd_init_inst/_N1;
sd_ctrl_inst/sd_init_inst/_N10;
sd_ctrl_inst/sd_init_inst/_N1657;
sd_ctrl_inst/sd_init_inst/_N1669;
sd_ctrl_inst/sd_init_inst/_N5417;
sd_ctrl_inst/sd_init_inst/_N5478;
sd_ctrl_inst/sd_init_inst/_N6915;
sd_ctrl_inst/sd_init_inst/_N46034;
sd_ctrl_inst/sd_init_inst/_N54311;
sd_ctrl_inst/sd_init_inst/_N54319;
sd_ctrl_inst/sd_init_inst/_N54326;
sd_ctrl_inst/sd_init_inst/_N54327;
sd_ctrl_inst/sd_init_inst/_N54332;
sd_ctrl_inst/sd_init_inst/_N57397;
sd_ctrl_inst/sd_init_inst/_N57401;
sd_ctrl_inst/sd_init_inst/_N57402;
sd_ctrl_inst/sd_init_inst/ack_en;
sd_ctrl_inst/sd_init_inst/miso_dly;
sd_ctrl_inst/sd_read_inst/N147;
sd_ctrl_inst/sd_read_inst/N184;
sd_ctrl_inst/sd_read_inst/N268;
sd_ctrl_inst/sd_read_inst/N275;
sd_ctrl_inst/sd_read_inst/N409;
sd_ctrl_inst/sd_read_inst/N414;
sd_ctrl_inst/sd_read_inst/N450;
sd_ctrl_inst/sd_read_inst/N459;
sd_ctrl_inst/sd_read_inst/_N4189;
sd_ctrl_inst/sd_read_inst/_N4193;
sd_ctrl_inst/sd_read_inst/_N4239;
sd_ctrl_inst/sd_read_inst/_N10817;
sd_ctrl_inst/sd_read_inst/_N10818;
sd_ctrl_inst/sd_read_inst/_N10819;
sd_ctrl_inst/sd_read_inst/_N10820;
sd_ctrl_inst/sd_read_inst/_N10821;
sd_ctrl_inst/sd_read_inst/_N10822;
sd_ctrl_inst/sd_read_inst/_N10823;
sd_ctrl_inst/sd_read_inst/_N10824;
sd_ctrl_inst/sd_read_inst/_N10825;
sd_ctrl_inst/sd_read_inst/_N10826;
sd_ctrl_inst/sd_read_inst/_N15575;
sd_ctrl_inst/sd_read_inst/_N15578;
sd_ctrl_inst/sd_read_inst/_N15581;
sd_ctrl_inst/sd_read_inst/_N15583;
sd_ctrl_inst/sd_read_inst/_N15586;
sd_ctrl_inst/sd_read_inst/_N15589;
sd_ctrl_inst/sd_read_inst/_N15594;
sd_ctrl_inst/sd_read_inst/_N45489;
sd_ctrl_inst/sd_read_inst/_N48939;
sd_ctrl_inst/sd_read_inst/_N48952;
sd_ctrl_inst/sd_read_inst/_N49542;
sd_ctrl_inst/sd_read_inst/_N49570;
sd_ctrl_inst/sd_read_inst/_N54261;
sd_ctrl_inst/sd_read_inst/_N54269;
sd_ctrl_inst/sd_read_inst/_N54270;
sd_ctrl_inst/sd_read_inst/_N54278;
sd_ctrl_inst/sd_read_inst/_N54289;
sd_ctrl_inst/sd_read_inst/_N54291;
sd_ctrl_inst/sd_read_inst/_N54293;
sd_ctrl_inst/sd_read_inst/_N54304;
sd_ctrl_inst/sd_read_inst/_N54405;
sd_ctrl_inst/sd_read_inst/_N54409;
sd_ctrl_inst/sd_read_inst/_N54416;
sd_ctrl_inst/sd_read_inst/_N54417;
sd_ctrl_inst/sd_read_inst/ack_en;
sd_ctrl_inst/sd_read_inst/byte_head_en;
sd_miso;
sd_miso_ibuf/ntD;
sd_miso_ibuf/ntDO;
sd_miso_ibuf/ntDO_N;
sd_mosi;
sd_mosi_obuf/ntO;
sd_mosi_obuf/ntT;
sd_rd_data_en;
sd_rd_en;
ser;
ser_obuf/ntO;
ser_obuf/ntT;
sys_clk;
sys_clk_ibuf/ntD;
sys_clk_ibuf/ntDO;
sys_clk_ibuf/ntDO_N;
vga_ctrl_inst/N10;
vga_ctrl_inst/N31;
vga_ctrl_inst/N95;
vga_ctrl_inst/N111_inv;
vga_ctrl_inst/_N1750;
vga_ctrl_inst/_N10281;
vga_ctrl_inst/_N10282;
vga_ctrl_inst/_N10283;
vga_ctrl_inst/_N10284;
vga_ctrl_inst/_N10285;
vga_ctrl_inst/_N10286;
vga_ctrl_inst/_N10287;
vga_ctrl_inst/_N10288;
vga_ctrl_inst/_N11943;
vga_ctrl_inst/_N11944;
vga_ctrl_inst/_N11945;
vga_ctrl_inst/_N11946;
vga_ctrl_inst/_N11947;
vga_ctrl_inst/_N11948;
vga_ctrl_inst/_N11949;
vga_ctrl_inst/_N11950;
vga_ctrl_inst/_N51614;
vga_ctrl_inst/_N53651_1;
vga_ctrl_inst/_N55950;
vga_ctrl_inst/_N55958;
vga_ctrl_inst/_N57133;
vga_ctrl_inst/rgb_valid_dly;
vs_out;
vs_out_obuf/ntO;
vs_out_obuf/ntT;
b_out[0];
b_out[1];
b_out[2];
b_out[3];
b_out[4];
b_out[5];
b_out[6];
b_out[7];
data_rd_ctrl_inst/N46 [4];
data_rd_ctrl_inst/N46 [5];
data_rd_ctrl_inst/N46 [7];
data_rd_ctrl_inst/N169 [0];
data_rd_ctrl_inst/cnt_rd [0];
data_rd_ctrl_inst/cnt_rd [1];
data_rd_ctrl_inst/cnt_rd [2];
data_rd_ctrl_inst/cnt_rd [3];
data_rd_ctrl_inst/cnt_rd [4];
data_rd_ctrl_inst/cnt_rd [5];
data_rd_ctrl_inst/cnt_rd [6];
data_rd_ctrl_inst/cnt_rd [7];
data_rd_ctrl_inst/cnt_rd [8];
data_rd_ctrl_inst/cnt_rd [9];
data_rd_ctrl_inst/cnt_rd [10];
data_rd_ctrl_inst/cnt_wait [0];
data_rd_ctrl_inst/cnt_wait [1];
data_rd_ctrl_inst/cnt_wait [2];
data_rd_ctrl_inst/cnt_wait [3];
data_rd_ctrl_inst/cnt_wait [4];
data_rd_ctrl_inst/cnt_wait [5];
data_rd_ctrl_inst/cnt_wait [6];
data_rd_ctrl_inst/cnt_wait [7];
data_rd_ctrl_inst/cnt_wait [8];
data_rd_ctrl_inst/cnt_wait [9];
data_rd_ctrl_inst/cnt_wait [10];
data_rd_ctrl_inst/cnt_wait [11];
data_rd_ctrl_inst/cnt_wait [12];
data_rd_ctrl_inst/cnt_wait [13];
data_rd_ctrl_inst/cnt_wait [14];
data_rd_ctrl_inst/cnt_wait [15];
data_rd_ctrl_inst/cnt_wait [16];
data_rd_ctrl_inst/cnt_wait [17];
data_rd_ctrl_inst/cnt_wait [18];
data_rd_ctrl_inst/cnt_wait [19];
data_rd_ctrl_inst/cnt_wait [20];
data_rd_ctrl_inst/cnt_wait [21];
data_rd_ctrl_inst/cnt_wait [22];
data_rd_ctrl_inst/cnt_wait [23];
data_rd_ctrl_inst/cnt_wait [24];
data_rd_ctrl_inst/cnt_wait [25];
data_rd_ctrl_inst/state_reg [0];
data_rd_ctrl_inst/state_reg [1];
data_rd_ctrl_inst/state_reg [2];
ddr_rw_inst/M_AXI_RD_araddr [7];
ddr_rw_inst/M_AXI_RD_araddr [8];
ddr_rw_inst/M_AXI_RD_araddr [9];
ddr_rw_inst/M_AXI_RD_araddr [10];
ddr_rw_inst/M_AXI_RD_araddr [11];
ddr_rw_inst/M_AXI_RD_araddr [12];
ddr_rw_inst/M_AXI_RD_araddr [13];
ddr_rw_inst/M_AXI_RD_araddr [14];
ddr_rw_inst/M_AXI_RD_araddr [15];
ddr_rw_inst/M_AXI_RD_araddr [16];
ddr_rw_inst/M_AXI_RD_araddr [17];
ddr_rw_inst/M_AXI_RD_araddr [18];
ddr_rw_inst/M_AXI_RD_araddr [19];
ddr_rw_inst/M_AXI_RD_araddr [20];
ddr_rw_inst/M_AXI_RD_araddr [21];
ddr_rw_inst/M_AXI_RD_araddr [22];
ddr_rw_inst/M_AXI_RD_araddr [23];
ddr_rw_inst/M_AXI_RD_araddr [24];
ddr_rw_inst/M_AXI_RD_araddr [25];
ddr_rw_inst/M_AXI_RD_araddr [26];
ddr_rw_inst/M_AXI_RD_araddr [27];
ddr_rw_inst/M_AXI_WR_awaddr [7];
ddr_rw_inst/M_AXI_WR_awaddr [8];
ddr_rw_inst/M_AXI_WR_awaddr [9];
ddr_rw_inst/M_AXI_WR_awaddr [10];
ddr_rw_inst/M_AXI_WR_awaddr [11];
ddr_rw_inst/M_AXI_WR_awaddr [12];
ddr_rw_inst/M_AXI_WR_awaddr [13];
ddr_rw_inst/M_AXI_WR_awaddr [14];
ddr_rw_inst/M_AXI_WR_awaddr [15];
ddr_rw_inst/M_AXI_WR_awaddr [16];
ddr_rw_inst/M_AXI_WR_awaddr [17];
ddr_rw_inst/M_AXI_WR_awaddr [18];
ddr_rw_inst/M_AXI_WR_awaddr [19];
ddr_rw_inst/M_AXI_WR_awaddr [20];
ddr_rw_inst/M_AXI_WR_awaddr [21];
ddr_rw_inst/M_AXI_WR_awaddr [22];
ddr_rw_inst/M_AXI_WR_awaddr [23];
ddr_rw_inst/M_AXI_WR_awaddr [24];
ddr_rw_inst/M_AXI_WR_awaddr [25];
ddr_rw_inst/M_AXI_WR_awaddr [26];
ddr_rw_inst/M_AXI_WR_awaddr [27];
ddr_rw_inst/axi_ctrl_inst/rd_burst_addr [28];
ddr_rw_inst/axi_ctrl_inst/rd_burst_addr [29];
ddr_rw_inst/axi_ctrl_inst/rd_burst_addr [30];
ddr_rw_inst/axi_ctrl_inst/rd_burst_addr [31];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N2 [0];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N2 [1];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N2 [2];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N2 [3];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N2 [4];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N2 [5];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N2 [6];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N2 [7];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N2 [8];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N2 [9];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N2 [10];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N89 [0];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N89 [1];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N89 [2];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N89 [3];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N89 [4];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N89 [5];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N89 [6];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N89 [7];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N89 [8];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N89 [9];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N89 [10];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N89 [11];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N89 [12];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N168.co [0];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N168.co [2];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N168.co [4];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N168.co [6];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N171.co [0];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N171.co [2];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N171.co [4];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N171.co [6];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N171.co [8];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N171.co [10];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N297_5.co [1];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N297_5.co [2];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N297_5.co [3];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N297_5.co [4];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N297_5.co [5];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N297_5.co [6];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N297_5.co [7];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N297_5.co [8];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N297_5.co [9];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N297_5.co [10];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/nb2 [10];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rbin [12];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rptr [2];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rptr [3];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rptr [4];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rptr [5];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rptr [6];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rptr [7];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rptr [8];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rptr [9];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rptr [10];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rptr [11];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rptr [12];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rrptr [2];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rrptr [3];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rrptr [4];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rrptr [5];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rrptr [6];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rrptr [7];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rrptr [8];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rrptr [9];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rrptr [10];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rrptr [11];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rwptr2 [0];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rwptr2 [1];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rwptr2 [2];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rwptr2 [3];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rwptr2 [4];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rwptr2 [5];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rwptr2 [6];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rwptr2 [7];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rwptr2 [8];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rwptr2 [9];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rwptr2 [10];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rwptr2_b [2];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rwptr2_b [3];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rwptr2_b [5];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rwptr2_b [7];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wbin [10];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wptr [0];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wptr [1];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wptr [2];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wptr [3];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wptr [4];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wptr [5];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wptr [6];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wptr [7];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wptr [8];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wptr [9];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wptr [10];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wrptr2 [2];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wrptr2 [3];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wrptr2 [4];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wrptr2 [5];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wrptr2 [6];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wrptr2 [7];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wrptr2 [8];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wrptr2 [9];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wrptr2 [10];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wrptr2 [11];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wrptr2 [12];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wrptr2_b [3];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wrptr2_b [4];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wrptr2_b [5];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wrptr2_b [7];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wrptr2_b [8];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wrptr2_b [9];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wrptr2_b [11];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wwptr [0];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wwptr [1];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wwptr [2];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wwptr [3];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wwptr [4];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wwptr [5];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wwptr [6];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wwptr [7];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wwptr [8];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/wwptr [9];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/rd_addr [0];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/rd_addr [1];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/rd_addr [2];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/rd_addr [3];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/rd_addr [4];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/rd_addr [5];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/rd_addr [6];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/rd_addr [7];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/rd_addr [8];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/rd_addr [9];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/rd_addr [10];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/rd_addr [11];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/wr_addr [0];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/wr_addr [1];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/wr_addr [2];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/wr_addr [3];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/wr_addr [4];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/wr_addr [5];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/wr_addr [6];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/wr_addr [7];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/wr_addr [8];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/wr_addr [9];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_wr_data_count [0];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_wr_data_count [1];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_wr_data_count [2];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_wr_data_count [3];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_wr_data_count [4];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_wr_data_count [5];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_wr_data_count [6];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_wr_data_count [7];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_wr_data_count [8];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_wr_data_count [9];
ddr_rw_inst/axi_ctrl_inst/rd_fifo_wr_data_count [10];
ddr_rw_inst/axi_ctrl_inst/wr_burst_addr [28];
ddr_rw_inst/axi_ctrl_inst/wr_burst_addr [29];
ddr_rw_inst/axi_ctrl_inst/wr_burst_addr [30];
ddr_rw_inst/axi_ctrl_inst/wr_burst_addr [31];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N2 [0];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N2 [1];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N2 [2];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N2 [3];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N2 [4];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N2 [5];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N2 [6];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N2 [7];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N2 [8];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N2 [9];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N2 [10];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N2 [11];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N2 [12];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N79 [0];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N79 [1];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N79 [2];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N79 [3];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N79 [4];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N79 [5];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N79 [6];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N79 [7];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N79 [8];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N79 [9];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N79 [10];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N168.co [0];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N168.co [2];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N168.co [4];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N168.co [6];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N168.co [8];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N171.co [0];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N171.co [2];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N171.co [4];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N171.co [6];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N171.co [8];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N333_5.co [0];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N333_5.co [1];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N333_5.co [2];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N333_5.co [3];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N333_5.co [4];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N333_5.co [5];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N333_5.co [6];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N333_5.co [7];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N333_5.co [8];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N333_5.co [9];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/N333_5.co [10];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/nb0 [10];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rbin [10];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rptr [0];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rptr [1];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rptr [2];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rptr [3];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rptr [4];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rptr [5];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rptr [6];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rptr [7];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rptr [8];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rptr [9];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rptr [10];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rrptr [0];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rrptr [1];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rrptr [2];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rrptr [3];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rrptr [4];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rrptr [5];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rrptr [6];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rrptr [7];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rrptr [8];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rrptr [9];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rwptr2 [2];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rwptr2 [3];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rwptr2 [4];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rwptr2 [5];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rwptr2 [6];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rwptr2 [7];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rwptr2 [8];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rwptr2 [9];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rwptr2 [10];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rwptr2 [11];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rwptr2 [12];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rwptr2_b [2];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rwptr2_b [3];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rwptr2_b [4];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rwptr2_b [5];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rwptr2_b [6];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rwptr2_b [7];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rwptr2_b [8];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rwptr2_b [9];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rwptr2_b [10];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/rwptr2_b [11];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/wbin [12];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/wptr [2];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/wptr [3];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/wptr [4];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/wptr [5];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/wptr [6];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/wptr [7];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/wptr [8];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/wptr [9];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/wptr [10];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/wptr [11];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/wptr [12];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/wrptr2 [0];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/wrptr2 [1];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/wrptr2 [2];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/wrptr2 [3];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/wrptr2 [4];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/wrptr2 [5];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/wrptr2 [6];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/wrptr2 [7];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/wrptr2 [8];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/wrptr2 [9];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/wrptr2 [10];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/wrptr2_b [2];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/wrptr2_b [3];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/wrptr2_b [5];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/wrptr2_b [7];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/wrptr2_b [9];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/wwptr [2];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/wwptr [3];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/wwptr [4];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/wwptr [5];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/wwptr [6];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/wwptr [7];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/wwptr [8];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/wwptr [9];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/wwptr [10];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/wwptr [11];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/rd_addr [0];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/rd_addr [1];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/rd_addr [2];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/rd_addr [3];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/rd_addr [4];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/rd_addr [5];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/rd_addr [6];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/rd_addr [7];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/rd_addr [8];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/rd_addr [9];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/wr_addr [0];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/wr_addr [1];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/wr_addr [2];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/wr_addr [3];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/wr_addr [4];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/wr_addr [5];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/wr_addr [6];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/wr_addr [7];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/wr_addr [8];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/wr_addr [9];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/wr_addr [10];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/wr_addr [11];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_rd_data_count [4];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_rd_data_count [5];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_rd_data_count [6];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_rd_data_count [7];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_rd_data_count [8];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_rd_data_count [9];
ddr_rw_inst/axi_ctrl_inst/wr_fifo_rd_data_count [10];
ddr_rw_inst/axi_ddr_inst/dfi_address [0];
ddr_rw_inst/axi_ddr_inst/dfi_address [1];
ddr_rw_inst/axi_ddr_inst/dfi_address [2];
ddr_rw_inst/axi_ddr_inst/dfi_address [3];
ddr_rw_inst/axi_ddr_inst/dfi_address [4];
ddr_rw_inst/axi_ddr_inst/dfi_address [5];
ddr_rw_inst/axi_ddr_inst/dfi_address [6];
ddr_rw_inst/axi_ddr_inst/dfi_address [7];
ddr_rw_inst/axi_ddr_inst/dfi_address [8];
ddr_rw_inst/axi_ddr_inst/dfi_address [9];
ddr_rw_inst/axi_ddr_inst/dfi_address [10];
ddr_rw_inst/axi_ddr_inst/dfi_address [11];
ddr_rw_inst/axi_ddr_inst/dfi_address [12];
ddr_rw_inst/axi_ddr_inst/dfi_address [13];
ddr_rw_inst/axi_ddr_inst/dfi_address [14];
ddr_rw_inst/axi_ddr_inst/dfi_address [30];
ddr_rw_inst/axi_ddr_inst/dfi_address [31];
ddr_rw_inst/axi_ddr_inst/dfi_address [33];
ddr_rw_inst/axi_ddr_inst/dfi_address [34];
ddr_rw_inst/axi_ddr_inst/dfi_address [35];
ddr_rw_inst/axi_ddr_inst/dfi_address [36];
ddr_rw_inst/axi_ddr_inst/dfi_address [37];
ddr_rw_inst/axi_ddr_inst/dfi_address [38];
ddr_rw_inst/axi_ddr_inst/dfi_address [39];
ddr_rw_inst/axi_ddr_inst/dfi_address [40];
ddr_rw_inst/axi_ddr_inst/dfi_bank [0];
ddr_rw_inst/axi_ddr_inst/dfi_bank [1];
ddr_rw_inst/axi_ddr_inst/dfi_bank [2];
ddr_rw_inst/axi_ddr_inst/dfi_bank [6];
ddr_rw_inst/axi_ddr_inst/dfi_bank [7];
ddr_rw_inst/axi_ddr_inst/dfi_bank [8];
ddr_rw_inst/axi_ddr_inst/dfi_cas_n [0];
ddr_rw_inst/axi_ddr_inst/dfi_cas_n [2];
ddr_rw_inst/axi_ddr_inst/dfi_cke [0];
ddr_rw_inst/axi_ddr_inst/dfi_cs_n [0];
ddr_rw_inst/axi_ddr_inst/dfi_cs_n [2];
ddr_rw_inst/axi_ddr_inst/dfi_odt [0];
ddr_rw_inst/axi_ddr_inst/dfi_odt [2];
ddr_rw_inst/axi_ddr_inst/dfi_ras_n [0];
ddr_rw_inst/axi_ddr_inst/dfi_ras_n [2];
ddr_rw_inst/axi_ddr_inst/dfi_we_n [0];
ddr_rw_inst/axi_ddr_inst/dfi_we_n [2];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [64];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [65];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [66];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [67];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [68];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [69];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [70];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [71];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [72];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [73];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [74];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [75];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [76];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [77];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [78];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [79];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [80];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [81];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [82];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [83];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [84];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [85];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [86];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [87];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [88];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [89];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [90];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [91];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [92];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [93];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [94];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [95];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [96];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [97];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [98];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [99];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [100];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [101];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [102];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [103];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [104];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [105];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [106];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [107];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [108];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [109];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [110];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [111];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [112];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [113];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [114];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [115];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [116];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [117];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [118];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [119];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [120];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [121];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [122];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [123];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [124];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [125];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [126];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [127];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [192];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [193];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [194];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [195];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [196];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [197];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [198];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [199];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [200];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [201];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [202];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [203];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [204];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [205];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [206];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [207];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [208];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [209];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [210];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [211];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [212];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [213];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [214];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [215];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [216];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [217];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [218];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [219];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [220];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [221];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [222];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [223];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [224];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [225];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [226];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [227];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [228];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [229];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [230];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [231];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [232];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [233];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [234];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [235];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [236];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [237];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [238];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [239];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [240];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [241];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [242];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [243];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [244];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [245];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [246];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [247];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [248];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [249];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [250];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [251];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [252];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [253];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [254];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata [255];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata_en [0];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata_en [1];
ddr_rw_inst/axi_ddr_inst/dfi_wrdata_en [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_address [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_address [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_address [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_address [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_address [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_address [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_address [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_address [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_address [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_address [9];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_address [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_address [11];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_address [12];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_address [13];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_address [14];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_ba [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_ba [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/dbg_slice_status [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/dbg_slice_status [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/dbg_slice_status [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/dbg_slice_status [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/dbg_slice_status [32];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/dbg_slice_status [33];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/dbg_slice_status [34];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/dbg_slice_status [35];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/dbg_slice_status [48];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/dbg_slice_status [49];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/dbg_slice_status [50];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/dbg_slice_status [51];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/dbg_slice_status [52];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/dbg_slice_status [53];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/dbg_slice_status [54];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/dbg_slice_status [55];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/dbg_slice_status [56];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/dbg_slice_status [57];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/dbg_slice_status [58];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/dbg_slice_status [59];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/dbg_slice_status [60];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/dbg_slice_status [61];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/dbg_slice_status [62];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/dbg_slice_status [63];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/dbg_slice_status [64];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/dbg_slice_status [65];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/dbg_slice_status [66];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/dbg_slice_status [67];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/cnt [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/ref_cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/ref_cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N352 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us [9];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us [11];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us [12];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us [13];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us [14];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us [15];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us [16];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us [17];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us [18];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us [19];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us [9];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us [11];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us [12];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us [13];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us [14];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us [15];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us [16];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us [17];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us [18];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us [19];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit [9];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_next_state [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg [9];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/mr_load_cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/mr_load_cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/N165 [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/bslip_cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/bslip_cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/bslip_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/bslip_cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/cnt [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/cnt [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/cnt [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/ddrphy_rst_ack_r [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/enblk1.rdcal_state_reg [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/enblk1.rdcal_state_reg [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/enblk1.rdcal_state_reg [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/enblk1.rdcal_state_reg [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/enblk1.rdcal_state_reg [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/enblk1.rdcal_state_reg [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/enblk1.rdcal_state_reg [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/enblk1.rdcal_state_reg [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/enblk1.rdcal_state_reg [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/enblk1.rdcal_state_reg [9];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/enblk1.rdcal_state_reg [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/enblk1.rdcal_state_reg [11];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/enblk1.rdcal_state_reg [12];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/enblk1.rdcal_state_reg [13];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/enblk1.rdcal_state_reg [14];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/enblk1.rdcal_state_reg [15];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/enblk1.rdcal_state_reg [16];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/enblk1.rdcal_state_reg [17];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/enblk1.rdcal_state_reg [18];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/enblk1.rdcal_state_reg [19];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/ref_cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/ref_cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N30 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N189 [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N328_alias [229];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/bus_wr_data [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/bus_wr_data [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/bus_wr_data [33];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/bus_wr_data_d [68];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/bus_wr_data_d [133];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt [9];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt [11];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt [12];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt [13];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt [14];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt [15];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt [16];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/cnt [17];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/ref_cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/ref_cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wr_cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wr_cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wr_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wr_cnt_d [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wr_cnt_d [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wr_cnt_d [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cmd_cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cmd_cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cmd_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cmd_cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cmd_cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cmd_cnt [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cmd_cnt [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cmd_cnt [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/dbg_wrlvl [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/dbg_wrlvl [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/dbg_wrlvl [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/dbg_wrlvl [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/eyecal_address [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/eyecal_address [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/eyecal_address [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/init_address [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/init_address [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/init_address [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/init_address [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/init_address [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/init_address [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/init_address [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/init_address [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/init_address [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/init_address [9];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/init_address [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/init_address [11];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/init_address [12];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/init_address [13];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/init_address [14];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/init_ba [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/init_ba [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_address [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_address [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_address [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_address [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_ba [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [32];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [64];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [96];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [128];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [192];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata_en [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata_en [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata_en [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata_en [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_address [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_address [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_address [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [32];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [33];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [36];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [37];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [64];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [65];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [68];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [69];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [96];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [97];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [100];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [101];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [128];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [129];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [132];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [133];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [160];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [161];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [164];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [165];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [192];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [193];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [196];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [197];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [224];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [225];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [228];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata [229];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata_en [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata_en [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrcal_wrdata_en [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrlvl_address [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrlvl_address [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrlvl_address [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrlvl_address [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrlvl_address [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrlvl_address [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrlvl_address [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrlvl_address [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrlvl_address [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrlvl_address [9];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrlvl_address [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrlvl_address [11];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrlvl_address [12];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/wrlvl_ba [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N349 [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt [9];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg [9];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_up_d [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_up_d [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_up_d [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/delay_cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/delay_cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/delay_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/delay_cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/dps_done_d [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/sure_delay [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/w_phy_cke [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt [9];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt [11];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt [12];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt [13];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt [14];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt [15];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt [16];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt [17];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/ddr3_mc_al [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/ddr3_mc_al [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/ddr3_mc_al [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/ddr3_mc_al [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/ddr3_mc_cwl [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_info/nb0 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_ioclk_gate [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_ioclk_gate [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_calib_done_d [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_cpd_done_d [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_cpd_done_d [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11 [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11 [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11 [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11 [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11 [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11 [9];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11 [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11 [11];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11 [12];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11 [13];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11 [14];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11 [15];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11 [16];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11 [17];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11 [18];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [9];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [11];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [12];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [13];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [15];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [16];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [17];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [9];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/tran_err_rst_cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/tran_err_rst_cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/tran_err_rst_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/tran_err_rst_cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/tran_err_rst_cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/tran_err_rst_cnt [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [9];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [11];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [13];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [15];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [17];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [19];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [24];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [25];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [27];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [29];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [31];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [32];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [33];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [35];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [37];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [39];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [40];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [41];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [43];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [45];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [47];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [48];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [49];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [51];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [53];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [55];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [56];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [57];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [59];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [61];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [63];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [64];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [65];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [67];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [69];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [71];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [72];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [73];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [75];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [77];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [79];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [80];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [81];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [83];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [85];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [87];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [89];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [91];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [97];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [99];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [105];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [107];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [113];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_addr [115];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_ba [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_ba [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_ba [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_ba [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_ba [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_ba [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_ba [9];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_ba [11];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_ba [13];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_ba [15];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_ba [16];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_ba [17];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_ba [19];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_ba [21];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_ba [23];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_cas_n [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_cas_n [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_cas_n [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_cas_n [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_cas_n [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_cke [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_cs_n [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_cs_n [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_cs_n [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_cs_n [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_cs_n [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_odt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_odt [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_ras_n [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_ras_n [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_ras_n [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_ras_n [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_ras_n [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_we_n [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_we_n [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_we_n [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_we_n [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/adj_we_n [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dbg_slice_status [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dbg_slice_status [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dbg_slice_status [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dbg_slice_status [20];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dbg_slice_status [21];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dbg_slice_status [22];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dbg_slice_status [23];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dbg_slice_status [36];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dbg_slice_status [37];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dbg_slice_status [38];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dbg_slice_status [39];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r [14];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r [18];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r [22];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r [26];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r [30];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r [34];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r [38];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r [42];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cas_n_r [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cke_r [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cs_n_r [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_odt_r [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ras_n_r [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_we_n_r [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [14];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [15];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [22];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [23];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [30];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [31];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [38];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [39];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [46];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [47];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [54];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [55];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [62];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [63];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [70];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [71];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [78];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [79];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [86];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [87];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [94];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [95];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [102];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [103];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [110];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [111];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [118];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [119];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [126];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [127];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [134];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [135];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [142];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [143];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [150];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [151];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [158];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [159];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [166];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [167];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [174];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [175];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [182];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [183];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [190];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [191];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [198];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [199];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [206];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [207];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [214];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [215];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [222];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [223];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [230];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [231];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [238];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [239];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [246];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [247];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [254];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_data_r [255];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_valid_r [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_valid_r [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_valid_r [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align/dqs_read_valid_r [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [11];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [22];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [23];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [24];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [25];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [26];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [27];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [28];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [66];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [80];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [83];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [84];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [85];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [86];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [87];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [88];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [89];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [135];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [149];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [152];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [153];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [154];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [155];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [156];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [157];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [158];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [160];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [161];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [162];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [163];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [164];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [165];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [166];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [204];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [210];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [218];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [221];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [222];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [223];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [224];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [225];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [226];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [227];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [229];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [230];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [231];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [232];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [233];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [234];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [235];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/debug_data [273];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dq_rising_all [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dq_rising_all [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dq_rising_all [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dq_rising_all [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [9];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [11];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [12];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [14];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [15];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [18];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [21];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [22];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [23];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [24];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [25];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [26];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [27];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [28];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [30];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [31];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [33];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [34];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [37];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [38];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [39];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [40];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [41];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [46];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [47];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [49];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [50];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [53];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [54];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [55];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [56];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [57];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [62];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [63];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [70];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [71];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [75];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [78];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [79];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [86];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [87];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [91];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [94];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [95];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [97];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [101];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [102];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [103];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [104];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [105];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [109];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [110];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [111];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [113];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [117];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [118];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [119];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [120];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [121];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [125];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [126];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [127];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [134];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [135];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [142];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [143];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [150];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [151];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [158];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [159];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [165];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [166];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [167];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [168];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [173];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [174];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [175];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [181];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [182];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [183];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [184];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [189];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [190];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [191];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [192];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [194];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [195];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [196];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [197];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [198];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [199];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [201];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [206];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [207];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [208];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [210];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [211];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [212];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [213];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [214];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [215];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [217];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [222];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [223];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [224];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [225];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [226];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [227];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [228];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [229];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [230];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [231];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [232];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [233];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [235];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [236];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [237];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [238];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [239];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [240];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [241];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [242];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [243];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [244];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [245];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [246];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [247];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [248];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [249];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [251];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [252];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [253];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [254];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [255];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_valid [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_valid [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_valid [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/dqs_read_valid [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdata_mask [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdata_mask [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdata_mask [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdata_mask [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdata_mask [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdata_mask [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdata_mask [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdata_mask [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [9];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [11];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [12];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [13];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [14];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [15];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [16];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [17];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [18];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [19];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [20];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [21];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [22];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [23];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [24];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [25];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [26];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [27];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [28];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [29];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [30];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [31];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [32];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [33];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [34];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [35];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [36];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [37];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [38];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [39];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [40];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [41];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [42];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [43];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [44];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [45];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [46];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [47];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [48];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [49];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [50];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [51];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [52];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [53];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [54];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [55];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [56];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [57];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [58];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [59];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [60];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [61];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [62];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq [63];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq_en [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq_en [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq_en [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq_en [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdq_en [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdqs [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdqs [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdqs_en [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdqs_en [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdqs_en [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdqs_en [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddr_rw_inst/axi_ddr_inst/debug_data [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddr_rw_inst/axi_ddr_inst/debug_data [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/coarse_slip_step [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/coarse_slip_step [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/coarse_slip_step [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r1 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r1 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r1 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r1 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r4 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_comb_r [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_comb_r [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r1 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r1 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r3 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r3 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_sample_r [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_sample_r [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/nb3 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/nb3 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/nb3 [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/nb3 [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/nb3 [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/nb4 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/sample_reg [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/sample_reg [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/sample_reg [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/ddr_rw_inst/axi_ddr_inst/debug_data [58];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/ddr_rw_inst/axi_ddr_inst/debug_data [59];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/ddr_rw_inst/axi_ddr_inst/debug_data [60];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/ddr_rw_inst/axi_ddr_inst/debug_data [61];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/ddr_rw_inst/axi_ddr_inst/debug_data [62];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/ddr_rw_inst/axi_ddr_inst/debug_data [63];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/ddr_rw_inst/axi_ddr_inst/debug_data [64];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/ddr_rw_inst/axi_ddr_inst/debug_data [65];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/nb2 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/nb2 [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/nb2 [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/nb2 [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/nb2 [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [9];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [11];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [12];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [13];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N644 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_next_state [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_next_state [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_next_state [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N663 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N664 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N664 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N664 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N664 [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N664 [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N665 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N665 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N665 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/N665 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r0 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r0 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r2 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r2 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r3 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r3 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [13];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [16];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [17];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [19];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [20];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [29];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [32];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [35];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [36];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [42];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [43];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [44];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [45];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [48];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [51];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [52];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [58];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [59];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [60];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [61];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.co [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.co [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.co [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N1108 [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [13];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [14];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [15];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [16];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [17];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [18];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [19];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [20];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [21];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [29];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [30];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [31];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [32];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [33];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [34];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [35];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [36];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [37];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [38];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [39];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [40];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [41];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [42];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [43];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [44];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [45];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [46];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb4 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb4 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb4 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb4 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb4 [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb4 [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb4 [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb10 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb10 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb10 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb10 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb10 [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb10 [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb10 [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [9];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [11];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [9];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [11];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [12];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [13];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [14];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [15];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [16];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [17];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [18];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [19];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [20];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [21];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [22];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [23];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [24];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [25];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [26];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [27];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [28];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [29];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [30];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [31];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [32];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [33];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [34];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [35];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [36];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [37];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [38];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [39];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [40];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [41];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [42];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [43];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [44];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [45];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [46];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [47];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [48];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [49];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [50];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [51];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [52];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [53];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [54];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [55];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [56];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [57];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [58];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [59];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [60];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [61];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [62];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [63];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N642 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N642 [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N645 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N651 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_en_r [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_en_r [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_en_r [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_en_r [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_mask_r [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_mask_r [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [9];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [11];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [12];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [13];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [14];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [15];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [18];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [19];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [22];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [23];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [26];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [27];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [30];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [31];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [33];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [34];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [35];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [36];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [37];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [38];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [39];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [41];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [42];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [43];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [44];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [45];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [46];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [47];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [50];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [51];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [54];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [55];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [58];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [59];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [62];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r [63];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/debug_data [48];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/debug_data [49];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/debug_data [50];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/debug_data [51];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/debug_data [52];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/debug_data [53];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/debug_data [54];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/debug_data [55];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/debug_data [67];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/debug_data [68];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dll_90_bin [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dll_90_bin [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dll_90_bin [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dll_90_bin [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dll_90_bin [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dll_90_bin [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dll_90_bin [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dll_90_bin [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dll_90_gray [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dll_90_gray [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dll_90_gray [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dll_90_gray [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dll_90_gray [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dll_90_gray [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dll_90_gray [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dll_90_gray [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_in_dly [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_in_dly [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_in_dly [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_in_dly [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_in_dly [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_in_dly [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_in_dly [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_in_dly [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_even_gray [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_even_gray [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_even_gray [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_even_gray [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_even_gray [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_even_gray [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_even_gray [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_even_gray [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_gate_ctrl [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_gate_ctrl [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_gate_ctrl [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_gate_ctrl [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_odd_gray [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_odd_gray [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_odd_gray [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_odd_gray [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_odd_gray [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_odd_gray [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_odd_gray [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dqs_odd_gray [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/idly_set [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/idly_set [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/idly_set [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/idly_set [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/idly_set [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/idly_set [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/idly_set [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/idly_set [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ififo_raddr [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ififo_raddr [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ififo_raddr [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ififo_waddr [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ififo_waddr [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ififo_waddr [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wl_p_dll_gray [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wl_p_dll_gray [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wl_p_dll_gray [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wl_p_dll_gray [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wl_p_dll_gray [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wl_p_dll_gray [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wl_p_dll_gray [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wl_p_dll_gray [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wrlvl_step_gray [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wrlvl_step_gray [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wrlvl_step_gray [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wrlvl_step_gray [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wrlvl_step_gray [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wrlvl_step_gray [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wrlvl_step_gray [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/wrlvl_step_gray [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdata_mask [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdata_mask [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdata_mask [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdata_mask [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdata_mask [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdata_mask [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdata_mask [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdata_mask [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [9];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [11];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [12];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [13];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [14];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [15];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [16];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [17];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [18];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [19];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [20];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [21];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [22];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [23];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [24];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [25];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [26];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [27];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [28];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [29];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [30];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [31];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [32];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [33];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [34];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [35];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [36];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [37];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [38];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [39];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [40];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [41];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [42];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [43];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [44];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [45];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [46];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [47];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [48];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [49];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [50];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [51];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [52];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [53];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [54];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [55];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [56];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [57];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [58];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [59];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [60];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [61];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [62];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq [63];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq_en [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq_en [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq_en [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq_en [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdq_en [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdqs [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdqs [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdqs_en [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdqs_en [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdqs_en [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/adj_wrdqs_en [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddr_rw_inst/axi_ddr_inst/debug_data_alias [74];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddr_rw_inst/axi_ddr_inst/debug_data_alias [75];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/coarse_slip_step [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/coarse_slip_step [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/coarse_slip_step [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/coarse_slip_step [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r1 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r1 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r1 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r1 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r4 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_sample_r [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_sample_r [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/nb3 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/nb3 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/nb3 [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/nb3 [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/nb3 [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/nb4 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/sample_reg [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/sample_reg [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/sample_reg [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/ddr_rw_inst/axi_ddr_inst/debug_data [127];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/ddr_rw_inst/axi_ddr_inst/debug_data [128];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/ddr_rw_inst/axi_ddr_inst/debug_data [129];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/ddr_rw_inst/axi_ddr_inst/debug_data [130];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/ddr_rw_inst/axi_ddr_inst/debug_data [131];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/ddr_rw_inst/axi_ddr_inst/debug_data [132];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/ddr_rw_inst/axi_ddr_inst/debug_data [133];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/ddr_rw_inst/axi_ddr_inst/debug_data [134];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/nb2 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/nb2 [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/nb2 [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/nb2 [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/nb2 [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [9];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [11];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [12];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [13];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N644 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_next_state [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_next_state [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_next_state [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N663 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N664 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N664 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N664 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N664 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N664 [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N664 [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N665 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N665 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N665 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/N665 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r0 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r0 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r2 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r2 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r3 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r3 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [9];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [12];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [13];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [16];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [17];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [18];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [19];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [20];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [21];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [24];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [25];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [26];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [28];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [29];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [32];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [34];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [35];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [36];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [42];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [43];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [44];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [48];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [50];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [51];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [52];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [58];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [59];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [60];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.co [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.co [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.co [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [82];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [90];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [91];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [92];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [93];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [94];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [95];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [96];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [97];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [98];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [99];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [100];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [101];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [102];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [103];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [104];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [105];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [106];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [107];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [108];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [109];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [110];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [111];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [112];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [113];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [114];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [115];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb4 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb4 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb4 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb4 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb4 [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb4 [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb4 [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb10 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb10 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb10 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb10 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb10 [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb10 [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb10 [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [9];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [11];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [9];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [11];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [12];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [13];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [14];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [15];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [16];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [17];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [18];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [19];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [20];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [21];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [22];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [23];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [24];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [25];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [26];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [27];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [28];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [29];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [30];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [31];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [32];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [33];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [34];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [35];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [36];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [37];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [38];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [39];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [40];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [41];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [42];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [43];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [44];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [45];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [46];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [47];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [48];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [49];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [50];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [51];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [52];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [53];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [54];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [55];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [56];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [57];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [58];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [59];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [60];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [61];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [62];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_rdata [63];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [11];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [14];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [15];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [18];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [19];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [22];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [23];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [26];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [27];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [30];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [31];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [34];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [35];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [38];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [39];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [42];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [43];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [46];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [47];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [50];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [51];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [54];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [55];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [58];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [59];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [62];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [63];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/debug_data [48];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/debug_data [49];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/debug_data [50];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/debug_data [51];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/debug_data [52];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/debug_data [53];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/debug_data [54];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/debug_data [55];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/debug_data [67];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/debug_data [68];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dll_90_bin [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dll_90_bin [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dll_90_bin [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dll_90_bin [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dll_90_bin [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dll_90_bin [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dll_90_bin [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dll_90_bin [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dll_90_gray [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dll_90_gray [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dll_90_gray [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dll_90_gray [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dll_90_gray [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dll_90_gray [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dll_90_gray [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dll_90_gray [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_in_dly [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_in_dly [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_in_dly [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_in_dly [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_in_dly [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_in_dly [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_in_dly [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_in_dly [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_even_gray [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_even_gray [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_even_gray [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_even_gray [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_even_gray [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_even_gray [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_even_gray [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_even_gray [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_gate_ctrl [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_gate_ctrl [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_gate_ctrl [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_gate_ctrl [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_odd_gray [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_odd_gray [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_odd_gray [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_odd_gray [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_odd_gray [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_odd_gray [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_odd_gray [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dqs_odd_gray [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/idly_set [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/idly_set [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/idly_set [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/idly_set [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/idly_set [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/idly_set [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/idly_set [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/idly_set [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ififo_raddr [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ififo_raddr [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ififo_raddr [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ififo_waddr [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ififo_waddr [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ififo_waddr [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wl_p_dll_gray [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wl_p_dll_gray [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wl_p_dll_gray [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wl_p_dll_gray [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wl_p_dll_gray [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wl_p_dll_gray [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wl_p_dll_gray [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wl_p_dll_gray [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wrlvl_step_gray [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wrlvl_step_gray [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wrlvl_step_gray [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wrlvl_step_gray [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wrlvl_step_gray [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wrlvl_step_gray [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wrlvl_step_gray [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/wrlvl_step_gray [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdata_mask [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdata_mask [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdata_mask [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdata_mask [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdata_mask [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdata_mask [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdata_mask [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdata_mask [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [9];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [11];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [12];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [13];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [14];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [15];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [16];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [17];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [18];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [19];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [20];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [21];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [22];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [23];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [24];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [25];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [26];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [27];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [28];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [29];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [30];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [31];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [32];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [33];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [34];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [35];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [36];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [37];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [38];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [39];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [40];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [41];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [42];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [43];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [44];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [45];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [46];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [47];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [48];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [49];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [50];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [51];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [52];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [53];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [54];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [55];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [56];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [57];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [58];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [59];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [60];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [61];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [62];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq [63];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq_en [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq_en [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq_en [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq_en [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdq_en [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdqs [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdqs [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdqs_en [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdqs_en [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdqs_en [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/adj_wrdqs_en [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddr_rw_inst/axi_ddr_inst/debug_data [143];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddr_rw_inst/axi_ddr_inst/debug_data [144];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/coarse_slip_step [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/coarse_slip_step [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/coarse_slip_step [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/coarse_slip_step [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r1 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r1 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r1 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r1 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r4 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_sample_r [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_sample_r [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/nb3 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/nb3 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/nb3 [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/nb3 [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/nb3 [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/nb4 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/sample_reg [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/sample_reg [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/sample_reg [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/ddr_rw_inst/axi_ddr_inst/debug_data [196];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/ddr_rw_inst/axi_ddr_inst/debug_data [197];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/ddr_rw_inst/axi_ddr_inst/debug_data [198];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/ddr_rw_inst/axi_ddr_inst/debug_data [199];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/ddr_rw_inst/axi_ddr_inst/debug_data [200];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/ddr_rw_inst/axi_ddr_inst/debug_data [201];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/ddr_rw_inst/axi_ddr_inst/debug_data [202];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/ddr_rw_inst/axi_ddr_inst/debug_data [203];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/nb2 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/nb2 [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/nb2 [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/nb2 [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/nb2 [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [9];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [11];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [12];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [13];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N644 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_next_state [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_next_state [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_next_state [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N663 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N664 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N664 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N664 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N664 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N664 [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N664 [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N665 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N665 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N665 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/N665 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r0 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r0 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r2 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r2 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r3 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r3 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [9];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [11];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [12];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [13];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [16];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [17];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [18];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [19];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [20];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [21];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [24];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [25];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [26];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [27];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [28];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [29];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [32];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [33];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [34];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [35];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [36];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [41];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [42];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [43];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [44];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [48];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [49];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [50];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [51];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [52];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [57];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [58];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [59];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [60];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.co [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.co [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.co [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [151];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [159];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [167];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [168];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [169];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [170];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [171];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [172];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [173];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [174];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [175];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [176];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [177];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [178];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [179];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [180];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [181];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [182];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [183];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data [184];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb4 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb4 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb4 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb4 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb4 [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb4 [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb4 [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb10 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb10 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb10 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb10 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb10 [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb10 [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb10 [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [9];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [11];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [9];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [11];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [12];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [13];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [14];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [15];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [16];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [17];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [18];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [19];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [20];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [21];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [22];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [23];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [24];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [25];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [26];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [27];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [28];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [29];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [30];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [31];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [32];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [33];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [34];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [35];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [36];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [37];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [38];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [39];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [40];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [41];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [42];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [43];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [44];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [45];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [46];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [47];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [48];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [49];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [50];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [51];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [52];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [53];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [54];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [55];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [56];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [57];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [58];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [59];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [60];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [61];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [62];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_rdata [63];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [11];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [14];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [15];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [18];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [19];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [22];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [23];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [26];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [27];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [30];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [31];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [34];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [35];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [38];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [39];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [42];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [43];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [46];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [47];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [50];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [51];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [54];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [55];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [58];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [59];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [62];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [63];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/debug_data [48];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/debug_data [49];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/debug_data [50];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/debug_data [51];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/debug_data [52];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/debug_data [53];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/debug_data [54];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/debug_data [55];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/debug_data [67];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/debug_data [68];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dll_90_bin [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dll_90_bin [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dll_90_bin [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dll_90_bin [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dll_90_bin [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dll_90_bin [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dll_90_bin [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dll_90_bin [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dll_90_gray [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dll_90_gray [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dll_90_gray [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dll_90_gray [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dll_90_gray [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dll_90_gray [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dll_90_gray [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dll_90_gray [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_in_dly [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_in_dly [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_in_dly [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_in_dly [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_in_dly [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_in_dly [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_in_dly [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_in_dly [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dqs_even_gray [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dqs_even_gray [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dqs_even_gray [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dqs_even_gray [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dqs_even_gray [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dqs_even_gray [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dqs_even_gray [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dqs_even_gray [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dqs_gate_ctrl [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dqs_gate_ctrl [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dqs_gate_ctrl [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dqs_gate_ctrl [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dqs_odd_gray [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dqs_odd_gray [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dqs_odd_gray [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dqs_odd_gray [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dqs_odd_gray [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dqs_odd_gray [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dqs_odd_gray [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dqs_odd_gray [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/idly_set [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/idly_set [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/idly_set [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/idly_set [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/idly_set [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/idly_set [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/idly_set [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/idly_set [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ififo_raddr [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ififo_raddr [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ififo_raddr [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ififo_waddr [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ififo_waddr [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ififo_waddr [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/wl_p_dll_gray [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/wl_p_dll_gray [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/wl_p_dll_gray [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/wl_p_dll_gray [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/wl_p_dll_gray [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/wl_p_dll_gray [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/wl_p_dll_gray [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/wl_p_dll_gray [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/wrlvl_step_gray [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/wrlvl_step_gray [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/wrlvl_step_gray [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/wrlvl_step_gray [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/wrlvl_step_gray [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/wrlvl_step_gray [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/wrlvl_step_gray [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/wrlvl_step_gray [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdata_mask [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdata_mask [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdata_mask [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdata_mask [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdata_mask [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdata_mask [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdata_mask [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdata_mask [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [9];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [11];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [12];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [13];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [14];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [15];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [16];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [17];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [18];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [19];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [20];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [21];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [22];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [23];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [24];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [25];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [26];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [27];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [28];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [29];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [30];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [31];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [32];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [33];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [34];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [35];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [36];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [37];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [38];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [39];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [40];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [41];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [42];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [43];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [44];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [45];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [46];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [47];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [48];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [49];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [50];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [51];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [52];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [53];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [54];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [55];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [56];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [57];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [58];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [59];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [60];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [61];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [62];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq [63];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq_en [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq_en [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq_en [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq_en [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdq_en [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdqs [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdqs [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdqs_en [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdqs_en [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdqs_en [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/adj_wrdqs_en [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddr_rw_inst/axi_ddr_inst/debug_data_alias [212];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddr_rw_inst/axi_ddr_inst/debug_data_alias [213];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddr_rw_inst/axi_ddr_inst/debug_data_alias [274];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddr_rw_inst/axi_ddr_inst/debug_data_alias [275];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddr_rw_inst/axi_ddr_inst/debug_data [207];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddr_rw_inst/axi_ddr_inst/debug_data [208];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddr_rw_inst/axi_ddr_inst/debug_data [209];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r1 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r1 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r1 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r1 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r3 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r4 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_sample_r [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_sample_r [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/golden_value [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/nb3 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/nb3 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/nb3 [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/nb3 [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/nb3 [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/nb4 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/sample_reg [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/sample_reg [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/sample_reg [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263 [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/ddr_rw_inst/axi_ddr_inst/debug_data [265];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/ddr_rw_inst/axi_ddr_inst/debug_data [266];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/ddr_rw_inst/axi_ddr_inst/debug_data [267];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/ddr_rw_inst/axi_ddr_inst/debug_data [268];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/ddr_rw_inst/axi_ddr_inst/debug_data [269];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/ddr_rw_inst/axi_ddr_inst/debug_data [270];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/ddr_rw_inst/axi_ddr_inst/debug_data [271];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/ddr_rw_inst/axi_ddr_inst/debug_data [272];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_bin_d [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_90_gray_d2 [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/dq_step_add [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/nb2 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/nb2 [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/nb2 [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/nb2 [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [9];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [11];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [12];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg [13];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N644 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_next_state [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_next_state_alias [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_next_state_alias [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N663 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N664 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N664 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N664 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N664 [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N664 [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N665 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N665 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N665 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/N665 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r0 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r0 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r2 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r2 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r3 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_r3 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [11];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [12];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [13];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [17];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [24];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [26];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [27];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [28];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [29];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [42];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqs_rddata_align/read_data [58];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.co [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.co [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.co [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [220];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [228];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [236];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [237];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [238];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [239];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [240];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [241];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [242];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [243];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [244];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [245];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [246];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [247];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [248];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [249];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [250];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [251];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [252];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/ddr_rw_inst/axi_ddr_inst/debug_data_alias [253];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_even [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/idly_set_odd [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb4 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb4 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb4 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb4 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb4 [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb4 [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb4 [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb10 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb10 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb10 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb10 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb10 [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb10 [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/nb10 [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [9];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg [11];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_even [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/total_delay_odd [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [9];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [11];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [12];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [13];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [14];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [15];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [16];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [17];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [18];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [19];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [20];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [21];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [22];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [23];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [24];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [25];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [26];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [27];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [28];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [29];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [30];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [31];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [32];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [33];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [34];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [35];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [36];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [37];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [38];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [39];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [40];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [41];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [42];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [43];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [44];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [45];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [46];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [47];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [48];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [49];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [50];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [51];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [52];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [53];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [54];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [55];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [56];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [57];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [58];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [59];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [60];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [61];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [62];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_rdata [63];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [11];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [14];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [15];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [18];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [19];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [22];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [23];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [26];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [27];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [30];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [31];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [34];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [35];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [38];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [39];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [42];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [43];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [46];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [47];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [50];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [51];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [54];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [55];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [58];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [59];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [62];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r_alias [63];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/debug_data [48];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/debug_data [49];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/debug_data [50];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/debug_data [51];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/debug_data [52];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/debug_data [53];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/debug_data [54];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/debug_data [55];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dll_90_bin [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dll_90_bin [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dll_90_bin [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dll_90_bin [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dll_90_bin [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dll_90_bin [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dll_90_bin [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dll_90_bin [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dll_90_gray [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dll_90_gray [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dll_90_gray [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dll_90_gray [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dll_90_gray [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dll_90_gray [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dll_90_gray [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dll_90_gray [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_in_dly [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_in_dly [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_in_dly [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_in_dly [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_in_dly [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_in_dly [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_in_dly [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_in_dly [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dqs_even_gray [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dqs_even_gray [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dqs_even_gray [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dqs_even_gray [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dqs_even_gray [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dqs_even_gray [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dqs_even_gray [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dqs_even_gray [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dqs_gate_ctrl [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dqs_gate_ctrl [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dqs_gate_ctrl [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dqs_gate_ctrl [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dqs_odd_gray [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dqs_odd_gray [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dqs_odd_gray [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dqs_odd_gray [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dqs_odd_gray [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dqs_odd_gray [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dqs_odd_gray [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dqs_odd_gray [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/idly_set [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/idly_set [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/idly_set [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/idly_set [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/idly_set [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/idly_set [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/idly_set [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/idly_set [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ififo_raddr [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ififo_raddr [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ififo_raddr [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ififo_waddr [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ififo_waddr [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ififo_waddr [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/wl_p_dll_gray [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/wl_p_dll_gray [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/wl_p_dll_gray [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/wl_p_dll_gray [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/wl_p_dll_gray [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/wl_p_dll_gray [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/wl_p_dll_gray [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/wl_p_dll_gray [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/wrlvl_step_gray [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/wrlvl_step_gray [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/wrlvl_step_gray [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/wrlvl_step_gray [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/wrlvl_step_gray [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/wrlvl_step_gray [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/wrlvl_step_gray [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/wrlvl_step_gray [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/padt_ca [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/padt_ca [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/padt_ca [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/padt_del_ca [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/padt_del_ca [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/padt_del_ca [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/phy_clk_p [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/phy_sysclk_p [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/pll_lock_tmp [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/pll_lock_tmp [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/sample_done_all [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/sample_done_all [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/sample_done_all [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/sample_done_all [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/wclk_ca [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/wclk_ca [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/wclk_ca [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/wclk_del_ca [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/wclk_del_ca [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/wclk_del_ca [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_training_ctrl/dqs_rst_training_high_cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_training_ctrl/dqs_rst_training_high_cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/debug_data [12];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/debug_data [47];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/debug_data [81];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/debug_data [116];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/debug_data [150];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/debug_data [185];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/debug_data [219];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/debug_data [254];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mc_wl [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mc_wl [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mc_wl [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr0 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr0 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr0 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr0 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr0 [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr0 [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr0 [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr0 [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr0 [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr0 [9];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr0 [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr0 [11];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr0 [12];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr0 [13];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr0 [14];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr1 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr1 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr1 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr1 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr1 [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr1 [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr1 [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr1 [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr1 [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr1 [9];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr1 [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr1 [11];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr1 [12];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr1 [13];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr1 [14];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr2 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr2 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr2 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr2 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr2 [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr2 [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr2 [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr2 [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr2 [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr2 [9];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr2 [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr2 [11];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr2 [12];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr2 [13];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr2 [14];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr3 [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr3 [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr3 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr3 [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr3 [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr3 [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr3 [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr3 [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr3 [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr3 [9];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr3 [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr3 [11];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr3 [12];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr3 [13];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/mr3 [14];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_addr [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_addr [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_addr [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_addr [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_addr [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_addr [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_addr [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_addr [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_addr [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_addr [9];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_addr [10];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_addr [11];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_addr [12];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_addr [13];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_addr [14];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_addr [30];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_addr [31];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_addr [33];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_addr [34];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_addr [35];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_addr [36];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_addr [37];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_addr [38];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_addr [39];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_addr [40];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_ba [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_ba [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_ba [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_ba [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_ba [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_ba [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_cas_n [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_cas_n [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_cke [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_cs_n [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_cs_n [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_odt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_odt [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_ras_n [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_ras_n [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_we_n [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_we_n [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [32];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [33];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [36];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [37];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [64];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [65];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [66];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [67];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [68];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [69];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [70];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [71];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [72];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [73];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [74];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [75];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [76];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [77];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [78];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [79];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [80];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [81];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [82];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [83];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [84];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [85];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [86];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [87];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [88];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [89];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [90];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [91];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [92];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [93];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [94];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [95];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [96];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [97];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [98];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [99];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [100];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [101];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [102];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [103];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [104];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [105];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [106];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [107];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [108];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [109];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [110];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [111];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [112];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [113];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [114];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [115];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [116];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [117];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [118];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [119];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [120];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [121];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [122];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [123];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [124];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [125];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [126];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [127];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [128];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [129];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [132];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [133];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [160];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [161];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [164];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [165];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [192];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [193];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [194];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [195];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [196];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [197];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [198];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [199];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [200];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [201];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [202];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [203];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [204];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [205];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [206];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [207];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [208];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [209];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [210];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [211];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [212];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [213];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [214];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [215];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [216];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [217];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [218];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [219];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [220];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [221];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [222];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata [223];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata_en [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata_en [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata_en [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata_en [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata_mask [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_wrdata_mask [24];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/read_cmd [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/read_cmd [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_up_dnb_d [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_up_dnb_d [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_up_dnb_d [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/N149 [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_offset_cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_offset_cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_offset_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_offset_cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_offset_cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_offset_cnt [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_offset_cnt [6];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_offset_cnt [7];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_offset_cnt [8];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_offset_cnt [9];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_state_reg [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_state_reg [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_state_reg [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_state_reg [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_state_reg [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/rst_clk_adj_start_d [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/rst_clk_adj_start_d [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/rst_clk_adj_start_d [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/rst_clk_dps_done_d [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/time_out [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/time_out [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/time_out [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/time_out [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/time_out [4];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/time_out [5];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/wrcal_move_en [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/wrcal_move_en [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/wrcal_move_en [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/wrcal_move_en [3];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/write_calibration [0];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/write_calibration [1];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/write_calibration [2];
ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/write_calibration [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_addr_l [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_addr_l [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_addr_l [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_addr_l [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_addr_l [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_addr_l [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_addr_l [6];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_addr_l [7];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_addr_l [8];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_addr_l [9];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_addr_l [10];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_addr_l [11];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_addr_l [12];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_addr_l [13];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_addr_l [14];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_addr_m [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_addr_m [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_addr_m [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_addr_m [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_addr_m [6];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_addr_m [7];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_addr_m [8];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_addr_m [9];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_baddr_l [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_baddr_l [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_baddr_l [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_baddr_m [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_baddr_m [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_baddr_m [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_cmd_l [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_cmd_l [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_cmd_l [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_cmd_l [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_cmd_l [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_cmd_l [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_cmd_l [6];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_cmd_l [7];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_cmd_m [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_cmd_m [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_cmd_m [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_cmd_m [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_cmd_m [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_cmd_m [6];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/calib_norm_cmd_m [7];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/dcd_wr_addr [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/dcd_wr_addr [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/dcd_wr_addr [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/dcd_wr_addr [6];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/dcd_wr_addr [7];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/dcd_wr_addr [8];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/dcd_wr_addr [9];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/dcd_wr_addr [10];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/dcd_wr_addr [11];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/dcd_wr_addr [12];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/dcd_wr_addr [13];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/dcd_wr_addr [14];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/dcd_wr_addr [15];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/dcd_wr_addr [16];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/dcd_wr_addr [17];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/dcd_wr_addr [18];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/dcd_wr_addr [19];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/dcd_wr_addr [20];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/dcd_wr_addr [21];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/dcd_wr_addr [22];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/dcd_wr_addr [23];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/dcd_wr_addr [24];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/dcd_wr_addr [25];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/dcd_wr_addr [26];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/dcd_wr_addr [27];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/dcd_wr_cmd [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/dcd_wr_cmd [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/dcd_wr_cmd [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/dcd_wr_cmd [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/dcd_wr_id [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [7];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [8];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [9];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [10];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [11];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [12];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [13];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [14];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [15];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [16];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [17];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [18];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [19];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [20];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [21];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [22];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [23];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [24];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [25];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [26];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/dec_addr [27];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/dec_id [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/dec_len [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37 [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37 [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37 [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37 [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37 [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37 [6];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37 [7];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37 [8];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37 [9];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37 [10];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37 [11];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/old_row_addr_valid [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/old_row_addr_valid [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/old_row_addr_valid [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/old_row_addr_valid [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/old_row_addr_valid [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/old_row_addr_valid [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/old_row_addr_valid [6];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/old_row_addr_valid [7];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt [6];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt [7];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt [8];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt [9];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt [10];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt [11];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt [12];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d [13];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d [14];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d [15];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d [16];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d [17];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d [18];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d [19];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d [20];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d [21];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d [22];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d [23];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d [24];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d [25];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d [26];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d [27];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N162 [7];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N499 [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [7];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [8];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [9];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [10];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [11];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [12];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [13];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [14];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [15];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [16];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [17];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [18];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [19];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [20];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [21];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [22];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [23];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [24];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [25];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [26];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [27];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [8];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [9];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [10];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [11];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [12];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [13];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [14];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [15];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [16];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [17];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [18];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [19];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [20];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [21];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [22];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [23];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [24];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [25];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [26];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [27];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [28];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [29];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [30];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [31];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [32];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [38];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [39];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [40];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [41];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/back_rdata [42];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0 [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0 [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1 [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1 [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1 [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1 [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1 [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt2 [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt2 [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt2 [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt2 [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0 [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0 [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1 [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1 [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1 [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1 [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1 [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt2 [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt2 [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt2 [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt2 [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0 [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0 [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt1 [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt1 [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt1 [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt1 [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt1 [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt2 [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt2 [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt2 [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt2 [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0 [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0 [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt1 [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt1 [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt1 [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt1 [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt1 [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt2 [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt2 [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt2 [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt2 [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0 [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0 [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1 [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1 [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1 [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1 [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1 [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt2 [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt2 [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt2 [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt2 [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0 [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0 [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt1 [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt1 [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt1 [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt1 [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt1 [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt2 [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt2 [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt2 [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt2 [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0 [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0 [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt1 [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt1 [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt1 [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt1 [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt1 [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt2 [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt2 [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt2 [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt2 [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0 [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0 [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt1 [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt1 [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt1 [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt1 [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt1 [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt2 [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt2 [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt2 [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt2 [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing/timing_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing/timing_cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing/timing_cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing/timing_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing/timing_cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing/timing_cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing/timing_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing/timing_cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing/timing_cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing/timing_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing/timing_cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing/timing_cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing/timing_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing/timing_cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing/timing_cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing/timing_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing/timing_cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing/timing_cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing/timing_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing/timing_cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing/timing_cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/timing_cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/timing_cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/timing_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/timing_cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/timing_cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/timing_cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/timing_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/timing_cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/timing_cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/timing_cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/timing_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/timing_cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/timing_cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/timing_cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/timing_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/timing_cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/timing_cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/timing_cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/timing_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/timing_cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/timing_cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/timing_cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/timing_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/timing_cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/timing_cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/timing_cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/timing_cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/timing_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/timing_cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/timing_cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/timing_cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/timing_cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/timing_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/timing_cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/timing_cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/timing_cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/timing_cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/timing_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/timing_cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/timing_cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/timing_cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/timing_cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/timing_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/timing_cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/timing_cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [8];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [9];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [10];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [11];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [12];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [13];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [14];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [15];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [16];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [17];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [18];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [19];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [20];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [21];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [22];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [23];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [24];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [25];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [26];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [27];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [28];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [29];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [30];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [31];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [32];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [38];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [39];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [40];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [41];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [42];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_almost_match [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_almost_match [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_almost_match [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_almost_match [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_almost_match [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_almost_match [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_almost_match [6];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_almost_match [7];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_match [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_match [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_match [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_match [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_match [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_match [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_match [6];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_match [7];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1 [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1 [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1 [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1 [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/w_cnt_init0 [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [8];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [9];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [10];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [11];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [12];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [13];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [14];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [15];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [16];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [17];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [18];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [19];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [20];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [21];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [22];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [23];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [24];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [25];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [26];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [27];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [28];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [29];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [30];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [31];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [32];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [38];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [39];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [40];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [41];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [42];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw/timing_cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw/timing_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw/timing_cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw/timing_cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw/timing_cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw/timing_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw/timing_cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw/timing_cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/timing_cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/timing_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/timing_cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/timing_cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/start [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/start [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/start [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/nb1 [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/nb1 [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt [6];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/w_cnt_init0 [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0 [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0 [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt1 [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt1 [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt1 [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt1 [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt1 [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt2 [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt2 [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt2 [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt2 [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/nb1 [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt [6];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1_alias [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1_alias [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/trc_pass_match [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/trc_pass_match [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/trc_pass_match [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/trc_pass_match [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/trc_pass_match [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/trc_pass_match [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/trc_pass_match [6];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/trc_pass_match [7];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/trda2act_match [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/trda2act_match [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/trda2act_match [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/trda2act_match [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/trda2act_match [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/trda2act_match [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/trda2act_match [6];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/trda2act_match [7];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/twra2act_match [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/twra2act_match [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/twra2act_match [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/twra2act_match [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/twra2act_match [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/twra2act_match [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/twra2act_match [6];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/twra2act_match [7];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/rd_addr [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/rd_addr [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/rd_addr [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/rd_addr [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N9 [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24 [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24 [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24 [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.co [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.co [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.co [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.co [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.co [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.co [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30 [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30 [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30 [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.co [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.co [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.co [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.co [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.co [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.co [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rgnext [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rgnext [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rgnext [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rgnext [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rgnext [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rwptr2_b [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rwptr2_b [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wgnext [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wgnext_alias [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wgnext_alias [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wgnext_alias [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wgnext_alias [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wrptr2_b [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wrptr2_b [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/rd_addr [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/rd_addr [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/rd_addr [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/rd_addr [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N9 [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24 [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24 [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24 [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.co [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.co [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.co [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.co [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.co [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.co [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30 [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30 [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30 [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.co [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.co [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.co [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.co [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.co [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.co [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rgnext [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rgnext [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rgnext [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rgnext [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rgnext [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rwptr2_b [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rwptr2_b [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wgnext [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wgnext_alias [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wgnext_alias [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wgnext_alias [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wgnext_alias [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wrptr2_b [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wrptr2_b [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_addr_adj_a [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_addr_adj_a [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_addr_adj_a [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_addr_adj_a [6];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_addr_adj_a [7];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_addr_adj_a [8];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_addr_adj_a [9];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_addr_adj_b [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_addr_adj_b [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_addr_adj_b [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_addr_adj_b [6];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_addr_adj_b [7];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_addr_adj_b [8];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_addr_adj_b [9];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [8];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [9];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [10];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [11];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [12];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [13];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [14];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [15];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [16];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [17];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [18];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [19];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [20];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [21];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [22];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [23];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [24];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [25];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [26];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [27];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [28];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [29];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [30];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [31];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [32];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [38];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [39];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [40];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [41];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [42];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [8];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [9];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [10];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [11];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [12];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [13];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [14];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [15];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [16];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [17];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [18];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [19];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [20];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [21];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [22];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [23];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [24];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [25];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [26];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [27];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [28];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [29];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [30];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [31];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [32];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [38];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [39];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [40];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [41];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b [42];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [6];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [7];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [8];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [9];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [10];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [11];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [12];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [13];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [14];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [15];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [16];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [17];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [18];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [19];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [20];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [21];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [22];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [23];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [24];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [25];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [26];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_addr [27];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_cmd [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_cmd [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_cmd [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/pipe_req_cmd [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/N748 [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/N2217 [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [6];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [7];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [8];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [9];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [10];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [11];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [12];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [13];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [14];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [15];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [16];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [18];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [19];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [20];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [21];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [22];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [23];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [24];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address [25];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_bank [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_bank [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_bank [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_bank [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_bank [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_bank [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_cas_n [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_odt_reg [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_odt_reg_1 [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_ras_n [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_we_n [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/data_out [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/rd_addr [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/rd_addr [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/rd_addr [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/rd_addr [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/rd_addr [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N2 [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N2_alias [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N2_alias [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N2_alias [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N2_alias [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N2_alias [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N9 [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N9 [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N9 [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N9 [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N9 [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N9 [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N36.co [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N36.co [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rwptr2_b [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rwptr2_b [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wrptr2_b [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wrptr2_b [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rd_data [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N185.co [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N185.co [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N185.co [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N185.co [6];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N185.co [8];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N185.co [10];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/N185.co [12];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [15];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [16];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [17];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [18];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [19];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [20];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [21];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [22];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [23];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [24];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [25];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [26];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [27];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [28];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [29];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [30];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [31];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [32];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [33];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [34];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [35];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0 [37];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [15];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [16];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [17];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [18];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [19];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [20];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [21];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [22];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [23];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [24];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [25];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [26];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [27];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [28];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [29];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [30];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [31];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [32];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [33];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [34];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [35];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1 [37];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr [6];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr [7];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr [8];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr [9];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr [10];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr [11];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr [12];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr [13];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr [14];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0] [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0] [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0] [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0] [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0] [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0] [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0] [6];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0] [7];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0] [8];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0] [9];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0] [10];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0] [11];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0] [12];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0] [13];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0] [14];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1] [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1] [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1] [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1] [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1] [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1] [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1] [6];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1] [7];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1] [8];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1] [9];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1] [10];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1] [11];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1] [12];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1] [13];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[1] [14];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2] [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2] [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2] [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2] [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2] [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2] [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2] [6];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2] [7];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2] [8];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2] [9];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2] [10];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2] [11];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2] [12];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2] [13];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[2] [14];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3] [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3] [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3] [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3] [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3] [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3] [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3] [6];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3] [7];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3] [8];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3] [9];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3] [10];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3] [11];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3] [12];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3] [13];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3] [14];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4] [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4] [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4] [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4] [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4] [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4] [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4] [6];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4] [7];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4] [8];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4] [9];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4] [10];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4] [11];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4] [12];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4] [13];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4] [14];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5] [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5] [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5] [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5] [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5] [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5] [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5] [6];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5] [7];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5] [8];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5] [9];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5] [10];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5] [11];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5] [12];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5] [13];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5] [14];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6] [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6] [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6] [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6] [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6] [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6] [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6] [6];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6] [7];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6] [8];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6] [9];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6] [10];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6] [11];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6] [12];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6] [13];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6] [14];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7] [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7] [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7] [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7] [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7] [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7] [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7] [6];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7] [7];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7] [8];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7] [9];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7] [10];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7] [11];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7] [12];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7] [13];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[7] [14];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [7];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [8];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [9];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [10];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [11];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [12];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [13];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [14];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [15];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [16];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [17];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [18];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [19];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [20];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [21];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [22];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [23];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [24];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [25];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [26];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/pre_addr [27];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/pre_id [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [15];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [16];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [17];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [18];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [19];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [20];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [21];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [22];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [23];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [24];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [25];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [26];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [27];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [28];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [29];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [30];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [31];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [32];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [33];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [34];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [35];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [37];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [39];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [40];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [41];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [42];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [43];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [44];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [45];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [46];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [47];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [48];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [49];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [50];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [51];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [52];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [53];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [54];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [15];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [16];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [17];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [18];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [19];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [20];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [21];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [22];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [23];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [24];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [25];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [26];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [27];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [28];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [29];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [30];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [31];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [32];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [33];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [34];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [35];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [37];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [39];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [40];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [41];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [42];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [43];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [44];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [45];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [46];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [47];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [48];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [49];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [50];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [51];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [52];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [53];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [54];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/data_out [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/data_out [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/rd_addr [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/rd_addr [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/rd_addr [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/rd_addr [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N2 [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N2 [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N2 [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N9 [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N9 [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N9 [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rgnext [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rwptr2_b [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rwptr2_b [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wgnext [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wrptr2_b [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wrptr2_b [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_wdin_en [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_2ck [16];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/wr_strb [8];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/wr_strb [24];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_addr_l [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_addr_l [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_addr_l [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_addr_l [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_addr_l [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_addr_l [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_addr_l [6];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_addr_l [7];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_addr_l [8];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_addr_l [9];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_addr_l [10];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_addr_l [11];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_addr_l [12];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_addr_l [13];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_addr_l [14];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_addr_m [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_addr_m [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_addr_m [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_addr_m [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_addr_m [6];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_addr_m [7];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_addr_m [8];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_addr_m [9];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_baddr_l [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_baddr_l [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_baddr_l [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_baddr_m [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_baddr_m [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_baddr_m [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_cmd_l [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_cmd_l [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_cmd_l [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_cmd_l [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_cmd_l [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_cmd_l [5];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_cmd_l [6];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_cmd_l [7];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_cmd_m [0];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_cmd_m [1];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_cmd_m [2];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_cmd_m [3];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_cmd_m [4];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_cmd_m [6];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/norm_cmd_m [7];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/user_addr [10];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/user_addr [11];
ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/user_addr [12];
ddr_rw_inst/axi_master_read_inst/rd_state_reg [1];
ddr_rw_inst/axi_master_read_inst/rd_state_reg [2];
ddr_rw_inst/axi_master_read_inst/rd_state_reg [3];
ddr_rw_inst/axi_master_read_inst/rd_state_reg [4];
ddr_rw_inst/axi_master_write_inst/N225 [1];
ddr_rw_inst/axi_master_write_inst/reg_w_len [0];
ddr_rw_inst/axi_master_write_inst/reg_w_len [1];
ddr_rw_inst/axi_master_write_inst/reg_w_len [2];
ddr_rw_inst/axi_master_write_inst/reg_w_len [3];
ddr_rw_inst/axi_master_write_inst/wr_state_reg [1];
ddr_rw_inst/axi_master_write_inst/wr_state_reg [2];
ddr_rw_inst/axi_master_write_inst/wr_state_reg [3];
ddr_rw_inst/axi_master_write_inst/wr_state_reg [4];
ddr_rw_inst/rd_burst_addr [7];
ddr_rw_inst/rd_burst_addr [8];
ddr_rw_inst/rd_burst_addr [9];
ddr_rw_inst/rd_burst_addr [10];
ddr_rw_inst/rd_burst_addr [11];
ddr_rw_inst/rd_burst_addr [12];
ddr_rw_inst/rd_burst_addr [13];
ddr_rw_inst/rd_burst_addr [14];
ddr_rw_inst/rd_burst_addr [15];
ddr_rw_inst/rd_burst_addr [16];
ddr_rw_inst/rd_burst_addr [17];
ddr_rw_inst/rd_burst_addr [18];
ddr_rw_inst/rd_burst_addr [19];
ddr_rw_inst/rd_burst_addr [20];
ddr_rw_inst/rd_burst_addr [21];
ddr_rw_inst/rd_burst_addr [22];
ddr_rw_inst/rd_burst_addr [23];
ddr_rw_inst/rd_burst_addr [24];
ddr_rw_inst/rd_burst_addr [25];
ddr_rw_inst/rd_burst_addr [26];
ddr_rw_inst/rd_burst_addr [27];
ddr_rw_inst/rd_fifo_data [0];
ddr_rw_inst/rd_fifo_data [1];
ddr_rw_inst/rd_fifo_data [2];
ddr_rw_inst/rd_fifo_data [3];
ddr_rw_inst/rd_fifo_data [4];
ddr_rw_inst/rd_fifo_data [5];
ddr_rw_inst/rd_fifo_data [6];
ddr_rw_inst/rd_fifo_data [7];
ddr_rw_inst/rd_fifo_data [8];
ddr_rw_inst/rd_fifo_data [9];
ddr_rw_inst/rd_fifo_data [10];
ddr_rw_inst/rd_fifo_data [11];
ddr_rw_inst/rd_fifo_data [12];
ddr_rw_inst/rd_fifo_data [13];
ddr_rw_inst/rd_fifo_data [14];
ddr_rw_inst/rd_fifo_data [15];
ddr_rw_inst/rd_fifo_data [16];
ddr_rw_inst/rd_fifo_data [17];
ddr_rw_inst/rd_fifo_data [18];
ddr_rw_inst/rd_fifo_data [19];
ddr_rw_inst/rd_fifo_data [20];
ddr_rw_inst/rd_fifo_data [21];
ddr_rw_inst/rd_fifo_data [22];
ddr_rw_inst/rd_fifo_data [23];
ddr_rw_inst/rd_fifo_data [24];
ddr_rw_inst/rd_fifo_data [25];
ddr_rw_inst/rd_fifo_data [26];
ddr_rw_inst/rd_fifo_data [27];
ddr_rw_inst/rd_fifo_data [28];
ddr_rw_inst/rd_fifo_data [29];
ddr_rw_inst/rd_fifo_data [30];
ddr_rw_inst/rd_fifo_data [31];
ddr_rw_inst/rd_fifo_data [32];
ddr_rw_inst/rd_fifo_data [33];
ddr_rw_inst/rd_fifo_data [34];
ddr_rw_inst/rd_fifo_data [35];
ddr_rw_inst/rd_fifo_data [36];
ddr_rw_inst/rd_fifo_data [37];
ddr_rw_inst/rd_fifo_data [38];
ddr_rw_inst/rd_fifo_data [39];
ddr_rw_inst/rd_fifo_data [40];
ddr_rw_inst/rd_fifo_data [41];
ddr_rw_inst/rd_fifo_data [42];
ddr_rw_inst/rd_fifo_data [43];
ddr_rw_inst/rd_fifo_data [44];
ddr_rw_inst/rd_fifo_data [45];
ddr_rw_inst/rd_fifo_data [46];
ddr_rw_inst/rd_fifo_data [47];
ddr_rw_inst/rd_fifo_data [48];
ddr_rw_inst/rd_fifo_data [49];
ddr_rw_inst/rd_fifo_data [50];
ddr_rw_inst/rd_fifo_data [51];
ddr_rw_inst/rd_fifo_data [52];
ddr_rw_inst/rd_fifo_data [53];
ddr_rw_inst/rd_fifo_data [54];
ddr_rw_inst/rd_fifo_data [55];
ddr_rw_inst/rd_fifo_data [56];
ddr_rw_inst/rd_fifo_data [57];
ddr_rw_inst/rd_fifo_data [58];
ddr_rw_inst/rd_fifo_data [59];
ddr_rw_inst/rd_fifo_data [60];
ddr_rw_inst/rd_fifo_data [61];
ddr_rw_inst/rd_fifo_data [62];
ddr_rw_inst/rd_fifo_data [63];
ddr_rw_inst/wr_burst_addr [7];
ddr_rw_inst/wr_burst_addr [8];
ddr_rw_inst/wr_burst_addr [9];
ddr_rw_inst/wr_burst_addr [10];
ddr_rw_inst/wr_burst_addr [11];
ddr_rw_inst/wr_burst_addr [12];
ddr_rw_inst/wr_burst_addr [13];
ddr_rw_inst/wr_burst_addr [14];
ddr_rw_inst/wr_burst_addr [15];
ddr_rw_inst/wr_burst_addr [16];
ddr_rw_inst/wr_burst_addr [17];
ddr_rw_inst/wr_burst_addr [18];
ddr_rw_inst/wr_burst_addr [19];
ddr_rw_inst/wr_burst_addr [20];
ddr_rw_inst/wr_burst_addr [21];
ddr_rw_inst/wr_burst_addr [22];
ddr_rw_inst/wr_burst_addr [23];
ddr_rw_inst/wr_burst_addr [24];
ddr_rw_inst/wr_burst_addr [25];
ddr_rw_inst/wr_burst_addr [26];
ddr_rw_inst/wr_burst_addr [27];
ddr_rw_inst/wr_fifo_data [0];
ddr_rw_inst/wr_fifo_data [1];
ddr_rw_inst/wr_fifo_data [2];
ddr_rw_inst/wr_fifo_data [3];
ddr_rw_inst/wr_fifo_data [4];
ddr_rw_inst/wr_fifo_data [5];
ddr_rw_inst/wr_fifo_data [6];
ddr_rw_inst/wr_fifo_data [7];
ddr_rw_inst/wr_fifo_data [8];
ddr_rw_inst/wr_fifo_data [9];
ddr_rw_inst/wr_fifo_data [10];
ddr_rw_inst/wr_fifo_data [11];
ddr_rw_inst/wr_fifo_data [12];
ddr_rw_inst/wr_fifo_data [13];
ddr_rw_inst/wr_fifo_data [14];
ddr_rw_inst/wr_fifo_data [15];
ddr_rw_inst/wr_fifo_data [16];
ddr_rw_inst/wr_fifo_data [17];
ddr_rw_inst/wr_fifo_data [18];
ddr_rw_inst/wr_fifo_data [19];
ddr_rw_inst/wr_fifo_data [20];
ddr_rw_inst/wr_fifo_data [21];
ddr_rw_inst/wr_fifo_data [22];
ddr_rw_inst/wr_fifo_data [23];
ddr_rw_inst/wr_fifo_data [24];
ddr_rw_inst/wr_fifo_data [25];
ddr_rw_inst/wr_fifo_data [26];
ddr_rw_inst/wr_fifo_data [27];
ddr_rw_inst/wr_fifo_data [28];
ddr_rw_inst/wr_fifo_data [29];
ddr_rw_inst/wr_fifo_data [30];
ddr_rw_inst/wr_fifo_data [31];
ddr_rw_inst/wr_fifo_data [32];
ddr_rw_inst/wr_fifo_data [33];
ddr_rw_inst/wr_fifo_data [34];
ddr_rw_inst/wr_fifo_data [35];
ddr_rw_inst/wr_fifo_data [36];
ddr_rw_inst/wr_fifo_data [37];
ddr_rw_inst/wr_fifo_data [38];
ddr_rw_inst/wr_fifo_data [39];
ddr_rw_inst/wr_fifo_data [40];
ddr_rw_inst/wr_fifo_data [41];
ddr_rw_inst/wr_fifo_data [42];
ddr_rw_inst/wr_fifo_data [43];
ddr_rw_inst/wr_fifo_data [44];
ddr_rw_inst/wr_fifo_data [45];
ddr_rw_inst/wr_fifo_data [46];
ddr_rw_inst/wr_fifo_data [47];
ddr_rw_inst/wr_fifo_data [48];
ddr_rw_inst/wr_fifo_data [49];
ddr_rw_inst/wr_fifo_data [50];
ddr_rw_inst/wr_fifo_data [51];
ddr_rw_inst/wr_fifo_data [52];
ddr_rw_inst/wr_fifo_data [53];
ddr_rw_inst/wr_fifo_data [54];
ddr_rw_inst/wr_fifo_data [55];
ddr_rw_inst/wr_fifo_data [56];
ddr_rw_inst/wr_fifo_data [57];
ddr_rw_inst/wr_fifo_data [58];
ddr_rw_inst/wr_fifo_data [59];
ddr_rw_inst/wr_fifo_data [60];
ddr_rw_inst/wr_fifo_data [61];
ddr_rw_inst/wr_fifo_data [62];
ddr_rw_inst/wr_fifo_data [63];
debugtest_top_inst/N425 [1];
debugtest_top_inst/N476 [1];
debugtest_top_inst/addr [0];
debugtest_top_inst/addr [1];
debugtest_top_inst/addr [2];
debugtest_top_inst/addr [3];
debugtest_top_inst/addr [4];
debugtest_top_inst/addr [5];
debugtest_top_inst/addr [6];
debugtest_top_inst/addr [7];
debugtest_top_inst/addr [8];
debugtest_top_inst/addr [9];
debugtest_top_inst/addr [10];
debugtest_top_inst/addr [11];
debugtest_top_inst/addr [12];
debugtest_top_inst/cmddata [0];
debugtest_top_inst/decoder_inst/N303 [0];
debugtest_top_inst/decoder_inst/N303 [1];
debugtest_top_inst/decoder_inst/nextstate [0];
debugtest_top_inst/decoder_inst/nextstate [1];
debugtest_top_inst/decoder_inst/state [0];
debugtest_top_inst/decoder_inst/state [1];
debugtest_top_inst/genblk3[0].genblk1[0].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[0].genblk1[0].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[0].genblk1[0].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[0].genblk1[1].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[0].genblk1[1].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[0].genblk1[1].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[0].genblk1[2].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[0].genblk1[2].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[0].genblk1[2].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[0].genblk1[3].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[0].genblk1[3].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[0].genblk1[3].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[0].genblk1[4].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[0].genblk1[4].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[0].genblk1[4].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[0].genblk1[5].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[0].genblk1[5].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[0].genblk1[5].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[0].genblk1[6].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[0].genblk1[6].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[0].genblk1[6].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[0].genblk1[7].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[0].genblk1[7].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[0].genblk1[7].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[0].genblk1[8].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[0].genblk1[8].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[0].genblk1[8].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[0].genblk1[9].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[0].genblk1[9].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[0].genblk1[9].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[0].genblk1[10].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[0].genblk1[10].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[0].genblk1[10].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[0].genblk1[11].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[0].genblk1[11].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[0].genblk1[11].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[0].genblk1[12].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[0].genblk1[12].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[0].genblk1[12].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[0].genblk1[13].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[0].genblk1[13].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[0].genblk1[13].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[0].genblk1[14].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[0].genblk1[14].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[0].genblk1[14].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[0].genblk1[15].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[0].genblk1[15].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[0].genblk1[15].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[0].genblk1[16].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[0].genblk1[16].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[0].genblk1[16].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[0].genblk1[17].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[0].genblk1[17].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[0].genblk1[17].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[0].genblk1[18].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[0].genblk1[18].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[0].genblk1[18].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[0].genblk1[19].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[0].genblk1[19].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[0].genblk1[19].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[0].genblk1[20].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[0].genblk1[20].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[0].genblk1[20].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[0].genblk1[21].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[0].genblk1[21].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[0].genblk1[21].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[0].genblk1[22].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[0].genblk1[22].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[0].genblk1[22].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[0].genblk1[23].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[0].genblk1[23].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[0].genblk1[23].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[0].genblk1[24].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[0].genblk1[24].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[0].genblk1[24].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[0].genblk1[25].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[0].genblk1[25].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[0].genblk1[25].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[0].genblk1[26].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[0].genblk1[26].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[0].genblk1[26].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[0].genblk1[27].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[0].genblk1[27].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[0].genblk1[27].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[0].genblk1[28].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[0].genblk1[28].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[0].genblk1[28].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[0].genblk1[29].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[0].genblk1[29].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[0].genblk1[29].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[0].genblk1[30].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[0].genblk1[30].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[0].genblk1[30].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[0].genblk1[31].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[0].genblk1[31].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[0].genblk1[31].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[1].genblk1[0].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[1].genblk1[0].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[1].genblk1[0].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[1].genblk1[1].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[1].genblk1[1].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[1].genblk1[1].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[1].genblk1[2].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[1].genblk1[2].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[1].genblk1[2].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[1].genblk1[3].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[1].genblk1[3].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[1].genblk1[3].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[1].genblk1[4].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[1].genblk1[4].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[1].genblk1[4].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[1].genblk1[5].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[1].genblk1[5].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[1].genblk1[5].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[1].genblk1[6].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[1].genblk1[6].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[1].genblk1[6].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[1].genblk1[7].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[1].genblk1[7].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[1].genblk1[7].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[1].genblk1[8].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[1].genblk1[8].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[1].genblk1[8].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[1].genblk1[9].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[1].genblk1[9].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[1].genblk1[9].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[1].genblk1[10].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[1].genblk1[10].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[1].genblk1[10].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[1].genblk1[11].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[1].genblk1[11].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[1].genblk1[11].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[1].genblk1[12].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[1].genblk1[12].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[1].genblk1[12].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[1].genblk1[13].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[1].genblk1[13].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[1].genblk1[13].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[1].genblk1[14].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[1].genblk1[14].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[1].genblk1[14].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[1].genblk1[15].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[1].genblk1[15].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[1].genblk1[15].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[1].genblk1[16].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[1].genblk1[16].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[1].genblk1[16].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[1].genblk1[17].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[1].genblk1[17].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[1].genblk1[17].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[1].genblk1[18].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[1].genblk1[18].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[1].genblk1[18].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[1].genblk1[19].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[1].genblk1[19].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[1].genblk1[19].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[1].genblk1[20].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[1].genblk1[20].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[1].genblk1[20].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[1].genblk1[21].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[1].genblk1[21].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[1].genblk1[21].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[1].genblk1[22].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[1].genblk1[22].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[1].genblk1[22].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[1].genblk1[23].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[1].genblk1[23].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[1].genblk1[23].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[1].genblk1[24].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[1].genblk1[24].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[1].genblk1[24].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[1].genblk1[25].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[1].genblk1[25].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[1].genblk1[25].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[1].genblk1[26].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[1].genblk1[26].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[1].genblk1[26].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[1].genblk1[27].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[1].genblk1[27].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[1].genblk1[27].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[1].genblk1[28].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[1].genblk1[28].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[1].genblk1[28].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[1].genblk1[29].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[1].genblk1[29].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[1].genblk1[29].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[1].genblk1[30].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[1].genblk1[30].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[1].genblk1[30].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[1].genblk1[31].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[1].genblk1[31].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[1].genblk1[31].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[2].genblk1[0].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[2].genblk1[0].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[2].genblk1[0].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[2].genblk1[1].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[2].genblk1[1].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[2].genblk1[1].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[2].genblk1[2].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[2].genblk1[2].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[2].genblk1[2].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[2].genblk1[3].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[2].genblk1[3].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[2].genblk1[3].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[2].genblk1[4].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[2].genblk1[4].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[2].genblk1[4].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[2].genblk1[5].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[2].genblk1[5].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[2].genblk1[5].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[2].genblk1[6].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[2].genblk1[6].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[2].genblk1[6].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[2].genblk1[7].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[2].genblk1[7].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[2].genblk1[7].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[2].genblk1[8].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[2].genblk1[8].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[2].genblk1[8].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[2].genblk1[9].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[2].genblk1[9].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[2].genblk1[9].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[2].genblk1[10].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[2].genblk1[10].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[2].genblk1[10].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[2].genblk1[11].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[2].genblk1[11].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[2].genblk1[11].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[2].genblk1[12].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[2].genblk1[12].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[2].genblk1[12].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[2].genblk1[13].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[2].genblk1[13].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[2].genblk1[13].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[2].genblk1[14].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[2].genblk1[14].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[2].genblk1[14].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[2].genblk1[15].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[2].genblk1[15].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[2].genblk1[15].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[2].genblk1[16].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[2].genblk1[16].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[2].genblk1[16].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[2].genblk1[17].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[2].genblk1[17].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[2].genblk1[17].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[2].genblk1[18].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[2].genblk1[18].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[2].genblk1[18].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[2].genblk1[19].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[2].genblk1[19].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[2].genblk1[19].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[2].genblk1[20].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[2].genblk1[20].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[2].genblk1[20].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[2].genblk1[21].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[2].genblk1[21].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[2].genblk1[21].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[2].genblk1[22].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[2].genblk1[22].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[2].genblk1[22].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[2].genblk1[23].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[2].genblk1[23].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[2].genblk1[23].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[2].genblk1[24].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[2].genblk1[24].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[2].genblk1[24].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[2].genblk1[25].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[2].genblk1[25].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[2].genblk1[25].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[2].genblk1[26].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[2].genblk1[26].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[2].genblk1[26].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[2].genblk1[27].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[2].genblk1[27].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[2].genblk1[27].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[2].genblk1[28].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[2].genblk1[28].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[2].genblk1[28].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[2].genblk1[29].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[2].genblk1[29].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[2].genblk1[29].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[2].genblk1[30].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[2].genblk1[30].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[2].genblk1[30].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/genblk3[2].genblk1[31].trigger_1bit_inst/mode_reg [0];
debugtest_top_inst/genblk3[2].genblk1[31].trigger_1bit_inst/mode_reg [1];
debugtest_top_inst/genblk3[2].genblk1[31].trigger_1bit_inst/mode_reg [2];
debugtest_top_inst/generate_module[0].mydebugger_inst/N30.co [0];
debugtest_top_inst/generate_module[0].mydebugger_inst/N30.co [2];
debugtest_top_inst/generate_module[0].mydebugger_inst/N30.co [4];
debugtest_top_inst/generate_module[0].mydebugger_inst/N30.co [6];
debugtest_top_inst/generate_module[0].mydebugger_inst/N63 [1];
debugtest_top_inst/generate_module[0].mydebugger_inst/N63 [2];
debugtest_top_inst/generate_module[0].mydebugger_inst/N63 [3];
debugtest_top_inst/generate_module[0].mydebugger_inst/N63 [4];
debugtest_top_inst/generate_module[0].mydebugger_inst/N63 [5];
debugtest_top_inst/generate_module[0].mydebugger_inst/N63 [6];
debugtest_top_inst/generate_module[0].mydebugger_inst/N63 [7];
debugtest_top_inst/generate_module[0].mydebugger_inst/N63 [8];
debugtest_top_inst/generate_module[0].mydebugger_inst/N63 [9];
debugtest_top_inst/generate_module[0].mydebugger_inst/N63 [10];
debugtest_top_inst/generate_module[0].mydebugger_inst/N63_1.co [1];
debugtest_top_inst/generate_module[0].mydebugger_inst/N63_1.co [2];
debugtest_top_inst/generate_module[0].mydebugger_inst/N63_1.co [3];
debugtest_top_inst/generate_module[0].mydebugger_inst/N63_1.co [4];
debugtest_top_inst/generate_module[0].mydebugger_inst/N63_1.co [5];
debugtest_top_inst/generate_module[0].mydebugger_inst/N63_1.co [6];
debugtest_top_inst/generate_module[0].mydebugger_inst/N63_1.co [7];
debugtest_top_inst/generate_module[0].mydebugger_inst/N63_1.co [8];
debugtest_top_inst/generate_module[0].mydebugger_inst/N63_1.co [9];
debugtest_top_inst/generate_module[0].mydebugger_inst/N64.co [0];
debugtest_top_inst/generate_module[0].mydebugger_inst/N64.co [2];
debugtest_top_inst/generate_module[0].mydebugger_inst/N64.co [4];
debugtest_top_inst/generate_module[0].mydebugger_inst/N64.co [6];
debugtest_top_inst/generate_module[0].mydebugger_inst/N309_2.co [0];
debugtest_top_inst/generate_module[0].mydebugger_inst/N309_2.co [1];
debugtest_top_inst/generate_module[0].mydebugger_inst/N309_2.co [2];
debugtest_top_inst/generate_module[0].mydebugger_inst/N309_2.co [3];
debugtest_top_inst/generate_module[0].mydebugger_inst/N309_2.co [4];
debugtest_top_inst/generate_module[0].mydebugger_inst/N309_2.co [5];
debugtest_top_inst/generate_module[0].mydebugger_inst/N309_2.co [6];
debugtest_top_inst/generate_module[0].mydebugger_inst/N309_2.co [7];
debugtest_top_inst/generate_module[0].mydebugger_inst/N309_2.co [8];
debugtest_top_inst/generate_module[0].mydebugger_inst/N309_2.co [9];
debugtest_top_inst/generate_module[0].mydebugger_inst/N309_2.co [10];
debugtest_top_inst/generate_module[0].mydebugger_inst/N309_2.co [11];
debugtest_top_inst/generate_module[0].mydebugger_inst/N309_2.co [12];
debugtest_top_inst/generate_module[0].mydebugger_inst/N309_2.co [13];
debugtest_top_inst/generate_module[0].mydebugger_inst/N309_2.co [14];
debugtest_top_inst/generate_module[0].mydebugger_inst/N333 [0];
debugtest_top_inst/generate_module[0].mydebugger_inst/N333 [1];
debugtest_top_inst/generate_module[0].mydebugger_inst/N333 [2];
debugtest_top_inst/generate_module[0].mydebugger_inst/N333 [3];
debugtest_top_inst/generate_module[0].mydebugger_inst/N333 [4];
debugtest_top_inst/generate_module[0].mydebugger_inst/N333 [5];
debugtest_top_inst/generate_module[0].mydebugger_inst/N333 [6];
debugtest_top_inst/generate_module[0].mydebugger_inst/N333 [7];
debugtest_top_inst/generate_module[0].mydebugger_inst/N333 [8];
debugtest_top_inst/generate_module[0].mydebugger_inst/N333 [9];
debugtest_top_inst/generate_module[0].mydebugger_inst/N333 [10];
debugtest_top_inst/generate_module[0].mydebugger_inst/N333 [11];
debugtest_top_inst/generate_module[0].mydebugger_inst/N333 [12];
debugtest_top_inst/generate_module[0].mydebugger_inst/N333 [13];
debugtest_top_inst/generate_module[0].mydebugger_inst/N333 [14];
debugtest_top_inst/generate_module[0].mydebugger_inst/N333 [15];
debugtest_top_inst/generate_module[0].mydebugger_inst/N333 [16];
debugtest_top_inst/generate_module[0].mydebugger_inst/nb0 [0];
debugtest_top_inst/generate_module[0].mydebugger_inst/nb0 [1];
debugtest_top_inst/generate_module[0].mydebugger_inst/nb0 [2];
debugtest_top_inst/generate_module[0].mydebugger_inst/nb0 [3];
debugtest_top_inst/generate_module[0].mydebugger_inst/nb0 [4];
debugtest_top_inst/generate_module[0].mydebugger_inst/nb0 [5];
debugtest_top_inst/generate_module[0].mydebugger_inst/nb0 [6];
debugtest_top_inst/generate_module[0].mydebugger_inst/nb0 [7];
debugtest_top_inst/generate_module[0].mydebugger_inst/nb0 [8];
debugtest_top_inst/generate_module[0].mydebugger_inst/nb0 [9];
debugtest_top_inst/generate_module[0].mydebugger_inst/nb0 [10];
debugtest_top_inst/generate_module[0].mydebugger_inst/nb0 [11];
debugtest_top_inst/generate_module[0].mydebugger_inst/nb0 [12];
debugtest_top_inst/generate_module[0].mydebugger_inst/nb0 [13];
debugtest_top_inst/generate_module[0].mydebugger_inst/nb0 [14];
debugtest_top_inst/generate_module[0].mydebugger_inst/nb0 [15];
debugtest_top_inst/generate_module[0].mydebugger_inst/nextstate [0];
debugtest_top_inst/generate_module[0].mydebugger_inst/nextstate [1];
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr [0];
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr [1];
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr [2];
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr [3];
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr [4];
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr [5];
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr [6];
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr [7];
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr [8];
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr [9];
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr [10];
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr [11];
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr [12];
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr [13];
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr [14];
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr [15];
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr_reg [0];
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr_reg [1];
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr_reg [2];
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr_reg [3];
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr_reg [4];
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr_reg [5];
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr_reg [6];
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr_reg [7];
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr_reg [8];
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr_reg [9];
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr_reg [10];
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr_reg [11];
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr_reg [12];
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr_reg [13];
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr_reg [14];
debugtest_top_inst/generate_module[0].mydebugger_inst/rdaddr_reg [15];
debugtest_top_inst/generate_module[0].mydebugger_inst/rdnum_reg [0];
debugtest_top_inst/generate_module[0].mydebugger_inst/rdnum_reg [1];
debugtest_top_inst/generate_module[0].mydebugger_inst/rdnum_reg [2];
debugtest_top_inst/generate_module[0].mydebugger_inst/rdnum_reg [3];
debugtest_top_inst/generate_module[0].mydebugger_inst/rdnum_reg [4];
debugtest_top_inst/generate_module[0].mydebugger_inst/rdnum_reg [5];
debugtest_top_inst/generate_module[0].mydebugger_inst/rdnum_reg [6];
debugtest_top_inst/generate_module[0].mydebugger_inst/rdnum_reg [7];
debugtest_top_inst/generate_module[0].mydebugger_inst/rdnum_reg [8];
debugtest_top_inst/generate_module[0].mydebugger_inst/rdnum_reg [9];
debugtest_top_inst/generate_module[0].mydebugger_inst/rxaddr [0];
debugtest_top_inst/generate_module[0].mydebugger_inst/rxaddr [1];
debugtest_top_inst/generate_module[0].mydebugger_inst/rxaddr [2];
debugtest_top_inst/generate_module[0].mydebugger_inst/rxaddr [3];
debugtest_top_inst/generate_module[0].mydebugger_inst/rxaddr [4];
debugtest_top_inst/generate_module[0].mydebugger_inst/rxaddr [5];
debugtest_top_inst/generate_module[0].mydebugger_inst/rxaddr [6];
debugtest_top_inst/generate_module[0].mydebugger_inst/rxaddr [7];
debugtest_top_inst/generate_module[0].mydebugger_inst/rxaddr [8];
debugtest_top_inst/generate_module[0].mydebugger_inst/rxaddr [9];
debugtest_top_inst/generate_module[0].mydebugger_inst/rxcnt [0];
debugtest_top_inst/generate_module[0].mydebugger_inst/rxcnt [1];
debugtest_top_inst/generate_module[0].mydebugger_inst/rxcnt [2];
debugtest_top_inst/generate_module[0].mydebugger_inst/rxcnt [3];
debugtest_top_inst/generate_module[0].mydebugger_inst/rxcnt [4];
debugtest_top_inst/generate_module[0].mydebugger_inst/rxcnt [5];
debugtest_top_inst/generate_module[0].mydebugger_inst/rxcnt [6];
debugtest_top_inst/generate_module[0].mydebugger_inst/rxcnt [7];
debugtest_top_inst/generate_module[0].mydebugger_inst/rxcnt [8];
debugtest_top_inst/generate_module[0].mydebugger_inst/rxcnt [9];
debugtest_top_inst/generate_module[0].mydebugger_inst/state [0];
debugtest_top_inst/generate_module[0].mydebugger_inst/state [1];
debugtest_top_inst/generate_module[0].mydebugger_inst/state_reg [0];
debugtest_top_inst/generate_module[0].mydebugger_inst/tx_portdata_reg [0];
debugtest_top_inst/generate_module[0].mydebugger_inst/tx_portdata_reg [3];
debugtest_top_inst/generate_module[0].mydebugger_inst/tx_portdata_reg [4];
debugtest_top_inst/generate_module[0].mydebugger_inst/tx_portdata_reg [5];
debugtest_top_inst/generate_module[0].mydebugger_inst/tx_portdata_reg [6];
debugtest_top_inst/generate_module[0].mydebugger_inst/tx_portdata_reg [7];
debugtest_top_inst/generate_module[0].mydebugger_inst/tx_portdata_reg [10];
debugtest_top_inst/generate_module[0].mydebugger_inst/tx_portdata_reg [11];
debugtest_top_inst/generate_module[0].mydebugger_inst/tx_portdata_reg [12];
debugtest_top_inst/generate_module[0].mydebugger_inst/tx_portdata_reg [13];
debugtest_top_inst/generate_module[0].mydebugger_inst/tx_portdata_reg [14];
debugtest_top_inst/generate_module[0].mydebugger_inst/tx_portdata_reg [15];
debugtest_top_inst/generate_module[0].mydebugger_inst/tx_portdata_reg [19];
debugtest_top_inst/generate_module[0].mydebugger_inst/tx_portdata_reg [20];
debugtest_top_inst/generate_module[0].mydebugger_inst/tx_portdata_reg [21];
debugtest_top_inst/generate_module[0].mydebugger_inst/tx_portdata_reg [22];
debugtest_top_inst/generate_module[0].mydebugger_inst/tx_portdata_reg [23];
debugtest_top_inst/generate_module[0].mydebugger_inst/txcnt [0];
debugtest_top_inst/generate_module[0].mydebugger_inst/txcnt [1];
debugtest_top_inst/generate_module[0].mydebugger_inst/txcnt [2];
debugtest_top_inst/generate_module[0].mydebugger_inst/txcnt [3];
debugtest_top_inst/generate_module[0].mydebugger_inst/txcnt [4];
debugtest_top_inst/generate_module[0].mydebugger_inst/txcnt [5];
debugtest_top_inst/generate_module[0].mydebugger_inst/txcnt [6];
debugtest_top_inst/generate_module[0].mydebugger_inst/txcnt [7];
debugtest_top_inst/generate_module[0].mydebugger_inst/txcnt [8];
debugtest_top_inst/generate_module[0].mydebugger_inst/txcnt [9];
debugtest_top_inst/generate_module[1].mydebugger_inst/N30.co [0];
debugtest_top_inst/generate_module[1].mydebugger_inst/N30.co [2];
debugtest_top_inst/generate_module[1].mydebugger_inst/N30.co [4];
debugtest_top_inst/generate_module[1].mydebugger_inst/N30.co [6];
debugtest_top_inst/generate_module[1].mydebugger_inst/N63 [1];
debugtest_top_inst/generate_module[1].mydebugger_inst/N63 [2];
debugtest_top_inst/generate_module[1].mydebugger_inst/N63 [3];
debugtest_top_inst/generate_module[1].mydebugger_inst/N63 [4];
debugtest_top_inst/generate_module[1].mydebugger_inst/N63 [5];
debugtest_top_inst/generate_module[1].mydebugger_inst/N63 [6];
debugtest_top_inst/generate_module[1].mydebugger_inst/N63 [7];
debugtest_top_inst/generate_module[1].mydebugger_inst/N63 [8];
debugtest_top_inst/generate_module[1].mydebugger_inst/N63 [9];
debugtest_top_inst/generate_module[1].mydebugger_inst/N63 [10];
debugtest_top_inst/generate_module[1].mydebugger_inst/N63_1.co [1];
debugtest_top_inst/generate_module[1].mydebugger_inst/N63_1.co [2];
debugtest_top_inst/generate_module[1].mydebugger_inst/N63_1.co [3];
debugtest_top_inst/generate_module[1].mydebugger_inst/N63_1.co [4];
debugtest_top_inst/generate_module[1].mydebugger_inst/N63_1.co [5];
debugtest_top_inst/generate_module[1].mydebugger_inst/N63_1.co [6];
debugtest_top_inst/generate_module[1].mydebugger_inst/N63_1.co [7];
debugtest_top_inst/generate_module[1].mydebugger_inst/N63_1.co [8];
debugtest_top_inst/generate_module[1].mydebugger_inst/N63_1.co [9];
debugtest_top_inst/generate_module[1].mydebugger_inst/N64.co [0];
debugtest_top_inst/generate_module[1].mydebugger_inst/N64.co [2];
debugtest_top_inst/generate_module[1].mydebugger_inst/N64.co [4];
debugtest_top_inst/generate_module[1].mydebugger_inst/N64.co [6];
debugtest_top_inst/generate_module[1].mydebugger_inst/N309_2.co [0];
debugtest_top_inst/generate_module[1].mydebugger_inst/N309_2.co [1];
debugtest_top_inst/generate_module[1].mydebugger_inst/N309_2.co [2];
debugtest_top_inst/generate_module[1].mydebugger_inst/N309_2.co [3];
debugtest_top_inst/generate_module[1].mydebugger_inst/N309_2.co [4];
debugtest_top_inst/generate_module[1].mydebugger_inst/N309_2.co [5];
debugtest_top_inst/generate_module[1].mydebugger_inst/N309_2.co [6];
debugtest_top_inst/generate_module[1].mydebugger_inst/N309_2.co [7];
debugtest_top_inst/generate_module[1].mydebugger_inst/N309_2.co [8];
debugtest_top_inst/generate_module[1].mydebugger_inst/N309_2.co [9];
debugtest_top_inst/generate_module[1].mydebugger_inst/N309_2.co [10];
debugtest_top_inst/generate_module[1].mydebugger_inst/N309_2.co [11];
debugtest_top_inst/generate_module[1].mydebugger_inst/N309_2.co [12];
debugtest_top_inst/generate_module[1].mydebugger_inst/N309_2.co [13];
debugtest_top_inst/generate_module[1].mydebugger_inst/N309_2.co [14];
debugtest_top_inst/generate_module[1].mydebugger_inst/N333 [0];
debugtest_top_inst/generate_module[1].mydebugger_inst/N333 [1];
debugtest_top_inst/generate_module[1].mydebugger_inst/N333 [2];
debugtest_top_inst/generate_module[1].mydebugger_inst/N333 [3];
debugtest_top_inst/generate_module[1].mydebugger_inst/N333 [4];
debugtest_top_inst/generate_module[1].mydebugger_inst/N333 [5];
debugtest_top_inst/generate_module[1].mydebugger_inst/N333 [6];
debugtest_top_inst/generate_module[1].mydebugger_inst/N333 [7];
debugtest_top_inst/generate_module[1].mydebugger_inst/N333 [8];
debugtest_top_inst/generate_module[1].mydebugger_inst/N333 [9];
debugtest_top_inst/generate_module[1].mydebugger_inst/N333 [10];
debugtest_top_inst/generate_module[1].mydebugger_inst/N333 [11];
debugtest_top_inst/generate_module[1].mydebugger_inst/N333 [12];
debugtest_top_inst/generate_module[1].mydebugger_inst/N333 [13];
debugtest_top_inst/generate_module[1].mydebugger_inst/N333 [14];
debugtest_top_inst/generate_module[1].mydebugger_inst/N333 [15];
debugtest_top_inst/generate_module[1].mydebugger_inst/N333 [16];
debugtest_top_inst/generate_module[1].mydebugger_inst/nb0 [0];
debugtest_top_inst/generate_module[1].mydebugger_inst/nb0 [1];
debugtest_top_inst/generate_module[1].mydebugger_inst/nb0 [2];
debugtest_top_inst/generate_module[1].mydebugger_inst/nb0 [3];
debugtest_top_inst/generate_module[1].mydebugger_inst/nb0 [4];
debugtest_top_inst/generate_module[1].mydebugger_inst/nb0 [5];
debugtest_top_inst/generate_module[1].mydebugger_inst/nb0 [6];
debugtest_top_inst/generate_module[1].mydebugger_inst/nb0 [7];
debugtest_top_inst/generate_module[1].mydebugger_inst/nb0 [8];
debugtest_top_inst/generate_module[1].mydebugger_inst/nb0 [9];
debugtest_top_inst/generate_module[1].mydebugger_inst/nb0 [10];
debugtest_top_inst/generate_module[1].mydebugger_inst/nb0 [11];
debugtest_top_inst/generate_module[1].mydebugger_inst/nb0 [12];
debugtest_top_inst/generate_module[1].mydebugger_inst/nb0 [13];
debugtest_top_inst/generate_module[1].mydebugger_inst/nb0 [14];
debugtest_top_inst/generate_module[1].mydebugger_inst/nb0 [15];
debugtest_top_inst/generate_module[1].mydebugger_inst/nextstate [0];
debugtest_top_inst/generate_module[1].mydebugger_inst/nextstate [1];
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr [0];
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr [1];
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr [2];
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr [3];
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr [4];
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr [5];
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr [6];
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr [7];
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr [8];
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr [9];
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr [10];
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr [11];
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr [12];
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr [13];
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr [14];
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr [15];
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr_reg [0];
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr_reg [1];
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr_reg [2];
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr_reg [3];
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr_reg [4];
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr_reg [5];
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr_reg [6];
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr_reg [7];
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr_reg [8];
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr_reg [9];
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr_reg [10];
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr_reg [11];
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr_reg [12];
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr_reg [13];
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr_reg [14];
debugtest_top_inst/generate_module[1].mydebugger_inst/rdaddr_reg [15];
debugtest_top_inst/generate_module[1].mydebugger_inst/rdnum_reg [0];
debugtest_top_inst/generate_module[1].mydebugger_inst/rdnum_reg [1];
debugtest_top_inst/generate_module[1].mydebugger_inst/rdnum_reg [2];
debugtest_top_inst/generate_module[1].mydebugger_inst/rdnum_reg [3];
debugtest_top_inst/generate_module[1].mydebugger_inst/rdnum_reg [4];
debugtest_top_inst/generate_module[1].mydebugger_inst/rdnum_reg [5];
debugtest_top_inst/generate_module[1].mydebugger_inst/rdnum_reg [6];
debugtest_top_inst/generate_module[1].mydebugger_inst/rdnum_reg [7];
debugtest_top_inst/generate_module[1].mydebugger_inst/rdnum_reg [8];
debugtest_top_inst/generate_module[1].mydebugger_inst/rdnum_reg [9];
debugtest_top_inst/generate_module[1].mydebugger_inst/rxaddr [0];
debugtest_top_inst/generate_module[1].mydebugger_inst/rxaddr [1];
debugtest_top_inst/generate_module[1].mydebugger_inst/rxaddr [2];
debugtest_top_inst/generate_module[1].mydebugger_inst/rxaddr [3];
debugtest_top_inst/generate_module[1].mydebugger_inst/rxaddr [4];
debugtest_top_inst/generate_module[1].mydebugger_inst/rxaddr [5];
debugtest_top_inst/generate_module[1].mydebugger_inst/rxaddr [6];
debugtest_top_inst/generate_module[1].mydebugger_inst/rxaddr [7];
debugtest_top_inst/generate_module[1].mydebugger_inst/rxaddr [8];
debugtest_top_inst/generate_module[1].mydebugger_inst/rxaddr [9];
debugtest_top_inst/generate_module[1].mydebugger_inst/rxcnt [0];
debugtest_top_inst/generate_module[1].mydebugger_inst/rxcnt [1];
debugtest_top_inst/generate_module[1].mydebugger_inst/rxcnt [2];
debugtest_top_inst/generate_module[1].mydebugger_inst/rxcnt [3];
debugtest_top_inst/generate_module[1].mydebugger_inst/rxcnt [4];
debugtest_top_inst/generate_module[1].mydebugger_inst/rxcnt [5];
debugtest_top_inst/generate_module[1].mydebugger_inst/rxcnt [6];
debugtest_top_inst/generate_module[1].mydebugger_inst/rxcnt [7];
debugtest_top_inst/generate_module[1].mydebugger_inst/rxcnt [8];
debugtest_top_inst/generate_module[1].mydebugger_inst/rxcnt [9];
debugtest_top_inst/generate_module[1].mydebugger_inst/state [0];
debugtest_top_inst/generate_module[1].mydebugger_inst/state [1];
debugtest_top_inst/generate_module[1].mydebugger_inst/state_reg [0];
debugtest_top_inst/generate_module[1].mydebugger_inst/tx_portdata_reg [0];
debugtest_top_inst/generate_module[1].mydebugger_inst/txcnt [0];
debugtest_top_inst/generate_module[1].mydebugger_inst/txcnt [1];
debugtest_top_inst/generate_module[1].mydebugger_inst/txcnt [2];
debugtest_top_inst/generate_module[1].mydebugger_inst/txcnt [3];
debugtest_top_inst/generate_module[1].mydebugger_inst/txcnt [4];
debugtest_top_inst/generate_module[1].mydebugger_inst/txcnt [5];
debugtest_top_inst/generate_module[1].mydebugger_inst/txcnt [6];
debugtest_top_inst/generate_module[1].mydebugger_inst/txcnt [7];
debugtest_top_inst/generate_module[1].mydebugger_inst/txcnt [8];
debugtest_top_inst/generate_module[1].mydebugger_inst/txcnt [9];
debugtest_top_inst/generate_module[2].mydebugger_inst/N30.co [0];
debugtest_top_inst/generate_module[2].mydebugger_inst/N30.co [2];
debugtest_top_inst/generate_module[2].mydebugger_inst/N30.co [4];
debugtest_top_inst/generate_module[2].mydebugger_inst/N30.co [6];
debugtest_top_inst/generate_module[2].mydebugger_inst/N63 [1];
debugtest_top_inst/generate_module[2].mydebugger_inst/N63 [2];
debugtest_top_inst/generate_module[2].mydebugger_inst/N63 [3];
debugtest_top_inst/generate_module[2].mydebugger_inst/N63 [4];
debugtest_top_inst/generate_module[2].mydebugger_inst/N63 [5];
debugtest_top_inst/generate_module[2].mydebugger_inst/N63 [6];
debugtest_top_inst/generate_module[2].mydebugger_inst/N63 [7];
debugtest_top_inst/generate_module[2].mydebugger_inst/N63 [8];
debugtest_top_inst/generate_module[2].mydebugger_inst/N63 [9];
debugtest_top_inst/generate_module[2].mydebugger_inst/N63 [10];
debugtest_top_inst/generate_module[2].mydebugger_inst/N63_1.co [1];
debugtest_top_inst/generate_module[2].mydebugger_inst/N63_1.co [2];
debugtest_top_inst/generate_module[2].mydebugger_inst/N63_1.co [3];
debugtest_top_inst/generate_module[2].mydebugger_inst/N63_1.co [4];
debugtest_top_inst/generate_module[2].mydebugger_inst/N63_1.co [5];
debugtest_top_inst/generate_module[2].mydebugger_inst/N63_1.co [6];
debugtest_top_inst/generate_module[2].mydebugger_inst/N63_1.co [7];
debugtest_top_inst/generate_module[2].mydebugger_inst/N63_1.co [8];
debugtest_top_inst/generate_module[2].mydebugger_inst/N63_1.co [9];
debugtest_top_inst/generate_module[2].mydebugger_inst/N64.co [0];
debugtest_top_inst/generate_module[2].mydebugger_inst/N64.co [2];
debugtest_top_inst/generate_module[2].mydebugger_inst/N64.co [4];
debugtest_top_inst/generate_module[2].mydebugger_inst/N64.co [6];
debugtest_top_inst/generate_module[2].mydebugger_inst/N309_2.co [0];
debugtest_top_inst/generate_module[2].mydebugger_inst/N309_2.co [1];
debugtest_top_inst/generate_module[2].mydebugger_inst/N309_2.co [2];
debugtest_top_inst/generate_module[2].mydebugger_inst/N309_2.co [3];
debugtest_top_inst/generate_module[2].mydebugger_inst/N309_2.co [4];
debugtest_top_inst/generate_module[2].mydebugger_inst/N309_2.co [5];
debugtest_top_inst/generate_module[2].mydebugger_inst/N309_2.co [6];
debugtest_top_inst/generate_module[2].mydebugger_inst/N309_2.co [7];
debugtest_top_inst/generate_module[2].mydebugger_inst/N309_2.co [8];
debugtest_top_inst/generate_module[2].mydebugger_inst/N309_2.co [9];
debugtest_top_inst/generate_module[2].mydebugger_inst/N309_2.co [10];
debugtest_top_inst/generate_module[2].mydebugger_inst/N309_2.co [11];
debugtest_top_inst/generate_module[2].mydebugger_inst/N309_2.co [12];
debugtest_top_inst/generate_module[2].mydebugger_inst/N309_2.co [13];
debugtest_top_inst/generate_module[2].mydebugger_inst/N309_2.co [14];
debugtest_top_inst/generate_module[2].mydebugger_inst/N333 [0];
debugtest_top_inst/generate_module[2].mydebugger_inst/N333 [1];
debugtest_top_inst/generate_module[2].mydebugger_inst/N333 [2];
debugtest_top_inst/generate_module[2].mydebugger_inst/N333 [3];
debugtest_top_inst/generate_module[2].mydebugger_inst/N333 [4];
debugtest_top_inst/generate_module[2].mydebugger_inst/N333 [5];
debugtest_top_inst/generate_module[2].mydebugger_inst/N333 [6];
debugtest_top_inst/generate_module[2].mydebugger_inst/N333 [7];
debugtest_top_inst/generate_module[2].mydebugger_inst/N333 [8];
debugtest_top_inst/generate_module[2].mydebugger_inst/N333 [9];
debugtest_top_inst/generate_module[2].mydebugger_inst/N333 [10];
debugtest_top_inst/generate_module[2].mydebugger_inst/N333 [11];
debugtest_top_inst/generate_module[2].mydebugger_inst/N333 [12];
debugtest_top_inst/generate_module[2].mydebugger_inst/N333 [13];
debugtest_top_inst/generate_module[2].mydebugger_inst/N333 [14];
debugtest_top_inst/generate_module[2].mydebugger_inst/N333 [15];
debugtest_top_inst/generate_module[2].mydebugger_inst/N333 [16];
debugtest_top_inst/generate_module[2].mydebugger_inst/nb0 [0];
debugtest_top_inst/generate_module[2].mydebugger_inst/nb0 [1];
debugtest_top_inst/generate_module[2].mydebugger_inst/nb0 [2];
debugtest_top_inst/generate_module[2].mydebugger_inst/nb0 [3];
debugtest_top_inst/generate_module[2].mydebugger_inst/nb0 [4];
debugtest_top_inst/generate_module[2].mydebugger_inst/nb0 [5];
debugtest_top_inst/generate_module[2].mydebugger_inst/nb0 [6];
debugtest_top_inst/generate_module[2].mydebugger_inst/nb0 [7];
debugtest_top_inst/generate_module[2].mydebugger_inst/nb0 [8];
debugtest_top_inst/generate_module[2].mydebugger_inst/nb0 [9];
debugtest_top_inst/generate_module[2].mydebugger_inst/nb0 [10];
debugtest_top_inst/generate_module[2].mydebugger_inst/nb0 [11];
debugtest_top_inst/generate_module[2].mydebugger_inst/nb0 [12];
debugtest_top_inst/generate_module[2].mydebugger_inst/nb0 [13];
debugtest_top_inst/generate_module[2].mydebugger_inst/nb0 [14];
debugtest_top_inst/generate_module[2].mydebugger_inst/nb0 [15];
debugtest_top_inst/generate_module[2].mydebugger_inst/nextstate [0];
debugtest_top_inst/generate_module[2].mydebugger_inst/nextstate [1];
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr [0];
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr [1];
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr [2];
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr [3];
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr [4];
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr [5];
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr [6];
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr [7];
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr [8];
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr [9];
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr [10];
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr [11];
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr [12];
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr [13];
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr [14];
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr [15];
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr_reg [0];
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr_reg [1];
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr_reg [2];
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr_reg [3];
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr_reg [4];
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr_reg [5];
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr_reg [6];
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr_reg [7];
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr_reg [8];
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr_reg [9];
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr_reg [10];
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr_reg [11];
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr_reg [12];
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr_reg [13];
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr_reg [14];
debugtest_top_inst/generate_module[2].mydebugger_inst/rdaddr_reg [15];
debugtest_top_inst/generate_module[2].mydebugger_inst/rdnum_reg [0];
debugtest_top_inst/generate_module[2].mydebugger_inst/rdnum_reg [1];
debugtest_top_inst/generate_module[2].mydebugger_inst/rdnum_reg [2];
debugtest_top_inst/generate_module[2].mydebugger_inst/rdnum_reg [3];
debugtest_top_inst/generate_module[2].mydebugger_inst/rdnum_reg [4];
debugtest_top_inst/generate_module[2].mydebugger_inst/rdnum_reg [5];
debugtest_top_inst/generate_module[2].mydebugger_inst/rdnum_reg [6];
debugtest_top_inst/generate_module[2].mydebugger_inst/rdnum_reg [7];
debugtest_top_inst/generate_module[2].mydebugger_inst/rdnum_reg [8];
debugtest_top_inst/generate_module[2].mydebugger_inst/rdnum_reg [9];
debugtest_top_inst/generate_module[2].mydebugger_inst/rxaddr [0];
debugtest_top_inst/generate_module[2].mydebugger_inst/rxaddr [1];
debugtest_top_inst/generate_module[2].mydebugger_inst/rxaddr [2];
debugtest_top_inst/generate_module[2].mydebugger_inst/rxaddr [3];
debugtest_top_inst/generate_module[2].mydebugger_inst/rxaddr [4];
debugtest_top_inst/generate_module[2].mydebugger_inst/rxaddr [5];
debugtest_top_inst/generate_module[2].mydebugger_inst/rxaddr [6];
debugtest_top_inst/generate_module[2].mydebugger_inst/rxaddr [7];
debugtest_top_inst/generate_module[2].mydebugger_inst/rxaddr [8];
debugtest_top_inst/generate_module[2].mydebugger_inst/rxaddr [9];
debugtest_top_inst/generate_module[2].mydebugger_inst/rxcnt [0];
debugtest_top_inst/generate_module[2].mydebugger_inst/rxcnt [1];
debugtest_top_inst/generate_module[2].mydebugger_inst/rxcnt [2];
debugtest_top_inst/generate_module[2].mydebugger_inst/rxcnt [3];
debugtest_top_inst/generate_module[2].mydebugger_inst/rxcnt [4];
debugtest_top_inst/generate_module[2].mydebugger_inst/rxcnt [5];
debugtest_top_inst/generate_module[2].mydebugger_inst/rxcnt [6];
debugtest_top_inst/generate_module[2].mydebugger_inst/rxcnt [7];
debugtest_top_inst/generate_module[2].mydebugger_inst/rxcnt [8];
debugtest_top_inst/generate_module[2].mydebugger_inst/rxcnt [9];
debugtest_top_inst/generate_module[2].mydebugger_inst/state [0];
debugtest_top_inst/generate_module[2].mydebugger_inst/state [1];
debugtest_top_inst/generate_module[2].mydebugger_inst/state_reg [0];
debugtest_top_inst/generate_module[2].mydebugger_inst/tx_portdata_reg [0];
debugtest_top_inst/generate_module[2].mydebugger_inst/txcnt [0];
debugtest_top_inst/generate_module[2].mydebugger_inst/txcnt [1];
debugtest_top_inst/generate_module[2].mydebugger_inst/txcnt [2];
debugtest_top_inst/generate_module[2].mydebugger_inst/txcnt [3];
debugtest_top_inst/generate_module[2].mydebugger_inst/txcnt [4];
debugtest_top_inst/generate_module[2].mydebugger_inst/txcnt [5];
debugtest_top_inst/generate_module[2].mydebugger_inst/txcnt [6];
debugtest_top_inst/generate_module[2].mydebugger_inst/txcnt [7];
debugtest_top_inst/generate_module[2].mydebugger_inst/txcnt [8];
debugtest_top_inst/generate_module[2].mydebugger_inst/txcnt [9];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N13 [1];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N13 [2];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N13 [3];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N13 [4];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N13 [5];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N13 [6];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N13 [7];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N13 [8];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N13 [9];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N13 [10];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt [0];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt [1];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt [2];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt [3];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt [4];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt [5];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt [6];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt [7];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt [8];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt [9];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt [10];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt [11];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_1 [0];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_1 [1];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_1 [2];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_1 [3];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_1 [4];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_1 [5];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_1 [6];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_1 [7];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_1 [8];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_1 [9];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_2 [0];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_2 [1];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_2 [2];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_2 [3];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_2 [4];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_2 [5];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_2 [6];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_2 [7];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_2 [8];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_2 [9];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42 [1];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42 [2];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42 [3];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42 [4];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42 [5];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42 [6];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42 [7];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N168 [1];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr [0];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr [1];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr [2];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr [3];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr [4];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr [5];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr [6];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr [7];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr [8];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr [9];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr [10];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr [11];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr [12];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr [13];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr [14];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr [15];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/pll_fsm_reg [0];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/pll_fsm_reg [1];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/pll_fsm_reg [2];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/pll_fsm_reg [3];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N204 [1];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N204 [2];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N204 [3];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N204 [4];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N204 [5];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N204 [6];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N204 [7];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N204 [8];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N204 [9];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N204 [10];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N673 [7];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N673 [12];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0 [0];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0 [1];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0 [2];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0 [3];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0 [4];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0 [5];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0 [6];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0 [7];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0 [8];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0 [9];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0 [10];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0 [11];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr1 [0];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr1 [1];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr1 [2];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr1 [3];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr1 [4];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr1 [5];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2 [0];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2 [1];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2 [2];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2 [3];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2 [4];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2 [5];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2 [6];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2 [7];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2 [8];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2 [9];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2 [10];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2 [11];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2 [12];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3 [0];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3 [1];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3 [2];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3 [3];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3 [4];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3 [5];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3 [6];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3 [7];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3 [8];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3 [9];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr4 [0];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr4 [1];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr4 [2];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr4 [3];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr4 [4];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr4 [5];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg [0];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg [1];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg [2];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg [3];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg [4];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg [5];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg [7];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N13 [1];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N13 [2];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N13 [3];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N13 [4];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N13 [5];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N13 [6];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N13 [7];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N13 [8];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N13 [9];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N13 [10];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt [0];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt [1];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt [2];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt [3];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt [4];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt [5];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt [6];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt [7];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt [8];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt [9];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt [10];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt [11];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/N13 [1];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/N13 [2];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt [0];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt [1];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt [2];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt [3];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt [4];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt [5];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt [6];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt [7];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt [8];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt [9];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt [10];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt [11];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/s_LX_CDR_ALIGN [2];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/s_LX_CDR_ALIGN_deb [2];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/s_LX_SIGDET_STA [2];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/s_LX_SIGDET_STA_deb [2];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N702 [3];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr [0];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr [1];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr [2];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr [3];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr [4];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr [5];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr [6];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr [7];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr [8];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_reg_alias [1];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_reg_alias [2];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_reg_alias [3];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N596 [0];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N596 [1];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/N596 [2];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg8 [0];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg8 [1];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg8 [2];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg8 [3];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg8 [4];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg8 [5];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg8 [6];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg8 [7];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg16 [0];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg16 [1];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg16 [2];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg16 [3];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg16 [4];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg16 [5];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg16 [6];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg16 [7];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg16 [8];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg16 [9];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg16 [10];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg16 [11];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg16 [12];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg16 [13];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg16 [14];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg16 [15];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24 [0];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24 [1];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24 [2];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24 [3];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24 [4];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24 [5];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24 [6];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24 [7];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24 [8];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24 [9];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24 [10];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24 [11];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24 [12];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24 [13];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24 [14];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24 [15];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24 [16];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24 [17];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24 [18];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24 [19];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24 [20];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24 [21];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24 [22];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg24 [23];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32 [0];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32 [1];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32 [2];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32 [3];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32 [4];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32 [5];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32 [6];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32 [7];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32 [8];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32 [9];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32 [10];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32 [11];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32 [12];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32 [13];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32 [14];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32 [15];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32 [16];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32 [17];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32 [18];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32 [19];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32 [20];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32 [21];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32 [22];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32 [23];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32 [24];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32 [25];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32 [26];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32 [27];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32 [28];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32 [29];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32 [30];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/datareg32 [31];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/nextstate [0];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/nextstate [1];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/nextstate [2];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/state [0];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/state [1];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/Word_Alignment_32bit_inst/state [2];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/i_txd_2_reg [0];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/i_txd_2_reg [1];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/i_txd_2_reg [2];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/i_txd_2_reg [3];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/i_txd_2_reg [4];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/i_txd_2_reg [5];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/i_txd_2_reg [6];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/i_txd_2_reg [7];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/i_txd_2_reg [8];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/i_txd_2_reg [10];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/i_txd_2_reg [11];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/i_txd_2_reg [12];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/i_txd_2_reg [13];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/i_txd_2_reg [14];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/i_txd_2_reg [15];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/i_txd_2_reg [19];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/i_txd_2_reg [20];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/i_txd_2_reg [21];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/i_txd_2_reg [22];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/i_txd_2_reg [23];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/i_txd_2_reg [24];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/i_txd_2_reg [26];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/i_txk_2_reg [0];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/o_rxd_2 [0];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/o_rxd_2 [1];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/o_rxd_2 [2];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/o_rxd_2 [3];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/o_rxd_2 [4];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/o_rxd_2 [5];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/o_rxd_2 [6];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/o_rxd_2 [7];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/o_rxd_2 [8];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/o_rxd_2 [9];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/o_rxd_2 [10];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/o_rxd_2 [11];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/o_rxd_2 [12];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/o_rxd_2 [13];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/o_rxd_2 [14];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/o_rxd_2 [15];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/o_rxd_2 [16];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/o_rxd_2 [17];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/o_rxd_2 [18];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/o_rxd_2 [19];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/o_rxd_2 [20];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/o_rxd_2 [21];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/o_rxd_2 [22];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/o_rxd_2 [23];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/o_rxd_2 [24];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/o_rxd_2 [25];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/o_rxd_2 [26];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/o_rxd_2 [27];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/o_rxd_2 [28];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/o_rxd_2 [29];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/o_rxd_2 [30];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/o_rxd_2 [31];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/o_rxk_2 [0];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/o_rxk_2 [1];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/o_rxk_2 [2];
debugtest_top_inst/hsst_for_labfpga_dut_top_inst/o_rxk_2 [3];
debugtest_top_inst/mode [0];
debugtest_top_inst/mode [1];
debugtest_top_inst/mode [2];
debugtest_top_inst/mux_inst/porten_reg [0];
debugtest_top_inst/mux_inst/porten_reg [1];
debugtest_top_inst/mux_inst/porten_reg [2];
debugtest_top_inst/porten [0];
debugtest_top_inst/porten [1];
debugtest_top_inst/porten [2];
debugtest_top_inst/rdnum [0];
debugtest_top_inst/rdnum [1];
debugtest_top_inst/rdnum [2];
debugtest_top_inst/rdnum [3];
debugtest_top_inst/rdnum [4];
debugtest_top_inst/rdnum [5];
debugtest_top_inst/rdnum [6];
debugtest_top_inst/rdnum [7];
debugtest_top_inst/rdnum [8];
debugtest_top_inst/rdnum [9];
debugtest_top_inst/sfp_rxdata [0];
debugtest_top_inst/sfp_rxdata [1];
debugtest_top_inst/sfp_rxdata [2];
debugtest_top_inst/sfp_rxdata [3];
debugtest_top_inst/sfp_rxdata [4];
debugtest_top_inst/sfp_rxdata [5];
debugtest_top_inst/sfp_rxdata [6];
debugtest_top_inst/sfp_rxdata [7];
debugtest_top_inst/sfp_rxdata [8];
debugtest_top_inst/sfp_rxdata [9];
debugtest_top_inst/sfp_rxdata [10];
debugtest_top_inst/sfp_rxdata [11];
debugtest_top_inst/sfp_rxdata [12];
debugtest_top_inst/sfp_rxdata [13];
debugtest_top_inst/sfp_rxdata [14];
debugtest_top_inst/sfp_rxdata [15];
debugtest_top_inst/sfp_rxdata [16];
debugtest_top_inst/sfp_rxdata [17];
debugtest_top_inst/sfp_rxdata [18];
debugtest_top_inst/sfp_rxdata [19];
debugtest_top_inst/sfp_rxdata [20];
debugtest_top_inst/sfp_rxdata [21];
debugtest_top_inst/sfp_rxdata [22];
debugtest_top_inst/sfp_rxdata [23];
debugtest_top_inst/sfp_rxdata [24];
debugtest_top_inst/sfp_rxdata [25];
debugtest_top_inst/sfp_rxdata [26];
debugtest_top_inst/sfp_rxdata [27];
debugtest_top_inst/sfp_rxdata [28];
debugtest_top_inst/sfp_rxdata [29];
debugtest_top_inst/sfp_rxdata [30];
debugtest_top_inst/sfp_rxdata [31];
debugtest_top_inst/sfp_txdata [0];
debugtest_top_inst/sfp_txdata [1];
debugtest_top_inst/sfp_txdata [3];
debugtest_top_inst/sfp_txdata [4];
debugtest_top_inst/sfp_txdata [5];
debugtest_top_inst/sfp_txdata [6];
debugtest_top_inst/sfp_txdata [7];
debugtest_top_inst/sfp_txdata [8];
debugtest_top_inst/sfp_txdata [10];
debugtest_top_inst/sfp_txdata [11];
debugtest_top_inst/sfp_txdata [12];
debugtest_top_inst/sfp_txdata [13];
debugtest_top_inst/sfp_txdata [14];
debugtest_top_inst/sfp_txdata [15];
debugtest_top_inst/sfp_txdata [19];
debugtest_top_inst/sfp_txdata [20];
debugtest_top_inst/sfp_txdata [21];
debugtest_top_inst/sfp_txdata [22];
debugtest_top_inst/sfp_txdata [23];
debugtest_top_inst/sfp_txdata [24];
debugtest_top_inst/sfp_txportdata [0];
debugtest_top_inst/sfp_txportdata [3];
debugtest_top_inst/sfp_txportdata [4];
debugtest_top_inst/sfp_txportdata [5];
debugtest_top_inst/sfp_txportdata [6];
debugtest_top_inst/sfp_txportdata [7];
debugtest_top_inst/sfp_txportdata [8];
debugtest_top_inst/sfp_txportdata [10];
debugtest_top_inst/sfp_txportdata [11];
debugtest_top_inst/sfp_txportdata [12];
debugtest_top_inst/sfp_txportdata [13];
debugtest_top_inst/sfp_txportdata [14];
debugtest_top_inst/sfp_txportdata [15];
debugtest_top_inst/sfp_txportdata [19];
debugtest_top_inst/sfp_txportdata [20];
debugtest_top_inst/sfp_txportdata [21];
debugtest_top_inst/sfp_txportdata [22];
debugtest_top_inst/sfp_txportdata [23];
debugtest_top_inst/trig_en [0];
debugtest_top_inst/trig_en [1];
debugtest_top_inst/trig_en [2];
debugtest_top_inst/trig_en [3];
debugtest_top_inst/trig_en [4];
debugtest_top_inst/trig_en [5];
debugtest_top_inst/trig_en [6];
debugtest_top_inst/trig_en [7];
debugtest_top_inst/trig_en [8];
debugtest_top_inst/trig_en [9];
debugtest_top_inst/trig_en [10];
debugtest_top_inst/trig_en [11];
debugtest_top_inst/trig_en [12];
debugtest_top_inst/trig_en [13];
debugtest_top_inst/trig_en [14];
debugtest_top_inst/trig_en [15];
debugtest_top_inst/trig_en [16];
debugtest_top_inst/trig_en [17];
debugtest_top_inst/trig_en [18];
debugtest_top_inst/trig_en [19];
debugtest_top_inst/trig_en [20];
debugtest_top_inst/trig_en [21];
debugtest_top_inst/trig_en [22];
debugtest_top_inst/trig_en [23];
debugtest_top_inst/trig_en [24];
debugtest_top_inst/trig_en [25];
debugtest_top_inst/trig_en [26];
debugtest_top_inst/trig_en [27];
debugtest_top_inst/trig_en [28];
debugtest_top_inst/trig_en [29];
debugtest_top_inst/trig_en [30];
debugtest_top_inst/trig_en [31];
debugtest_top_inst/trig_en [32];
debugtest_top_inst/trig_en [33];
debugtest_top_inst/trig_en [34];
debugtest_top_inst/trig_en [35];
debugtest_top_inst/trig_en [36];
debugtest_top_inst/trig_en [37];
debugtest_top_inst/trig_en [38];
debugtest_top_inst/trig_en [39];
debugtest_top_inst/trig_en [40];
debugtest_top_inst/trig_en [41];
debugtest_top_inst/trig_en [42];
debugtest_top_inst/trig_en [43];
debugtest_top_inst/trig_en [44];
debugtest_top_inst/trig_en [45];
debugtest_top_inst/trig_en [46];
debugtest_top_inst/trig_en [47];
debugtest_top_inst/trig_en [48];
debugtest_top_inst/trig_en [49];
debugtest_top_inst/trig_en [50];
debugtest_top_inst/trig_en [51];
debugtest_top_inst/trig_en [52];
debugtest_top_inst/trig_en [53];
debugtest_top_inst/trig_en [54];
debugtest_top_inst/trig_en [55];
debugtest_top_inst/trig_en [56];
debugtest_top_inst/trig_en [57];
debugtest_top_inst/trig_en [58];
debugtest_top_inst/trig_en [59];
debugtest_top_inst/trig_en [60];
debugtest_top_inst/trig_en [61];
debugtest_top_inst/trig_en [62];
debugtest_top_inst/trig_en [63];
debugtest_top_inst/trig_en [64];
debugtest_top_inst/trig_en [65];
debugtest_top_inst/trig_en [66];
debugtest_top_inst/trig_en [67];
debugtest_top_inst/trig_en [68];
debugtest_top_inst/trig_en [69];
debugtest_top_inst/trig_en [70];
debugtest_top_inst/trig_en [71];
debugtest_top_inst/trig_en [72];
debugtest_top_inst/trig_en [73];
debugtest_top_inst/trig_en [74];
debugtest_top_inst/trig_en [75];
debugtest_top_inst/trig_en [76];
debugtest_top_inst/trig_en [77];
debugtest_top_inst/trig_en [78];
debugtest_top_inst/trig_en [79];
debugtest_top_inst/trig_en [80];
debugtest_top_inst/trig_en [81];
debugtest_top_inst/trig_en [82];
debugtest_top_inst/trig_en [83];
debugtest_top_inst/trig_en [84];
debugtest_top_inst/trig_en [85];
debugtest_top_inst/trig_en [86];
debugtest_top_inst/trig_en [87];
debugtest_top_inst/trig_en [88];
debugtest_top_inst/trig_en [89];
debugtest_top_inst/trig_en [90];
debugtest_top_inst/trig_en [91];
debugtest_top_inst/trig_en [92];
debugtest_top_inst/trig_en [93];
debugtest_top_inst/trig_en [94];
debugtest_top_inst/trig_en [95];
debugtest_top_inst/trigdone [0];
debugtest_top_inst/trigdone [1];
debugtest_top_inst/trigdone [2];
debugtest_top_inst/trigdone_reg [0];
debugtest_top_inst/trigdone_reg [1];
debugtest_top_inst/trigdone_reg [2];
debugtest_top_inst/trigger_sel [0];
debugtest_top_inst/trigger_sel [1];
debugtest_top_inst/trigger_sel [2];
debugtest_top_inst/trigger_sel [3];
debugtest_top_inst/trigger_sel [4];
debugtest_top_inst/trigger_sel [5];
debugtest_top_inst/trigger_sel [6];
debugtest_top_inst/trigger_sel [7];
debugtest_top_inst/trigger_sel [8];
debugtest_top_inst/trigger_sel [9];
debugtest_top_inst/trigger_sel [10];
debugtest_top_inst/trigger_sel [11];
debugtest_top_inst/trigger_sel [12];
debugtest_top_inst/trigger_sel [13];
debugtest_top_inst/trigger_sel [14];
debugtest_top_inst/trigger_sel [15];
debugtest_top_inst/trigger_sel [16];
debugtest_top_inst/trigger_sel [17];
debugtest_top_inst/trigger_sel [18];
debugtest_top_inst/trigger_sel [19];
debugtest_top_inst/trigger_sel [20];
debugtest_top_inst/trigger_sel [21];
debugtest_top_inst/trigger_sel [22];
debugtest_top_inst/trigger_sel [23];
debugtest_top_inst/trigger_sel [24];
debugtest_top_inst/trigger_sel [25];
debugtest_top_inst/trigger_sel [26];
debugtest_top_inst/trigger_sel [27];
debugtest_top_inst/trigger_sel [28];
debugtest_top_inst/trigger_sel [29];
debugtest_top_inst/trigger_sel [30];
debugtest_top_inst/trigger_sel [31];
debugtest_top_inst/trigger_sel [32];
debugtest_top_inst/trigger_sel [33];
debugtest_top_inst/trigger_sel [34];
debugtest_top_inst/trigger_sel [35];
debugtest_top_inst/trigger_sel [36];
debugtest_top_inst/trigger_sel [37];
debugtest_top_inst/trigger_sel [38];
debugtest_top_inst/trigger_sel [39];
debugtest_top_inst/trigger_sel [40];
debugtest_top_inst/trigger_sel [41];
debugtest_top_inst/trigger_sel [42];
debugtest_top_inst/trigger_sel [43];
debugtest_top_inst/trigger_sel [44];
debugtest_top_inst/trigger_sel [45];
debugtest_top_inst/trigger_sel [46];
debugtest_top_inst/trigger_sel [47];
debugtest_top_inst/trigger_sel [48];
debugtest_top_inst/trigger_sel [49];
debugtest_top_inst/trigger_sel [50];
debugtest_top_inst/trigger_sel [51];
debugtest_top_inst/trigger_sel [52];
debugtest_top_inst/trigger_sel [53];
debugtest_top_inst/trigger_sel [54];
debugtest_top_inst/trigger_sel [55];
debugtest_top_inst/trigger_sel [56];
debugtest_top_inst/trigger_sel [57];
debugtest_top_inst/trigger_sel [58];
debugtest_top_inst/trigger_sel [59];
debugtest_top_inst/trigger_sel [60];
debugtest_top_inst/trigger_sel [61];
debugtest_top_inst/trigger_sel [62];
debugtest_top_inst/trigger_sel [63];
debugtest_top_inst/trigger_sel [64];
debugtest_top_inst/trigger_sel [65];
debugtest_top_inst/trigger_sel [66];
debugtest_top_inst/trigger_sel [67];
debugtest_top_inst/trigger_sel [68];
debugtest_top_inst/trigger_sel [69];
debugtest_top_inst/trigger_sel [70];
debugtest_top_inst/trigger_sel [71];
debugtest_top_inst/trigger_sel [72];
debugtest_top_inst/trigger_sel [73];
debugtest_top_inst/trigger_sel [74];
debugtest_top_inst/trigger_sel [75];
debugtest_top_inst/trigger_sel [76];
debugtest_top_inst/trigger_sel [77];
debugtest_top_inst/trigger_sel [78];
debugtest_top_inst/trigger_sel [79];
debugtest_top_inst/trigger_sel [80];
debugtest_top_inst/trigger_sel [81];
debugtest_top_inst/trigger_sel [82];
debugtest_top_inst/trigger_sel [83];
debugtest_top_inst/trigger_sel [84];
debugtest_top_inst/trigger_sel [85];
debugtest_top_inst/trigger_sel [86];
debugtest_top_inst/trigger_sel [87];
debugtest_top_inst/trigger_sel [88];
debugtest_top_inst/trigger_sel [89];
debugtest_top_inst/trigger_sel [90];
debugtest_top_inst/trigger_sel [91];
debugtest_top_inst/trigger_sel [92];
debugtest_top_inst/trigger_sel [93];
debugtest_top_inst/trigger_sel [94];
debugtest_top_inst/trigger_sel [95];
debugtest_top_inst/tx_datalast [0];
debugtest_top_inst/tx_datalast [1];
debugtest_top_inst/tx_datalast [2];
debugtest_top_inst/tx_datavalid [0];
debugtest_top_inst/tx_datavalid [1];
debugtest_top_inst/tx_datavalid [2];
debugtest_top_inst/tx_sel [0];
debugtest_top_inst/tx_sel [1];
debugtest_top_inst/tx_sel [2];
debugtest_top_inst/txstate_reg [1];
debugtest_top_inst/txstate_reg [2];
g_out[0];
g_out[1];
g_out[2];
g_out[3];
g_out[4];
g_out[5];
g_out[6];
g_out[7];
led[0];
led[1];
led[2];
led[3];
led[4];
led[5];
led[6];
led[7];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N612 [0];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N612 [3];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_iic [0];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_iic [1];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_iic [2];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_iic [3];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_iic [4];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_iic [5];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_iic [6];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_iic [7];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_iic [8];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_iic [9];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_iic [10];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_iic [11];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_iic [12];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_iic [13];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_iic [14];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_iic [15];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_iic [16];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_iic [17];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_iic [18];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_iic [19];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_index [0];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_index [1];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_index [2];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_index [3];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_index [4];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_index [5];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt [0];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt [1];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt [2];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt [3];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt [4];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt [5];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt [6];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt [7];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt [8];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt [9];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt [10];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt [11];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt [12];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt [13];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt [14];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt [15];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt [16];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt [17];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt [18];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt [19];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt [20];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt [21];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/dri_cnt [0];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/dri_cnt [1];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/dri_cnt [2];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/dri_cnt [3];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/dri_cnt [4];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state_reg [0];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state_reg [1];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state_reg [2];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state_reg [3];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state_reg [4];
ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state_reg [5];
ms7210_ctrl_iic_top_inst/addr [2];
ms7210_ctrl_iic_top_inst/addr [3];
ms7210_ctrl_iic_top_inst/addr [10];
ms7210_ctrl_iic_top_inst/addr [11];
ms7210_ctrl_iic_top_inst/addr_tx [0];
ms7210_ctrl_iic_top_inst/addr_tx [1];
ms7210_ctrl_iic_top_inst/addr_tx [2];
ms7210_ctrl_iic_top_inst/addr_tx [3];
ms7210_ctrl_iic_top_inst/addr_tx [4];
ms7210_ctrl_iic_top_inst/addr_tx [5];
ms7210_ctrl_iic_top_inst/addr_tx [6];
ms7210_ctrl_iic_top_inst/addr_tx [7];
ms7210_ctrl_iic_top_inst/addr_tx [8];
ms7210_ctrl_iic_top_inst/addr_tx [9];
ms7210_ctrl_iic_top_inst/addr_tx [10];
ms7210_ctrl_iic_top_inst/addr_tx [11];
ms7210_ctrl_iic_top_inst/data_in_tx [0];
ms7210_ctrl_iic_top_inst/data_in_tx [1];
ms7210_ctrl_iic_top_inst/data_in_tx [2];
ms7210_ctrl_iic_top_inst/data_in_tx [3];
ms7210_ctrl_iic_top_inst/data_in_tx [4];
ms7210_ctrl_iic_top_inst/data_in_tx [5];
ms7210_ctrl_iic_top_inst/data_in_tx [6];
ms7210_ctrl_iic_top_inst/data_in_tx [7];
ms7210_ctrl_iic_top_inst/data_out [0];
ms7210_ctrl_iic_top_inst/data_out [1];
ms7210_ctrl_iic_top_inst/data_out [2];
ms7210_ctrl_iic_top_inst/data_out [3];
ms7210_ctrl_iic_top_inst/data_out [4];
ms7210_ctrl_iic_top_inst/data_out [5];
ms7210_ctrl_iic_top_inst/data_out [6];
ms7210_ctrl_iic_top_inst/data_out [7];
ms7210_ctrl_iic_top_inst/iic_dri/N519 [5];
ms7210_ctrl_iic_top_inst/iic_dri/N519 [6];
ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt [0];
ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt [1];
ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt [2];
ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt [3];
ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt [4];
ms7210_ctrl_iic_top_inst/iic_dri/receiv_data [0];
ms7210_ctrl_iic_top_inst/iic_dri/receiv_data [1];
ms7210_ctrl_iic_top_inst/iic_dri/receiv_data [2];
ms7210_ctrl_iic_top_inst/iic_dri/receiv_data [3];
ms7210_ctrl_iic_top_inst/iic_dri/receiv_data [4];
ms7210_ctrl_iic_top_inst/iic_dri/receiv_data [5];
ms7210_ctrl_iic_top_inst/iic_dri/receiv_data [6];
ms7210_ctrl_iic_top_inst/iic_dri/receiv_data [7];
ms7210_ctrl_iic_top_inst/iic_dri/send_data [0];
ms7210_ctrl_iic_top_inst/iic_dri/send_data [1];
ms7210_ctrl_iic_top_inst/iic_dri/send_data [2];
ms7210_ctrl_iic_top_inst/iic_dri/send_data [3];
ms7210_ctrl_iic_top_inst/iic_dri/send_data [4];
ms7210_ctrl_iic_top_inst/iic_dri/send_data [5];
ms7210_ctrl_iic_top_inst/iic_dri/send_data [6];
ms7210_ctrl_iic_top_inst/iic_dri/send_data [7];
ms7210_ctrl_iic_top_inst/iic_dri/state_reg [0];
ms7210_ctrl_iic_top_inst/iic_dri/state_reg [1];
ms7210_ctrl_iic_top_inst/iic_dri/state_reg [2];
ms7210_ctrl_iic_top_inst/iic_dri/state_reg [3];
ms7210_ctrl_iic_top_inst/iic_dri/state_reg [4];
ms7210_ctrl_iic_top_inst/iic_dri/state_reg [5];
ms7210_ctrl_iic_top_inst/iic_dri/state_reg [6];
ms7210_ctrl_iic_top_inst/iic_dri/trans_bit [0];
ms7210_ctrl_iic_top_inst/iic_dri/trans_bit [1];
ms7210_ctrl_iic_top_inst/iic_dri/trans_bit [2];
ms7210_ctrl_iic_top_inst/iic_dri/trans_byte [0];
ms7210_ctrl_iic_top_inst/iic_dri/trans_byte [1];
ms7210_ctrl_iic_top_inst/iic_dri/trans_byte [2];
ms7210_ctrl_iic_top_inst/iic_dri/trans_byte [3];
ms7210_ctrl_iic_top_inst/iic_dri/trans_byte_max [0];
ms7210_ctrl_iic_top_inst/iic_dri/trans_byte_max [2];
ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt [0];
ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt [1];
ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt [2];
ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt [3];
nt_led[3];
nt_led[4];
nt_led[5];
nt_led[6];
nt_led[7];
nt_mem_a[0];
nt_mem_a[1];
nt_mem_a[2];
nt_mem_a[3];
nt_mem_a[4];
nt_mem_a[5];
nt_mem_a[6];
nt_mem_a[7];
nt_mem_a[8];
nt_mem_a[9];
nt_mem_a[10];
nt_mem_a[11];
nt_mem_a[12];
nt_mem_a[13];
nt_mem_a[14];
nt_mem_ba[0];
nt_mem_ba[1];
nt_mem_ba[2];
nt_mem_dm[0];
nt_mem_dm[1];
nt_mem_dm[2];
nt_mem_dm[3];
nt_mem_dq[0];
nt_mem_dq[1];
nt_mem_dq[2];
nt_mem_dq[3];
nt_mem_dq[4];
nt_mem_dq[5];
nt_mem_dq[6];
nt_mem_dq[7];
nt_mem_dq[8];
nt_mem_dq[9];
nt_mem_dq[10];
nt_mem_dq[11];
nt_mem_dq[12];
nt_mem_dq[13];
nt_mem_dq[14];
nt_mem_dq[15];
nt_mem_dq[16];
nt_mem_dq[17];
nt_mem_dq[18];
nt_mem_dq[19];
nt_mem_dq[20];
nt_mem_dq[21];
nt_mem_dq[22];
nt_mem_dq[23];
nt_mem_dq[24];
nt_mem_dq[25];
nt_mem_dq[26];
nt_mem_dq[27];
nt_mem_dq[28];
nt_mem_dq[29];
nt_mem_dq[30];
nt_mem_dq[31];
nt_mem_dqs[0];
nt_mem_dqs[1];
nt_mem_dqs[2];
nt_mem_dqs[3];
nt_mem_dqs_n[0];
nt_mem_dqs_n[1];
nt_mem_dqs_n[2];
nt_mem_dqs_n[3];
r_out[0];
r_out[1];
r_out[2];
r_out[3];
r_out[4];
r_out[5];
r_out[6];
r_out[7];
rd_data[0];
rd_data[1];
rd_data[2];
rd_data[3];
rd_data[4];
rd_data[5];
rd_data[6];
rd_data[7];
rd_data[8];
rd_data[9];
rd_data[10];
rd_data[11];
rd_data[12];
rd_data[13];
rd_data[14];
rd_data[15];
rgb[0];
rgb[1];
rgb[2];
rgb[3];
rgb[4];
rgb[5];
rgb[6];
rgb[7];
rgb[8];
rgb[9];
rgb[10];
rgb[11];
rgb[12];
rgb[13];
rgb[14];
rgb[15];
rstn_1ms[0];
rstn_1ms[1];
rstn_1ms[2];
rstn_1ms[3];
rstn_1ms[4];
rstn_1ms[5];
rstn_1ms[6];
rstn_1ms[7];
rstn_1ms[8];
rstn_1ms[9];
rstn_1ms[10];
rstn_1ms[11];
rstn_1ms[12];
rstn_1ms[13];
sd_ctrl_inst/sd_init_inst/N439 [0];
sd_ctrl_inst/sd_init_inst/N439 [1];
sd_ctrl_inst/sd_init_inst/N439 [2];
sd_ctrl_inst/sd_init_inst/N439 [3];
sd_ctrl_inst/sd_init_inst/N439 [5];
sd_ctrl_inst/sd_init_inst/N450 [1];
sd_ctrl_inst/sd_init_inst/N450 [2];
sd_ctrl_inst/sd_init_inst/N450 [3];
sd_ctrl_inst/sd_init_inst/N450 [4];
sd_ctrl_inst/sd_init_inst/ack_data [1];
sd_ctrl_inst/sd_init_inst/ack_data [3];
sd_ctrl_inst/sd_init_inst/ack_data [5];
sd_ctrl_inst/sd_init_inst/ack_data [7];
sd_ctrl_inst/sd_init_inst/ack_data [8];
sd_ctrl_inst/sd_init_inst/ack_data [9];
sd_ctrl_inst/sd_init_inst/ack_data [10];
sd_ctrl_inst/sd_init_inst/ack_data [11];
sd_ctrl_inst/sd_init_inst/ack_data [13];
sd_ctrl_inst/sd_init_inst/ack_data [15];
sd_ctrl_inst/sd_init_inst/ack_data [17];
sd_ctrl_inst/sd_init_inst/ack_data [19];
sd_ctrl_inst/sd_init_inst/ack_data [21];
sd_ctrl_inst/sd_init_inst/ack_data [23];
sd_ctrl_inst/sd_init_inst/ack_data [25];
sd_ctrl_inst/sd_init_inst/ack_data [27];
sd_ctrl_inst/sd_init_inst/ack_data [29];
sd_ctrl_inst/sd_init_inst/ack_data [31];
sd_ctrl_inst/sd_init_inst/ack_data [32];
sd_ctrl_inst/sd_init_inst/ack_data [33];
sd_ctrl_inst/sd_init_inst/ack_data [34];
sd_ctrl_inst/sd_init_inst/ack_data [35];
sd_ctrl_inst/sd_init_inst/ack_data [36];
sd_ctrl_inst/sd_init_inst/ack_data [37];
sd_ctrl_inst/sd_init_inst/ack_data [38];
sd_ctrl_inst/sd_init_inst/ack_data [39];
sd_ctrl_inst/sd_init_inst/cnt_ack_bit [0];
sd_ctrl_inst/sd_init_inst/cnt_ack_bit [1];
sd_ctrl_inst/sd_init_inst/cnt_ack_bit [2];
sd_ctrl_inst/sd_init_inst/cnt_ack_bit [3];
sd_ctrl_inst/sd_init_inst/cnt_ack_bit [4];
sd_ctrl_inst/sd_init_inst/cnt_ack_bit [5];
sd_ctrl_inst/sd_init_inst/cnt_ack_bit [6];
sd_ctrl_inst/sd_init_inst/cnt_ack_bit [7];
sd_ctrl_inst/sd_init_inst/cnt_cmd_bit [0];
sd_ctrl_inst/sd_init_inst/cnt_cmd_bit [1];
sd_ctrl_inst/sd_init_inst/cnt_cmd_bit [2];
sd_ctrl_inst/sd_init_inst/cnt_cmd_bit [3];
sd_ctrl_inst/sd_init_inst/cnt_cmd_bit [4];
sd_ctrl_inst/sd_init_inst/cnt_cmd_bit [5];
sd_ctrl_inst/sd_init_inst/cnt_wait [0];
sd_ctrl_inst/sd_init_inst/cnt_wait [1];
sd_ctrl_inst/sd_init_inst/cnt_wait [2];
sd_ctrl_inst/sd_init_inst/cnt_wait [3];
sd_ctrl_inst/sd_init_inst/cnt_wait [4];
sd_ctrl_inst/sd_init_inst/cnt_wait [5];
sd_ctrl_inst/sd_init_inst/cnt_wait [6];
sd_ctrl_inst/sd_init_inst/state_reg [0];
sd_ctrl_inst/sd_init_inst/state_reg [1];
sd_ctrl_inst/sd_init_inst/state_reg [2];
sd_ctrl_inst/sd_init_inst/state_reg [3];
sd_ctrl_inst/sd_init_inst/state_reg [4];
sd_ctrl_inst/sd_init_inst/state_reg [5];
sd_ctrl_inst/sd_init_inst/state_reg [6];
sd_ctrl_inst/sd_init_inst/state_reg [7];
sd_ctrl_inst/sd_init_inst/state_reg [8];
sd_ctrl_inst/sd_init_inst/state_reg [9];
sd_ctrl_inst/sd_read_inst/N451 [0];
sd_ctrl_inst/sd_read_inst/N481 [1];
sd_ctrl_inst/sd_read_inst/N481 [3];
sd_ctrl_inst/sd_read_inst/N481 [4];
sd_ctrl_inst/sd_read_inst/N481 [5];
sd_ctrl_inst/sd_read_inst/ack_data [0];
sd_ctrl_inst/sd_read_inst/ack_data [1];
sd_ctrl_inst/sd_read_inst/ack_data [2];
sd_ctrl_inst/sd_read_inst/ack_data [3];
sd_ctrl_inst/sd_read_inst/ack_data [4];
sd_ctrl_inst/sd_read_inst/ack_data [5];
sd_ctrl_inst/sd_read_inst/ack_data [6];
sd_ctrl_inst/sd_read_inst/ack_data [7];
sd_ctrl_inst/sd_read_inst/byte_head [0];
sd_ctrl_inst/sd_read_inst/byte_head [1];
sd_ctrl_inst/sd_read_inst/byte_head [2];
sd_ctrl_inst/sd_read_inst/byte_head [3];
sd_ctrl_inst/sd_read_inst/byte_head [4];
sd_ctrl_inst/sd_read_inst/byte_head [5];
sd_ctrl_inst/sd_read_inst/byte_head [6];
sd_ctrl_inst/sd_read_inst/byte_head [7];
sd_ctrl_inst/sd_read_inst/byte_head [8];
sd_ctrl_inst/sd_read_inst/byte_head [9];
sd_ctrl_inst/sd_read_inst/byte_head [10];
sd_ctrl_inst/sd_read_inst/byte_head [11];
sd_ctrl_inst/sd_read_inst/byte_head [12];
sd_ctrl_inst/sd_read_inst/byte_head [13];
sd_ctrl_inst/sd_read_inst/byte_head [14];
sd_ctrl_inst/sd_read_inst/byte_head [15];
sd_ctrl_inst/sd_read_inst/cnt_ack_bit [0];
sd_ctrl_inst/sd_read_inst/cnt_ack_bit [1];
sd_ctrl_inst/sd_read_inst/cnt_ack_bit [2];
sd_ctrl_inst/sd_read_inst/cnt_ack_bit [3];
sd_ctrl_inst/sd_read_inst/cnt_ack_bit [4];
sd_ctrl_inst/sd_read_inst/cnt_ack_bit [5];
sd_ctrl_inst/sd_read_inst/cnt_ack_bit [6];
sd_ctrl_inst/sd_read_inst/cnt_ack_bit [7];
sd_ctrl_inst/sd_read_inst/cnt_cmd_bit [0];
sd_ctrl_inst/sd_read_inst/cnt_cmd_bit [1];
sd_ctrl_inst/sd_read_inst/cnt_cmd_bit [2];
sd_ctrl_inst/sd_read_inst/cnt_cmd_bit [3];
sd_ctrl_inst/sd_read_inst/cnt_cmd_bit [4];
sd_ctrl_inst/sd_read_inst/cnt_cmd_bit [5];
sd_ctrl_inst/sd_read_inst/cnt_cmd_bit [6];
sd_ctrl_inst/sd_read_inst/cnt_cmd_bit [7];
sd_ctrl_inst/sd_read_inst/cnt_data_bit [0];
sd_ctrl_inst/sd_read_inst/cnt_data_bit [1];
sd_ctrl_inst/sd_read_inst/cnt_data_bit [2];
sd_ctrl_inst/sd_read_inst/cnt_data_bit [3];
sd_ctrl_inst/sd_read_inst/cnt_data_num [0];
sd_ctrl_inst/sd_read_inst/cnt_data_num [1];
sd_ctrl_inst/sd_read_inst/cnt_data_num [2];
sd_ctrl_inst/sd_read_inst/cnt_data_num [3];
sd_ctrl_inst/sd_read_inst/cnt_data_num [4];
sd_ctrl_inst/sd_read_inst/cnt_data_num [5];
sd_ctrl_inst/sd_read_inst/cnt_data_num [6];
sd_ctrl_inst/sd_read_inst/cnt_data_num [7];
sd_ctrl_inst/sd_read_inst/cnt_data_num [8];
sd_ctrl_inst/sd_read_inst/cnt_data_num [9];
sd_ctrl_inst/sd_read_inst/cnt_data_num [10];
sd_ctrl_inst/sd_read_inst/cnt_data_num [11];
sd_ctrl_inst/sd_read_inst/cnt_end [0];
sd_ctrl_inst/sd_read_inst/cnt_end [1];
sd_ctrl_inst/sd_read_inst/cnt_end [2];
sd_ctrl_inst/sd_read_inst/rd_data_reg [0];
sd_ctrl_inst/sd_read_inst/rd_data_reg [1];
sd_ctrl_inst/sd_read_inst/rd_data_reg [2];
sd_ctrl_inst/sd_read_inst/rd_data_reg [3];
sd_ctrl_inst/sd_read_inst/rd_data_reg [4];
sd_ctrl_inst/sd_read_inst/rd_data_reg [5];
sd_ctrl_inst/sd_read_inst/rd_data_reg [6];
sd_ctrl_inst/sd_read_inst/rd_data_reg [7];
sd_ctrl_inst/sd_read_inst/rd_data_reg [8];
sd_ctrl_inst/sd_read_inst/rd_data_reg [9];
sd_ctrl_inst/sd_read_inst/rd_data_reg [10];
sd_ctrl_inst/sd_read_inst/rd_data_reg [11];
sd_ctrl_inst/sd_read_inst/rd_data_reg [12];
sd_ctrl_inst/sd_read_inst/rd_data_reg [13];
sd_ctrl_inst/sd_read_inst/rd_data_reg [14];
sd_ctrl_inst/sd_read_inst/rd_data_reg [15];
sd_ctrl_inst/sd_read_inst/state_reg [0];
sd_ctrl_inst/sd_read_inst/state_reg [1];
sd_ctrl_inst/sd_read_inst/state_reg [2];
sd_ctrl_inst/sd_read_inst/state_reg [3];
sd_ctrl_inst/sd_read_inst/state_reg [4];
sd_rd_addr[0];
sd_rd_addr[1];
sd_rd_addr[2];
sd_rd_addr[3];
sd_rd_addr[4];
sd_rd_addr[5];
sd_rd_addr[6];
sd_rd_addr[7];
sd_rd_addr[8];
sd_rd_addr[9];
sd_rd_addr[10];
sd_rd_addr[11];
sd_rd_addr[12];
sd_rd_addr[13];
sd_rd_addr[14];
sd_rd_addr[15];
sd_rd_addr[16];
sd_rd_addr[17];
sd_rd_addr[18];
sd_rd_addr[19];
sd_rd_addr[20];
sd_rd_addr[21];
sd_rd_addr[22];
sd_rd_addr[23];
sd_rd_addr[24];
sd_rd_addr[25];
sd_rd_addr[26];
sd_rd_addr[27];
sd_rd_addr[28];
sd_rd_addr[29];
sd_rd_addr[30];
sd_rd_addr[31];
sd_rd_data[0];
sd_rd_data[1];
sd_rd_data[2];
sd_rd_data[3];
sd_rd_data[4];
sd_rd_data[5];
sd_rd_data[6];
sd_rd_data[7];
sd_rd_data[8];
sd_rd_data[9];
sd_rd_data[10];
sd_rd_data[11];
sd_rd_data[12];
sd_rd_data[13];
sd_rd_data[14];
sd_rd_data[15];
vga_ctrl_inst/N6 [5];
vga_ctrl_inst/N26 [2];
vga_ctrl_inst/N26 [3];
vga_ctrl_inst/cnt_h [0];
vga_ctrl_inst/cnt_h [1];
vga_ctrl_inst/cnt_h [2];
vga_ctrl_inst/cnt_h [3];
vga_ctrl_inst/cnt_h [4];
vga_ctrl_inst/cnt_h [5];
vga_ctrl_inst/cnt_h [6];
vga_ctrl_inst/cnt_h [7];
vga_ctrl_inst/cnt_h [8];
vga_ctrl_inst/cnt_h [9];
vga_ctrl_inst/cnt_v [0];
vga_ctrl_inst/cnt_v [1];
vga_ctrl_inst/cnt_v [2];
vga_ctrl_inst/cnt_v [3];
vga_ctrl_inst/cnt_v [4];
vga_ctrl_inst/cnt_v [5];
vga_ctrl_inst/cnt_v [6];
vga_ctrl_inst/cnt_v [7];
vga_ctrl_inst/cnt_v [8];
vga_ctrl_inst/cnt_v [9];
ntR0;
ntR1;
ntR2;
ntR3;
ntR4;
ntR5;
ntR6;
ntR7;
ntR8;
ntR9;
ntR10;
ntR11;
ntR12;
ntR13;
ntR14;
ntR15;
ntR16;
ntR17;
ntR18;
ntR19;
ntR20;
ntR21;
ntR22;
ntR23;
ntR24;
ntR25;
ntR26;
ntR27;
ntR28;
ntR29;
ntR30;
ntR31;
ntR32;
ntR33;
ntR34;
ntR35;
ntR36;
ntR37;
ntR38;
ntR39;
ntR40;
ntR41;
ntR42;
ntR43;
ntR44;
ntR45;
ntR46;
ntR47;
ntR48;
ntR49;
ntR50;
ntR51;
ntR52;
ntR53;
ntR54;
ntR55;
ntR56;
ntR57;
ntR58;
ntR59;
ntR60;
ntR61;
ntR62;
ntR63;
ntR64;
ntR65;
ntR66;
ntR67;
ntR68;
ntR69;
ntR70;
ntR71;
ntR72;
ntR73;
ntR74;
ntR75;
ntR76;
ntR77;
ntR78;
ntR79;
ntR80;
ntR81;
ntR82;
ntR83;
ntR84;
ntR85;
ntR86;
ntR87;
ntR88;
ntR89;
ntR90;
ntR91;
ntR92;
ntR93;
ntR94;
ntR95;
ntR96;
ntR97;
ntR98;
ntR99;
ntR100;
ntR101;
ntR102;
ntR103;
ntR104;
ntR105;
ntR106;
ntR107;
ntR108;
ntR109;
ntR110;
ntR111;
ntR112;
ntR113;
ntR114;
ntR115;
ntR116;
ntR117;
ntR118;
ntR119;
ntR120;
ntR121;
ntR122;
ntR123;
ntR124;
ntR125;
ntR126;
ntR127;
ntR128;
ntR129;
ntR130;
ntR131;
ntR132;
ntR133;
ntR134;
ntR135;
ntR136;
ntR137;
ntR138;
ntR139;
ntR140;
ntR141;
ntR142;
ntR143;
ntR144;
ntR145;
ntR146;
ntR147;
ntR148;
ntR149;
ntR150;
ntR151;
ntR152;
ntR153;
ntR154;
ntR155;
ntR156;
ntR157;
ntR158;
ntR159;
ntR160;
ntR161;
ntR162;
ntR163;
ntR164;
ntR165;
ntR166;
ntR167;
ntR168;
ntR169;
ntR170;
ntR171;
ntR172;
ntR173;
ntR174;
ntR175;
ntR176;
ntR177;
ntR178;
ntR179;
ntR180;
ntR181;
ntR182;
ntR183;
ntR184;
ntR185;
ntR186;
ntR187;
ntR188;
ntR189;
ntR190;
ntR191;
ntR192;
ntR193;
ntR194;
ntR195;
ntR196;
ntR197;
ntR198;
ntR199;
ntR200;
ntR201;
ntR202;
ntR203;
ntR204;
ntR205;
ntR206;
ntR207;
ntR208;
ntR209;
ntR210;
ntR211;
ntR212;
ntR213;
ntR214;
ntR215;
ntR216;
ntR217;
ntR218;
ntR219;
ntR220;
ntR221;
ntR222;
ntR223;
ntR224;
ntR225;
ntR226;
ntR227;
ntR228;
ntR229;
ntR230;
ntR231;
ntR232;
ntR233;
ntR234;
ntR235;
ntR236;
ntR237;
ntR238;
ntR239;
ntR240;
ntR241;
ntR242;
ntR243;
ntR244;
ntR245;
ntR246;
ntR247;
ntR248;
ntR249;
ntR250;
ntR251;
ntR252;
ntR253;
ntR254;
ntR255;
ntR256;
ntR257;
ntR258;
ntR259;
ntR260;
ntR261;
ntR262;
ntR263;
ntR264;
ntR265;
ntR266;
ntR267;
ntR268;
ntR269;
ntR270;
ntR271;
ntR272;
ntR273;
ntR274;
ntR275;
ntR276;
ntR277;
ntR278;
ntR279;
ntR280;
ntR281;
ntR282;
ntR283;
ntR284;
ntR285;
ntR286;
ntR287;
ntR288;
ntR289;
ntR290;
ntR291;
ntR292;
ntR293;
ntR294;
ntR295;
ntR296;
ntR297;
ntR298;
ntR299;
ntR300;
ntR301;
ntR302;
ntR303;
ntR304;
ntR305;
ntR306;
ntR307;
ntR308;
ntR309;
ntR310;
ntR311;
ntR312;
ntR313;
ntR314;
ntR315;
ntR316;
ntR317;
ntR318;
ntR319;
ntR320;
ntR321;
ntR322;
ntR323;
ntR324;
ntR325;
ntR326;
ntR327;
ntR328;
ntR329;
ntR330;
ntR331;
ntR332;
ntR333;
ntR334;
ntR335;
ntR336;
ntR337;
ntR338;
ntR339;
ntR340;
ntR341;
ntR342;
ntR343;
ntR344;
ntR345;
ntR346;
ntR347;
ntR348;
ntR349;
ntR350;
ntR351;
ntR352;
ntR353;
ntR354;
ntR355;
ntR356;
ntR357;
ntR358;
ntR359;
ntR360;
ntR361;
ntR362;
ntR363;
ntR364;
ntR365;
ntR366;
ntR367;
ntR368;
ntR369;
ntR370;
ntR371;
ntR372;
ntR373;
ntR374;
ntR375;
ntR376;
ntR377;
ntR378;
ntR379;
ntR380;
ntR381;
ntR382;
ntR383;
ntR384;
ntR385;
ntR386;
ntR387;
ntR388;
ntR389;
ntR390;
ntR391;
ntR392;
ntR393;
ntR394;
ntR395;
ntR396;
ntR397;
ntR398;
ntR399;
ntR400;
ntR401;
ntR402;
ntR403;
ntR404;
ntR405;
ntR406;
ntR407;
ntR408;
ntR409;
ntR410;
ntR411;
ntR412;
ntR413;
ntR414;
ntR415;
ntR416;
ntR417;
ntR418;
ntR419;
ntR420;
ntR421;
ntR422;
ntR423;
ntR424;
ntR425;
ntR426;
ntR427;
ntR428;
ntR429;
ntR430;
ntR431;
ntR432;
ntR433;
ntR434;
ntR435;
ntR436;
ntR437;
ntR438;
ntR439;
ntR440;
ntR441;
ntR442;
ntR443;
ntR444;
ntR445;
ntR446;
ntR447;
ntR448;
ntR449;
ntR450;
ntR451;
ntR452;
ntR453;
ntR454;
ntR455;
ntR456;
ntR457;
ntR458;
ntR459;
ntR460;
ntR461;
ntR462;
ntR463;
ntR464;
ntR465;
ntR466;
ntR467;
ntR468;
ntR469;
ntR470;
ntR471;
ntR472;
ntR473;
ntR474;
ntR475;
ntR476;
ntR477;
ntR478;
ntR479;
ntR480;
ntR481;
ntR482;
ntR483;
ntR484;
ntR485;
ntR486;
ntR487;
ntR488;
ntR489;
ntR490;
ntR491;
ntR492;
ntR493;
ntR494;
ntR495;
ntR496;
ntR497;
ntR498;
ntR499;
ntR500;
ntR501;
ntR502;
ntR503;
ntR504;
ntR505;
ntR506;
ntR507;
ntR508;
ntR509;
ntR510;
ntR511;
ntR512;
ntR513;
ntR514;
ntR515;
ntR516;
ntR517;
ntR518;
ntR519;
ntR520;
ntR521;
ntR522;
ntR523;
ntR524;
ntR525;
ntR526;
ntR527;
ntR528;
ntR529;
ntR530;
ntR531;
ntR532;
ntR533;
ntR534;
ntR535;
ntR536;
ntR537;
ntR538;
ntR539;
ntR540;
ntR541;
ntR542;
ntR543;
ntR544;
ntR545;
ntR546;
ntR547;
ntR548;
ntR549;
ntR550;
ntR551;
ntR552;
ntR553;
ntR554;
ntR555;
ntR556;
ntR557;
ntR558;
ntR559;
ntR560;
ntR561;
ntR562;
ntR563;
ntR564;
ntR565;
ntR566;
ntR567;
ntR568;
ntR569;
ntR570;
ntR571;
ntR572;
ntR573;
ntR574;
ntR575;
ntR576;
ntR577;
ntR578;
ntR579;
ntR580;
ntR581;
ntR582;
ntR583;
ntR584;
ntR585;
ntR586;
ntR587;
ntR588;
ntR589;
ntR590;
ntR591;
ntR592;
ntR593;
ntR594;
ntR595;
ntR596;
ntR597;
ntR598;
ntR599;
ntR600;
ntR601;
ntR602;
ntR603;
ntR604;
ntR605;
ntR606;
ntR607;
ntR608;
ntR609;
ntR610;
ntR611;
ntR612;
ntR613;
ntR614;
ntR615;
ntR616;
ntR617;
ntR618;
ntR619;
ntR620;
ntR621;
ntR622;
ntR623;
ntR624;
ntR625;
ntR626;
ntR627;
ntR628;
ntR629;
ntR630;
ntR631;
ntR632;
ntR633;
ntR634;
ntR635;
ntR636;
ntR637;
ntR638;
ntR639;
ntR640;
ntR641;
ntR642;
ntR643;
ntR644;
ntR645;
ntR646;
ntR647;
ntR648;
ntR649;
ntR650;
ntR651;
ntR652;
ntR653;
ntR654;
ntR655;
ntR656;
ntR657;
ntR658;
ntR659;
ntR660;
ntR661;
ntR662;
ntR663;
ntR664;
ntR665;
ntR666;
ntR667;
ntR668;
ntR669;
ntR670;
ntR671;
ntR672;
ntR673;
ntR674;
ntR675;
ntR676;
ntR677;
ntR678;
ntR679;
ntR680;
ntR681;
ntR682;
ntR683;
ntR684;
ntR685;
ntR686;
ntR687;
ntR688;
ntR689;
ntR690;
ntR691;
ntR692;
ntR693;
ntR694;
ntR695;
ntR696;
ntR697;
ntR698;
ntR699;
ntR700;
ntR701;
ntR702;
ntR703;
ntR704;
ntR705;
ntR706;
ntR707;
ntR708;
ntR709;
ntR710;
ntR711;
ntR712;
ntR713;
ntR714;
ntR715;
ntR716;
ntR717;
ntR718;
ntR719;
ntR720;
ntR721;
ntR722;
ntR723;
ntR724;
ntR725;
ntR726;
ntR727;
ntR728;
ntR729;
ntR730;
ntR731;
ntR732;
ntR733;
ntR734;
ntR735;
ntR736;
ntR737;
ntR738;
ntR739;
ntR740;
ntR741;
ntR742;
ntR743;
ntR744;
ntR745;
ntR746;
ntR747;
ntR748;
ntR749;
ntR750;
ntR751;
ntR752;
ntR753;
ntR754;
ntR755;
ntR756;
ntR757;
ntR758;
ntR759;
ntR760;
ntR761;
ntR762;
ntR763;
ntR764;
ntR765;
ntR766;
ntR767;
ntR768;
ntR769;
ntR770;
ntR771;
ntR772;
ntR773;
ntR774;
ntR775;
ntR776;
ntR777;
ntR778;
ntR779;
ntR780;
ntR781;
ntR782;
ntR783;
ntR784;
ntR785;
ntR786;
ntR787;
ntR788;
ntR789;
ntR790;
ntR791;
ntR792;
ntR793;
ntR794;
ntR795;
ntR796;
ntR797;
ntR798;
ntR799;
ntR800;
ntR801;
ntR802;
ntR803;
ntR804;
ntR805;
ntR806;
ntR807;
ntR808;
ntR809;
ntR810;
ntR811;
ntR812;
ntR813;
ntR814;
ntR815;
ntR816;
ntR817;
ntR818;
ntR819;
ntR820;
ntR821;
ntR822;
ntR823;
ntR824;
ntR825;
ntR826;
ntR827;
ntR828;
ntR829;
ntR830;
ntR831;
ntR832;
ntR833;
ntR834;
ntR835;
ntR836;
ntR837;
ntR838;
ntR839;
ntR840;
ntR841;
ntR842;
ntR843;
ntR844;
ntR845;
ntR846;
ntR847;
ntR848;
ntR849;
ntR850;
ntR851;
ntR852;
ntR853;
ntR854;
ntR855;
ntR856;
ntR857;
ntR858;
ntR859;
ntR860;
ntR861;
ntR862;
ntR863;
ntR864;
ntR865;
ntR866;
ntR867;
ntR868;
ntR869;
ntR870;
ntR871;
ntR872;
ntR873;
ntR874;
ntR875;
ntR876;
ntR877;
ntR878;
ntR879;
ntR880;
ntR881;
ntR882;
ntR883;
ntR884;
ntR885;
ntR886;
ntR887;
ntR888;
ntR889;
ntR890;
ntR891;
ntR892;
ntR893;
ntR894;
ntR895;
ntR896;
ntR897;
ntR898;
ntR899;
ntR900;
ntR901;
ntR902;
ntR903;
ntR904;
ntR905;
ntR906;
ntR907;
ntR908;
ntR909;
ntR910;
ntR911;
ntR912;
ntR913;
ntR914;
ntR915;
ntR916;
ntR917;
ntR918;
ntR919;
ntR920;
ntR921;
ntR922;
ntR923;
ntR924;
ntR925;
ntR926;
ntR927;
ntR928;
ntR929;
ntR930;
ntR931;
ntR932;
ntR933;
ntR934;
ntR935;
ntR936;
ntR937;
ntR938;
ntR939;
ntR940;
ntR941;
ntR942;
ntR943;
ntR944;
ntR945;
ntR946;
ntR947;
ntR948;
ntR949;
ntR950;
ntR951;
ntR952;
ntR953;
ntR954;
ntR955;
ntR956;
ntR957;
ntR958;
ntR959;
ntR960;
ntR961;
ntR962;
ntR963;
ntR964;
ntR965;
ntR966;
ntR967;
ntR968;
ntR969;
ntR970;
ntR971;
ntR972;
ntR973;
ntR974;
ntR975;
ntR976;
ntR977;
ntR978;
ntR979;
ntR980;
ntR981;
ntR982;
ntR983;
ntR984;
ntR985;
ntR986;
ntR987;
ntR988;
ntR989;
ntR990;
ntR991;
ntR992;
ntR993;
ntR994;
ntR995;
ntR996;
ntR997;
ntR998;
ntR999;
ntR1000;
ntR1001;
ntR1002;
ntR1003;
ntR1004;
ntR1005;
ntR1006;
ntR1007;
ntR1008;
ntR1009;
ntR1010;
ntR1011;
ntR1012;
ntR1013;
ntR1014;
ntR1015;
ntR1016;
ntR1017;
ntR1018;
ntR1019;
ntR1020;
ntR1021;
ntR1022;
ntR1023;
ntR1024;
ntR1025;
ntR1026;
ntR1027;
ntR1028;
ntR1029;
ntR1030;
ntR1031;
ntR1032;
ntR1033;
ntR1034;
ntR1035;
ntR1036;
ntR1037;
ntR1038;
ntR1039;
ntR1040;
ntR1041;
ntR1042;
ntR1043;
ntR1044;
ntR1045;
ntR1046;
ntR1047;
ntR1048;
ntR1049;
ntR1050;
ntR1051;
ntR1052;
ntR1053;
ntR1054;
ntR1055;
ntR1056;
ntR1057;
ntR1058;
ntR1059;
ntR1060;
ntR1061;
ntR1062;
ntR1063;
ntR1064;
ntR1065;
ntR1066;
ntR1067;
ntR1068;
ntR1069;
ntR1070;
ntR1071;
ntR1072;
ntR1073;
ntR1074;
ntR1075;
ntR1076;
ntR1077;
ntR1078;
ntR1079;
ntR1080;
ntR1081;
ntR1082;
ntR1083;
ntR1084;
ntR1085;
ntR1086;
ntR1087;
ntR1088;
ntR1089;
ntR1090;
ntR1091;
ntR1092;
ntR1093;
ntR1094;
ntR1095;
ntR1096;
ntR1097;
ntR1098;
ntR1099;
ntR1100;
ntR1101;
ntR1102;
ntR1103;
ntR1104;
ntR1105;
ntR1106;
ntR1107;
ntR1108;
ntR1109;
ntR1110;
ntR1111;
ntR1112;
ntR1113;
ntR1114;
ntR1115;
ntR1116;
ntR1117;
ntR1118;
ntR1119;
ntR1120;
ntR1121;
ntR1122;
ntR1123;
ntR1124;
ntR1125;
ntR1126;
ntR1127;
ntR1128;
ntR1129;
ntR1130;
ntR1131;
ntR1132;
ntR1133;
ntR1134;
ntR1135;
ntR1136;
ntR1137;
ntR1138;
ntR1139;
ntR1140;
ntR1141;
ntR1142;
ntR1143;
ntR1144;
ntR1145;
ntR1146;
ntR1147;
ntR1148;
ntR1149;
ntR1150;
ntR1151;
ntR1152;
ntR1153;
ntR1154;
ntR1155;
ntR1156;
ntR1157;
ntR1158;
ntR1159;
ntR1160;
ntR1161;
ntR1162;
ntR1163;
ntR1164;
ntR1165;
ntR1166;
ntR1167;
ntR1168;
ntR1169;
ntR1170;
ntR1171;
ntR1172;
ntR1173;
ntR1174;
ntR1175;
ntR1176;
ntR1177;
ntR1178;
ntR1179;
ntR1180;
ntR1181;
ntR1182;
ntR1183;
ntR1184;
ntR1185;
ntR1186;
ntR1187;
ntR1188;
ntR1189;
ntR1190;
ntR1191;
ntR1192;
ntR1193;
ntR1194;
ntR1195;
ntR1196;
ntR1197;
ntR1198;
ntR1199;
ntR1200;
ntR1201;
ntR1202;
ntR1203;
ntR1204;
ntR1205;
ntR1206;
ntR1207;
ntR1208;
ntR1209;
ntR1210;
ntR1211;
ntR1212;
ntR1213;
ntR1214;
ntR1215;
ntR1216;
ntR1217;
ntR1218;
ntR1219;
ntR1220;
ntR1221;
ntR1222;
ntR1223;
ntR1224;
ntR1225;
ntR1226;
ntR1227;
ntR1228;
ntR1229;
ntR1230;
ntR1231;
ntR1232;
ntR1233;
ntR1234;
ntR1235;
ntR1236;
ntR1237;
ntR1238;
ntR1239;
ntR1240;
ntR1241;
ntR1242;
ntR1243;
ntR1244;
ntR1245;
ntR1246;
ntR1247;
ntR1248;
ntR1249;
ntR1250;
ntR1251;
ntR1252;
ntR1253;
ntR1254;
ntR1255;
ntR1256;
ntR1257;
ntR1258;
ntR1259;
ntR1260;
ntR1261;
ntR1262;
ntR1263;
ntR1264;
ntR1265;
ntR1266;
ntR1267;
ntR1268;
ntR1269;
ntR1270;
ntR1271;
ntR1272;
ntR1273;
ntR1274;
ntR1275;
ntR1276;
ntR1277;
ntR1278;
ntR1279;
ntR1280;
ntR1281;
ntR1282;
ntR1283;
ntR1284;
ntR1285;
ntR1286;
ntR1287;
ntR1288;
ntR1289;
ntR1290;
ntR1291;
ntR1292;
ntR1293;
ntR1294;
ntR1295;
ntR1296;
ntR1297;
ntR1298;
ntR1299;
ntR1300;
ntR1301;
ntR1302;
ntR1303;
ntR1304;
ntR1305;
ntR1306;
ntR1307;
ntR1308;
ntR1309;
ntR1310;
ntR1311;
ntR1312;
ntR1313;
ntR1314;
ntR1315;
ntR1316;
ntR1317;
ntR1318;
ntR1319;
ntR1320;
ntR1321;
ntR1322;
ntR1323;
ntR1324;
ntR1325;
ntR1326;
ntR1327;
ntR1328;
ntR1329;
ntR1330;
ntR1331;
ntR1332;
ntR1333;
ntR1334;
ntR1335;
ntR1336;
ntR1337;
ntR1338;
ntR1339;
ntR1340;
ntR1341;
ntR1342;
ntR1343;
ntR1344;
ntR1345;
ntR1346;
ntR1347;
ntR1348;
ntR1349;
ntR1350;
ntR1351;
ntR1352;
ntR1353;
ntR1354;
ntR1355;
ntR1356;
ntR1357;
ntR1358;
ntR1359;
ntR1360;
ntR1361;
ntR1362;
ntR1363;
ntR1364;
ntR1365;
ntR1366;
ntR1367;
ntR1368;
ntR1369;
ntR1370;
ntR1371;
ntR1372;
ntR1373;
ntR1374;
ntR1375;
ntR1376;
ntR1377;
ntR1378;
ntR1379;
ntR1380;
ntR1381;
ntR1382;
ntR1383;
ntR1384;
ntR1385;
ntR1386;
ntR1387;
ntR1388;
ntR1389;
ntR1390;
ntR1391;
ntR1392;
ntR1393;
ntR1394;
ntR1395;
ntR1396;
ntR1397;
ntR1398;
ntR1399;
ntR1400;
ntR1401;
ntR1402;
ntR1403;
ntR1404;
ntR1405;
ntR1406;
ntR1407;
ntR1408;
ntR1409;
ntR1410;
ntR1411;
ntR1412;
ntR1413;
ntR1414;
ntR1415;
ntR1416;
ntR1417;
ntR1418;
ntR1419;
ntR1420;
ntR1421;
ntR1422;
ntR1423;
ntR1424;
ntR1425;
ntR1426;
ntR1427;
ntR1428;
ntR1429;
ntR1430;
ntR1431;
ntR1432;
ntR1433;
ntR1434;
ntR1435;
ntR1436;
ntR1437;
ntR1438;
ntR1439;
ntR1440;
ntR1441;
ntR1442;
ntR1443;
ntR1444;
ntR1445;
ntR1446;
ntR1447;
ntR1448;
ntR1449;
ntR1450;
ntR1451;
ntR1452;
ntR1453;
ntR1454;
ntR1455;
ntR1456;
ntR1457;
ntR1458;
ntR1459;
ntR1460;
ntR1461;
ntR1462;
ntR1463;
ntR1464;
ntR1465;
ntR1466;
ntR1467;
ntR1468;
ntR1469;
ntR1470;
ntR1471;
ntR1472;
ntR1473;
ntR1474;
ntR1475;
ntR1476;
ntR1477;
ntR1478;
ntR1479;
ntR1480;
ntR1481;
ntR1482;
ntR1483;
ntR1484;
ntR1485;
ntR1486;
ntR1487;
ntR1488;
ntR1489;
ntR1490;
ntR1491;
ntR1492;
ntR1493;
ntR1494;
ntR1495;
ntR1496;
ntR1497;
ntR1498;
ntR1499;
ntR1500;
ntR1501;
ntR1502;
ntR1503;
ntR1504;
ntR1505;
ntR1506;
ntR1507;
ntR1508;
ntR1509;
ntR1510;
ntR1511;
ntR1512;
ntR1513;
ntR1514;
ntR1515;
ntR1516;
ntR1517;
ntR1518;
ntR1519;
ntR1520;
ntR1521;
ntR1522;
ntR1523;
ntR1524;
ntR1525;
ntR1526;
ntR1527;
ntR1528;
ntR1529;
ntR1530;
ntR1531;
ntR1532;
ntR1533;
ntR1534;
ntR1535;
ntR1536;
ntR1537;
ntR1538;
ntR1539;
ntR1540;
ntR1541;
ntR1542;
ntR1543;
ntR1544;
ntR1545;
ntR1546;
ntR1547;
ntR1548;
ntR1549;
ntR1550;
ntR1551;
ntR1552;
ntR1553;
ntR1554;
ntR1555;
ntR1556;
ntR1557;
ntR1558;
ntR1559;
ntR1560;
ntR1561;
ntR1562;
ntR1563;
ntR1564;
ntR1565;
ntR1566;
ntR1567;
ntR1568;
ntR1569;
ntR1570;
ntR1571;
ntR1572;
ntR1573;
ntR1574;
ntR1575;
ntR1576;
ntR1577;
ntR1578;
ntR1579;
ntR1580;
ntR1581;
ntR1582;
ntR1583;
ntR1584;
ntR1585;
ntR1586;
ntR1587;
ntR1588;
ntR1589;
ntR1590;
ntR1591;
ntR1592;
ntR1593;
ntR1594;
ntR1595;
ntR1596;
ntR1597;
ntR1598;
ntR1599;
ntR1600;
ntR1601;
ntR1602;
ntR1603;
ntR1604;
ntR1605;
ntR1606;
ntR1607;
ntR1608;
ntR1609;
ntR1610;
ntR1611;
ntR1612;
ntR1613;
ntR1614;
ntR1615;
ntR1616;
ntR1617;
ntR1618;
ntR1619;
ntR1620;
ntR1621;
ntR1622;
ntR1623;
ntR1624;
ntR1625;
ntR1626;
ntR1627;
ntR1628;
ntR1629;
ntR1630;
ntR1631;
ntR1632;
ntR1633;
ntR1634;
ntR1635;
ntR1636;
ntR1637;
ntR1638;
ntR1639;
ntR1640;
ntR1641;
ntR1642;
ntR1643;
ntR1644;
ntR1645;
ntR1646;
ntR1647;
ntR1648;
ntR1649;
ntR1650;
ntR1651;
ntR1652;
ntR1653;
ntR1654;
ntR1655;
ntR1656;
ntR1657;
ntR1658;
ntR1659;
ntR1660;
ntR1661;
ntR1662;
ntR1663;
ntR1664;
ntR1665;
ntR1666;
ntR1667;
ntR1668;
ntR1669;
ntR1670;
ntR1671;
ntR1672;
ntR1673;
ntR1674;
ntR1675;
ntR1676;
ntR1677;
ntR1678;
ntR1679;
ntR1680;
ntR1681;
ntR1682;
ntR1683;
ntR1684;
ntR1685;
ntR1686;
ntR1687;
ntR1688;
ntR1689;
ntR1690;
ntR1691;
ntR1692;
ntR1693;
ntR1694;
ntR1695;
ntR1696;
ntR1697;
ntR1698;
ntR1699;
ntR1700;
ntR1701;
ntR1702;
ntR1703;
ntR1704;
ntR1705;
ntR1706;
ntR1707;
ntR1708;
ntR1709;
ntR1710;
ntR1711;
ntR1712;
ntR1713;
ntR1714;
ntR1715;
ntR1716;
ntR1717;
ntR1718;
ntR1719;
ntR1720;
ntR1721;
ntR1722;
ntR1723;
ntR1724;
ntR1725;
ntR1726;
ntR1727;
ntR1728;
ntR1729;
ntR1730;
ntR1731;
ntR1732;
ntR1733;
ntR1734;
ntR1735;
ntR1736;
ntR1737;
ntR1738;
ntR1739;
ntR1740;
ntR1741;
ntR1742;
ntR1743;
ntR1744;
ntR1745;
ntR1746;
ntR1747;
ntR1748;
ntR1749;
ntR1750;
ntR1751;
ntR1752;
ntR1753;
ntR1754;
ntR1755;
ntR1756;
ntR1757;
ntR1758;
ntR1759;
ntR1760;
ntR1761;
ntR1762;
ntR1763;
ntR1764;
ntR1765;
ntR1766;
ntR1767;
ntR1768;
ntR1769;
ntR1770;
ntR1771;
ntR1772;
ntR1773;
ntR1774;
ntR1775;
ntR1776;
ntR1777;
ntR1778;
ntR1779;
ntR1780;
ntR1781;
ntR1782;
ntR1783;
ntR1784;
ntR1785;
ntR1786;
ntR1787;
ntR1788;
ntR1789;
ntR1790;
ntR1791;
ntR1792;
ntR1793;
ntR1794;
ntR1795;
ntR1796;
ntR1797;
ntR1798;
ntR1799;
ntR1800;
ntR1801;
ntR1802;
ntR1803;
ntR1804;
ntR1805;
ntR1806;
ntR1807;
ntR1808;
ntR1809;
ntR1810;
ntR1811;
ntR1812;
ntR1813;
ntR1814;
ntR1815;
ntR1816;
ntR1817;
ntR1818;
ntR1819;
ntR1820;
ntR1821;
ntR1822;
ntR1823;
ntR1824;
ntR1825;
ntR1826;
ntR1827;
ntR1828;
ntR1829;
ntR1830;
ntR1831;
ntR1832;
ntR1833;
ntR1834;
ntR1835;
ntR1836;
ntR1837;
ntR1838;
ntR1839;
ntR1840;
ntR1841;
ntR1842;
ntR1843;
ntR1844;
ntR1845;
ntR1846;
ntR1847;
ntR1848;
ntR1849;
ntR1850;
ntR1851;
ntR1852;
ntR1853;
ntR1854;
ntR1855;
ntR1856;
ntR1857;
ntR1858;
ntR1859;
ntR1860;
ntR1861;
ntR1862;
ntR1863;
ntR1864;
ntR1865;
ntR1866;
ntR1867;
ntR1868;
ntR1869;
ntR1870;
ntR1871;
ntR1872;
ntR1873;
ntR1874;
ntR1875;
ntR1876;
ntR1877;
ntR1878;
ntR1879;
ntR1880;
ntR1881;
ntR1882;
ntR1883;
ntR1884;
ntR1885;
ntR1886;
ntR1887;
ntR1888;
ntR1889;
ntR1890;
ntR1891;
ntR1892;
ntR1893;
ntR1894;
ntR1895;
ntR1896;
ntR1897;
ntR1898;
ntR1899;
ntR1900;
ntR1901;
ntR1902;
ntR1903;
ntR1904;
ntR1905;
ntR1906;
ntR1907;
ntR1908;
ntR1909;
ntR1910;
ntR1911;
ntR1912;
ntR1913;
ntR1914;
ntR1915;
ntR1916;
ntR1917;
ntR1918;
ntR1919;
ntR1920;
ntR1921;
ntR1922;
ntR1923;
ntR1924;
ntR1925;
ntR1926;
ntR1927;
ntR1928;
ntR1929;
ntR1930;
ntR1931;
ntR1932;
ntR1933;
ntR1934;
ntR1935;
ntR1936;
ntR1937;
ntR1938;
ntR1939;
ntR1940;
ntR1941;
ntR1942;
ntR1943;
ntR1944;
ntR1945;
ntR1946;
ntR1947;
ntR1948;
ntR1949;
ntR1950;
ntR1951;
ntR1952;
ntR1953;
ntR1954;
ntR1955;
ntR1956;
ntR1957;
ntR1958;
ntR1959;
ntR1960;
ntR1961;
ntR1962;
ntR1963;
ntR1964;
ntR1965;
ntR1966;
ntR1967;
ntR1968;
ntR1969;
ntR1970;
ntR1971;
ntR1972;
ntR1973;
ntR1974;
ntR1975;
ntR1976;
ntR1977;
ntR1978;
ntR1979;
ntR1980;
ntR1981;
ntR1982;
ntR1983;
ntR1984;
ntR1985;
ntR1986;
ntR1987;
ntR1988;
ntR1989;
ntR1990;
ntR1991;
ntR1992;
ntR1993;
ntR1994;
ntR1995;
ntR1996;
ntR1997;
ntR1998;
ntR1999;
ntR2000;
ntR2001;
ntR2002;
ntR2003;
ntR2004;
ntR2005;
ntR2006;
ntR2007;
ntR2008;
ntR2009;
ntR2010;
ntR2011;
ntR2012;
ntR2013;
ntR2014;
ntR2015;
ntR2016;
ntR2017;
ntR2018;
ntR2019;
ntR2020;
ntR2021;
ntR2022;
ntR2023;
ntR2024;
ntR2025;
ntR2026;
ntR2027;
ntR2028;
ntR2029;
ntR2030;
ntR2031;
ntR2032;
ntR2033;
ntR2034;
ntR2035;
ntR2036;
ntR2037;
ntR2038;
ntR2039;
ntR2040;
ntR2041;
ntR2042;
ntR2043;
ntR2044;
ntR2045;
ntR2046;
ntR2047;
ntR2048;
ntR2049;
ntR2050;
ntR2051;
ntR2052;
ntR2053;
ntR2054;
ntR2055;
ntR2056;
ntR2057;
ntR2058;
ntR2059;
ntR2060;
ntR2061;
ntR2062;
ntR2063;
ntR2064;
ntR2065;
ntR2066;
ntR2067;
ntR2068;
ntR2069;
ntR2070;
ntR2071;
ntR2072;
ntR2073;
ntR2074;
ntR2075;
ntR2076;
ntR2077;
ntR2078;
ntR2079;
ntR2080;
ntR2081;
ntR2082;
ntR2083;
ntR2084;
ntR2085;
ntR2086;
ntR2087;
ntR2088;
ntR2089;
ntR2090;
ntR2091;
ntR2092;
ntR2093;
ntR2094;
ntR2095;
ntR2096;
ntR2097;
ntR2098;
ntR2099;
ntR2100;
ntR2101;
ntR2102;
ntR2103;
ntR2104;
ntR2105;
ntR2106;
ntR2107;
ntR2108;
ntR2109;
ntR2110;
ntR2111;
ntR2112;
ntR2113;
ntR2114;
ntR2115;
ntR2116;
ntR2117;
ntR2118;
ntR2119;
ntR2120;
ntR2121;
ntR2122;
ntR2123;
ntR2124;
ntR2125;
ntR2126;
ntR2127;
ntR2128;
ntR2129;
ntR2130;
ntR2131;
ntR2132;
ntR2133;
ntR2134;
ntR2135;
ntR2136;
ntR2137;
ntR2138;
ntR2139;
ntR2140;
ntR2141;
ntR2142;
ntR2143;
ntR2144;
ntR2145;
ntR2146;
ntR2147;
ntR2148;
ntR2149;
ntR2150;
ntR2151;
ntR2152;
ntR2153;
ntR2154;
ntR2155;
ntR2156;
ntR2157;
ntR2158;
ntR2159;
ntR2160;
ntR2161;
ntR2162;
ntR2163;
ntR2164;
ntR2165;
ntR2166;
ntR2167;
ntR2168;
ntR2169;
ntR2170;
ntR2171;
ntR2172;
ntR2173;
ntR2174;
ntR2175;
ntR2176;
ntR2177;
ntR2178;
ntR2179;
ntR2180;
ntR2181;
ntR2182;
ntR2183;
ntR2184;
ntR2185;
ntR2186;
ntR2187;
ntR2188;
ntR2189;
ntR2190;
ntR2191;
ntR2192;
ntR2193;
ntR2194;
ntR2195;
ntR2196;
ntR2197;
ntR2198;
ntR2199;
ntR2200;
ntR2201;
ntR2202;
ntR2203;
ntR2204;
ntR2205;
ntR2206;
ntR2207;
ntR2208;
ntR2209;
ntR2210;
ntR2211;
ntR2212;
ntR2213;
ntR2214;
ntR2215;
ntR2216;
ntR2217;
ntR2218;
ntR2219;
ntR2220;
ntR2221;
ntR2222;
ntR2223;
ntR2224;
ntR2225;
ntR2226;
ntR2227;
ntR2228;
ntR2229;
ntR2230;
ntR2231;
ntR2232;
ntR2233;
ntR2234;
ntR2235;
ntR2236;
ntR2237;
ntR2238;
ntR2239;
ntR2240;
ntR2241;
ntR2242;
ntR2243;
ntR2244;
ntR2245;
ntR2246;
ntR2247;
ntR2248;
ntR2249;
ntR2250;
ntR2251;
ntR2252;
ntR2253;
ntR2254;
ntR2255;
ntR2256;
ntR2257;
ntR2258;
ntR2259;
ntR2260;
ntR2261;
ntR2262;
ntR2263;
ntR2264;
ntR2265;
ntR2266;
ntR2267;
ntR2268;
ntR2269;
ntR2270;
ntR2271;
ntR2272;
ntR2273;
ntR2274;
ntR2275;
ntR2276;
ntR2277;
ntR2278;
ntR2279;
ntR2280;
ntR2281;
ntR2282;
ntR2283;
ntR2284;
ntR2285;
ntR2286;
ntR2287;
ntR2288;
ntR2289;
ntR2290;
ntR2291;
ntR2292;
ntR2293;
ntR2294;
ntR2295;
ntR2296;
ntR2297;
ntR2298;
ntR2299;
ntR2300;
ntR2301;
ntR2302;
ntR2303;
ntR2304;
ntR2305;
ntR2306;
ntR2307;
ntR2308;
ntR2309;
ntR2310;
ntR2311;
ntR2312;
ntR2313;
ntR2314;
ntR2315;
ntR2316;
ntR2317;
ntR2318;
ntR2319;
ntR2320;
ntR2321;
ntR2322;
ntR2323;
ntR2324;
ntR2325;
ntR2326;
ntR2327;
ntR2328;
ntR2329;
ntR2330;
ntR2331;
ntR2332;
ntR2333;
ntR2334;
ntR2335;
ntR2336;
ntR2337;
ntR2338;
ntR2339;
ntR2340;
ntR2341;
ntR2342;
ntR2343;
ntR2344;
ntR2345;
ntR2346;
ntR2347;
ntR2348;
ntR2349;
ntR2350;
ntR2351;
ntR2352;
ntR2353;
ntR2354;
ntR2355;
ntR2356;
ntR2357;
ntR2358;
ntR2359;
ntR2360;
ntR2361;
ntR2362;
ntR2363;
ntR2364;
ntR2365;
ntR2366;
ntR2367;
ntR2368;
ntR2369;
ntR2370;
ntR2371;
ntR2372;
ntR2373;
ntR2374;
ntR2375;
ntR2376;
ntR2377;
ntR2378;
ntR2379;
ntR2380;
ntR2381;
ntR2382;
ntR2383;
ntR2384;
ntR2385;
ntR2386;
ntR2387;
ntR2388;
ntR2389;
ntR2390;
ntR2391;
ntR2392;
ntR2393;
ntR2394;
ntR2395;
ntR2396;
ntR2397;
ntR2398;
ntR2399;
ntR2400;
ntR2401;
ntR2402;
ntR2403;
ntR2404;
ntR2405;
ntR2406;
ntR2407;
ntR2408;
ntR2409;
ntR2410;
ntR2411;
ntR2412;
ntR2413;
ntR2414;
ntR2415;
ntR2416;
ntR2417;
ntR2418;
ntR2419;
ntR2420;
ntR2421;
ntR2422;
ntR2423;
ntR2424;
ntR2425;
ntR2426;
ntR2427;
ntR2428;
ntR2429;
ntR2430;
ntR2431;
ntR2432;
ntR2433;
ntR2434;
ntR2435;
ntR2436;
ntR2437;
ntR2438;
ntR2439;
ntR2440;
ntR2441;
ntR2442;
ntR2443;
ntR2444;
ntR2445;
ntR2446;
ntR2447;
ntR2448;
ntR2449;
ntR2450;
ntR2451;
ntR2452;
ntR2453;
ntR2454;
ntR2455;
ntR2456;
ntR2457;
ntR2458;
ntR2459;
ntR2460;
ntR2461;
ntR2462;
ntR2463;
ntR2464;
ntR2465;
ntR2466;
ntR2467;
ntR2468;
ntR2469;
ntR2470;
ntR2471;
ntR2472;
ntR2473;
ntR2474;
ntR2475;
ntR2476;
ntR2477;
ntR2478;
ntR2479;
ntR2480;
ntR2481;
ntR2482;
ntR2483;
ntR2484;
ntR2485;
ntR2486;
ntR2487;
ntR2488;
ntR2489;
ntR2490;
ntR2491;
ntR2492;
ntR2493;
ntR2494;
ntR2495;
ntR2496;
ntR2497;
ntR2498;
ntR2499;
ntR2500;
ntR2501;
ntR2502;
ntR2503;
ntR2504;
ntR2505;
ntR2506;
ntR2507;
ntR2508;

Clock
hdmi_top|sys_clk;1000
PLL|u_pll/u_gpll/CLKOUT0;1002
PLL_2|pll_inst/u_gpll/CLKOUT1;1004
PLL_2|pll_inst/u_gpll/CLKOUT2;1006
ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY;1008
ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT;1010
ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY;1012
ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT;1014
ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0;1016
ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0;1018
PLL_2|pll_inst/u_gpll/CLKOUT0;1020


