

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_33_2'
================================================================
* Date:           Sun Apr  2 17:25:23 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_20
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.558 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_33_2  |        8|        8|         2|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.90>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%rhs = alloca i32 1"   --->   Operation 5 'alloca' 'rhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %bram1_0, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i4 %bram1_1, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i5 %bram1_2, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i4 %bram1_3, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i6 %bram1_4, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i6 %bram1_5, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i5 %bram1_6, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i4 %bram1_7, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_r, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %trunc_ln1"   --->   Operation 15 'read' 'trunc_ln1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %trunc_ln"   --->   Operation 16 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %rhs"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc40"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j_V_3 = load i4 %rhs"   --->   Operation 19 'load' 'j_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.30ns)   --->   "%icmp_ln1027 = icmp_eq  i4 %j_V_3, i4 8"   --->   Operation 20 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.73ns)   --->   "%j_V = add i4 %j_V_3, i4 1"   --->   Operation 22 'add' 'j_V' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln1027, void %for.inc40.split, void %for.inc56.preheader.exitStub" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:33]   --->   Operation 23 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln1495 = zext i4 %j_V_3"   --->   Operation 24 'zext' 'zext_ln1495' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln1495 = trunc i4 %j_V_3"   --->   Operation 25 'trunc' 'trunc_ln1495' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.82ns)   --->   "%ret_V = add i6 %zext_ln1495, i6 %trunc_ln_read"   --->   Operation 26 'add' 'ret_V' <Predicate = (!icmp_ln1027)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.65ns)   --->   "%add_ln1495_1 = add i3 %trunc_ln1495, i3 %trunc_ln1_read"   --->   Operation 27 'add' 'add_ln1495_1' <Predicate = (!icmp_ln1027)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i3 %add_ln1495_1" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:35]   --->   Operation 28 'zext' 'zext_ln35' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%bram1_0_addr = getelementptr i3 %bram1_0, i64 0, i64 %zext_ln35" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:35]   --->   Operation 29 'getelementptr' 'bram1_0_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%bram1_1_addr = getelementptr i4 %bram1_1, i64 0, i64 %zext_ln35" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:35]   --->   Operation 30 'getelementptr' 'bram1_1_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%bram1_2_addr = getelementptr i5 %bram1_2, i64 0, i64 %zext_ln35" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:35]   --->   Operation 31 'getelementptr' 'bram1_2_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%bram1_3_addr = getelementptr i4 %bram1_3, i64 0, i64 %zext_ln35" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:35]   --->   Operation 32 'getelementptr' 'bram1_3_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%bram1_4_addr = getelementptr i6 %bram1_4, i64 0, i64 %zext_ln35" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:35]   --->   Operation 33 'getelementptr' 'bram1_4_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%bram1_5_addr = getelementptr i6 %bram1_5, i64 0, i64 %zext_ln35" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:35]   --->   Operation 34 'getelementptr' 'bram1_5_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%bram1_6_addr = getelementptr i5 %bram1_6, i64 0, i64 %zext_ln35" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:35]   --->   Operation 35 'getelementptr' 'bram1_6_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%bram1_7_addr = getelementptr i4 %bram1_7, i64 0, i64 %zext_ln35" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:35]   --->   Operation 36 'getelementptr' 'bram1_7_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %ret_V, i32 3, i32 5" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:35]   --->   Operation 37 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%bram1_0_load = load i3 %bram1_0_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:35]   --->   Operation 38 'load' 'bram1_0_load' <Predicate = (!icmp_ln1027)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 8> <RAM>
ST_1 : Operation 39 [2/2] (3.25ns)   --->   "%bram1_1_load = load i3 %bram1_1_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:35]   --->   Operation 39 'load' 'bram1_1_load' <Predicate = (!icmp_ln1027)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_1 : Operation 40 [2/2] (3.25ns)   --->   "%bram1_2_load = load i3 %bram1_2_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:35]   --->   Operation 40 'load' 'bram1_2_load' <Predicate = (!icmp_ln1027)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 5> <Depth = 8> <RAM>
ST_1 : Operation 41 [2/2] (3.25ns)   --->   "%bram1_3_load = load i3 %bram1_3_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:35]   --->   Operation 41 'load' 'bram1_3_load' <Predicate = (!icmp_ln1027)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_1 : Operation 42 [2/2] (3.25ns)   --->   "%bram1_4_load = load i3 %bram1_4_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:35]   --->   Operation 42 'load' 'bram1_4_load' <Predicate = (!icmp_ln1027)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_1 : Operation 43 [2/2] (3.25ns)   --->   "%bram1_5_load = load i3 %bram1_5_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:35]   --->   Operation 43 'load' 'bram1_5_load' <Predicate = (!icmp_ln1027)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_1 : Operation 44 [2/2] (3.25ns)   --->   "%bram1_6_load = load i3 %bram1_6_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:35]   --->   Operation 44 'load' 'bram1_6_load' <Predicate = (!icmp_ln1027)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 5> <Depth = 8> <RAM>
ST_1 : Operation 45 [2/2] (3.25ns)   --->   "%bram1_7_load = load i3 %bram1_7_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:35]   --->   Operation 45 'load' 'bram1_7_load' <Predicate = (!icmp_ln1027)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln33 = store i4 %j_V, i4 %rhs" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:33]   --->   Operation 46 'store' 'store_ln33' <Predicate = (!icmp_ln1027)> <Delay = 1.58>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 71 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.55>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln34 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:34]   --->   Operation 47 'specpipeline' 'specpipeline_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln1495 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5"   --->   Operation 48 'specloopname' 'specloopname_ln1495' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/2] (3.25ns)   --->   "%bram1_0_load = load i3 %bram1_0_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:35]   --->   Operation 49 'load' 'bram1_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 8> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i3 %bram1_0_load" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:35]   --->   Operation 50 'zext' 'zext_ln35_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/2] (3.25ns)   --->   "%bram1_1_load = load i3 %bram1_1_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:35]   --->   Operation 51 'load' 'bram1_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i4 %bram1_1_load" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:35]   --->   Operation 52 'zext' 'zext_ln35_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/2] (3.25ns)   --->   "%bram1_2_load = load i3 %bram1_2_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:35]   --->   Operation 53 'load' 'bram1_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 5> <Depth = 8> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i5 %bram1_2_load" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:35]   --->   Operation 54 'zext' 'zext_ln35_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/2] (3.25ns)   --->   "%bram1_3_load = load i3 %bram1_3_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:35]   --->   Operation 55 'load' 'bram1_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i4 %bram1_3_load" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:35]   --->   Operation 56 'sext' 'sext_ln35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i5 %sext_ln35" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:35]   --->   Operation 57 'zext' 'zext_ln35_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/2] (3.25ns)   --->   "%bram1_4_load = load i3 %bram1_4_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:35]   --->   Operation 58 'load' 'bram1_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i6 %bram1_4_load" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:35]   --->   Operation 59 'zext' 'zext_ln35_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/2] (3.25ns)   --->   "%bram1_5_load = load i3 %bram1_5_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:35]   --->   Operation 60 'load' 'bram1_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln35_6 = zext i6 %bram1_5_load" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:35]   --->   Operation 61 'zext' 'zext_ln35_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/2] (3.25ns)   --->   "%bram1_6_load = load i3 %bram1_6_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:35]   --->   Operation 62 'load' 'bram1_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 5> <Depth = 8> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln35_1 = sext i5 %bram1_6_load" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:35]   --->   Operation 63 'sext' 'sext_ln35_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln35_7 = zext i6 %sext_ln35_1" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:35]   --->   Operation 64 'zext' 'zext_ln35_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/2] (3.25ns)   --->   "%bram1_7_load = load i3 %bram1_7_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:35]   --->   Operation 65 'load' 'bram1_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln35_2 = sext i4 %bram1_7_load" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:35]   --->   Operation 66 'sext' 'sext_ln35_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln35_8 = zext i6 %sext_ln35_2" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:35]   --->   Operation 67 'zext' 'zext_ln35_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (2.30ns)   --->   "%bundle1_V = mux i8 @_ssdm_op_Mux.ap_auto.8i8.i3, i8 %zext_ln35_1, i8 %zext_ln35_2, i8 %zext_ln35_3, i8 %zext_ln35_4, i8 %zext_ln35_5, i8 %zext_ln35_6, i8 %zext_ln35_7, i8 %zext_ln35_8, i3 %trunc_ln2" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:35]   --->   Operation 68 'mux' 'bundle1_V' <Predicate = true> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %output_r, i8 %bundle1_V" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:36]   --->   Operation 69 'write' 'write_ln36' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.inc40" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:33]   --->   Operation 70 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ bram1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bram1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bram1_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bram1_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bram1_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bram1_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bram1_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bram1_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rhs                 (alloca           ) [ 010]
specmemcore_ln0     (specmemcore      ) [ 000]
specmemcore_ln0     (specmemcore      ) [ 000]
specmemcore_ln0     (specmemcore      ) [ 000]
specmemcore_ln0     (specmemcore      ) [ 000]
specmemcore_ln0     (specmemcore      ) [ 000]
specmemcore_ln0     (specmemcore      ) [ 000]
specmemcore_ln0     (specmemcore      ) [ 000]
specmemcore_ln0     (specmemcore      ) [ 000]
specinterface_ln0   (specinterface    ) [ 000]
trunc_ln1_read      (read             ) [ 000]
trunc_ln_read       (read             ) [ 000]
store_ln0           (store            ) [ 000]
br_ln0              (br               ) [ 000]
j_V_3               (load             ) [ 000]
icmp_ln1027         (icmp             ) [ 010]
empty               (speclooptripcount) [ 000]
j_V                 (add              ) [ 000]
br_ln33             (br               ) [ 000]
zext_ln1495         (zext             ) [ 000]
trunc_ln1495        (trunc            ) [ 000]
ret_V               (add              ) [ 000]
add_ln1495_1        (add              ) [ 000]
zext_ln35           (zext             ) [ 000]
bram1_0_addr        (getelementptr    ) [ 011]
bram1_1_addr        (getelementptr    ) [ 011]
bram1_2_addr        (getelementptr    ) [ 011]
bram1_3_addr        (getelementptr    ) [ 011]
bram1_4_addr        (getelementptr    ) [ 011]
bram1_5_addr        (getelementptr    ) [ 011]
bram1_6_addr        (getelementptr    ) [ 011]
bram1_7_addr        (getelementptr    ) [ 011]
trunc_ln2           (partselect       ) [ 011]
store_ln33          (store            ) [ 000]
specpipeline_ln34   (specpipeline     ) [ 000]
specloopname_ln1495 (specloopname     ) [ 000]
bram1_0_load        (load             ) [ 000]
zext_ln35_1         (zext             ) [ 000]
bram1_1_load        (load             ) [ 000]
zext_ln35_2         (zext             ) [ 000]
bram1_2_load        (load             ) [ 000]
zext_ln35_3         (zext             ) [ 000]
bram1_3_load        (load             ) [ 000]
sext_ln35           (sext             ) [ 000]
zext_ln35_4         (zext             ) [ 000]
bram1_4_load        (load             ) [ 000]
zext_ln35_5         (zext             ) [ 000]
bram1_5_load        (load             ) [ 000]
zext_ln35_6         (zext             ) [ 000]
bram1_6_load        (load             ) [ 000]
sext_ln35_1         (sext             ) [ 000]
zext_ln35_7         (zext             ) [ 000]
bram1_7_load        (load             ) [ 000]
sext_ln35_2         (sext             ) [ 000]
zext_ln35_8         (zext             ) [ 000]
bundle1_V           (mux              ) [ 000]
write_ln36          (write            ) [ 000]
br_ln33             (br               ) [ 000]
ret_ln0             (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="trunc_ln">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bram1_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bram1_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bram1_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bram1_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram1_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="bram1_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram1_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="bram1_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram1_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="bram1_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram1_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="bram1_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram1_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i8.i3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="rhs_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="trunc_ln1_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="3" slack="0"/>
<pin id="82" dir="0" index="1" bw="3" slack="0"/>
<pin id="83" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln1_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="trunc_ln_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="6" slack="0"/>
<pin id="88" dir="0" index="1" bw="6" slack="0"/>
<pin id="89" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln36_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="0" index="2" bw="8" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="bram1_0_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="3" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="3" slack="0"/>
<pin id="103" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram1_0_addr/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="bram1_1_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="3" slack="0"/>
<pin id="110" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram1_1_addr/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="bram1_2_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="5" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="3" slack="0"/>
<pin id="117" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram1_2_addr/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="bram1_3_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="3" slack="0"/>
<pin id="124" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram1_3_addr/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="bram1_4_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="6" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="3" slack="0"/>
<pin id="131" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram1_4_addr/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="bram1_5_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="6" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="3" slack="0"/>
<pin id="138" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram1_5_addr/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="bram1_6_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="5" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="3" slack="0"/>
<pin id="145" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram1_6_addr/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="bram1_7_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="3" slack="0"/>
<pin id="152" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram1_7_addr/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="3" slack="0"/>
<pin id="157" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bram1_0_load/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="0"/>
<pin id="163" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bram1_1_load/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="3" slack="0"/>
<pin id="169" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bram1_2_load/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="3" slack="0"/>
<pin id="175" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bram1_3_load/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="3" slack="0"/>
<pin id="181" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bram1_4_load/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="0"/>
<pin id="187" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bram1_5_load/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="3" slack="0"/>
<pin id="193" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bram1_6_load/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="3" slack="0"/>
<pin id="199" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bram1_7_load/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln0_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="4" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="j_V_3_load_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_V_3/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln1027_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="0"/>
<pin id="213" dir="0" index="1" bw="4" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="j_V_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln1495_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="0"/>
<pin id="225" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1495/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="trunc_ln1495_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1495/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="ret_V_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="0"/>
<pin id="233" dir="0" index="1" bw="6" slack="0"/>
<pin id="234" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="add_ln1495_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="3" slack="0"/>
<pin id="239" dir="0" index="1" bw="3" slack="0"/>
<pin id="240" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1495_1/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln35_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="0"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="trunc_ln2_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="3" slack="0"/>
<pin id="257" dir="0" index="1" bw="6" slack="0"/>
<pin id="258" dir="0" index="2" bw="3" slack="0"/>
<pin id="259" dir="0" index="3" bw="4" slack="0"/>
<pin id="260" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln33_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="0" index="1" bw="4" slack="0"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln35_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="3" slack="0"/>
<pin id="272" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln35_2_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln35_3_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="0"/>
<pin id="280" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="sext_ln35_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln35_4_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_4/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln35_5_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="6" slack="0"/>
<pin id="292" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_5/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln35_6_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="6" slack="0"/>
<pin id="296" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_6/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="sext_ln35_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="5" slack="0"/>
<pin id="300" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35_1/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln35_7_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="0"/>
<pin id="304" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_7/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="sext_ln35_2_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="0"/>
<pin id="308" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35_2/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln35_8_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="0"/>
<pin id="312" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_8/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="bundle1_V_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="0" index="1" bw="3" slack="0"/>
<pin id="317" dir="0" index="2" bw="4" slack="0"/>
<pin id="318" dir="0" index="3" bw="5" slack="0"/>
<pin id="319" dir="0" index="4" bw="5" slack="0"/>
<pin id="320" dir="0" index="5" bw="6" slack="0"/>
<pin id="321" dir="0" index="6" bw="6" slack="0"/>
<pin id="322" dir="0" index="7" bw="6" slack="0"/>
<pin id="323" dir="0" index="8" bw="6" slack="0"/>
<pin id="324" dir="0" index="9" bw="3" slack="1"/>
<pin id="325" dir="1" index="10" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="bundle1_V/2 "/>
</bind>
</comp>

<comp id="336" class="1005" name="rhs_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="0"/>
<pin id="338" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="rhs "/>
</bind>
</comp>

<comp id="346" class="1005" name="bram1_0_addr_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="3" slack="1"/>
<pin id="348" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bram1_0_addr "/>
</bind>
</comp>

<comp id="351" class="1005" name="bram1_1_addr_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="3" slack="1"/>
<pin id="353" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bram1_1_addr "/>
</bind>
</comp>

<comp id="356" class="1005" name="bram1_2_addr_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="3" slack="1"/>
<pin id="358" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bram1_2_addr "/>
</bind>
</comp>

<comp id="361" class="1005" name="bram1_3_addr_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="3" slack="1"/>
<pin id="363" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bram1_3_addr "/>
</bind>
</comp>

<comp id="366" class="1005" name="bram1_4_addr_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="3" slack="1"/>
<pin id="368" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bram1_4_addr "/>
</bind>
</comp>

<comp id="371" class="1005" name="bram1_5_addr_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="3" slack="1"/>
<pin id="373" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bram1_5_addr "/>
</bind>
</comp>

<comp id="376" class="1005" name="bram1_6_addr_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="3" slack="1"/>
<pin id="378" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bram1_6_addr "/>
</bind>
</comp>

<comp id="381" class="1005" name="bram1_7_addr_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="3" slack="1"/>
<pin id="383" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bram1_7_addr "/>
</bind>
</comp>

<comp id="386" class="1005" name="trunc_ln2_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="3" slack="1"/>
<pin id="388" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="44" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="46" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="74" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="58" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="58" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="58" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="58" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="58" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="58" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="58" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="58" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="99" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="106" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="113" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="120" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="184"><net_src comp="127" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="190"><net_src comp="134" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="196"><net_src comp="141" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="202"><net_src comp="148" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="48" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="215"><net_src comp="208" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="50" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="208" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="56" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="208" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="208" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="223" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="86" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="227" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="80" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="237" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="249"><net_src comp="243" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="250"><net_src comp="243" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="251"><net_src comp="243" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="252"><net_src comp="243" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="254"><net_src comp="243" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="261"><net_src comp="60" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="231" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="263"><net_src comp="62" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="264"><net_src comp="64" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="269"><net_src comp="217" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="155" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="161" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="167" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="173" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="179" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="185" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="191" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="298" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="197" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="306" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="326"><net_src comp="72" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="327"><net_src comp="270" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="328"><net_src comp="274" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="329"><net_src comp="278" pin="1"/><net_sink comp="314" pin=3"/></net>

<net id="330"><net_src comp="286" pin="1"/><net_sink comp="314" pin=4"/></net>

<net id="331"><net_src comp="290" pin="1"/><net_sink comp="314" pin=5"/></net>

<net id="332"><net_src comp="294" pin="1"/><net_sink comp="314" pin=6"/></net>

<net id="333"><net_src comp="302" pin="1"/><net_sink comp="314" pin=7"/></net>

<net id="334"><net_src comp="310" pin="1"/><net_sink comp="314" pin=8"/></net>

<net id="335"><net_src comp="314" pin="10"/><net_sink comp="92" pin=2"/></net>

<net id="339"><net_src comp="76" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="342"><net_src comp="336" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="349"><net_src comp="99" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="354"><net_src comp="106" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="359"><net_src comp="113" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="364"><net_src comp="120" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="369"><net_src comp="127" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="374"><net_src comp="134" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="379"><net_src comp="141" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="384"><net_src comp="148" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="389"><net_src comp="255" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="314" pin=9"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {2 }
 - Input state : 
	Port: dut_Pipeline_VITIS_LOOP_33_2 : trunc_ln | {1 }
	Port: dut_Pipeline_VITIS_LOOP_33_2 : trunc_ln1 | {1 }
	Port: dut_Pipeline_VITIS_LOOP_33_2 : bram1_0 | {1 2 }
	Port: dut_Pipeline_VITIS_LOOP_33_2 : bram1_1 | {1 2 }
	Port: dut_Pipeline_VITIS_LOOP_33_2 : bram1_2 | {1 2 }
	Port: dut_Pipeline_VITIS_LOOP_33_2 : bram1_3 | {1 2 }
	Port: dut_Pipeline_VITIS_LOOP_33_2 : bram1_4 | {1 2 }
	Port: dut_Pipeline_VITIS_LOOP_33_2 : bram1_5 | {1 2 }
	Port: dut_Pipeline_VITIS_LOOP_33_2 : bram1_6 | {1 2 }
	Port: dut_Pipeline_VITIS_LOOP_33_2 : bram1_7 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_V_3 : 1
		icmp_ln1027 : 2
		j_V : 2
		br_ln33 : 3
		zext_ln1495 : 2
		trunc_ln1495 : 2
		ret_V : 3
		add_ln1495_1 : 3
		zext_ln35 : 4
		bram1_0_addr : 5
		bram1_1_addr : 5
		bram1_2_addr : 5
		bram1_3_addr : 5
		bram1_4_addr : 5
		bram1_5_addr : 5
		bram1_6_addr : 5
		bram1_7_addr : 5
		trunc_ln2 : 4
		bram1_0_load : 6
		bram1_1_load : 6
		bram1_2_load : 6
		bram1_3_load : 6
		bram1_4_load : 6
		bram1_5_load : 6
		bram1_6_load : 6
		bram1_7_load : 6
		store_ln33 : 3
	State 2
		zext_ln35_1 : 1
		zext_ln35_2 : 1
		zext_ln35_3 : 1
		sext_ln35 : 1
		zext_ln35_4 : 2
		zext_ln35_5 : 1
		zext_ln35_6 : 1
		sext_ln35_1 : 1
		zext_ln35_7 : 2
		sext_ln35_2 : 1
		zext_ln35_8 : 2
		bundle1_V : 3
		write_ln36 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    mux   |      bundle1_V_fu_314     |    0    |    42   |
|----------|---------------------------|---------|---------|
|          |         j_V_fu_217        |    0    |    13   |
|    add   |        ret_V_fu_231       |    0    |    14   |
|          |    add_ln1495_1_fu_237    |    0    |    11   |
|----------|---------------------------|---------|---------|
|   icmp   |     icmp_ln1027_fu_211    |    0    |    9    |
|----------|---------------------------|---------|---------|
|   read   | trunc_ln1_read_read_fu_80 |    0    |    0    |
|          |  trunc_ln_read_read_fu_86 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln36_write_fu_92  |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     zext_ln1495_fu_223    |    0    |    0    |
|          |      zext_ln35_fu_243     |    0    |    0    |
|          |     zext_ln35_1_fu_270    |    0    |    0    |
|          |     zext_ln35_2_fu_274    |    0    |    0    |
|   zext   |     zext_ln35_3_fu_278    |    0    |    0    |
|          |     zext_ln35_4_fu_286    |    0    |    0    |
|          |     zext_ln35_5_fu_290    |    0    |    0    |
|          |     zext_ln35_6_fu_294    |    0    |    0    |
|          |     zext_ln35_7_fu_302    |    0    |    0    |
|          |     zext_ln35_8_fu_310    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |    trunc_ln1495_fu_227    |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|      trunc_ln2_fu_255     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      sext_ln35_fu_282     |    0    |    0    |
|   sext   |     sext_ln35_1_fu_298    |    0    |    0    |
|          |     sext_ln35_2_fu_306    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    89   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|bram1_0_addr_reg_346|    3   |
|bram1_1_addr_reg_351|    3   |
|bram1_2_addr_reg_356|    3   |
|bram1_3_addr_reg_361|    3   |
|bram1_4_addr_reg_366|    3   |
|bram1_5_addr_reg_371|    3   |
|bram1_6_addr_reg_376|    3   |
|bram1_7_addr_reg_381|    3   |
|     rhs_reg_336    |    4   |
|  trunc_ln2_reg_386 |    3   |
+--------------------+--------+
|        Total       |   31   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_155 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_161 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_167 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_173 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_179 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_185 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_191 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_197 |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   48   ||  12.704 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   89   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   72   |
|  Register |    -   |   31   |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   31   |   161  |
+-----------+--------+--------+--------+
