
---------- Begin Simulation Statistics ----------
final_tick                                 4121834000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 143878                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724076                       # Number of bytes of host memory used
host_op_rate                                   281969                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    81.69                       # Real time elapsed on the host
host_tick_rate                               50454505                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11753981                       # Number of instructions simulated
sim_ops                                      23035152                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004122                       # Number of seconds simulated
sim_ticks                                  4121834000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12219239                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9780747                       # number of cc regfile writes
system.cpu.committedInsts                    11753981                       # Number of Instructions Simulated
system.cpu.committedOps                      23035152                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.701351                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.701351                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   6463423                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4332074                       # number of floating regfile writes
system.cpu.idleCycles                          224852                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               121953                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2434445                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.081889                       # Inst execution rate
system.cpu.iew.exec_refs                      4904527                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     533160                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  627187                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4696275                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                197                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             13343                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               714620                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            27263233                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4371367                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            279679                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              25406072                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   4075                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                209681                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 116783                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                219240                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            292                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        41366                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          80587                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  33829001                       # num instructions consuming a value
system.cpu.iew.wb_count                      25239883                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.627974                       # average fanout of values written-back
system.cpu.iew.wb_producers                  21243735                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.061729                       # insts written-back per cycle
system.cpu.iew.wb_sent                       25282259                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31858847                       # number of integer regfile reads
system.cpu.int_regfile_writes                19217009                       # number of integer regfile writes
system.cpu.ipc                               1.425819                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.425819                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            166235      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17445333     67.92%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18898      0.07%     68.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                630565      2.45%     71.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              198343      0.77%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.01%     71.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               324079      1.26%     73.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                11149      0.04%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               55450      0.22%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1667728      6.49%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           98668      0.38%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           49203      0.19%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          49152      0.19%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2552583      9.94%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              368937      1.44%     92.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1866888      7.27%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         178862      0.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25685751                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4664801                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             9188703                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4510302                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            5043240                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      302096                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011761                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  130893     43.33%     43.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     43.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     43.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     43.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     43.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     43.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     43.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     43.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     43.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     43.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     43.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     43.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     43.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    281      0.09%     43.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     43.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     86      0.03%     43.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   126      0.04%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  27833      9.21%     52.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1248      0.41%     53.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            138037     45.69%     98.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3592      1.19%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21156811                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           50515938                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20729581                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26448317                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   27260984                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  25685751                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2249                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4228075                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             12226                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2050                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6355319                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       8018817                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.203185                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.470368                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2018486     25.17%     25.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              446881      5.57%     30.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              569857      7.11%     37.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1210977     15.10%     52.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1261088     15.73%     68.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              846862     10.56%     79.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              823289     10.27%     89.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              483187      6.03%     95.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              358190      4.47%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         8018817                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.115815                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            282773                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           233273                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4696275                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              714620                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9773353                       # number of misc regfile reads
system.cpu.numCycles                          8243669                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            5480                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   163                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6857                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         15800                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       149930                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1594                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       300373                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1595                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               5397                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2744                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4113                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3546                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3546                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5397                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        24743                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        24743                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  24743                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       747968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       747968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  747968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8943                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8943    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8943                       # Request fanout histogram
system.membus.reqLayer2.occupancy            29102500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           47471250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4121834000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            133458                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       102398                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        10982                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           44971                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16984                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16984                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         11239                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       122220                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        33457                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       417356                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                450813                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1421952                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15286912                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               16708864                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            8423                       # Total snoops (count)
system.tol2bus.snoopTraffic                    175744                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           158864                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010078                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.099944                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 157264     98.99%     98.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1599      1.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             158864                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          260822500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         208806998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16857000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4121834000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 8757                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               132739                       # number of demand (read+write) hits
system.l2.demand_hits::total                   141496                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                8757                       # number of overall hits
system.l2.overall_hits::.cpu.data              132739                       # number of overall hits
system.l2.overall_hits::total                  141496                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2480                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               6465                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8945                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2480                       # number of overall misses
system.l2.overall_misses::.cpu.data              6465                       # number of overall misses
system.l2.overall_misses::total                  8945                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    200975500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    509742500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        710718000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    200975500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    509742500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       710718000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            11237                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           139204                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               150441                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           11237                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          139204                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              150441                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.220699                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.046443                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.059459                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.220699                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.046443                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.059459                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81038.508065                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78846.481052                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79454.220235                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81038.508065                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78846.481052                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79454.220235                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2744                       # number of writebacks
system.l2.writebacks::total                      2744                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2480                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          6464                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8944                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2480                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         6464                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8944                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    176185500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    445043000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    621228500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    176185500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    445043000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    621228500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.220699                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.046435                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.059452                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.220699                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.046435                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.059452                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71042.540323                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68849.474010                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69457.569320                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71042.540323                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68849.474010                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69457.569320                       # average overall mshr miss latency
system.l2.replacements                           8421                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        99654                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            99654                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        99654                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        99654                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        10979                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            10979                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        10979                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        10979                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           31                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            31                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             13438                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13438                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3546                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3546                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    274962500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     274962500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         16984                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16984                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.208785                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.208785                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77541.596165                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77541.596165                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3546                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3546                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    239502500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    239502500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.208785                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.208785                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67541.596165                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67541.596165                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           8757                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               8757                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2480                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2480                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    200975500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    200975500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        11237                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          11237                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.220699                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.220699                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81038.508065                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81038.508065                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2480                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2480                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    176185500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    176185500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.220699                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.220699                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71042.540323                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71042.540323                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        119301                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            119301                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2919                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2919                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    234780000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    234780000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       122220                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        122220                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.023883                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.023883                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80431.654676                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80431.654676                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2918                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2918                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    205540500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    205540500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.023875                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.023875                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70438.827964                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70438.827964                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4121834000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1993.529969                       # Cycle average of tags in use
system.l2.tags.total_refs                      300333                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     10469                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     28.687840                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     155.101746                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       320.169585                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1518.258638                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.075733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.156333                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.741337                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973403                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          182                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1810                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1211933                       # Number of tag accesses
system.l2.tags.data_accesses                  1211933                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4121834000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      2716.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2479.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6337.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004752646500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          160                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          160                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               21045                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2539                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8943                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2744                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8943                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2744                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    127                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    28                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.06                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8943                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2744                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          160                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      55.062500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.734567                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    186.150432                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            144     90.00%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           10      6.25%     96.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            2      1.25%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            2      1.25%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.62%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919            1      0.62%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           160                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          160                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.862500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.824408                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.162774                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               97     60.62%     60.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      1.88%     62.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               50     31.25%     93.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      4.38%     98.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      1.25%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           160                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    8128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  572352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               175616                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    138.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     42.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    4121745000                       # Total gap between requests
system.mem_ctrls.avgGap                     352677.76                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       158656                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       405568                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       172672                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 38491603.494949094951                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 98395034.831582263112                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 41892031.556826405227                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2479                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         6464                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2744                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     74143000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    180695750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  85118570000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29908.43                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27954.17                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  31019887.03                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       158656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       413696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        572352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       158656                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       158656                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       175616                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       175616                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2479                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         6464                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           8943                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2744                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2744                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     38491603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    100366973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        138858576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     38491603                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     38491603                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     42606277                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        42606277                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     42606277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     38491603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    100366973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       181464853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 8816                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2698                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          450                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          643                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          671                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          545                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          786                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1011                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          611                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          253                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          651                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          832                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          632                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          288                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          210                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          443                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          437                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          353                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          162                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          219                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          186                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          148                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          246                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          349                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          184                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           75                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          122                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          163                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          158                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           65                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           73                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          197                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          135                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          216                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                89538750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              44080000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          254838750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10156.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28906.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                6744                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               2187                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            76.50                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           81.06                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2571                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   285.448464                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   183.498020                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   284.666329                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          837     32.56%     32.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          683     26.57%     59.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          382     14.86%     73.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          187      7.27%     81.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          132      5.13%     86.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           68      2.64%     89.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           63      2.45%     91.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           31      1.21%     92.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          188      7.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2571                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                564224                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             172672                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              136.886638                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               41.892032                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.40                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               77.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         8239560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         4352865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       27460440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       5893380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 325144560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    877753830                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    843623520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    2092468155                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   507.654640                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2184677000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    137540000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1799617000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy        10203060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         5404080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       35485800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       8190180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 325144560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    795222960                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    913123200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    2092773840                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   507.728802                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2365740000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    137540000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1618554000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4121834000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4121834000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                 116783                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1332233                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  942679                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            547                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4213193                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1413382                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               28273829                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3211                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 525601                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 262961                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 435309                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           27328                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            37069091                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    68928892                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 36592457                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6944835                       # Number of floating rename lookups
system.cpu.rename.committedMaps              30398893                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  6670192                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      12                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  12                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2887975                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4121834000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4121834000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       738435                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           738435                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       738435                       # number of overall hits
system.cpu.icache.overall_hits::total          738435                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        12493                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12493                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        12493                       # number of overall misses
system.cpu.icache.overall_misses::total         12493                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    378935499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    378935499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    378935499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    378935499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       750928                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       750928                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       750928                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       750928                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016637                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016637                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016637                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016637                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 30331.825742                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 30331.825742                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 30331.825742                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 30331.825742                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1228                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                33                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    37.212121                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        10982                       # number of writebacks
system.cpu.icache.writebacks::total             10982                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1254                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1254                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1254                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1254                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        11239                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        11239                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        11239                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        11239                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    311036499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    311036499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    311036499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    311036499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.014967                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.014967                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.014967                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.014967                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 27674.748554                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 27674.748554                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 27674.748554                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 27674.748554                       # average overall mshr miss latency
system.cpu.icache.replacements                  10982                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       738435                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          738435                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        12493                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12493                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    378935499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    378935499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       750928                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       750928                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016637                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016637                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 30331.825742                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 30331.825742                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1254                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1254                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        11239                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        11239                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    311036499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    311036499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.014967                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.014967                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 27674.748554                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27674.748554                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4121834000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.201733                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              749673                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             11238                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             66.708756                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.201733                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996882                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996882                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           94                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3014950                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3014950                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4121834000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       74979                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  611198                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  493                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 292                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 260033                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  282                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    636                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     4463468                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      533833                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           313                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           243                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4121834000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4121834000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4121834000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      751604                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           834                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4121834000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   994462                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2297399                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3980651                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                629522                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 116783                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2389469                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2770                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               28857312                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 11421                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         32335128                       # The number of ROB reads
system.cpu.rob.writes                        55019695                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      3715274                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3715274                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3717389                       # number of overall hits
system.cpu.dcache.overall_hits::total         3717389                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1125041                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1125041                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1125676                       # number of overall misses
system.cpu.dcache.overall_misses::total       1125676                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  11832945999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11832945999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  11832945999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11832945999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4840315                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4840315                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4843065                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4843065                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.232431                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.232431                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.232430                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.232430                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 10517.790906                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10517.790906                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 10511.857763                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10511.857763                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        10990                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           53                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               834                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.177458                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           53                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        99654                       # number of writebacks
system.cpu.dcache.writebacks::total             99654                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       986250                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       986250                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       986250                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       986250                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       138791                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       138791                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       139204                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       139204                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2106294499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2106294499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2117021499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2117021499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.028674                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.028674                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.028743                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.028743                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 15176.016449                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15176.016449                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 15208.050767                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15208.050767                       # average overall mshr miss latency
system.cpu.dcache.replacements                 138948                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3277005                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3277005                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1108055                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1108055                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  11372604000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11372604000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4385060                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4385060                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.252689                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.252689                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 10263.573559                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10263.573559                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       986248                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       986248                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       121807                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       121807                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1663028000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1663028000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027778                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027778                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13652.975609                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13652.975609                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       438269                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         438269                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        16986                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        16986                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    460341999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    460341999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       455255                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       455255                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.037311                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037311                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 27101.259802                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 27101.259802                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        16984                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16984                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    443266499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    443266499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.037307                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037307                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 26099.063766                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26099.063766                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2115                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2115                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          635                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          635                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2750                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2750                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.230909                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.230909                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          413                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          413                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     10727000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     10727000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.150182                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.150182                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 25973.365617                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 25973.365617                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4121834000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.800054                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3856593                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            139204                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.704613                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.800054                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995313                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995313                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19511464                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19511464                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4121834000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   4121834000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 3087166                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2925735                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            117142                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2545815                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2542260                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.860359                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   36705                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           11530                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               8652                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             2878                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          467                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4178782                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            115071                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      7429975                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.100300                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.514952                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         3164847     42.60%     42.60% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          841826     11.33%     53.93% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          417048      5.61%     59.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          253931      3.42%     62.96% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          259493      3.49%     66.45% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           56255      0.76%     67.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           67038      0.90%     68.11% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           80334      1.08%     69.19% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2289203     30.81%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      7429975                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11753981                       # Number of instructions committed
system.cpu.commit.opsCommitted               23035152                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4539664                       # Number of memory references committed
system.cpu.commit.loads                       4085077                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2257307                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4483498                       # Number of committed floating point instructions.
system.cpu.commit.integer                    20468255                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 27379                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       134211      0.58%      0.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15318923     66.50%     67.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        18643      0.08%     67.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       567325      2.46%     69.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       197707      0.86%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.01%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       323704      1.41%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11138      0.05%     71.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        55423      0.24%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.01%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1667728      7.24%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        98667      0.43%     79.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv        49203      0.21%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        49152      0.21%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2245175      9.75%     90.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       286836      1.25%     91.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      1839902      7.99%     99.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       167751      0.73%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     23035152                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2289203                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                  11753981                       # Number of Instructions committed
system.cpu.thread0.numOps                    23035152                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1041557                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15941443                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3087166                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2587617                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6853133                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  238912                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  647                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          3939                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           84                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    750930                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 21706                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            8018817                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.790743                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.449051                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2501777     31.20%     31.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    66901      0.83%     32.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1839417     22.94%     54.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   128212      1.60%     56.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   167002      2.08%     58.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   113961      1.42%     60.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   185230      2.31%     62.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   212824      2.65%     65.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2803493     34.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              8018817                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.374489                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.933780                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
