// Seed: 2146257200
module module_0 (
    input wor id_0,
    output tri0 id_1,
    input uwire id_2
    , id_25,
    input wire id_3,
    output wor id_4,
    input supply0 id_5,
    output supply0 id_6,
    input supply1 id_7,
    input wand id_8
    , id_26,
    output tri1 id_9,
    input supply0 id_10,
    input tri0 id_11,
    input wire id_12,
    input wire id_13
    , id_27,
    output wire id_14,
    input wire id_15,
    input tri0 id_16,
    input supply1 id_17
    , id_28,
    output supply1 id_18,
    output wire id_19,
    output uwire id_20,
    output uwire id_21,
    output tri id_22,
    output tri id_23
);
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    output tri0 id_2,
    input supply1 id_3,
    output supply0 id_4,
    output supply1 id_5,
    input tri0 id_6,
    input tri0 id_7,
    output wor id_8,
    output wand id_9,
    output supply0 id_10
);
  assign id_4 = 1;
  wand id_12 = 1'd0;
  module_0(
      id_7,
      id_4,
      id_3,
      id_1,
      id_0,
      id_7,
      id_5,
      id_7,
      id_1,
      id_0,
      id_3,
      id_1,
      id_1,
      id_7,
      id_10,
      id_3,
      id_6,
      id_6,
      id_8,
      id_10,
      id_2,
      id_0,
      id_2,
      id_10
  );
  wire id_13;
endmodule
