--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 2.596 ns
From           : HUI
To             : inst12
From Clock     : --
To Clock       : CLK
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 22.824 ns
From           : lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[5]
To             : DATA_BUS[8]
From Clock     : CLK
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -2.357 ns
From           : HUI
To             : inst12
From Clock     : --
To Clock       : CLK
Failed Paths   : 0

Type           : Clock Setup: 'CLK'
Slack          : N/A
Required Time  : None
Actual Time    : 25.31 MHz ( period = 39.508 ns )
From           : lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[5]
To             : CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst8|lpm_ff:lpm_ff_component|dffs[1]
From Clock     : CLK
To Clock       : CLK
Failed Paths   : 0

Type           : Clock Hold: 'CLK'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[6]
To             : MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a3~porta_address_reg6
From Clock     : CLK
To Clock       : CLK
Failed Paths   : 10000

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 10000

--------------------------------------------------------------------------------------

