Analysis & Synthesis report for Typhoon
Mon Nov 05 19:59:56 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component
 16. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated
 17. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p
 18. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p
 19. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram
 20. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp
 21. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8
 22. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp
 23. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10
 24. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component
 25. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated
 26. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p
 27. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p
 28. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram
 29. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp
 30. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8
 31. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp
 32. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10
 33. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component
 34. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated
 35. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p
 36. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p
 37. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram
 38. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp
 39. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8
 40. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp
 41. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10
 42. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component
 43. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated
 44. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p
 45. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p
 46. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram
 47. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp
 48. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8
 49. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp
 50. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10
 51. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component
 52. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated
 53. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p
 54. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p
 55. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram
 56. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp
 57. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8
 58. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp
 59. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10
 60. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component
 61. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated
 62. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p
 63. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p
 64. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram
 65. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp
 66. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8
 67. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp
 68. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10
 69. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component
 70. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated
 71. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p
 72. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p
 73. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram
 74. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp
 75. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8
 76. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp
 77. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10
 78. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component
 79. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated
 80. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p
 81. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p
 82. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram
 83. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp
 84. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8
 85. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp
 86. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10
 87. Parameter Settings for User Entity Instance: VGA_controller:VGAtiming
 88. Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component
 89. Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component
 90. Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component
 91. Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component
 92. Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component
 93. Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component
 94. Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component
 95. Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component
 96. dcfifo Parameter Settings by Entity Instance
 97. Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort"
 98. Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort"
 99. Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort"
100. Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort"
101. Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort"
102. Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort"
103. Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort"
104. Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort"
105. Port Connectivity Checks: "SRAM_controller:SRAM"
106. Port Connectivity Checks: "VGA_controller:VGAtiming"
107. Post-Synthesis Netlist Statistics for Top Partition
108. Elapsed Time Per Partition
109. Analysis & Synthesis Messages
110. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 05 19:59:56 2018       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; Typhoon                                     ;
; Top-level Entity Name              ; Typhoon                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 289                                         ;
;     Total combinational functions  ; 249                                         ;
;     Dedicated logic registers      ; 164                                         ;
; Total registers                    ; 164                                         ;
; Total pins                         ; 43                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,368                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; Typhoon            ; Typhoon            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; VGA_controller.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv         ;         ;
; Typhoon.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv                ;         ;
; SRAM_controller.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv        ;         ;
; SRAM_FIFO.v                      ; yes             ; User Wizard-Generated File   ; C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v               ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf           ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.inc      ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc      ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc         ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_graycounter.inc    ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_fefifo.inc         ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_gray2bin.inc       ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dffpipe.inc          ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_sync_fifo.inc    ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_compare.inc      ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram_fifo.inc  ;         ;
; aglobal180.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc       ;         ;
; db/dcfifo_egf1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf        ;         ;
; db/a_graycounter_nn6.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/a_graycounter_nn6.tdf  ;         ;
; db/a_graycounter_j5c.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/a_graycounter_j5c.tdf  ;         ;
; db/altsyncram_d421.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf    ;         ;
; db/alt_synch_pipe_ip7.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/alt_synch_pipe_ip7.tdf ;         ;
; db/dffpipe_tu8.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dffpipe_tu8.tdf        ;         ;
; db/alt_synch_pipe_3u7.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/alt_synch_pipe_3u7.tdf ;         ;
; db/cmpr_966.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/cmpr_966.tdf           ;         ;
; db/cmpr_866.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/cmpr_866.tdf           ;         ;
; db/mux_j28.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mux_j28.tdf            ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 289            ;
;                                             ;                ;
; Total combinational functions               ; 249            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 154            ;
;     -- 3 input functions                    ; 28             ;
;     -- <=2 input functions                  ; 67             ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 249            ;
;     -- arithmetic mode                      ; 0              ;
;                                             ;                ;
; Total registers                             ; 164            ;
;     -- Dedicated logic registers            ; 164            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 43             ;
; Total memory bits                           ; 2368           ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; SRAM_CLK~input ;
; Maximum fan-out                             ; 312            ;
; Total fan-out                               ; 2381           ;
; Average fan-out                             ; 3.59           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                             ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                           ; Entity Name       ; Library Name ;
+--------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |Typhoon                                               ; 249 (1)             ; 164 (0)                   ; 2368        ; 0            ; 0       ; 0         ; 43   ; 0            ; |Typhoon                                                                                                                                                      ; Typhoon           ; work         ;
;    |SRAM_controller:SRAM|                              ; 248 (104)           ; 164 (44)                  ; 2368        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM                                                                                                                                 ; SRAM_controller   ; work         ;
;       |SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort| ; 18 (0)              ; 15 (0)                    ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort                                                                                  ; SRAM_FIFO         ; work         ;
;          |dcfifo:dcfifo_component|                     ; 18 (0)              ; 15 (0)                    ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component                                                          ; dcfifo            ; work         ;
;             |dcfifo_egf1:auto_generated|               ; 18 (3)              ; 15 (7)                    ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated                               ; dcfifo_egf1       ; work         ;
;                |a_graycounter_nn6:rdptr_g1p|           ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p   ; a_graycounter_nn6 ; work         ;
;                |altsyncram_d421:fifo_ram|              ; 0 (0)               ; 0 (0)                     ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram      ; altsyncram_d421   ; work         ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux ; mux_j28           ; work         ;
;                |mux_j28:rdemp_eq_comp_msb_mux|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux ; mux_j28           ; work         ;
;       |SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort| ; 18 (0)              ; 15 (0)                    ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort                                                                                  ; SRAM_FIFO         ; work         ;
;          |dcfifo:dcfifo_component|                     ; 18 (0)              ; 15 (0)                    ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component                                                          ; dcfifo            ; work         ;
;             |dcfifo_egf1:auto_generated|               ; 18 (3)              ; 15 (7)                    ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated                               ; dcfifo_egf1       ; work         ;
;                |a_graycounter_nn6:rdptr_g1p|           ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p   ; a_graycounter_nn6 ; work         ;
;                |altsyncram_d421:fifo_ram|              ; 0 (0)               ; 0 (0)                     ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram      ; altsyncram_d421   ; work         ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux ; mux_j28           ; work         ;
;                |mux_j28:rdemp_eq_comp_msb_mux|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux ; mux_j28           ; work         ;
;       |SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort| ; 18 (0)              ; 15 (0)                    ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort                                                                                  ; SRAM_FIFO         ; work         ;
;          |dcfifo:dcfifo_component|                     ; 18 (0)              ; 15 (0)                    ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component                                                          ; dcfifo            ; work         ;
;             |dcfifo_egf1:auto_generated|               ; 18 (3)              ; 15 (7)                    ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated                               ; dcfifo_egf1       ; work         ;
;                |a_graycounter_nn6:rdptr_g1p|           ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p   ; a_graycounter_nn6 ; work         ;
;                |altsyncram_d421:fifo_ram|              ; 0 (0)               ; 0 (0)                     ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram      ; altsyncram_d421   ; work         ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux ; mux_j28           ; work         ;
;                |mux_j28:rdemp_eq_comp_msb_mux|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux ; mux_j28           ; work         ;
;       |SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort| ; 18 (0)              ; 15 (0)                    ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort                                                                                  ; SRAM_FIFO         ; work         ;
;          |dcfifo:dcfifo_component|                     ; 18 (0)              ; 15 (0)                    ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component                                                          ; dcfifo            ; work         ;
;             |dcfifo_egf1:auto_generated|               ; 18 (3)              ; 15 (7)                    ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated                               ; dcfifo_egf1       ; work         ;
;                |a_graycounter_nn6:rdptr_g1p|           ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p   ; a_graycounter_nn6 ; work         ;
;                |altsyncram_d421:fifo_ram|              ; 0 (0)               ; 0 (0)                     ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram      ; altsyncram_d421   ; work         ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux ; mux_j28           ; work         ;
;                |mux_j28:rdemp_eq_comp_msb_mux|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux ; mux_j28           ; work         ;
;       |SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort| ; 18 (0)              ; 15 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort                                                                                  ; SRAM_FIFO         ; work         ;
;          |dcfifo:dcfifo_component|                     ; 18 (0)              ; 15 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component                                                          ; dcfifo            ; work         ;
;             |dcfifo_egf1:auto_generated|               ; 18 (4)              ; 15 (7)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated                               ; dcfifo_egf1       ; work         ;
;                |a_graycounter_nn6:rdptr_g1p|           ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p   ; a_graycounter_nn6 ; work         ;
;                |altsyncram_d421:fifo_ram|              ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram      ; altsyncram_d421   ; work         ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux ; mux_j28           ; work         ;
;                |mux_j28:rdemp_eq_comp_msb_mux|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux ; mux_j28           ; work         ;
;       |SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort| ; 18 (0)              ; 15 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort                                                                                  ; SRAM_FIFO         ; work         ;
;          |dcfifo:dcfifo_component|                     ; 18 (0)              ; 15 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component                                                          ; dcfifo            ; work         ;
;             |dcfifo_egf1:auto_generated|               ; 18 (4)              ; 15 (7)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated                               ; dcfifo_egf1       ; work         ;
;                |a_graycounter_nn6:rdptr_g1p|           ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p   ; a_graycounter_nn6 ; work         ;
;                |altsyncram_d421:fifo_ram|              ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram      ; altsyncram_d421   ; work         ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux ; mux_j28           ; work         ;
;                |mux_j28:rdemp_eq_comp_msb_mux|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux ; mux_j28           ; work         ;
;       |SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort| ; 18 (0)              ; 15 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort                                                                                  ; SRAM_FIFO         ; work         ;
;          |dcfifo:dcfifo_component|                     ; 18 (0)              ; 15 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component                                                          ; dcfifo            ; work         ;
;             |dcfifo_egf1:auto_generated|               ; 18 (4)              ; 15 (7)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated                               ; dcfifo_egf1       ; work         ;
;                |a_graycounter_nn6:rdptr_g1p|           ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p   ; a_graycounter_nn6 ; work         ;
;                |altsyncram_d421:fifo_ram|              ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram      ; altsyncram_d421   ; work         ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux ; mux_j28           ; work         ;
;                |mux_j28:rdemp_eq_comp_msb_mux|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux ; mux_j28           ; work         ;
;       |SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort| ; 18 (0)              ; 15 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort                                                                                  ; SRAM_FIFO         ; work         ;
;          |dcfifo:dcfifo_component|                     ; 18 (0)              ; 15 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component                                                          ; dcfifo            ; work         ;
;             |dcfifo_egf1:auto_generated|               ; 18 (4)              ; 15 (7)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated                               ; dcfifo_egf1       ; work         ;
;                |a_graycounter_nn6:rdptr_g1p|           ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p   ; a_graycounter_nn6 ; work         ;
;                |altsyncram_d421:fifo_ram|              ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram      ; altsyncram_d421   ; work         ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux ; mux_j28           ; work         ;
;                |mux_j28:rdemp_eq_comp_msb_mux|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux ; mux_j28           ; work         ;
+--------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512  ; None ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512  ; None ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512  ; None ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512  ; None ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512  ; None ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512  ; None ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512  ; None ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512  ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------+-----------------+
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort ; SRAM_FIFO.v     ;
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort ; SRAM_FIFO.v     ;
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort ; SRAM_FIFO.v     ;
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort ; SRAM_FIFO.v     ;
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort ; SRAM_FIFO.v     ;
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort ; SRAM_FIFO.v     ;
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort ; SRAM_FIFO.v     ;
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort ; SRAM_FIFO.v     ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                                                                                                                        ; Reason for Removal                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                    ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                    ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0..4]                                 ; Stuck at GND due to stuck port clock_enable ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                    ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                    ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0..4]                                 ; Stuck at GND due to stuck port clock_enable ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                    ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                    ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0..4]                                 ; Stuck at GND due to stuck port clock_enable ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                    ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                    ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0..4]                                 ; Stuck at GND due to stuck port clock_enable ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                    ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                    ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0..4]                                 ; Stuck at GND due to stuck port clock_enable ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                    ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                    ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0..4]                                 ; Stuck at GND due to stuck port clock_enable ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                    ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                    ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0..4]                                 ; Stuck at GND due to stuck port clock_enable ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                    ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                    ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0..4]                                 ; Stuck at GND due to stuck port clock_enable ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0..4]                         ; Stuck at GND due to stuck port data_in      ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0..4]                         ; Stuck at GND due to stuck port data_in      ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0..4]                         ; Stuck at GND due to stuck port data_in      ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0..4]                         ; Stuck at GND due to stuck port data_in      ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0..4]                         ; Stuck at GND due to stuck port data_in      ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0..4]                         ; Stuck at GND due to stuck port data_in      ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0..4]                         ; Stuck at GND due to stuck port data_in      ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0..4]                         ; Stuck at GND due to stuck port data_in      ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0        ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1        ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2        ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3        ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4        ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5           ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0,1] ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0        ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1        ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2        ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3        ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4        ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5           ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0,1] ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0        ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1        ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2        ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3        ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4        ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5           ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0,1] ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0        ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1        ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2        ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3        ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4        ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5           ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0,1] ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0        ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1        ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2        ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3        ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4        ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5           ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0,1] ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0        ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1        ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2        ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3        ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4        ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5           ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0,1] ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0        ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1        ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2        ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3        ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4        ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5           ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0,1] ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0        ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1        ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2        ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3        ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4        ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5           ; Lost fanout                                 ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0,1] ; Lost fanout                                 ;
; Total Number of Removed Registers = 160                                                                                                                              ;                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                     ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg,             ;
;                                                                                                                                                   ; due to stuck port clock_enable ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg,             ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg,             ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[4],                     ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4  ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg,             ;
;                                                                                                                                                   ; due to stuck port clock_enable ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg,             ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg,             ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[4],                     ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4  ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg,             ;
;                                                                                                                                                   ; due to stuck port clock_enable ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg,             ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[2],                     ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4  ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg,             ;
;                                                                                                                                                   ; due to stuck port clock_enable ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg,             ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[2],                     ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4  ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; Lost Fanouts                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2  ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg ; Lost Fanouts                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4  ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[1],                     ;
;                                                                                                                                                   ; due to stuck port clock_enable ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1  ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[1],                     ;
;                                                                                                                                                   ; due to stuck port clock_enable ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1  ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[1],                     ;
;                                                                                                                                                   ; due to stuck port clock_enable ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1  ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg ; Lost Fanouts                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4  ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; Lost Fanouts                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2  ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[1],                     ;
;                                                                                                                                                   ; due to stuck port clock_enable ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1  ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[1],                     ;
;                                                                                                                                                   ; due to stuck port clock_enable ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1  ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[1],                     ;
;                                                                                                                                                   ; due to stuck port clock_enable ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1  ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[1],                     ;
;                                                                                                                                                   ; due to stuck port clock_enable ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1  ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg ; Lost Fanouts                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4  ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg ; Lost Fanouts                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4  ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[1],                     ;
;                                                                                                                                                   ; due to stuck port clock_enable ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1  ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[3]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[4]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[3]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[2]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[4]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[3]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[2]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[3]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[4]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[3]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[2]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[3]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[4]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[3]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[2]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[2]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[4]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[3]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[2]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[4]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 164   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 88    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                             ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 2       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 2       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 2       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 2       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 2       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 2       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 2       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 2       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 3       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 3       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; 8       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 2       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 2       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; 8       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 1       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 1       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; 8       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 1       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 1       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; 8       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; 7       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; 7       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; 7       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; 7       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2    ; 4       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2    ; 4       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2    ; 4       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2    ; 4       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2    ; 3       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2    ; 3       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2    ; 3       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2    ; 3       ;
; Total number of inverted registers = 32                                                                                                                       ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |Typhoon|SRAM_controller:SRAM|SRAM_ADDR[0] ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Typhoon|SRAM_controller:SRAM|DQ_buffer[4] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                     ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity2                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter4a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                     ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity2                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter4a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                     ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity2                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter4a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                     ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity2                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter4a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                     ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity2                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter4a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                     ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity2                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter4a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                     ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity2                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter4a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                     ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity2                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter4a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:VGAtiming ;
+----------------+------------+-----------------------------------------+
; Parameter Name ; Value      ; Type                                    ;
+----------------+------------+-----------------------------------------+
; H_TOTAL        ; 1100100000 ; Unsigned Binary                         ;
; V_TOTAL        ; 1000001101 ; Unsigned Binary                         ;
+----------------+------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                         ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_egf1  ; Untyped                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                         ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_egf1  ; Untyped                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                         ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_egf1  ; Untyped                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                         ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_egf1  ; Untyped                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                         ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_egf1  ; Untyped                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                         ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_egf1  ; Untyped                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                         ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_egf1  ; Untyped                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                         ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_egf1  ; Untyped                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                       ;
+----------------------------+---------------------------------------------------------------------------------------------+
; Number of entity instances ; 8                                                                                           ;
; Entity Instance            ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                  ;
;     -- LPM_WIDTH           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 16                                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                  ;
;     -- LPM_WIDTH           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 16                                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                  ;
;     -- LPM_WIDTH           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 16                                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                  ;
;     -- LPM_WIDTH           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 16                                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                  ;
;     -- LPM_WIDTH           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 16                                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                  ;
;     -- LPM_WIDTH           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 16                                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                  ;
;     -- LPM_WIDTH           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 16                                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                  ;
;     -- LPM_WIDTH           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 16                                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
+----------------------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort"                                                                                                                       ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data         ; Input  ; Warning  ; Input port expression (40 bits) is wider than the input port (32 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[31..22] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; q            ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (22 bits) it drives; bit(s) "q[31..22]" have no fanouts                                                           ;
; q[30]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; rdempty      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; wrfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort"                                                                                                                       ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data         ; Input  ; Warning  ; Input port expression (40 bits) is wider than the input port (32 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[31..22] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; q            ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (22 bits) it drives; bit(s) "q[31..22]" have no fanouts                                                           ;
; q[30]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; rdempty      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; wrfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort"                                                                                                                       ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data         ; Input  ; Warning  ; Input port expression (40 bits) is wider than the input port (32 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[31..22] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; q            ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (22 bits) it drives; bit(s) "q[31..22]" have no fanouts                                                           ;
; q[30]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; rdempty      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; wrfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort"                                                                                                                       ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data         ; Input  ; Warning  ; Input port expression (40 bits) is wider than the input port (32 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[31..22] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; q            ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (22 bits) it drives; bit(s) "q[31..22]" have no fanouts                                                           ;
; q[30]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; rdempty      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; wrfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort"                                                             ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                  ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; data[31..16] ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; q            ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (16 bits) it drives; bit(s) "q[31..16]" have no fanouts ;
; wrfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                 ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort"                                                             ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                  ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; data[31..16] ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; q            ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (16 bits) it drives; bit(s) "q[31..16]" have no fanouts ;
; wrfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                 ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort"                                                             ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                  ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; data[31..16] ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; q            ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (16 bits) it drives; bit(s) "q[31..16]" have no fanouts ;
; wrfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                 ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort"                                                             ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                  ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; data[31..16] ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; q            ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (16 bits) it drives; bit(s) "q[31..16]" have no fanouts ;
; wrfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                 ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SRAM_controller:SRAM"                                                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; DataToSRAM    ; Input  ; Info     ; Stuck at GND                                                                        ;
; AddressToSRAM ; Input  ; Info     ; Stuck at GND                                                                        ;
; QueueReadReq  ; Input  ; Info     ; Stuck at GND                                                                        ;
; QueueWriteReq ; Input  ; Info     ; Stuck at GND                                                                        ;
; DataReady     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; DataFromSRAM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_controller:VGAtiming"                                                                  ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Reset       ; Input  ; Info     ; Stuck at GND                                                                        ;
; DrawX       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; DrawY       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_HS      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_VS      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_CLK     ; Input  ; Info     ; Stuck at GND                                                                        ;
; VGA_BLANK_N ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_SYNC_N  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 43                          ;
; cycloneiii_ff         ; 164                         ;
;     ENA               ; 88                          ;
;     plain             ; 76                          ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 249                         ;
;     normal            ; 249                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 50                          ;
;         3 data inputs ; 28                          ;
;         4 data inputs ; 154                         ;
; cycloneiii_ram_block  ; 148                         ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 1.96                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Mon Nov 05 19:59:45 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Typhoon -c Typhoon
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file tristate.sv
    Info (12023): Found entity 1: tristate File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/tristate.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file syspll.v
    Info (12023): Found entity 1: SysPLL File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SysPLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sramclk.v
    Info (12023): Found entity 1: SRAMCLK File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAMCLK.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: VGA_controller File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file typhoon.sv
    Info (12023): Found entity 1: Typhoon File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sram_controller.sv
    Info (12023): Found entity 1: SRAM_controller File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file sram_fifo.v
    Info (12023): Found entity 1: SRAM_FIFO File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv Line: 1
Info (12127): Elaborating entity "Typhoon" for the top level hierarchy
Warning (10858): Verilog HDL warning at Typhoon.sv(9): object DataToSRAM used but never assigned File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 9
Warning (10858): Verilog HDL warning at Typhoon.sv(10): object AddressToSRAM used but never assigned File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 10
Warning (10858): Verilog HDL warning at Typhoon.sv(11): object QueueReadReq used but never assigned File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 11
Warning (10858): Verilog HDL warning at Typhoon.sv(11): object QueueWriteReq used but never assigned File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 11
Warning (10036): Verilog HDL or VHDL warning at Typhoon.sv(13): object "DataReady" assigned a value but never read File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 13
Warning (10036): Verilog HDL or VHDL warning at Typhoon.sv(14): object "DataFromSRAM" assigned a value but never read File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
Warning (10030): Net "DataToSRAM" at Typhoon.sv(9) has no driver or initial value, using a default initial value '0' File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 9
Warning (10030): Net "AddressToSRAM" at Typhoon.sv(10) has no driver or initial value, using a default initial value '0' File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 10
Warning (10030): Net "QueueReadReq" at Typhoon.sv(11) has no driver or initial value, using a default initial value '0' File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 11
Warning (10030): Net "QueueWriteReq" at Typhoon.sv(11) has no driver or initial value, using a default initial value '0' File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 11
Warning (10030): Net "VGA_CLK" at Typhoon.sv(21) has no driver or initial value, using a default initial value '0' File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 21
Warning (10030): Net "VGA_reset" at Typhoon.sv(25) has no driver or initial value, using a default initial value '0' File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 25
Info (12128): Elaborating entity "VGA_controller" for hierarchy "VGA_controller:VGAtiming" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 34
Info (12128): Elaborating entity "SRAM_controller" for hierarchy "SRAM_controller:SRAM" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 36
Info (12128): Elaborating entity "SRAM_FIFO" for hierarchy "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv Line: 79
Info (12128): Elaborating entity "dcfifo" for hierarchy "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v Line: 79
Info (12130): Elaborated megafunction instantiation "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v Line: 79
Info (12133): Instantiated megafunction "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v Line: 79
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_egf1.tdf
    Info (12023): Found entity 1: dcfifo_egf1 File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_egf1" for hierarchy "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_nn6.tdf
    Info (12023): Found entity 1: a_graycounter_nn6 File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/a_graycounter_nn6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_nn6" for hierarchy "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_j5c.tdf
    Info (12023): Found entity 1: a_graycounter_j5c File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/a_graycounter_j5c.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_j5c" for hierarchy "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d421.tdf
    Info (12023): Found entity 1: altsyncram_d421 File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_d421" for hierarchy "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ip7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ip7 File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/alt_synch_pipe_ip7.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_ip7" for hierarchy "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_tu8.tdf
    Info (12023): Found entity 1: dffpipe_tu8 File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dffpipe_tu8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_tu8" for hierarchy "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/alt_synch_pipe_ip7.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3u7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_3u7 File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/alt_synch_pipe_3u7.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_3u7" for hierarchy "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_966.tdf
    Info (12023): Found entity 1: cmpr_966 File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/cmpr_966.tdf Line: 22
Info (12128): Elaborating entity "cmpr_966" for hierarchy "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|cmpr_966:rdempty_eq_comp1_lsb" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_866.tdf
    Info (12023): Found entity 1: cmpr_866 File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/cmpr_866.tdf Line: 22
Info (12128): Elaborating entity "cmpr_866" for hierarchy "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|cmpr_866:rdempty_eq_comp1_msb" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28 File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mux_j28.tdf Line: 22
Info (12128): Elaborating entity "mux_j28" for hierarchy "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf Line: 81
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[20]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 639
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[22]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 699
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[23]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 729
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[24]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 759
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[25]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 789
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[26]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 819
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[27]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 849
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[28]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 879
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[29]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 909
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[30]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 939
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[31]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 969
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[20]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 639
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[22]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 699
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[23]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 729
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[24]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 759
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[25]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 789
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[26]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 819
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[27]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 849
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[28]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 879
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[29]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 909
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[30]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 939
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[31]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 969
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[20]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 639
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[22]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 699
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[23]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 729
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[24]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 759
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[25]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 789
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[26]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 819
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[27]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 849
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[28]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 879
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[29]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 909
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[30]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 939
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[31]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 969
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[20]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 639
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[22]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 699
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[23]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 729
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[24]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 759
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[25]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 789
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[26]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 819
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[27]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 849
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[28]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 879
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[29]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 909
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[30]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 939
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[31]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 969
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[16]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 519
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[17]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 549
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[18]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 579
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[19]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 609
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[20]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 639
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[21]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 669
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[22]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 699
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[23]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 729
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[24]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 759
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[25]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 789
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[26]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 819
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[27]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 849
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[28]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 879
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[29]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 909
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[30]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 939
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[31]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 969
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[16]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 519
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[17]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 549
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[18]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 579
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[19]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 609
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[20]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 639
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[21]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 669
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[22]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 699
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[23]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 729
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[24]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 759
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[25]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 789
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[26]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 819
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[27]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 849
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[28]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 879
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[29]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 909
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[30]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 939
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[31]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 969
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[16]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 519
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[17]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 549
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[18]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 579
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[19]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 609
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[20]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 639
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[21]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 669
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[22]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 699
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[23]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 729
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[24]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 759
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[25]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 789
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[26]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 819
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[27]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 849
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[28]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 879
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[29]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 909
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[30]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 939
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[31]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 969
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[16]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 519
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[17]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 549
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[18]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 579
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[19]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 609
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[20]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 639
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[21]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 669
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[22]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 699
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[23]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 729
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[24]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 759
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[25]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 789
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[26]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 819
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[27]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 849
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[28]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 879
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[29]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 909
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[30]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 939
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[31]" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 969
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 4
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 4
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 4
Info (286030): Timing-Driven Synthesis is running
Info (17049): 80 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/output_files/Typhoon.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "BOARD_CLK" File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 5
Info (21057): Implemented 480 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 25 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 289 logic cells
    Info (21064): Implemented 148 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 130 warnings
    Info: Peak virtual memory: 4809 megabytes
    Info: Processing ended: Mon Nov 05 19:59:56 2018
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/output_files/Typhoon.map.smsg.


