# This is a comment in a MAKEFILE
# This MAKEFILE is used to compile a C program

# Define variables for compiler and compiler flags
CC = gcc
CFLAGS = -Wall -g

# Define a list of source files for the program
SRCS = main.c func1.c func2.c

# Define a list of object files to be generated from source files
OBJS = $(SRCS:.c=.o)

# Define target executable and its dependencies
TARGET = program
$(TARGET): $(OBJS)
        # Use compiler to link object files and create final executable
        $(CC) $(CFLAGS) -o $@ $^

# Define rule for each source file to generate corresponding object file
%.o: %.c
        # Use compiler to compile each source file into an object file
        $(CC) $(CFLAGS) -c $<

# Define a clean target to delete all generated object files and executable
.PHONY: clean
clean:
        rm -rf $(OBJS) $(TARGET)