<?xml version="1.0" encoding="utf-8"?>
<architecture>
	<models>
		<model name="multiply">
			<input_ports>
				<port name="a" combinational_sink_ports="out"/>
				<port name="b" combinational_sink_ports="out"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="single_port_ram">
			<input_ports>
				<port name="we" clock="clk"/>
				<port name="addr" clock="clk"/>
				<port name="data" clock="clk"/>
				<port name="clk" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="out" clock="clk"/>
			</output_ports>
		</model>
		<model name="dual_port_ram">
			<input_ports>
				<port name="we1" clock="clk"/>
				<port name="we2" clock="clk"/>
				<port name="addr1" clock="clk"/>
				<port name="addr2" clock="clk"/>
				<port name="data1" clock="clk"/>
				<port name="data2" clock="clk"/>
				<port name="clk" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="out1" clock="clk"/>
				<port name="out2" clock="clk"/>
			</output_ports>
		</model>
	</models>
	<layout>
		<auto_layout aspect_ratio="1.000000">
			<perimeter type="EMPTY" priority="100"/>
			<fill type="plb" priority="10"/>
			<col type="io" startx="1" starty="0" priority="30"/>
			<col type="io" startx="W-2" starty="0" priority="30"/>
			<row type="io" starty="1" startx="0" priority="30"/>
			<row type="io" starty="H-2" startx="0" priority="30"/>
			<single type="io" x="1" y="1" priority="31"/>
			<single type="io" x="1" y="H-2" priority="31"/>
			<single type="io" x="W-2" y="1" priority="31"/>
			<single type="io" x="W-2" y="H-2" priority="31"/>
			<col type="mult_36" startx="10" starty="2" repeatx="19" priority="20"/>
			<col type="memory" startx="5" starty="2" repeatx="19" priority="20"/>
			<col type="memory" startx="15" starty="2" repeatx="19" priority="20"/>
			<col type="memory" startx="56" starty="2" priority="20"/>
		</auto_layout>
	</layout>
	<device>
		<sizing R_minW_nmos="8926" R_minW_pmos="16067"/>
		<area grid_logic_tile_area="0"/>
		<chan_width_distr>
			<x distr="uniform" peak="1.000000"/>
			<y distr="uniform" peak="1.000000"/>
		</chan_width_distr>
		<switch_block type="wilton" fs="3"/>
		<connection_block input_switch_name="ipin_cblock"/>
	</device>
	<switchlist>
		<switch type="mux" name="ipin_cblock" R="0.000000" Cin="0.000000e+00" Cout="0.000000e+00" Tdel="8e-11" mux_trans_size="1.9913025792" buf_size="18"/>
		<switch type="mux" name="only_mux" R="0.000000" Cin="0.000000e+00" Cout="0.000000e+00" Tdel="5e-11" buf_size="9.10558714568" mux_trans_size="2"/>
		
		
		<switch type="mux" name="4" R="0.000000" Cin="0.000000e+00" Cout="0.000000e+00" Tdel="9e-11" mux_trans_size="2" buf_size="20"/>
		
		
	</switchlist>
	<segmentlist>
		<segment name="l4" freq="32.000000" length="4" type="unidir" Rmetal="0.000000" Cmetal="0.000000e+00">
			<mux name="4"/>
			<sb type="pattern">1 1 1 1 1</sb>
			<cb type="pattern">1 1 1 1</cb>
		</segment>
		<segment name="gsb_medium" freq="0.000000" length="1" type="unidir" Rmetal="0" Cmetal="0">
			<mux name="only_mux"/>
			<sb type="pattern">1 1</sb>
			<cb type="pattern">1</cb>
		</segment>
	</segmentlist>
	<gsb_arch name="gsb" pbtype_name="clb">
		<gsb name="gsb" pbtype_name="clb memory io mult_36" gsb_seg_group="1" arch_gsb_switch="only_mux">
			<seg_group name="l4" track_nums="20"/>
			<multistage_muxs>
				<first_stage switch_name="only_mux">
					<mux name="omux-0">
						<from type="pb" name="clb" from_detail="o:0" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:1" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:2" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:3" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:0" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:1" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:2" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:3" switchpoint="0"/>						
					</mux>
					<mux name="omux-1">
						<from type="pb" name="clb" from_detail="o:4" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:5" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:6" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:7" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:4" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:5" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:6" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:7" switchpoint="0"/>						
					</mux>
					<mux name="omux-2">
						<from type="pb" name="clb" from_detail="o:0" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:1" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:2" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:3" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:0" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:1" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:2" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:3" switchpoint="0"/>						
					</mux>
					<mux name="omux-3">
						<from type="pb" name="clb" from_detail="o:4" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:5" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:6" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:7" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:4" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:5" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:6" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:7" switchpoint="0"/>						
					</mux>
					<mux name="omux-4">
						<from type="pb" name="clb" from_detail="o:0" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:1" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:2" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:3" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:0" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:1" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:2" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:3" switchpoint="0"/>						
					</mux>
					<mux name="omux-5">
						<from type="pb" name="clb" from_detail="o:4" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:5" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:6" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:7" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:4" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:5" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:6" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:7" switchpoint="0"/>						
					</mux>
					<mux name="omux-6">
						<from type="pb" name="clb" from_detail="o:0" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:1" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:2" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:3" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:0" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:1" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:2" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:3" switchpoint="0"/>						
					</mux>
					<mux name="omux-7">
						<from type="pb" name="clb" from_detail="o:4" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:5" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:6" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:7" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:4" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:5" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:6" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:7" switchpoint="0"/>						
					</mux>
					<mux name="omux-8">
						<from type="pb" name="clb" from_detail="o:0" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:1" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:2" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:3" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:0" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:1" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:2" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:3" switchpoint="0"/>						
					</mux>
					<mux name="omux-9">
						<from type="pb" name="clb" from_detail="o:4" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:5" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:6" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:7" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:4" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:5" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:6" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:7" switchpoint="0"/>						
					</mux>
					<mux name="omux-10">
						<from type="pb" name="clb" from_detail="o:0" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:1" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:2" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:3" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:0" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:1" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:2" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:3" switchpoint="0"/>						
					</mux>
					<mux name="omux-11">
						<from type="pb" name="clb" from_detail="o:4" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:5" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:6" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:7" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:4" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:5" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:6" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:7" switchpoint="0"/>						
					</mux>
					<mux name="omux-12">
						<from type="pb" name="clb" from_detail="o:0" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:1" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:2" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:3" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:0" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:1" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:2" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:3" switchpoint="0"/>						
					</mux>
					<mux name="omux-13">
						<from type="pb" name="clb" from_detail="o:4" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:5" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:6" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:7" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:4" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:5" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:6" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:7" switchpoint="0"/>						
					</mux>
					<mux name="omux-14">
						<from type="pb" name="clb" from_detail="o:0" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:1" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:2" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:3" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:0" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:1" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:2" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:3" switchpoint="0"/>						
					</mux>
					<mux name="omux-15">
						<from type="pb" name="clb" from_detail="o:4" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:5" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:6" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:7" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:4" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:5" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:6" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:7" switchpoint="0"/>						
					</mux>
					
					<mux name="mux-0">
						<from type="seg" name="l4" from_detail="N0" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="N1" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="N2" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="N3" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:0" switchpoint="0"/>
					</mux>
					<mux name="mux-1">
						<from type="seg" name="l4" from_detail="S0" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="S1" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="S2" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="S3" switchpoint="1"/>
						<from type="pb" name="clb" from_detail="o:1" switchpoint="0"/>
					</mux>
					<mux name="mux-2">
						<from type="seg" name="l4" from_detail="W0" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="W1" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="W2" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="W3" switchpoint="2"/>
						<from type="pb" name="clb" from_detail="o:2" switchpoint="0"/>
					</mux>
					<mux name="mux-3">
						<from type="seg" name="l4" from_detail="E0" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="E1" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="E2" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="E3" switchpoint="3"/>
						<from mux_name="omux-0"/>
					</mux>
					<mux name="mux-4">
						<from mux_name="omux-1"/>
						<from type="seg" name="l4" from_detail="N4" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="N5" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="N6" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="N7" switchpoint="0"/>
						
					</mux>
					<mux name="mux-5">
						<from mux_name="omux-2"/>
						<from type="seg" name="l4" from_detail="S4" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="S5" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="S6" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="S7" switchpoint="1"/>
						
					</mux>
					<mux name="mux-6">
						<from mux_name="omux-3"/>
						<from type="seg" name="l4" from_detail="W4" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="W5" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="W6" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="W7" switchpoint="2"/>
						
					</mux>
					<mux name="mux-7">
						<from mux_name="omux-4"/>
						<from type="seg" name="l4" from_detail="E4" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="E5" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="E6" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="E7" switchpoint="3"/>
						
					</mux>
					<mux name="mux-8">
						<from type="seg" name="l4" from_detail="N8" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="N9" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="N10" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="N11" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:3" switchpoint="0"/>
					</mux>
					<mux name="mux-9">
						<from type="seg" name="l4" from_detail="S8" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="S9" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="S10" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="S11" switchpoint="1"/>
						<from type="pb" name="clb" from_detail="o:4" switchpoint="0"/>
					</mux>
					<mux name="mux-10">
						<from type="seg" name="l4" from_detail="W8" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="W9" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="W10" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="W11" switchpoint="2"/>
						<from type="pb" name="clb" from_detail="o:5" switchpoint="0"/>
					</mux>
					<mux name="mux-11">
						<from mux_name="omux-5"/>
						<from type="seg" name="l4" from_detail="E8" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="E9" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="E10" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="E11" switchpoint="3"/>
						
					</mux>
					<mux name="mux-12">
						<from mux_name="omux-6"/>
						<from type="seg" name="l4" from_detail="N12" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="N13" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="N14" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="N15" switchpoint="0"/>
						
					</mux>
					<mux name="mux-13">
						<from mux_name="omux-7"/>
						<from type="seg" name="l4" from_detail="S12" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="S13" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="S14" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="S15" switchpoint="1"/>
						
					</mux>
					<mux name="mux-14">
						<from mux_name="omux-8"/>
						<from type="seg" name="l4" from_detail="W12" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="W13" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="W14" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="W15" switchpoint="2"/>
						
					</mux>
					<mux name="mux-15">
						<from mux_name="omux-9"/>
						<from type="seg" name="l4" from_detail="E12" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="E13" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="E14" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="E15" switchpoint="3"/>
						
					</mux>
					<mux name="mux-16">
						<from type="seg" name="l4" from_detail="N16" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="N17" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="N18" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="N19" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:6" switchpoint="0"/>
					</mux>
					<mux name="mux-17">
						<from type="seg" name="l4" from_detail="S16" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="S17" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="S18" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="S19" switchpoint="1"/>
						<from type="pb" name="clb" from_detail="o:7" switchpoint="0"/>
					</mux>
					<mux name="mux-18">
						<from type="seg" name="l4" from_detail="W16" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="W17" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="W18" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="W19" switchpoint="2"/>
						<from type="pb" name="clb" from_detail="o:0" switchpoint="0"/>
					</mux>
					<mux name="mux-19">
						<from mux_name="omux-10"/>
						<from type="seg" name="l4" from_detail="E16" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="E17" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="E18" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="E19" switchpoint="3"/>
						
					</mux>
					<mux name="mux-20">
						<from mux_name="omux-11"/>
						<from type="seg" name="l4" from_detail="N0" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="N1" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="N2" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="N3" switchpoint="1"/>
						
					</mux>
					<mux name="mux-21">
						<from mux_name="omux-12"/>
						<from type="seg" name="l4" from_detail="S0" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="S1" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="S2" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="S3" switchpoint="0"/>
						
					</mux>
					<mux name="mux-22">
						<from mux_name="omux-13"/>
						<from type="seg" name="l4" from_detail="W0" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="W1" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="W2" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="W3" switchpoint="3"/>
						
					</mux>
					<mux name="mux-23">
						<from mux_name="omux-14"/>
						<from type="seg" name="l4" from_detail="E0" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="E1" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="E2" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="E3" switchpoint="2"/>
						
					</mux>
					<mux name="mux-24">
						<from type="seg" name="l4" from_detail="N4" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="N5" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="N6" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="N7" switchpoint="1"/>
						<from type="pb" name="clb" from_detail="o:1" switchpoint="0"/>
					</mux>
					<mux name="mux-25">
						<from type="seg" name="l4" from_detail="S4" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="S5" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="S6" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="S7" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:2" switchpoint="0"/>
					</mux>
					<mux name="mux-26">
						<from type="seg" name="l4" from_detail="W4" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="W5" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="W6" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="W7" switchpoint="3"/>
						<from type="pb" name="clb" from_detail="o:3" switchpoint="0"/>
					</mux>
					<mux name="mux-27">
						<from mux_name="omux-15"/>
						<from type="seg" name="l4" from_detail="E4" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="E5" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="E6" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="E7" switchpoint="2"/>
						
					</mux>
					<mux name="mux-28">
						<from mux_name="omux-0"/>
						<from type="seg" name="l4" from_detail="N8" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="N9" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="N10" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="N11" switchpoint="1"/>
						
					</mux>
					<mux name="mux-29">
						<from mux_name="omux-1"/>
						<from type="seg" name="l4" from_detail="S8" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="S9" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="S10" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="S11" switchpoint="0"/>
						
					</mux>
					<mux name="mux-30">
						<from mux_name="omux-2"/>
						<from type="seg" name="l4" from_detail="W8" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="W9" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="W10" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="W11" switchpoint="3"/>
						
					</mux>
					<mux name="mux-31">
						<from mux_name="omux-3"/>
						<from type="seg" name="l4" from_detail="E8" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="E9" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="E10" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="E11" switchpoint="2"/>
						
					</mux>
					<mux name="mux-32">
						<from type="seg" name="l4" from_detail="N12" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="N13" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="N14" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="N15" switchpoint="1"/>
						<from type="pb" name="clb" from_detail="o:4" switchpoint="0"/>
					</mux>
					<mux name="mux-33">
						<from type="seg" name="l4" from_detail="S12" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="S13" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="S14" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="S15" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:5" switchpoint="0"/>
					</mux>
					<mux name="mux-34">
						<from type="seg" name="l4" from_detail="W12" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="W13" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="W14" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="W15" switchpoint="3"/>
						<from type="pb" name="clb" from_detail="o:6" switchpoint="0"/>
					</mux>
					<mux name="mux-35">
						<from mux_name="omux-4"/>
						<from type="seg" name="l4" from_detail="E12" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="E13" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="E14" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="E15" switchpoint="2"/>
						
					</mux>
					<mux name="mux-36">
						<from mux_name="omux-5"/>
						<from type="seg" name="l4" from_detail="N16" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="N17" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="N18" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="N19" switchpoint="1"/>
						
					</mux>
					<mux name="mux-37">
						<from mux_name="omux-6"/>
						<from type="seg" name="l4" from_detail="S16" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="S17" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="S18" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="S19" switchpoint="0"/>
						
					</mux>
					<mux name="mux-38">
						<from mux_name="omux-7"/>
						<from type="seg" name="l4" from_detail="W16" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="W17" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="W18" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="W19" switchpoint="3"/>
						
					</mux>
					<mux name="mux-39">
						<from mux_name="omux-8"/>
						<from type="seg" name="l4" from_detail="E16" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="E17" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="E18" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="E19" switchpoint="2"/>
						
					</mux>
					<mux name="mux-40">
						<from type="seg" name="l4" from_detail="N0" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="N1" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="N2" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="N3" switchpoint="2"/>
						<from type="pb" name="clb" from_detail="o:7" switchpoint="0"/>
					</mux>
					<mux name="mux-41">
						<from type="seg" name="l4" from_detail="S0" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="S1" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="S2" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="S3" switchpoint="3"/>
						<from type="pb" name="clb" from_detail="o:0" switchpoint="0"/>
					</mux>
					<mux name="mux-42">
						<from type="seg" name="l4" from_detail="W0" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="W1" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="W2" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="W3" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:1" switchpoint="0"/>
					</mux>
					<mux name="mux-43">
						<from mux_name="omux-9"/>
						<from type="seg" name="l4" from_detail="E0" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="E1" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="E2" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="E3" switchpoint="1"/>
						
					</mux>
					<mux name="mux-44">
						<from mux_name="omux-10"/>
						<from type="seg" name="l4" from_detail="N4" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="N5" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="N6" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="N7" switchpoint="2"/>
						
					</mux>
					<mux name="mux-45">
						<from mux_name="omux-11"/>
						<from type="seg" name="l4" from_detail="S4" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="S5" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="S6" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="S7" switchpoint="3"/>
						
					</mux>
					<mux name="mux-46">
						<from mux_name="omux-12"/>
						<from type="seg" name="l4" from_detail="W4" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="W5" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="W6" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="W7" switchpoint="0"/>
						
					</mux>
					<mux name="mux-47">
						<from mux_name="omux-13"/>
						<from type="seg" name="l4" from_detail="E4" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="E5" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="E6" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="E7" switchpoint="1"/>
						
					</mux>
					<mux name="mux-48">
						<from type="seg" name="l4" from_detail="N8" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="N9" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="N10" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="N11" switchpoint="2"/>
						<from type="pb" name="clb" from_detail="o:2" switchpoint="0"/>
					</mux>
					<mux name="mux-49">
						<from type="seg" name="l4" from_detail="S8" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="S9" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="S10" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="S11" switchpoint="3"/>
						<from type="pb" name="clb" from_detail="o:3" switchpoint="0"/>
					</mux>
					<mux name="mux-50">
						<from type="seg" name="l4" from_detail="W8" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="W9" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="W10" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="W11" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:4" switchpoint="0"/>
					</mux>
					<mux name="mux-51">
						<from mux_name="omux-14"/>
						<from type="seg" name="l4" from_detail="E8" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="E9" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="E10" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="E11" switchpoint="1"/>
						
					</mux>
					<mux name="mux-52">
						<from mux_name="omux-15"/>
						<from type="seg" name="l4" from_detail="N12" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="N13" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="N14" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="N15" switchpoint="2"/>
						
					</mux>
					<mux name="mux-53">
						<from mux_name="omux-0"/>
						<from type="seg" name="l4" from_detail="S12" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="S13" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="S14" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="S15" switchpoint="3"/>
						
					</mux>
					<mux name="mux-54">
						<from mux_name="omux-1"/>
						<from type="seg" name="l4" from_detail="W12" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="W13" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="W14" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="W15" switchpoint="0"/>
						
					</mux>
					<mux name="mux-55">
						<from mux_name="omux-2"/>
						<from type="seg" name="l4" from_detail="E12" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="E13" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="E14" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="E15" switchpoint="1"/>
						
					</mux>
					<mux name="mux-56">
						<from type="seg" name="l4" from_detail="N16" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="N17" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="N18" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="N19" switchpoint="2"/>
						<from type="pb" name="clb" from_detail="o:5" switchpoint="0"/>
					</mux>
					<mux name="mux-57">
						<from type="seg" name="l4" from_detail="S16" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="S17" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="S18" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="S19" switchpoint="3"/>
						<from type="pb" name="clb" from_detail="o:6" switchpoint="0"/>
					</mux>
					<mux name="mux-58">
						<from type="seg" name="l4" from_detail="W16" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="W17" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="W18" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="W19" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:7" switchpoint="0"/>
					</mux>
					<mux name="mux-59">
						<from mux_name="omux-3"/>
						<from type="seg" name="l4" from_detail="E16" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="E17" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="E18" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="E19" switchpoint="1"/>
						
					</mux>
					<mux name="mux-60">
						<from mux_name="omux-4"/>
						<from type="seg" name="l4" from_detail="N0" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="N1" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="N2" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="N3" switchpoint="3"/>
						
					</mux>
					<mux name="mux-61">
						<from mux_name="omux-5"/>
						<from type="seg" name="l4" from_detail="S0" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="S1" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="S2" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="S3" switchpoint="2"/>
						
					</mux>
					<mux name="mux-62">
						<from mux_name="omux-6"/>
						<from type="seg" name="l4" from_detail="W0" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="W1" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="W2" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="W3" switchpoint="1"/>
						
					</mux>
					<mux name="mux-63">
						<from mux_name="omux-7"/>
						<from type="seg" name="l4" from_detail="E0" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="E1" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="E2" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="E3" switchpoint="0"/>
						
					</mux>
					<mux name="mux-64">
						<from type="seg" name="l4" from_detail="N4" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="N5" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="N6" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="N7" switchpoint="3"/>
						<from type="pb" name="clb" from_detail="o:0" switchpoint="0"/>
					</mux>
					<mux name="mux-65">
						<from type="seg" name="l4" from_detail="S4" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="S5" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="S6" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="S7" switchpoint="2"/>
						<from type="pb" name="clb" from_detail="o:1" switchpoint="0"/>
					</mux>
					<mux name="mux-66">
						<from type="seg" name="l4" from_detail="W4" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="W5" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="W6" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="W7" switchpoint="1"/>
						<from type="pb" name="clb" from_detail="o:2" switchpoint="0"/>
					</mux>
					<mux name="mux-67">
						<from mux_name="omux-8"/>
						<from type="seg" name="l4" from_detail="E4" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="E5" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="E6" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="E7" switchpoint="0"/>
						
					</mux>
					<mux name="mux-68">
						<from mux_name="omux-9"/>
						<from type="seg" name="l4" from_detail="N8" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="N9" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="N10" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="N11" switchpoint="3"/>
						
					</mux>
					<mux name="mux-69">
						<from mux_name="omux-10"/>
						<from type="seg" name="l4" from_detail="S8" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="S9" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="S10" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="S11" switchpoint="2"/>
						
					</mux>
					<mux name="mux-70">
						<from mux_name="omux-11"/>
						<from type="seg" name="l4" from_detail="W8" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="W9" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="W10" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="W11" switchpoint="1"/>
						
					</mux>
					<mux name="mux-71">
						<from mux_name="omux-12"/>
						<from type="seg" name="l4" from_detail="E8" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="E9" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="E10" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="E11" switchpoint="0"/>
						
					</mux>
					<mux name="mux-72">
						<from type="seg" name="l4" from_detail="N12" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="N13" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="N14" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="N15" switchpoint="3"/>
						<from type="pb" name="clb" from_detail="o:3" switchpoint="0"/>
					</mux>
					<mux name="mux-73">
						<from type="seg" name="l4" from_detail="S12" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="S13" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="S14" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="S15" switchpoint="2"/>
						<from type="pb" name="clb" from_detail="o:4" switchpoint="0"/>
					</mux>
					<mux name="mux-74">
						<from type="seg" name="l4" from_detail="W12" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="W13" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="W14" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="W15" switchpoint="1"/>
						<from type="pb" name="clb" from_detail="o:5" switchpoint="0"/>
					</mux>
					<mux name="mux-75">
						<from type="seg" name="l4" from_detail="E12" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="E13" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="E14" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="E15" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:6" switchpoint="0"/>
					</mux>
					<mux name="mux-76">
						<from type="seg" name="l4" from_detail="N16" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="N17" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="N18" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="N19" switchpoint="3"/>
						<from type="pb" name="clb" from_detail="o:7" switchpoint="0"/>
					</mux>
					<mux name="mux-77">
						<from mux_name="omux-13"/>
						<from type="seg" name="l4" from_detail="S16" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="S17" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="S18" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="S19" switchpoint="2"/>
						
					</mux>
					<mux name="mux-78">
						<from mux_name="omux-14"/>
						<from type="seg" name="l4" from_detail="W16" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="W17" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="W18" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="W19" switchpoint="1"/>
						
					</mux>
					<mux name="mux-79">
						<from mux_name="omux-15"/>
						<from type="seg" name="l4" from_detail="E16" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="E17" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="E18" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="E19" switchpoint="0"/>
						
					</mux>

					<mux name="mux-_80">
						<from type="seg" name="l4" from_detail="S13" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="S14" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="S15" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="S16" switchpoint="3"/>
					</mux>
					<mux name="mux-_81">
						<from type="seg" name="l4" from_detail="E13" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="E14" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="E15" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:0" switchpoint="0"/>
					</mux>
					<mux name="mux-_82">
						<from type="seg" name="l4" from_detail="W19" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="W10" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="W11" switchpoint="3"/>
						<from type="pb" name="clb" from_detail="o:1" switchpoint="0"/>
					</mux>
					<mux name="mux-_83">
						<from type="seg" name="l4" from_detail="N18" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="N19" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="N8" switchpoint="2"/>
						<from type="pb" name="clb" from_detail="q:0" switchpoint="0"/>
					</mux>
					<mux name="mux-_84">
						<from type="seg" name="l4" from_detail="E18" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="E19" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="E12" switchpoint="1"/>
						<from type="pb" name="clb" from_detail="q:1" switchpoint="0"/>
					</mux>
					<mux name="mux-_85">
						<from type="seg" name="l4" from_detail="S11" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="S12" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="S13" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="S14" switchpoint="0"/>
					</mux>
					<mux name="mux-_86">
						<from type="seg" name="l4" from_detail="W15" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="W16" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="W17" switchpoint="1"/>
						<from type="pb" name="clb" from_detail="o:2" switchpoint="0"/>
					</mux>
					<mux name="mux-_87">
						<from type="seg" name="l4" from_detail="N9" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="N10" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="N11" switchpoint="2"/>
						<from type="pb" name="clb" from_detail="o:3" switchpoint="0"/>
					</mux>
					<mux name="mux-_88">
						<from type="seg" name="l4" from_detail="E13" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="E14" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="E15" switchpoint="1"/>
						<from type="pb" name="clb" from_detail="q:2" switchpoint="0"/>
					</mux>
					<mux name="mux-_89">
						<from type="seg" name="l4" from_detail="W12" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="W13" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="W14" switchpoint="3"/>
						<from type="pb" name="clb" from_detail="q:3" switchpoint="0"/>
					</mux>
					<mux name="mux-_90">
						<from type="seg" name="l4" from_detail="S15" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="S16" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="S17" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="S18" switchpoint="0"/>
					</mux>
					<mux name="mux-_91">
						<from type="seg" name="l4" from_detail="N12" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="N13" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="N14" switchpoint="2"/>
						<from type="pb" name="clb" from_detail="o:4" switchpoint="0"/>
					</mux>
					<mux name="mux-_92">
						<from type="seg" name="l4" from_detail="E16" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="E17" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="E18" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="o:5" switchpoint="0"/>
					</mux>
					<mux name="mux-_93">
						<from type="seg" name="l4" from_detail="W15" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="W16" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="W17" switchpoint="3"/>
						<from type="pb" name="clb" from_detail="q:4" switchpoint="0"/>
					</mux>
					<mux name="mux-_94">
						<from type="seg" name="l4" from_detail="N15" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="N16" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="N17" switchpoint="2"/>
						<from type="pb" name="clb" from_detail="q:5" switchpoint="0"/>
					</mux>
					<mux name="mux-_95">
						<from type="seg" name="l4" from_detail="E16" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="E17" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="E18" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="E19" switchpoint="1"/>
					</mux>
					<mux name="mux-_96">
						<from type="seg" name="l4" from_detail="S17" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="S18" switchpoint="3"/>
						<from type="seg" name="l4" from_detail="S19" switchpoint="3"/>
						<from type="pb" name="clb" from_detail="o:6" switchpoint="0"/>
					</mux>
					<mux name="mux-_97">
						<from type="seg" name="l4" from_detail="W18" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="W19" switchpoint="1"/>
						<from type="seg" name="l4" from_detail="W18" switchpoint="3"/>
						<from type="pb" name="clb" from_detail="o:7" switchpoint="0"/>
					</mux>
					<mux name="mux-_98">
						<from type="seg" name="l4" from_detail="N18" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="N19" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="S19" switchpoint="0"/>
						<from type="pb" name="clb" from_detail="q:6" switchpoint="0"/>
					</mux>
					<mux name="mux-_99">
						<from type="seg" name="l4" from_detail="S19" switchpoint="2"/>
						<from type="seg" name="l4" from_detail="E19" switchpoint="0"/>
						<from type="seg" name="l4" from_detail="W19" switchpoint="3"/>
						<from type="pb" name="clb" from_detail="q:7" switchpoint="0"/>
					</mux>
					
				</first_stage>
				<second_stage>
					<mux name="mux--0" to_pin="Ia:0">
						<from mux_name="mux-0 mux-1 mux-2 mux-3 mux-4 mux-5 mux-6 mux-7"/>
					</mux>
					<mux name="mux--1" to_pin="Ib:0">
						<from mux_name="mux-0 mux-1 mux-2 mux-3 mux-4 mux-5 mux-6 mux-7"/>
					</mux>
					<mux name="mux--2" to_pin="Ic:0">
						<from mux_name="mux-0 mux-1 mux-2 mux-3 mux-4 mux-5 mux-6 mux-7"/>
					</mux>
					<mux name="mux--3" to_pin="Id:0">
						<from mux_name="mux-0 mux-1 mux-2 mux-3 mux-4 mux-5 mux-6 mux-7"/>
					</mux>
					<mux name="mux--4" to_pin="Ie:0">
						<from mux_name="mux-8 mux-9 mux-10 mux-11 mux-12 mux-13 mux-14 mux-15"/>
					</mux>
					<mux name="mux--5" to_pin="If:0">
						<from mux_name="mux-8 mux-9 mux-10 mux-11 mux-12 mux-13 mux-14 mux-15"/>
					</mux>
					<mux name="mux--6" to_pin="Ig:0">
						<from mux_name="mux-8 mux-9 mux-10 mux-11 mux-12 mux-13 mux-14 mux-15"/>
					</mux>
					<mux name="mux--7" to_pin="Ih:0">
						<from mux_name="mux-8 mux-9 mux-10 mux-11 mux-12 mux-13 mux-14 mux-15"/>
					</mux>
					<mux name="mux--8" to_pin="Ia:1">
						<from mux_name="mux-16 mux-17 mux-18 mux-19 mux-20 mux-21 mux-22 mux-23"/>
					</mux>
					<mux name="mux--9" to_pin="Ib:1">
						<from mux_name="mux-16 mux-17 mux-18 mux-19 mux-20 mux-21 mux-22 mux-23"/>
					</mux>
					<mux name="mux--10" to_pin="Ic:1">
						<from mux_name="mux-16 mux-17 mux-18 mux-19 mux-20 mux-21 mux-22 mux-23"/>
					</mux>
					<mux name="mux--11" to_pin="Id:1">
						<from mux_name="mux-16 mux-17 mux-18 mux-19 mux-20 mux-21 mux-22 mux-23"/>
					</mux>
					<mux name="mux--12" to_pin="Ie:1">
						<from mux_name="mux-16 mux-17 mux-18 mux-19 mux-20 mux-21 mux-22 mux-23"/>
					</mux>
					<mux name="mux--13" to_pin="If:1">
						<from mux_name="mux-24 mux-25 mux-26 mux-27 mux-28 mux-29 mux-30 mux-31"/>
					</mux>
					<mux name="mux--14" to_pin="Ig:1">
						<from mux_name="mux-24 mux-25 mux-26 mux-27 mux-28 mux-29 mux-30 mux-31"/>
					</mux>
					<mux name="mux--15" to_pin="Ih:1">
						<from mux_name="mux-24 mux-25 mux-26 mux-27 mux-28 mux-29 mux-30 mux-31"/>
					</mux>
					<mux name="mux--16" to_pin="Ia:2">
						<from mux_name="mux-24 mux-25 mux-26 mux-27 mux-28 mux-29 mux-30 mux-31"/>
					</mux>
					<mux name="mux--17" to_pin="Ib:2">
						<from mux_name="mux-24 mux-25 mux-26 mux-27 mux-28 mux-29 mux-30 mux-31"/>
					</mux>
					<mux name="mux--18" to_pin="Ic:2">
						<from mux_name="mux-32 mux-33 mux-34 mux-35 mux-36 mux-37 mux-38 mux-39"/>
					</mux>
					<mux name="mux--19" to_pin="Id:2">
						<from mux_name="mux-32 mux-33 mux-34 mux-35 mux-36 mux-37 mux-38 mux-39"/>
					</mux>
					<mux name="mux--20" to_pin="Ie:2">
						<from mux_name="mux-32 mux-33 mux-34 mux-35 mux-36 mux-37 mux-38 mux-39"/>
					</mux>
					<mux name="mux--21" to_pin="If:2">
						<from mux_name="mux-32 mux-33 mux-34 mux-35 mux-36 mux-37 mux-38 mux-39"/>
					</mux>
					<mux name="mux--22" to_pin="Ig:2">
						<from mux_name="mux-32 mux-33 mux-34 mux-35 mux-36 mux-37 mux-38 mux-39"/>
					</mux>
					<mux name="mux--23" to_pin="Ih:2">
						<from mux_name="mux-40 mux-41 mux-42 mux-43 mux-44 mux-45 mux-46 mux-47"/>
					</mux>
					<mux name="mux--24" to_pin="Ia:3">
						<from mux_name="mux-40 mux-41 mux-42 mux-43 mux-44 mux-45 mux-46 mux-47"/>
					</mux>
					<mux name="mux--25" to_pin="Ib:3">
						<from mux_name="mux-40 mux-41 mux-42 mux-43 mux-44 mux-45 mux-46 mux-47"/>
					</mux>
					<mux name="mux--26" to_pin="Ic:3">
						<from mux_name="mux-40 mux-41 mux-42 mux-43 mux-44 mux-45 mux-46 mux-47"/>
					</mux>
					<mux name="mux--27" to_pin="Id:3">
						<from mux_name="mux-40 mux-41 mux-42 mux-43 mux-44 mux-45 mux-46 mux-47"/>
					</mux>
					<mux name="mux--28" to_pin="Ie:3">
						<from mux_name="mux-48 mux-49 mux-50 mux-51 mux-52 mux-53 mux-54 mux-55"/>
					</mux>
					<mux name="mux--29" to_pin="If:3">
						<from mux_name="mux-48 mux-49 mux-50 mux-51 mux-52 mux-53 mux-54 mux-55"/>
					</mux>
					<mux name="mux--30" to_pin="Ig:3">
						<from mux_name="mux-48 mux-49 mux-50 mux-51 mux-52 mux-53 mux-54 mux-55"/>
					</mux>
					<mux name="mux--31" to_pin="Ih:3">
						<from mux_name="mux-48 mux-49 mux-50 mux-51 mux-52 mux-53 mux-54 mux-55"/>
					</mux>
					<mux name="mux--32" to_pin="Ia:4">
						<from mux_name="mux-48 mux-49 mux-50 mux-51 mux-52 mux-53 mux-54 mux-55"/>
					</mux>
					<mux name="mux--33" to_pin="Ib:4">
						<from mux_name="mux-56 mux-57 mux-58 mux-59 mux-60 mux-61 mux-62 mux-63"/>
					</mux>
					<mux name="mux--34" to_pin="Ic:4">
						<from mux_name="mux-56 mux-57 mux-58 mux-59 mux-60 mux-61 mux-62 mux-63"/>
					</mux>
					<mux name="mux--35" to_pin="Id:4">
						<from mux_name="mux-56 mux-57 mux-58 mux-59 mux-60 mux-61 mux-62 mux-63"/>
					</mux>
					<mux name="mux--36" to_pin="Ie:4">
						<from mux_name="mux-56 mux-57 mux-58 mux-59 mux-60 mux-61 mux-62 mux-63"/>
					</mux>
					<mux name="mux--37" to_pin="If:4">
						<from mux_name="mux-56 mux-57 mux-58 mux-59 mux-60 mux-61 mux-62 mux-63"/>
					</mux>
					<mux name="mux--38" to_pin="Ig:4">
						<from mux_name="mux-64 mux-65 mux-66 mux-67 mux-68 mux-69 mux-70 mux-71"/>
					</mux>
					<mux name="mux--39" to_pin="Ih:4">
						<from mux_name="mux-64 mux-65 mux-66 mux-67 mux-68 mux-69 mux-70 mux-71"/>
					</mux>
					<mux name="mux--40" to_pin="Ia:5">
						<from mux_name="mux-64 mux-65 mux-66 mux-67 mux-68 mux-69 mux-70 mux-71"/>
					</mux>
					<mux name="mux--41" to_pin="Ib:5">
						<from mux_name="mux-64 mux-65 mux-66 mux-67 mux-68 mux-69 mux-70 mux-71"/>
					</mux>
					<mux name="mux--42" to_pin="Ic:5">
						<from mux_name="mux-64 mux-65 mux-66 mux-67 mux-68 mux-69 mux-70 mux-71"/>
					</mux>
					<mux name="mux--43" to_pin="Id:5">
						<from mux_name="mux-72 mux-73 mux-74 mux-75 mux-76 mux-77 mux-78 mux-79"/>
					</mux>
					<mux name="mux--44" to_pin="Ie:5">
						<from mux_name="mux-72 mux-73 mux-74 mux-75 mux-76 mux-77 mux-78 mux-79"/>
					</mux>
					<mux name="mux--45" to_pin="If:5">
						<from mux_name="mux-72 mux-73 mux-74 mux-75 mux-76 mux-77 mux-78 mux-79"/>
					</mux>
					<mux name="mux--46" to_pin="Ig:5">
						<from mux_name="mux-72 mux-73 mux-74 mux-75 mux-76 mux-77 mux-78 mux-79"/>
					</mux>
					<mux name="mux--47" to_pin="Ih:5">
						<from mux_name="mux-72 mux-73 mux-74 mux-75 mux-76 mux-77 mux-78 mux-79"/>
					</mux>

					<mux name="mux_0" to_seg_name="l4" to_track="N0">
						<from mux_name="mux-0 mux-2 mux-3 omux-0"/>
						
					</mux>
					<mux name="mux_1" to_seg_name="l4" to_track="S0">
						<from mux_name="mux-1 mux-4 mux-2 mux-3 omux-1"/>
						
					</mux>
					<mux name="mux_2" to_seg_name="l4" to_track="W0">
						<from mux_name="mux-0 mux-1 mux-4 mux-2 omux-2"/>
						
					</mux>
					<mux name="mux_3" to_seg_name="l4" to_track="E0">
						<from mux_name="mux-0 mux-1 mux-4 mux-3 omux-3"/>
						
					</mux>
					<mux name="mux_4" to_seg_name="l4" to_track="N1">
						<from mux_name="mux-7 mux-5 mux-6 mux-9 omux-4"/>
						
					</mux>
					<mux name="mux_5" to_seg_name="l4" to_track="S1">
						<from mux_name="mux-8 mux-5 mux-6 mux-9 omux-5"/>
						
					</mux>
					<mux name="mux_6" to_seg_name="l4" to_track="W1">
						<from mux_name="mux-7 mux-8 mux-5 omux-6"/>
						
					</mux>
					<mux name="mux_7" to_seg_name="l4" to_track="E1">
						<from mux_name="mux-7 mux-8 mux-6 mux-9 omux-7"/>
						
					</mux>
					<mux name="mux_8" to_seg_name="l4" to_track="N2">
						<from mux_name="mux-10 mux-11 mux-14 mux-13 omux-8"/>
						
					</mux>
					<mux name="mux_9" to_seg_name="l4" to_track="S2">
						<from mux_name="mux-12 mux-11 mux-14 mux-13 omux-9"/>
						
					</mux>
					<mux name="mux_10" to_seg_name="l4" to_track="W2">
						<from mux_name="mux-10 mux-12 mux-11 mux-14 omux-10"/>
						
					</mux>
					<mux name="mux_11" to_seg_name="l4" to_track="E2">
						<from mux_name="mux-10 mux-12 mux-13 omux-11"/>
						
					</mux>
					<mux name="mux_12" to_seg_name="l4" to_track="N3">
						<from mux_name="mux-15 mux-19 mux-18 mux-17 omux-12"/>
						
					</mux>
					<mux name="mux_13" to_seg_name="l4" to_track="S3">
						<from mux_name="mux-16 mux-18 mux-17 omux-13"/>
						
					</mux>
					<mux name="mux_14" to_seg_name="l4" to_track="W3">
						<from mux_name="mux-15 mux-19 mux-16 mux-18 omux-14"/>
						
					</mux>
					<mux name="mux_15" to_seg_name="l4" to_track="E3">
						<from mux_name="mux-15 mux-19 mux-16 mux-17 omux-15"/>
					
					</mux>
					<mux name="mux_16" to_seg_name="l4" to_track="N4">
						<from mux_name="mux-23 mux-22 mux-21 mux-24 omux-0"/>
						
					</mux>
					<mux name="mux_17" to_seg_name="l4" to_track="S4">
						<from mux_name="mux-20 mux-22 mux-21 mux-24 omux-1"/>
						
					</mux>
					<mux name="mux_18" to_seg_name="l4" to_track="W4">
						<from mux_name="mux-23 mux-20 mux-22 omux-2"/>
						
					</mux>
					<mux name="mux_19" to_seg_name="l4" to_track="E4">
						<from mux_name="mux-23 mux-20 mux-21 mux-24 omux-3"/>
						
					</mux>
					<mux name="mux_20" to_seg_name="l4" to_track="N5">
						<from mux_name="mux-27 mux-26 mux-29 mux-28 omux-4"/>
						
					</mux>
					<mux name="mux_21" to_seg_name="l4" to_track="S5">
						<from mux_name="mux-25 mux-26 mux-29 mux-28 omux-5"/>
						
					</mux>
					<mux name="mux_22" to_seg_name="l4" to_track="W5">
						<from mux_name="mux-27 mux-25 mux-26 mux-29 omux-6"/>
						
					</mux>
					<mux name="mux_23" to_seg_name="l4" to_track="E5">
						<from mux_name="mux-27 mux-25 mux-28 omux-7"/>
						
					</mux>
					<mux name="mux_24" to_seg_name="l4" to_track="N6">
						<from mux_name="mux-31 mux-34 mux-33 mux-32 omux-8"/>
						
					</mux>
					<mux name="mux_25" to_seg_name="l4" to_track="S6">
						<from mux_name="mux-30 mux-33 mux-32 omux-9"/>
						
					</mux>
					<mux name="mux_26" to_seg_name="l4" to_track="W6">
						<from mux_name="mux-31 mux-34 mux-30 mux-33 omux-10"/>
						
					</mux>
					<mux name="mux_27" to_seg_name="l4" to_track="E6">
						<from mux_name="mux-31 mux-34 mux-30 mux-32 omux-11"/>
						
					</mux>
					<mux name="mux_28" to_seg_name="l4" to_track="N7">
						<from mux_name="mux-38 mux-37 mux-36 mux-39 omux-12"/>
						
					</mux>
					<mux name="mux_29" to_seg_name="l4" to_track="S7">
						<from mux_name="mux-35 mux-37 mux-36 mux-39 omux-13"/>
						
					</mux>
					<mux name="mux_30" to_seg_name="l4" to_track="W7">
						<from mux_name="mux-38 mux-35 mux-37 omux-14"/>
						
					</mux>
					<mux name="mux_31" to_seg_name="l4" to_track="E7">
						<from mux_name="mux-38 mux-35 mux-36 mux-39 omux-15"/>
						
					</mux>
					<mux name="mux_32" to_seg_name="l4" to_track="N8">
						<from mux_name="mux-42 mux-41 mux-44 mux-43 omux-0"/>
						
					</mux>
					<mux name="mux_33" to_seg_name="l4" to_track="S8">
						<from mux_name="mux-40 mux-41 mux-44 mux-43 omux-1"/>
						
					</mux>
					<mux name="mux_34" to_seg_name="l4" to_track="W8">
						<from mux_name="mux-42 mux-40 mux-41 mux-44 omux-2"/>
						
					</mux>
					<mux name="mux_35" to_seg_name="l4" to_track="E8">
						<from mux_name="mux-42 mux-40 mux-43 omux-3"/>
						
					</mux>
					<mux name="mux_36" to_seg_name="l4" to_track="N9">
						<from mux_name="mux-46 mux-49 mux-48 mux-47 omux-4"/>
						
					</mux>
					<mux name="mux_37" to_seg_name="l4" to_track="S9">
						<from mux_name="mux-45 mux-48 mux-47 omux-5"/>
						
					</mux>
					<mux name="mux_38" to_seg_name="l4" to_track="W9">
						<from mux_name="mux-46 mux-49 mux-45 mux-48 omux-6"/>
						
					</mux>
					<mux name="mux_39" to_seg_name="l4" to_track="E9">
						<from mux_name="mux-46 mux-49 mux-45 mux-47 omux-7"/>
						
					</mux>
					<mux name="mux_40" to_seg_name="l4" to_track="N10">
						<from mux_name="mux-53 mux-52 mux-51 mux-54 omux-8"/>
						
					</mux>
					<mux name="mux_41" to_seg_name="l4" to_track="S10">
						<from mux_name="mux-50 mux-52 mux-51 mux-54 omux-9"/>
						
					</mux>
					<mux name="mux_42" to_seg_name="l4" to_track="W10">
						<from mux_name="mux-53 mux-50 mux-52 omux-10"/>
						
					</mux>
					<mux name="mux_43" to_seg_name="l4" to_track="E10">
						<from mux_name="mux-53 mux-50 mux-51 mux-54 omux-11"/>
						
					</mux>
					<mux name="mux_44" to_seg_name="l4" to_track="N11">
						<from mux_name="mux-57 mux-56 mux-59 mux-58 omux-12"/>
						
					</mux>
					<mux name="mux_45" to_seg_name="l4" to_track="S11">
						<from mux_name="mux-55 mux-56 mux-59 mux-58 omux-13"/>
						
					</mux>
					<mux name="mux_46" to_seg_name="l4" to_track="W11">
						<from mux_name="mux-57 mux-55 mux-56 mux-59 omux-14"/>
						
					</mux>
					<mux name="mux_47" to_seg_name="l4" to_track="E11">
						<from mux_name="mux-57 mux-55 mux-58 omux-15"/>
						
					</mux>
					<mux name="mux_48" to_seg_name="l4" to_track="N12">
						<from mux_name="mux-61 mux-63 mux-62 omux-0"/>
						
					</mux>
					<mux name="mux_49" to_seg_name="l4" to_track="S12">
						<from mux_name="mux-60 mux-64 mux-63 mux-62 omux-1"/>
						
					</mux>
					<mux name="mux_50" to_seg_name="l4" to_track="W12">
						<from mux_name="mux-61 mux-60 mux-64 mux-63 omux-2"/>
						
					</mux>
					<mux name="mux_51" to_seg_name="l4" to_track="E12">
						<from mux_name="mux-61 mux-60 mux-64 mux-62 omux-3"/>
						
					</mux>
					<mux name="mux_52" to_seg_name="l4" to_track="N13">
						<from mux_name="mux-65 mux-67 mux-66 mux-69 omux-4"/>
						
					</mux>
					<mux name="mux_53" to_seg_name="l4" to_track="S13">
						<from mux_name="mux-68 mux-67 mux-66 mux-69 omux-5"/>
						
					</mux>
					<mux name="mux_54" to_seg_name="l4" to_track="W13">
						<from mux_name="mux-65 mux-68 mux-67 omux-6"/>
						
					</mux>
					<mux name="mux_55" to_seg_name="l4" to_track="E13">
						<from mux_name="mux-65 mux-68 mux-66 mux-69 omux-7"/>
						
					</mux>
					<mux name="mux_56" to_seg_name="l4" to_track="N14">
						<from mux_name="mux-70 mux-71 mux-74 mux-73 omux-8"/>
						
					</mux>
					<mux name="mux_57" to_seg_name="l4" to_track="S14">
						<from mux_name="mux-72 mux-71 mux-74 mux-73 omux-9"/>
						
					</mux>
					<mux name="mux_58" to_seg_name="l4" to_track="W14">
						<from mux_name="mux-70 mux-72 mux-71 mux-74 omux-10"/>
						
					</mux>
					<mux name="mux_59" to_seg_name="l4" to_track="E14">
						<from mux_name="mux-70 mux-72 mux-73 omux-11"/>
						
					</mux>
					<mux name="mux_60" to_seg_name="l4" to_track="N15">
						<from mux_name="mux-75 mux-79 mux-78 mux-77 omux-12"/>
						
					</mux>
					<mux name="mux_61" to_seg_name="l4" to_track="S15">
						<from mux_name="mux-76 mux-78 mux-77 omux-13"/>
						
					</mux>
					<mux name="mux_62" to_seg_name="l4" to_track="W15">
						<from mux_name="mux-75 mux-79 mux-76 mux-78 omux-14"/>
						
					</mux>
					<mux name="mux_63" to_seg_name="l4" to_track="E15">
						<from mux_name="mux-75 mux-79 mux-76 mux-77 omux-15"/>
						
					</mux>
					<mux name="mux_64" to_seg_name="l4" to_track="N16">
						<from mux_name="mux-_83 mux-_82 mux-_81 mux-_84 omux-0"/>
						
					</mux>
					<mux name="mux_65" to_seg_name="l4" to_track="S16">
						<from mux_name="mux-_80 mux-_82 mux-_81 mux-_84 omux-1"/>
						
					</mux>
					<mux name="mux_66" to_seg_name="l4" to_track="W16">
						<from mux_name="mux-_83 mux-_80 mux-_82 omux-2"/>
						
					</mux>
					<mux name="mux_67" to_seg_name="l4" to_track="E16">
						<from mux_name="mux-_83 mux-_80 mux-_81 mux-_84 omux-3"/>
						
					</mux>
					<mux name="mux_68" to_seg_name="l4" to_track="N17">
						<from mux_name="mux-_87 mux-_86 mux-_89 mux-_88 omux-4"/>
						
					</mux>
					<mux name="mux_69" to_seg_name="l4" to_track="S17">
						<from mux_name="mux-_85 mux-_86 mux-_89 mux-_88 omux-5"/>
						
					</mux>
					<mux name="mux_70" to_seg_name="l4" to_track="W17">
						<from mux_name="mux-_87 mux-_85 mux-_86 mux-_89 omux-6"/>
						
					</mux>
					<mux name="mux_71" to_seg_name="l4" to_track="E17">
						<from mux_name="mux-_87 mux-_85 mux-_88 omux-7"/>
						
					</mux>
					<mux name="mux_72" to_seg_name="l4" to_track="N18">
						<from mux_name="mux-_91 mux-_94 mux-_93 mux-_92 omux-8"/>
						
					</mux>
					<mux name="mux_73" to_seg_name="l4" to_track="S18">
						<from mux_name="mux-_90 mux-_93 mux-_92 omux-9"/>
						
					</mux>
					<mux name="mux_74" to_seg_name="l4" to_track="W18">
						<from mux_name="mux-_91 mux-_94 mux-_90 mux-_93 omux-10"/>
						
					</mux>
					<mux name="mux_75" to_seg_name="l4" to_track="E18">
						<from mux_name="mux-_91 mux-_94 mux-_90 mux-_92 omux-11"/>
						
					</mux>
					<mux name="mux_76" to_seg_name="l4" to_track="N19">
						<from mux_name="mux-_98 mux-_97 mux-_95 omux-12"/>
						
					</mux>
					<mux name="mux_77" to_seg_name="l4" to_track="S19">
						<from mux_name="mux-_96 mux-_99 mux-_97 mux-_95 omux-13"/>
						
					</mux>
					<mux name="mux_78" to_seg_name="l4" to_track="W19">
						<from mux_name="mux-_98 mux-_96 mux-_99 mux-_97 omux-14"/>
						
					</mux>
					<mux name="mux_79" to_seg_name="l4" to_track="E19">
						<from mux_name="mux-_98 mux-_96 mux-_99 mux-_95 omux-15"/>
						
					</mux>
				</second_stage>
			</multistage_muxs>
		</gsb>
		
		
		
	</gsb_arch>
	<complexblocklist>
		<pb_type name="clb" area="53894">
			<input name="Ia" num_pins="6" equivalent="full"/>
			<input name="Ib" num_pins="6" equivalent="full"/>
			<input name="Ic" num_pins="6" equivalent="full"/>
			<input name="Id" num_pins="6" equivalent="full"/>
			<input name="Ie" num_pins="6" equivalent="full"/>
			<input name="If" num_pins="6" equivalent="full"/>
			<input name="Ig" num_pins="6" equivalent="full"/>
			<input name="Ih" num_pins="6" equivalent="full"/>
			<output name="o" num_pins="8" equivalent="none"/>
			<output name="q" num_pins="8" equivalent="none"/>
			<clock name="clk" num_pins="1"/>
			<pb_type name="fle" num_pb="8">
				<input name="in" num_pins="6"/>
				<output name="out" num_pins="2"/>
				<clock name="clk" num_pins="1"/>
				<mode name="n1_lut6">
					<pb_type name="ble" num_pb="1">
						<input name="in" num_pins="6"/>
						<output name="out" num_pins="2"/>
						<clock name="clk" num_pins="1"/>
						<pb_type name="lut_6" blif_model=".names" num_pb="1" class="lut">
							<input name="in" num_pins="6" port_class="lut_in"/>
							<output name="out" num_pins="1" port_class="lut_out"/>
							<delay_matrix type="max" in_port="lut_6.in" out_port="lut_6.out">
								1.43259e-10
								1.43259e-10
								1.43259e-10
								1.43259e-10
								1.43259e-10
								1.43259e-10
				
              </delay_matrix>
						</pb_type>
						<pb_type name="ff" blif_model=".latch" num_pb="1" class="flipflop">
							<input name="D" num_pins="1" port_class="D"/>
							<output name="Q" num_pins="1" port_class="Q"/>
							<clock name="clk" num_pins="1" port_class="clock"/>
							<T_setup value="1.891e-11" port="ff.D" clock="clk"/>
							<T_clock_to_Q max="6.032e-11" port="ff.Q" clock="clk"/>
						</pb_type>
						<interconnect>
							<direct name="direcrs1" input="lut_6.out" output="ff.D">
								<pack_pattern name="ble6" in_port="lut_6.out" out_port="ff.D"/>
							</direct>
							<direct name="direcrs2" input="ble.in[5:0]" output="lut_6.in"/>
							<direct name="direcrs3" input="ble.clk" output="ff.clk"/>
							<direct name="direcrs4" input="lut_6.out" output="ble.out[0:0]"/>
							<direct name="direcrs5" input="ff.Q" output="ble.out[1:1]"/>
						</interconnect>
					</pb_type>
					<interconnect>
						<direct name="direct1" input="fle.in[5:0]" output="ble.in"/>
						<direct name="direct2" input="ble.out" output="fle.out"/>
						<direct name="direct3" input="fle.clk" output="ble.clk"/>
					</interconnect>
				</mode>
			</pb_type>
			<interconnect>
				<complete name="crossbar" input="clb.Ia clb.Ib clb.Ic clb.Id clb.Ie clb.If clb.Ig clb.Ih fle[7:0].out" output="fle[7:0].in">
					<delay_constant max="0" in_port="clb.Ia clb.Ib clb.Ic clb.Id clb.Ie clb.If clb.Ig clb.Ih" out_port="fle[7:0].in"/>
					<delay_constant max="0" in_port="fle[7:0].out" out_port="fle[7:0].in"/>
				</complete>
				<complete name="clks" input="clb.clk" output="fle[7:0].clk"/>
				<direct name="clbouts1" input="fle[7:0].out[0:0]" output="clb.o"/>
				<direct name="clbouts2" input="fle[7:0].out[1:1]" output="clb.q"/>
			</interconnect>
			<fc in_type="frac" in_val="0 0 0 0" out_type="frac" out_val="0 0 0 0"/>
			<pinlocations pattern="spread"/>
		</pb_type>
		<pb_type name="io" capacity="4" area="0">
			<input name="outpad" num_pins="1"/>
			<output name="inpad" num_pins="1"/>
			<clock name="clock" num_pins="1"/>
			<mode name="inpad">
				<pb_type name="inpad" blif_model=".input" num_pb="1">
					<output name="inpad" num_pins="1"/>
				</pb_type>
				<interconnect>
					<direct name="inpad" input="inpad.inpad" output="io.inpad">
						<delay_constant max="4.243e-11" in_port="inpad.inpad" out_port="io.inpad"/>
					</direct>
				</interconnect>
			</mode>
			<mode name="outpad">
				<pb_type name="outpad" blif_model=".output" num_pb="1">
					<input name="outpad" num_pins="1"/>
				</pb_type>
				<interconnect>
					<direct name="outpad" input="io.outpad" output="outpad.outpad">
						<delay_constant max="1.394e-11" in_port="io.outpad" out_port="outpad.outpad"/>
					</direct>
				</interconnect>
			</mode>
			<fc in_type="frac" in_val="0.5 0 0 0" out_type="frac" out_val="0.5 0 0 0"/>
			<pinlocations pattern="custom">
				<loc side="left">io.outpad io.inpad io.clock</loc>
				<loc side="top">io.outpad io.inpad io.clock</loc>
				<loc side="right">io.outpad io.inpad io.clock</loc>
				<loc side="bottom">io.outpad io.inpad io.clock</loc>
			</pinlocations>
			<power method="ignore"/>
		</pb_type>
		<pb_type area="495000" height="5" name="mult_36">
			<input name="a" num_pins="36"/>
			<input name="b" num_pins="36"/>
			<output name="out" num_pins="72"/>
			<mode name="two_divisible_mult_18x18">
				<pb_type name="divisible_mult_18x18" num_pb="2">
					<input name="a" num_pins="18"/>
					<input name="b" num_pins="18"/>
					<output name="out" num_pins="36"/>
					<mode name="two_mult_9x9">
						<pb_type name="mult_9x9_slice" num_pb="2">
							<input name="A_cfg" num_pins="9"/>
							<input name="B_cfg" num_pins="9"/>
							<output name="OUT_cfg" num_pins="18"/>
							<pb_type blif_model=".subckt multiply" name="mult_9x9" num_pb="1">
								<input name="a" num_pins="9"/>
								<input name="b" num_pins="9"/>
								<output name="out" num_pins="18"/>
								<delay_constant in_port="mult_9x9.a" max="1.523e-9" out_port="mult_9x9.out"/>
								<delay_constant in_port="mult_9x9.b" max="1.523e-9" out_port="mult_9x9.out"/>
							</pb_type>
							<interconnect>
								<direct input="mult_9x9_slice.A_cfg" name="a2a" output="mult_9x9.a"/>
								<direct input="mult_9x9_slice.B_cfg" name="b2b" output="mult_9x9.b"/>
								<direct input="mult_9x9.out" name="out2out" output="mult_9x9_slice.OUT_cfg"/>
							</interconnect>
							<power method="pin-toggle">
								<port energy_per_toggle="1.45e-12" name="A_cfg"/>
								<port energy_per_toggle="1.45e-12" name="B_cfg"/>
								<static_power power_per_instance="0.0"/>
							</power>
						</pb_type>
						<interconnect>
							<direct input="divisible_mult_18x18.a" name="a2a" output="mult_9x9_slice[1:0].A_cfg"/>
							<direct input="divisible_mult_18x18.b" name="b2b" output="mult_9x9_slice[1:0].B_cfg"/>
							<direct input="mult_9x9_slice[1:0].OUT_cfg" name="out2out" output="divisible_mult_18x18.out"/>
						</interconnect>
					</mode>
					<mode name="mult_18x18">
						<pb_type name="mult_18x18_slice" num_pb="1">
							<input name="A_cfg" num_pins="18"/>
							<input name="B_cfg" num_pins="18"/>
							<output name="OUT_cfg" num_pins="36"/>
							<pb_type blif_model=".subckt multiply" name="mult_18x18" num_pb="1">
								<input name="a" num_pins="18"/>
								<input name="b" num_pins="18"/>
								<output name="out" num_pins="36"/>
								<delay_constant in_port="mult_18x18.a" max="1.523e-9" out_port="mult_18x18.out"/>
								<delay_constant in_port="mult_18x18.b" max="1.523e-9" out_port="mult_18x18.out"/>
							</pb_type>
							<interconnect>
								<direct input="mult_18x18_slice.A_cfg" name="a2a" output="mult_18x18.a"/>
								<direct input="mult_18x18_slice.B_cfg" name="b2b" output="mult_18x18.b"/>
								<direct input="mult_18x18.out" name="out2out" output="mult_18x18_slice.OUT_cfg"/>
							</interconnect>
							<power method="pin-toggle">
								<port energy_per_toggle="1.09e-12" name="A_cfg"/>
								<port energy_per_toggle="1.09e-12" name="B_cfg"/>
								<static_power power_per_instance="0.0"/>
							</power>
						</pb_type>
						<interconnect>
							<direct input="divisible_mult_18x18.a" name="a2a" output="mult_18x18_slice.A_cfg"/>
							<direct input="divisible_mult_18x18.b" name="b2b" output="mult_18x18_slice.B_cfg"/>
							<direct input="mult_18x18_slice.OUT_cfg" name="out2out" output="divisible_mult_18x18.out"/>
						</interconnect>
					</mode>
					<power method="sum-of-children"/>
				</pb_type>
				<interconnect>
					<direct input="mult_36.a" name="a2a" output="divisible_mult_18x18[1:0].a">
						<delay_constant in_port="mult_36.a" max="134e-12" out_port="divisible_mult_18x18[1:0].a"/>
					</direct>
					<direct input="mult_36.b" name="b2b" output="divisible_mult_18x18[1:0].b">
						<delay_constant in_port="mult_36.b" max="134e-12" out_port="divisible_mult_18x18[1:0].b"/>
					</direct>
					<direct input="divisible_mult_18x18[1:0].out" name="out2out" output="mult_36.out">
						<delay_constant in_port="divisible_mult_18x18[1:0].out" max="1.09e-9" out_port="mult_36.out"/>
					</direct>
				</interconnect>
			</mode>
			<mode name="mult_36x36">
				<pb_type name="mult_36x36_slice" num_pb="1">
					<input name="A_cfg" num_pins="36"/>
					<input name="B_cfg" num_pins="36"/>
					<output name="OUT_cfg" num_pins="72"/>
					<pb_type blif_model=".subckt multiply" name="mult_36x36" num_pb="1">
						<input name="a" num_pins="36"/>
						<input name="b" num_pins="36"/>
						<output name="out" num_pins="72"/>
						<delay_constant in_port="mult_36x36.a" max="1.523e-9" out_port="mult_36x36.out"/>
						<delay_constant in_port="mult_36x36.b" max="1.523e-9" out_port="mult_36x36.out"/>
					</pb_type>
					<interconnect>
						<direct input="mult_36x36_slice.A_cfg" name="a2a" output="mult_36x36.a"/>
						<direct input="mult_36x36_slice.B_cfg" name="b2b" output="mult_36x36.b"/>
						<direct input="mult_36x36.out" name="out2out" output="mult_36x36_slice.OUT_cfg"/>
					</interconnect>
					<power method="pin-toggle">
						<port energy_per_toggle="2.13e-12" name="A_cfg"/>
						<port energy_per_toggle="2.13e-12" name="B_cfg"/>
						<static_power power_per_instance="0.0"/>
					</power>
				</pb_type>
				<interconnect>
					<direct input="mult_36.a" name="a2a" output="mult_36x36_slice.A_cfg">
						<delay_constant in_port="mult_36.a" max="134e-12" out_port="mult_36x36_slice.A_cfg"/>
					</direct>
					<direct input="mult_36.b" name="b2b" output="mult_36x36_slice.B_cfg">
						<delay_constant in_port="mult_36.b" max="134e-12" out_port="mult_36x36_slice.B_cfg"/>
					</direct>
					<direct input="mult_36x36_slice.OUT_cfg" name="out2out" output="mult_36.out">
						<delay_constant in_port="mult_36x36_slice.OUT_cfg" max="1.93e-9" out_port="mult_36.out"/>
					</direct>
				</interconnect>
			</mode>
			<fc in_type="frac" in_val="0 0 0 0" out_type="frac" out_val="0 0 0 0"/>
			<pinlocations pattern="spread"/>
			<power method="sum-of-children"/>
		</pb_type>
		<pb_type area="548000" height="6" name="memory">
			<input name="addr1" num_pins="15"/>
			<input name="addr2" num_pins="15"/>
			<input name="data" num_pins="64"/>
			<input name="we1" num_pins="1"/>
			<input name="we2" num_pins="1"/>
			<output name="out" num_pins="64"/>
			<clock name="clk" num_pins="1"/>
			<mode name="mem_512x64_sp">
				<pb_type blif_model=".subckt single_port_ram" class="memory" name="mem_512x64_sp" num_pb="1">
					<input name="addr" num_pins="9" port_class="address"/>
					<input name="data" num_pins="64" port_class="data_in"/>
					<input name="we" num_pins="1" port_class="write_en"/>
					<output name="out" num_pins="64" port_class="data_out"/>
					<clock name="clk" num_pins="1" port_class="clock"/>
					<T_setup clock="clk" port="mem_512x64_sp.addr" value="509e-12"/>
					<T_setup clock="clk" port="mem_512x64_sp.data" value="509e-12"/>
					<T_setup clock="clk" port="mem_512x64_sp.we" value="509e-12"/>
					<T_clock_to_Q clock="clk" max="1.234e-9" port="mem_512x64_sp.out"/>
					<power method="pin-toggle">
						<port energy_per_toggle="9.0e-12" name="clk"/>
						<static_power power_per_instance="0.0"/>
					</power>
				</pb_type>
				<interconnect>
					<direct input="memory.addr1[8:0]" name="address1" output="mem_512x64_sp.addr">
						<delay_constant in_port="memory.addr1[8:0]" max="132e-12" out_port="mem_512x64_sp.addr"/>
					</direct>
					<direct input="memory.data[63:0]" name="data1" output="mem_512x64_sp.data">
						<delay_constant in_port="memory.data[63:0]" max="132e-12" out_port="mem_512x64_sp.data"/>
					</direct>
					<direct input="memory.we1" name="writeen1" output="mem_512x64_sp.we">
						<delay_constant in_port="memory.we1" max="132e-12" out_port="mem_512x64_sp.we"/>
					</direct>
					<direct input="mem_512x64_sp.out" name="dataout1" output="memory.out[63:0]">
						<delay_constant in_port="mem_512x64_sp.out" max="40e-12" out_port="memory.out[63:0]"/>
					</direct>
					<direct input="memory.clk" name="clk" output="mem_512x64_sp.clk"/>
				</interconnect>
			</mode>
			<mode name="mem_1024x32_sp">
				<pb_type blif_model=".subckt single_port_ram" class="memory" name="mem_1024x32_sp" num_pb="1">
					<input name="addr" num_pins="10" port_class="address"/>
					<input name="data" num_pins="32" port_class="data_in"/>
					<input name="we" num_pins="1" port_class="write_en"/>
					<output name="out" num_pins="32" port_class="data_out"/>
					<clock name="clk" num_pins="1" port_class="clock"/>
					<T_setup clock="clk" port="mem_1024x32_sp.addr" value="509e-12"/>
					<T_setup clock="clk" port="mem_1024x32_sp.data" value="509e-12"/>
					<T_setup clock="clk" port="mem_1024x32_sp.we" value="509e-12"/>
					<T_clock_to_Q clock="clk" max="1.234e-9" port="mem_1024x32_sp.out"/>
					<power method="pin-toggle">
						<port energy_per_toggle="9.0e-12" name="clk"/>
						<static_power power_per_instance="0.0"/>
					</power>
				</pb_type>
				<interconnect>
					<direct input="memory.addr1[9:0]" name="address1" output="mem_1024x32_sp.addr">
						<delay_constant in_port="memory.addr1[9:0]" max="132e-12" out_port="mem_1024x32_sp.addr"/>
					</direct>
					<direct input="memory.data[31:0]" name="data1" output="mem_1024x32_sp.data">
						<delay_constant in_port="memory.data[31:0]" max="132e-12" out_port="mem_1024x32_sp.data"/>
					</direct>
					<direct input="memory.we1" name="writeen1" output="mem_1024x32_sp.we">
						<delay_constant in_port="memory.we1" max="132e-12" out_port="mem_1024x32_sp.we"/>
					</direct>
					<direct input="mem_1024x32_sp.out" name="dataout1" output="memory.out[31:0]">
						<delay_constant in_port="mem_1024x32_sp.out" max="40e-12" out_port="memory.out[31:0]"/>
					</direct>
					<direct input="memory.clk" name="clk" output="mem_1024x32_sp.clk"/>
				</interconnect>
			</mode>
			<mode name="mem_2048x16_sp">
				<pb_type blif_model=".subckt single_port_ram" class="memory" name="mem_2048x16_sp" num_pb="1">
					<input name="addr" num_pins="11" port_class="address"/>
					<input name="data" num_pins="16" port_class="data_in"/>
					<input name="we" num_pins="1" port_class="write_en"/>
					<output name="out" num_pins="16" port_class="data_out"/>
					<clock name="clk" num_pins="1" port_class="clock"/>
					<T_setup clock="clk" port="mem_2048x16_sp.addr" value="509e-12"/>
					<T_setup clock="clk" port="mem_2048x16_sp.data" value="509e-12"/>
					<T_setup clock="clk" port="mem_2048x16_sp.we" value="509e-12"/>
					<T_clock_to_Q clock="clk" max="1.234e-9" port="mem_2048x16_sp.out"/>
					<power method="pin-toggle">
						<port energy_per_toggle="9.0e-12" name="clk"/>
						<static_power power_per_instance="0.0"/>
					</power>
				</pb_type>
				<interconnect>
					<direct input="memory.addr1[10:0]" name="address1" output="mem_2048x16_sp.addr">
						<delay_constant in_port="memory.addr1[10:0]" max="132e-12" out_port="mem_2048x16_sp.addr"/>
					</direct>
					<direct input="memory.data[15:0]" name="data1" output="mem_2048x16_sp.data">
						<delay_constant in_port="memory.data[15:0]" max="132e-12" out_port="mem_2048x16_sp.data"/>
					</direct>
					<direct input="memory.we1" name="writeen1" output="mem_2048x16_sp.we">
						<delay_constant in_port="memory.we1" max="132e-12" out_port="mem_2048x16_sp.we"/>
					</direct>
					<direct input="mem_2048x16_sp.out" name="dataout1" output="memory.out[15:0]">
						<delay_constant in_port="mem_2048x16_sp.out" max="40e-12" out_port="memory.out[15:0]"/>
					</direct>
					<direct input="memory.clk" name="clk" output="mem_2048x16_sp.clk"/>
				</interconnect>
			</mode>
			<mode name="mem_4096x8_sp">
				<pb_type blif_model=".subckt single_port_ram" class="memory" name="mem_4096x8_sp" num_pb="1">
					<input name="addr" num_pins="12" port_class="address"/>
					<input name="data" num_pins="8" port_class="data_in"/>
					<input name="we" num_pins="1" port_class="write_en"/>
					<output name="out" num_pins="8" port_class="data_out"/>
					<clock name="clk" num_pins="1" port_class="clock"/>
					<T_setup clock="clk" port="mem_4096x8_sp.addr" value="509e-12"/>
					<T_setup clock="clk" port="mem_4096x8_sp.data" value="509e-12"/>
					<T_setup clock="clk" port="mem_4096x8_sp.we" value="509e-12"/>
					<T_clock_to_Q clock="clk" max="1.234e-9" port="mem_4096x8_sp.out"/>
					<power method="pin-toggle">
						<port energy_per_toggle="9.0e-12" name="clk"/>
						<static_power power_per_instance="0.0"/>
					</power>
				</pb_type>
				<interconnect>
					<direct input="memory.addr1[11:0]" name="address1" output="mem_4096x8_sp.addr">
						<delay_constant in_port="memory.addr1[11:0]" max="132e-12" out_port="mem_4096x8_sp.addr"/>
					</direct>
					<direct input="memory.data[7:0]" name="data1" output="mem_4096x8_sp.data">
						<delay_constant in_port="memory.data[7:0]" max="132e-12" out_port="mem_4096x8_sp.data"/>
					</direct>
					<direct input="memory.we1" name="writeen1" output="mem_4096x8_sp.we">
						<delay_constant in_port="memory.we1" max="132e-12" out_port="mem_4096x8_sp.we"/>
					</direct>
					<direct input="mem_4096x8_sp.out" name="dataout1" output="memory.out[7:0]">
						<delay_constant in_port="mem_4096x8_sp.out" max="40e-12" out_port="memory.out[7:0]"/>
					</direct>
					<direct input="memory.clk" name="clk" output="mem_4096x8_sp.clk"/>
				</interconnect>
			</mode>
			<mode name="mem_8192x4_sp">
				<pb_type blif_model=".subckt single_port_ram" class="memory" name="mem_8192x4_sp" num_pb="1">
					<input name="addr" num_pins="13" port_class="address"/>
					<input name="data" num_pins="4" port_class="data_in"/>
					<input name="we" num_pins="1" port_class="write_en"/>
					<output name="out" num_pins="4" port_class="data_out"/>
					<clock name="clk" num_pins="1" port_class="clock"/>
					<T_setup clock="clk" port="mem_8192x4_sp.addr" value="509e-12"/>
					<T_setup clock="clk" port="mem_8192x4_sp.data" value="509e-12"/>
					<T_setup clock="clk" port="mem_8192x4_sp.we" value="509e-12"/>
					<T_clock_to_Q clock="clk" max="1.234e-9" port="mem_8192x4_sp.out"/>
					<power method="pin-toggle">
						<port energy_per_toggle="9.0e-12" name="clk"/>
						<static_power power_per_instance="0.0"/>
					</power>
				</pb_type>
				<interconnect>
					<direct input="memory.addr1[12:0]" name="address1" output="mem_8192x4_sp.addr">
						<delay_constant in_port="memory.addr1[12:0]" max="132e-12" out_port="mem_8192x4_sp.addr"/>
					</direct>
					<direct input="memory.data[3:0]" name="data1" output="mem_8192x4_sp.data">
						<delay_constant in_port="memory.data[3:0]" max="132e-12" out_port="mem_8192x4_sp.data"/>
					</direct>
					<direct input="memory.we1" name="writeen1" output="mem_8192x4_sp.we">
						<delay_constant in_port="memory.we1" max="132e-12" out_port="mem_8192x4_sp.we"/>
					</direct>
					<direct input="mem_8192x4_sp.out" name="dataout1" output="memory.out[3:0]">
						<delay_constant in_port="mem_8192x4_sp.out" max="40e-12" out_port="memory.out[3:0]"/>
					</direct>
					<direct input="memory.clk" name="clk" output="mem_8192x4_sp.clk"/>
				</interconnect>
			</mode>
			<mode name="mem_16384x2_sp">
				<pb_type blif_model=".subckt single_port_ram" class="memory" name="mem_16384x2_sp" num_pb="1">
					<input name="addr" num_pins="14" port_class="address"/>
					<input name="data" num_pins="2" port_class="data_in"/>
					<input name="we" num_pins="1" port_class="write_en"/>
					<output name="out" num_pins="2" port_class="data_out"/>
					<clock name="clk" num_pins="1" port_class="clock"/>
					<T_setup clock="clk" port="mem_16384x2_sp.addr" value="509e-12"/>
					<T_setup clock="clk" port="mem_16384x2_sp.data" value="509e-12"/>
					<T_setup clock="clk" port="mem_16384x2_sp.we" value="509e-12"/>
					<T_clock_to_Q clock="clk" max="1.234e-9" port="mem_16384x2_sp.out"/>
					<power method="pin-toggle">
						<port energy_per_toggle="9.0e-12" name="clk"/>
						<static_power power_per_instance="0.0"/>
					</power>
				</pb_type>
				<interconnect>
					<direct input="memory.addr1[13:0]" name="address1" output="mem_16384x2_sp.addr">
						<delay_constant in_port="memory.addr1[13:0]" max="132e-12" out_port="mem_16384x2_sp.addr"/>
					</direct>
					<direct input="memory.data[1:0]" name="data1" output="mem_16384x2_sp.data">
						<delay_constant in_port="memory.data[1:0]" max="132e-12" out_port="mem_16384x2_sp.data"/>
					</direct>
					<direct input="memory.we1" name="writeen1" output="mem_16384x2_sp.we">
						<delay_constant in_port="memory.we1" max="132e-12" out_port="mem_16384x2_sp.we"/>
					</direct>
					<direct input="mem_16384x2_sp.out" name="dataout1" output="memory.out[1:0]">
						<delay_constant in_port="mem_16384x2_sp.out" max="40e-12" out_port="memory.out[1:0]"/>
					</direct>
					<direct input="memory.clk" name="clk" output="mem_16384x2_sp.clk"/>
				</interconnect>
			</mode>
			<mode name="mem_32768x1_sp">
				<pb_type blif_model=".subckt single_port_ram" class="memory" name="mem_32768x1_sp" num_pb="1">
					<input name="addr" num_pins="15" port_class="address"/>
					<input name="data" num_pins="1" port_class="data_in"/>
					<input name="we" num_pins="1" port_class="write_en"/>
					<output name="out" num_pins="1" port_class="data_out"/>
					<clock name="clk" num_pins="1" port_class="clock"/>
					<T_setup clock="clk" port="mem_32768x1_sp.addr" value="509e-12"/>
					<T_setup clock="clk" port="mem_32768x1_sp.data" value="509e-12"/>
					<T_setup clock="clk" port="mem_32768x1_sp.we" value="509e-12"/>
					<T_clock_to_Q clock="clk" max="1.234e-9" port="mem_32768x1_sp.out"/>
					<power method="pin-toggle">
						<port energy_per_toggle="9.0e-12" name="clk"/>
						<static_power power_per_instance="0.0"/>
					</power>
				</pb_type>
				<interconnect>
					<direct input="memory.addr1[14:0]" name="address1" output="mem_32768x1_sp.addr">
						<delay_constant in_port="memory.addr1[14:0]" max="132e-12" out_port="mem_32768x1_sp.addr"/>
					</direct>
					<direct input="memory.data[0:0]" name="data1" output="mem_32768x1_sp.data">
						<delay_constant in_port="memory.data[0:0]" max="132e-12" out_port="mem_32768x1_sp.data"/>
					</direct>
					<direct input="memory.we1" name="writeen1" output="mem_32768x1_sp.we">
						<delay_constant in_port="memory.we1" max="132e-12" out_port="mem_32768x1_sp.we"/>
					</direct>
					<direct input="mem_32768x1_sp.out" name="dataout1" output="memory.out[0:0]">
						<delay_constant in_port="mem_32768x1_sp.out" max="40e-12" out_port="memory.out[0:0]"/>
					</direct>
					<direct input="memory.clk" name="clk" output="mem_32768x1_sp.clk"/>
				</interconnect>
			</mode>
			<mode name="mem_1024x32_dp">
				<pb_type blif_model=".subckt dual_port_ram" class="memory" name="mem_1024x32_dp" num_pb="1">
					<input name="addr1" num_pins="10" port_class="address1"/>
					<input name="addr2" num_pins="10" port_class="address2"/>
					<input name="data1" num_pins="32" port_class="data_in1"/>
					<input name="data2" num_pins="32" port_class="data_in2"/>
					<input name="we1" num_pins="1" port_class="write_en1"/>
					<input name="we2" num_pins="1" port_class="write_en2"/>
					<output name="out1" num_pins="32" port_class="data_out1"/>
					<output name="out2" num_pins="32" port_class="data_out2"/>
					<clock name="clk" num_pins="1" port_class="clock"/>
					<T_setup clock="clk" port="mem_1024x32_dp.addr1" value="509e-12"/>
					<T_setup clock="clk" port="mem_1024x32_dp.data1" value="509e-12"/>
					<T_setup clock="clk" port="mem_1024x32_dp.we1" value="509e-12"/>
					<T_setup clock="clk" port="mem_1024x32_dp.addr2" value="509e-12"/>
					<T_setup clock="clk" port="mem_1024x32_dp.data2" value="509e-12"/>
					<T_setup clock="clk" port="mem_1024x32_dp.we2" value="509e-12"/>
					<T_clock_to_Q clock="clk" max="1.234e-9" port="mem_1024x32_dp.out1"/>
					<T_clock_to_Q clock="clk" max="1.234e-9" port="mem_1024x32_dp.out2"/>
					<power method="pin-toggle">
						<port energy_per_toggle="17.9e-12" name="clk"/>
						<static_power power_per_instance="0.0"/>
					</power>
				</pb_type>
				<interconnect>
					<direct input="memory.addr1[9:0]" name="address1" output="mem_1024x32_dp.addr1">
						<delay_constant in_port="memory.addr1[9:0]" max="132e-12" out_port="mem_1024x32_dp.addr1"/>
					</direct>
					<direct input="memory.addr2[9:0]" name="address2" output="mem_1024x32_dp.addr2">
						<delay_constant in_port="memory.addr2[9:0]" max="132e-12" out_port="mem_1024x32_dp.addr2"/>
					</direct>
					<direct input="memory.data[31:0]" name="data1" output="mem_1024x32_dp.data1">
						<delay_constant in_port="memory.data[31:0]" max="132e-12" out_port="mem_1024x32_dp.data1"/>
					</direct>
					<direct input="memory.data[63:32]" name="data2" output="mem_1024x32_dp.data2">
						<delay_constant in_port="memory.data[63:32]" max="132e-12" out_port="mem_1024x32_dp.data2"/>
					</direct>
					<direct input="memory.we1" name="writeen1" output="mem_1024x32_dp.we1">
						<delay_constant in_port="memory.we1" max="132e-12" out_port="mem_1024x32_dp.we1"/>
					</direct>
					<direct input="memory.we2" name="writeen2" output="mem_1024x32_dp.we2">
						<delay_constant in_port="memory.we2" max="132e-12" out_port="mem_1024x32_dp.we2"/>
					</direct>
					<direct input="mem_1024x32_dp.out1" name="dataout1" output="memory.out[31:0]">
						<delay_constant in_port="mem_1024x32_dp.out1" max="40e-12" out_port="memory.out[31:0]"/>
					</direct>
					<direct input="mem_1024x32_dp.out2" name="dataout2" output="memory.out[63:32]">
						<delay_constant in_port="mem_1024x32_dp.out2" max="40e-12" out_port="memory.out[63:32]"/>
					</direct>
					<direct input="memory.clk" name="clk" output="mem_1024x32_dp.clk"/>
				</interconnect>
			</mode>
			<mode name="mem_2048x16_dp">
				<pb_type blif_model=".subckt dual_port_ram" class="memory" name="mem_2048x16_dp" num_pb="1">
					<input name="addr1" num_pins="11" port_class="address1"/>
					<input name="addr2" num_pins="11" port_class="address2"/>
					<input name="data1" num_pins="16" port_class="data_in1"/>
					<input name="data2" num_pins="16" port_class="data_in2"/>
					<input name="we1" num_pins="1" port_class="write_en1"/>
					<input name="we2" num_pins="1" port_class="write_en2"/>
					<output name="out1" num_pins="16" port_class="data_out1"/>
					<output name="out2" num_pins="16" port_class="data_out2"/>
					<clock name="clk" num_pins="1" port_class="clock"/>
					<T_setup clock="clk" port="mem_2048x16_dp.addr1" value="509e-12"/>
					<T_setup clock="clk" port="mem_2048x16_dp.data1" value="509e-12"/>
					<T_setup clock="clk" port="mem_2048x16_dp.we1" value="509e-12"/>
					<T_setup clock="clk" port="mem_2048x16_dp.addr2" value="509e-12"/>
					<T_setup clock="clk" port="mem_2048x16_dp.data2" value="509e-12"/>
					<T_setup clock="clk" port="mem_2048x16_dp.we2" value="509e-12"/>
					<T_clock_to_Q clock="clk" max="1.234e-9" port="mem_2048x16_dp.out1"/>
					<T_clock_to_Q clock="clk" max="1.234e-9" port="mem_2048x16_dp.out2"/>
					<power method="pin-toggle">
						<port energy_per_toggle="17.9e-12" name="clk"/>
						<static_power power_per_instance="0.0"/>
					</power>
				</pb_type>
				<interconnect>
					<direct input="memory.addr1[10:0]" name="address1" output="mem_2048x16_dp.addr1">
						<delay_constant in_port="memory.addr1[10:0]" max="132e-12" out_port="mem_2048x16_dp.addr1"/>
					</direct>
					<direct input="memory.addr2[10:0]" name="address2" output="mem_2048x16_dp.addr2">
						<delay_constant in_port="memory.addr2[10:0]" max="132e-12" out_port="mem_2048x16_dp.addr2"/>
					</direct>
					<direct input="memory.data[15:0]" name="data1" output="mem_2048x16_dp.data1">
						<delay_constant in_port="memory.data[15:0]" max="132e-12" out_port="mem_2048x16_dp.data1"/>
					</direct>
					<direct input="memory.data[31:16]" name="data2" output="mem_2048x16_dp.data2">
						<delay_constant in_port="memory.data[31:16]" max="132e-12" out_port="mem_2048x16_dp.data2"/>
					</direct>
					<direct input="memory.we1" name="writeen1" output="mem_2048x16_dp.we1">
						<delay_constant in_port="memory.we1" max="132e-12" out_port="mem_2048x16_dp.we1"/>
					</direct>
					<direct input="memory.we2" name="writeen2" output="mem_2048x16_dp.we2">
						<delay_constant in_port="memory.we2" max="132e-12" out_port="mem_2048x16_dp.we2"/>
					</direct>
					<direct input="mem_2048x16_dp.out1" name="dataout1" output="memory.out[15:0]">
						<delay_constant in_port="mem_2048x16_dp.out1" max="40e-12" out_port="memory.out[15:0]"/>
					</direct>
					<direct input="mem_2048x16_dp.out2" name="dataout2" output="memory.out[31:16]">
						<delay_constant in_port="mem_2048x16_dp.out2" max="40e-12" out_port="memory.out[31:16]"/>
					</direct>
					<direct input="memory.clk" name="clk" output="mem_2048x16_dp.clk"/>
				</interconnect>
			</mode>
			<mode name="mem_2048x8_dp">
				<pb_type blif_model=".subckt dual_port_ram" class="memory" name="mem_2048x8_dp" num_pb="1">
					<input name="addr1" num_pins="12" port_class="address1"/>
					<input name="addr2" num_pins="12" port_class="address2"/>
					<input name="data1" num_pins="8" port_class="data_in1"/>
					<input name="data2" num_pins="8" port_class="data_in2"/>
					<input name="we1" num_pins="1" port_class="write_en1"/>
					<input name="we2" num_pins="1" port_class="write_en2"/>
					<output name="out1" num_pins="8" port_class="data_out1"/>
					<output name="out2" num_pins="8" port_class="data_out2"/>
					<clock name="clk" num_pins="1" port_class="clock"/>
					<T_setup clock="clk" port="mem_2048x8_dp.addr1" value="509e-12"/>
					<T_setup clock="clk" port="mem_2048x8_dp.data1" value="509e-12"/>
					<T_setup clock="clk" port="mem_2048x8_dp.we1" value="509e-12"/>
					<T_setup clock="clk" port="mem_2048x8_dp.addr2" value="509e-12"/>
					<T_setup clock="clk" port="mem_2048x8_dp.data2" value="509e-12"/>
					<T_setup clock="clk" port="mem_2048x8_dp.we2" value="509e-12"/>
					<T_clock_to_Q clock="clk" max="1.234e-9" port="mem_2048x8_dp.out1"/>
					<T_clock_to_Q clock="clk" max="1.234e-9" port="mem_2048x8_dp.out2"/>
					<power method="pin-toggle">
						<port energy_per_toggle="17.9e-12" name="clk"/>
						<static_power power_per_instance="0.0"/>
					</power>
				</pb_type>
				<interconnect>
					<direct input="memory.addr1[11:0]" name="address1" output="mem_2048x8_dp.addr1">
						<delay_constant in_port="memory.addr1[11:0]" max="132e-12" out_port="mem_2048x8_dp.addr1"/>
					</direct>
					<direct input="memory.addr2[11:0]" name="address2" output="mem_2048x8_dp.addr2">
						<delay_constant in_port="memory.addr2[11:0]" max="132e-12" out_port="mem_2048x8_dp.addr2"/>
					</direct>
					<direct input="memory.data[7:0]" name="data1" output="mem_2048x8_dp.data1">
						<delay_constant in_port="memory.data[7:0]" max="132e-12" out_port="mem_2048x8_dp.data1"/>
					</direct>
					<direct input="memory.data[15:8]" name="data2" output="mem_2048x8_dp.data2">
						<delay_constant in_port="memory.data[15:8]" max="132e-12" out_port="mem_2048x8_dp.data2"/>
					</direct>
					<direct input="memory.we1" name="writeen1" output="mem_2048x8_dp.we1">
						<delay_constant in_port="memory.we1" max="132e-12" out_port="mem_2048x8_dp.we1"/>
					</direct>
					<direct input="memory.we2" name="writeen2" output="mem_2048x8_dp.we2">
						<delay_constant in_port="memory.we2" max="132e-12" out_port="mem_2048x8_dp.we2"/>
					</direct>
					<direct input="mem_2048x8_dp.out1" name="dataout1" output="memory.out[7:0]">
						<delay_constant in_port="mem_2048x8_dp.out1" max="40e-12" out_port="memory.out[7:0]"/>
					</direct>
					<direct input="mem_2048x8_dp.out2" name="dataout2" output="memory.out[15:8]">
						<delay_constant in_port="mem_2048x8_dp.out2" max="40e-12" out_port="memory.out[15:8]"/>
					</direct>
					<direct input="memory.clk" name="clk" output="mem_2048x8_dp.clk"/>
				</interconnect>
			</mode>
			<mode name="mem_8192x4_dp">
				<pb_type blif_model=".subckt dual_port_ram" class="memory" name="mem_8192x4_dp" num_pb="1">
					<input name="addr1" num_pins="13" port_class="address1"/>
					<input name="addr2" num_pins="13" port_class="address2"/>
					<input name="data1" num_pins="4" port_class="data_in1"/>
					<input name="data2" num_pins="4" port_class="data_in2"/>
					<input name="we1" num_pins="1" port_class="write_en1"/>
					<input name="we2" num_pins="1" port_class="write_en2"/>
					<output name="out1" num_pins="4" port_class="data_out1"/>
					<output name="out2" num_pins="4" port_class="data_out2"/>
					<clock name="clk" num_pins="1" port_class="clock"/>
					<T_setup clock="clk" port="mem_8192x4_dp.addr1" value="509e-12"/>
					<T_setup clock="clk" port="mem_8192x4_dp.data1" value="509e-12"/>
					<T_setup clock="clk" port="mem_8192x4_dp.we1" value="509e-12"/>
					<T_setup clock="clk" port="mem_8192x4_dp.addr2" value="509e-12"/>
					<T_setup clock="clk" port="mem_8192x4_dp.data2" value="509e-12"/>
					<T_setup clock="clk" port="mem_8192x4_dp.we2" value="509e-12"/>
					<T_clock_to_Q clock="clk" max="1.234e-9" port="mem_8192x4_dp.out1"/>
					<T_clock_to_Q clock="clk" max="1.234e-9" port="mem_8192x4_dp.out2"/>
					<power method="pin-toggle">
						<port energy_per_toggle="17.9e-12" name="clk"/>
						<static_power power_per_instance="0.0"/>
					</power>
				</pb_type>
				<interconnect>
					<direct input="memory.addr1[12:0]" name="address1" output="mem_8192x4_dp.addr1">
						<delay_constant in_port="memory.addr1[12:0]" max="132e-12" out_port="mem_8192x4_dp.addr1"/>
					</direct>
					<direct input="memory.addr2[12:0]" name="address2" output="mem_8192x4_dp.addr2">
						<delay_constant in_port="memory.addr2[12:0]" max="132e-12" out_port="mem_8192x4_dp.addr2"/>
					</direct>
					<direct input="memory.data[3:0]" name="data1" output="mem_8192x4_dp.data1">
						<delay_constant in_port="memory.data[3:0]" max="132e-12" out_port="mem_8192x4_dp.data1"/>
					</direct>
					<direct input="memory.data[7:4]" name="data2" output="mem_8192x4_dp.data2">
						<delay_constant in_port="memory.data[7:4]" max="132e-12" out_port="mem_8192x4_dp.data2"/>
					</direct>
					<direct input="memory.we1" name="writeen1" output="mem_8192x4_dp.we1">
						<delay_constant in_port="memory.we1" max="132e-12" out_port="mem_8192x4_dp.we1"/>
					</direct>
					<direct input="memory.we2" name="writeen2" output="mem_8192x4_dp.we2">
						<delay_constant in_port="memory.we2" max="132e-12" out_port="mem_8192x4_dp.we2"/>
					</direct>
					<direct input="mem_8192x4_dp.out1" name="dataout1" output="memory.out[3:0]">
						<delay_constant in_port="mem_8192x4_dp.out1" max="40e-12" out_port="memory.out[3:0]"/>
					</direct>
					<direct input="mem_8192x4_dp.out2" name="dataout2" output="memory.out[7:4]">
						<delay_constant in_port="mem_8192x4_dp.out2" max="40e-12" out_port="memory.out[7:4]"/>
					</direct>
					<direct input="memory.clk" name="clk" output="mem_8192x4_dp.clk"/>
				</interconnect>
			</mode>
			<mode name="mem_16384x2_dp">
				<pb_type blif_model=".subckt dual_port_ram" class="memory" name="mem_16384x2_dp" num_pb="1">
					<input name="addr1" num_pins="14" port_class="address1"/>
					<input name="addr2" num_pins="14" port_class="address2"/>
					<input name="data1" num_pins="2" port_class="data_in1"/>
					<input name="data2" num_pins="2" port_class="data_in2"/>
					<input name="we1" num_pins="1" port_class="write_en1"/>
					<input name="we2" num_pins="1" port_class="write_en2"/>
					<output name="out1" num_pins="2" port_class="data_out1"/>
					<output name="out2" num_pins="2" port_class="data_out2"/>
					<clock name="clk" num_pins="1" port_class="clock"/>
					<T_setup clock="clk" port="mem_16384x2_dp.addr1" value="509e-12"/>
					<T_setup clock="clk" port="mem_16384x2_dp.data1" value="509e-12"/>
					<T_setup clock="clk" port="mem_16384x2_dp.we1" value="509e-12"/>
					<T_setup clock="clk" port="mem_16384x2_dp.addr2" value="509e-12"/>
					<T_setup clock="clk" port="mem_16384x2_dp.data2" value="509e-12"/>
					<T_setup clock="clk" port="mem_16384x2_dp.we2" value="509e-12"/>
					<T_clock_to_Q clock="clk" max="1.234e-9" port="mem_16384x2_dp.out1"/>
					<T_clock_to_Q clock="clk" max="1.234e-9" port="mem_16384x2_dp.out2"/>
					<power method="pin-toggle">
						<port energy_per_toggle="17.9e-12" name="clk"/>
						<static_power power_per_instance="0.0"/>
					</power>
				</pb_type>
				<interconnect>
					<direct input="memory.addr1[13:0]" name="address1" output="mem_16384x2_dp.addr1">
						<delay_constant in_port="memory.addr1[13:0]" max="132e-12" out_port="mem_16384x2_dp.addr1"/>
					</direct>
					<direct input="memory.addr2[13:0]" name="address2" output="mem_16384x2_dp.addr2">
						<delay_constant in_port="memory.addr2[13:0]" max="132e-12" out_port="mem_16384x2_dp.addr2"/>
					</direct>
					<direct input="memory.data[1:0]" name="data1" output="mem_16384x2_dp.data1">
						<delay_constant in_port="memory.data[1:0]" max="132e-12" out_port="mem_16384x2_dp.data1"/>
					</direct>
					<direct input="memory.data[3:2]" name="data2" output="mem_16384x2_dp.data2">
						<delay_constant in_port="memory.data[3:2]" max="132e-12" out_port="mem_16384x2_dp.data2"/>
					</direct>
					<direct input="memory.we1" name="writeen1" output="mem_16384x2_dp.we1">
						<delay_constant in_port="memory.we1" max="132e-12" out_port="mem_16384x2_dp.we1"/>
					</direct>
					<direct input="memory.we2" name="writeen2" output="mem_16384x2_dp.we2">
						<delay_constant in_port="memory.we2" max="132e-12" out_port="mem_16384x2_dp.we2"/>
					</direct>
					<direct input="mem_16384x2_dp.out1" name="dataout1" output="memory.out[1:0]">
						<delay_constant in_port="mem_16384x2_dp.out1" max="40e-12" out_port="memory.out[1:0]"/>
					</direct>
					<direct input="mem_16384x2_dp.out2" name="dataout2" output="memory.out[3:2]">
						<delay_constant in_port="mem_16384x2_dp.out2" max="40e-12" out_port="memory.out[3:2]"/>
					</direct>
					<direct input="memory.clk" name="clk" output="mem_16384x2_dp.clk"/>
				</interconnect>
			</mode>
			<mode name="mem_32768x1_dp">
				<pb_type blif_model=".subckt dual_port_ram" class="memory" name="mem_32768x1_dp" num_pb="1">
					<input name="addr1" num_pins="15" port_class="address1"/>
					<input name="addr2" num_pins="15" port_class="address2"/>
					<input name="data1" num_pins="1" port_class="data_in1"/>
					<input name="data2" num_pins="1" port_class="data_in2"/>
					<input name="we1" num_pins="1" port_class="write_en1"/>
					<input name="we2" num_pins="1" port_class="write_en2"/>
					<output name="out1" num_pins="1" port_class="data_out1"/>
					<output name="out2" num_pins="1" port_class="data_out2"/>
					<clock name="clk" num_pins="1" port_class="clock"/>
					<T_setup clock="clk" port="mem_32768x1_dp.addr1" value="509e-12"/>
					<T_setup clock="clk" port="mem_32768x1_dp.data1" value="509e-12"/>
					<T_setup clock="clk" port="mem_32768x1_dp.we1" value="509e-12"/>
					<T_setup clock="clk" port="mem_32768x1_dp.addr2" value="509e-12"/>
					<T_setup clock="clk" port="mem_32768x1_dp.data2" value="509e-12"/>
					<T_setup clock="clk" port="mem_32768x1_dp.we2" value="509e-12"/>
					<T_clock_to_Q clock="clk" max="1.234e-9" port="mem_32768x1_dp.out1"/>
					<T_clock_to_Q clock="clk" max="1.234e-9" port="mem_32768x1_dp.out2"/>
					<power method="pin-toggle">
						<port energy_per_toggle="17.9e-12" name="clk"/>
						<static_power power_per_instance="0.0"/>
					</power>
				</pb_type>
				<interconnect>
					<direct input="memory.addr1[14:0]" name="address1" output="mem_32768x1_dp.addr1">
						<delay_constant in_port="memory.addr1[14:0]" max="132e-12" out_port="mem_32768x1_dp.addr1"/>
					</direct>
					<direct input="memory.addr2[14:0]" name="address2" output="mem_32768x1_dp.addr2">
						<delay_constant in_port="memory.addr2[14:0]" max="132e-12" out_port="mem_32768x1_dp.addr2"/>
					</direct>
					<direct input="memory.data[0:0]" name="data1" output="mem_32768x1_dp.data1">
						<delay_constant in_port="memory.data[0:0]" max="132e-12" out_port="mem_32768x1_dp.data1"/>
					</direct>
					<direct input="memory.data[1:1]" name="data2" output="mem_32768x1_dp.data2">
						<delay_constant in_port="memory.data[1:1]" max="132e-12" out_port="mem_32768x1_dp.data2"/>
					</direct>
					<direct input="memory.we1" name="writeen1" output="mem_32768x1_dp.we1">
						<delay_constant in_port="memory.we1" max="132e-12" out_port="mem_32768x1_dp.we1"/>
					</direct>
					<direct input="memory.we2" name="writeen2" output="mem_32768x1_dp.we2">
						<delay_constant in_port="memory.we2" max="132e-12" out_port="mem_32768x1_dp.we2"/>
					</direct>
					<direct input="mem_32768x1_dp.out1" name="dataout1" output="memory.out[0:0]">
						<delay_constant in_port="mem_32768x1_dp.out1" max="40e-12" out_port="memory.out[0:0]"/>
					</direct>
					<direct input="mem_32768x1_dp.out2" name="dataout2" output="memory.out[1:1]">
						<delay_constant in_port="mem_32768x1_dp.out2" max="40e-12" out_port="memory.out[1:1]"/>
					</direct>
					<direct input="memory.clk" name="clk" output="mem_32768x1_dp.clk"/>
				</interconnect>
			</mode>
			<fc in_type="frac" in_val="0 0 0 0" out_type="frac" out_val="0 0 0 0"/>
			<pinlocations pattern="spread"/>
			<power method="sum-of-children"/>
		</pb_type>
	</complexblocklist>

	<power>
		<local_interconnect C_wire="2.5e-10"/>
		<mux_transistor_size mux_transistor_size="3"/>
		<FF_size FF_size="4"/>
		<LUT_transistor_size LUT_transistor_size="4"/>
	</power>
	<clocks>
		<clock buffer_size="auto" C_wire="2.5e-10"/>
	</clocks>
</architecture>
