<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>pmlib_clk_rate_data_tda3xx.c File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_337a3657cb52d2b7d5c90ad355682353.html">pmlib</a></li><li class="navelem"><a class="el" href="dir_97ab010f9a89b3a9fda6e92297186a61.html">prcm</a></li><li class="navelem"><a class="el" href="dir_c19f409b43d3996bc23eebd1adcbff75.html">V2</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">pmlib_clk_rate_data_tda3xx.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>PMLIB Clock Rate Data Base used by Clock Rate Manager.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;stddef.h&gt;</code><br />
<code>#include &lt;ti/csl/hw_types.h&gt;</code><br />
<code>#include &quot;<a class="el" href="pmhal__vm_8h.html">pmhal_vm.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="pmhal__mm_8h.html">pmhal_mm.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="pmhal__cm_8h.html">pmhal_cm.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="pmhal__clocktree_8h.html">pmhal_clocktree.h</a>&quot;</code><br />
<code>#include &quot;pmlib_clk_rate_data_priv.h&quot;</code><br />
<code>#include &quot;pmhal_prcm.h&quot;</code><br />
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a8c6e1f74767802b10c06aeee45979835"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8c6e1f74767802b10c06aeee45979835"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a8c6e1f74767802b10c06aeee45979835">postDiv_PMHAL_PRCM_DPLL_CORE_266_4_H12_4</a></td></tr>
<tr class="memdesc:a8c6e1f74767802b10c06aeee45979835"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_CORE PMHAL_PRCM_DPLL_POST_DIV_H12 = 4. <br /></td></tr>
<tr class="separator:a8c6e1f74767802b10c06aeee45979835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4559505f2d349be83062b2f5939a7e2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab4559505f2d349be83062b2f5939a7e2"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ab4559505f2d349be83062b2f5939a7e2">PMHAL_PRCM_DPLL_CORE_266_4_H12_4</a></td></tr>
<tr class="memdesc:ab4559505f2d349be83062b2f5939a7e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_CORE, M = 266, N = 4 PMHAL_PRCM_DPLL_POST_DIV_H12 = 4. <br /></td></tr>
<tr class="separator:ab4559505f2d349be83062b2f5939a7e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9abaae90e64d6c9b88d73ddb1b4d515c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9abaae90e64d6c9b88d73ddb1b4d515c"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a9abaae90e64d6c9b88d73ddb1b4d515c">postDiv_PMHAL_PRCM_DPLL_CORE_266_4_H22_5</a></td></tr>
<tr class="memdesc:a9abaae90e64d6c9b88d73ddb1b4d515c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_CORE PMHAL_PRCM_DPLL_POST_DIV_H22 = 5. <br /></td></tr>
<tr class="separator:a9abaae90e64d6c9b88d73ddb1b4d515c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4bd4e8823817f8a6bbeab74f1589536"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae4bd4e8823817f8a6bbeab74f1589536"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ae4bd4e8823817f8a6bbeab74f1589536">PMHAL_PRCM_DPLL_CORE_266_4_H22_5</a></td></tr>
<tr class="memdesc:ae4bd4e8823817f8a6bbeab74f1589536"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_CORE, M = 266, N = 4 PMHAL_PRCM_DPLL_POST_DIV_H22 = 5. <br /></td></tr>
<tr class="separator:ae4bd4e8823817f8a6bbeab74f1589536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cd7de06076cd112d65b161a272e39ea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9cd7de06076cd112d65b161a272e39ea"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a9cd7de06076cd112d65b161a272e39ea">postDiv_PMHAL_PRCM_DPLL_CORE_266_4_H13_44</a></td></tr>
<tr class="memdesc:a9cd7de06076cd112d65b161a272e39ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_CORE PMHAL_PRCM_DPLL_POST_DIV_H13 = 44. <br /></td></tr>
<tr class="separator:a9cd7de06076cd112d65b161a272e39ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc3ddec2893cf55e2b764509a0b955a6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acc3ddec2893cf55e2b764509a0b955a6"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#acc3ddec2893cf55e2b764509a0b955a6">PMHAL_PRCM_DPLL_CORE_266_4_H13_44</a></td></tr>
<tr class="memdesc:acc3ddec2893cf55e2b764509a0b955a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_CORE, M = 266, N = 4 PMHAL_PRCM_DPLL_POST_DIV_H13 = 44. <br /></td></tr>
<tr class="separator:acc3ddec2893cf55e2b764509a0b955a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a002de4f7d4bd91c8e87450ec7a5b9e3e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a002de4f7d4bd91c8e87450ec7a5b9e3e"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a002de4f7d4bd91c8e87450ec7a5b9e3e">postDiv_PMHAL_PRCM_DPLL_CORE_266_4_H23_10</a></td></tr>
<tr class="memdesc:a002de4f7d4bd91c8e87450ec7a5b9e3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_CORE PMHAL_PRCM_DPLL_POST_DIV_H23 = 10. <br /></td></tr>
<tr class="separator:a002de4f7d4bd91c8e87450ec7a5b9e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d0f77adeaeeb1e7648e996525ac1634"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9d0f77adeaeeb1e7648e996525ac1634"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a9d0f77adeaeeb1e7648e996525ac1634">PMHAL_PRCM_DPLL_CORE_266_4_H23_10</a></td></tr>
<tr class="memdesc:a9d0f77adeaeeb1e7648e996525ac1634"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_CORE, M = 266, N = 4 PMHAL_PRCM_DPLL_POST_DIV_H23 = 10. <br /></td></tr>
<tr class="separator:a9d0f77adeaeeb1e7648e996525ac1634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58e1b916070ff453295ead9557a071a2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a58e1b916070ff453295ead9557a071a2"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a58e1b916070ff453295ead9557a071a2">postDiv_PMHAL_PRCM_DPLL_CORE_266_4_H11_8</a></td></tr>
<tr class="memdesc:a58e1b916070ff453295ead9557a071a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_CORE PMHAL_PRCM_DPLL_POST_DIV_H11 = 8. <br /></td></tr>
<tr class="separator:a58e1b916070ff453295ead9557a071a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bfd7f3d5cbdc711edd39c9bb51bda88"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3bfd7f3d5cbdc711edd39c9bb51bda88"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a3bfd7f3d5cbdc711edd39c9bb51bda88">PMHAL_PRCM_DPLL_CORE_266_4_H11_8</a></td></tr>
<tr class="memdesc:a3bfd7f3d5cbdc711edd39c9bb51bda88"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_CORE, M = 266, N = 4 PMHAL_PRCM_DPLL_POST_DIV_H11 = 8. <br /></td></tr>
<tr class="separator:a3bfd7f3d5cbdc711edd39c9bb51bda88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75d23029019448d4e18d35081dd17755"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a75d23029019448d4e18d35081dd17755"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a75d23029019448d4e18d35081dd17755">postDiv_PMHAL_PRCM_DPLL_CORE_266_4_H21_11</a></td></tr>
<tr class="memdesc:a75d23029019448d4e18d35081dd17755"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_CORE PMHAL_PRCM_DPLL_POST_DIV_H21 = 11. <br /></td></tr>
<tr class="separator:a75d23029019448d4e18d35081dd17755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72f3832ab1c83bd94e46d670669406e5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a72f3832ab1c83bd94e46d670669406e5"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a72f3832ab1c83bd94e46d670669406e5">PMHAL_PRCM_DPLL_CORE_266_4_H21_11</a></td></tr>
<tr class="memdesc:a72f3832ab1c83bd94e46d670669406e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_CORE, M = 266, N = 4 PMHAL_PRCM_DPLL_POST_DIV_H21 = 11. <br /></td></tr>
<tr class="separator:a72f3832ab1c83bd94e46d670669406e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a636a8940cdcf8ad5176fd37f823eeda8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a636a8940cdcf8ad5176fd37f823eeda8"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a636a8940cdcf8ad5176fd37f823eeda8">postDiv_PMHAL_PRCM_DPLL_DDR_266_4_H11_8</a></td></tr>
<tr class="memdesc:a636a8940cdcf8ad5176fd37f823eeda8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_DDR PMHAL_PRCM_DPLL_POST_DIV_H11 = 8. <br /></td></tr>
<tr class="separator:a636a8940cdcf8ad5176fd37f823eeda8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52f0fe8d58f83aad552ca87fff3e4353"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a52f0fe8d58f83aad552ca87fff3e4353"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a52f0fe8d58f83aad552ca87fff3e4353">PMHAL_PRCM_DPLL_DDR_266_4_H11_8</a></td></tr>
<tr class="memdesc:a52f0fe8d58f83aad552ca87fff3e4353"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_DDR, M = 266, N = 4 PMHAL_PRCM_DPLL_POST_DIV_H11 = 8. <br /></td></tr>
<tr class="separator:a52f0fe8d58f83aad552ca87fff3e4353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bd6395f0dc60fc0770f6a5e44914207"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1bd6395f0dc60fc0770f6a5e44914207"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a1bd6395f0dc60fc0770f6a5e44914207">postDiv_PMHAL_PRCM_DPLL_DDR_200_4_H11_8</a></td></tr>
<tr class="memdesc:a1bd6395f0dc60fc0770f6a5e44914207"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_DDR PMHAL_PRCM_DPLL_POST_DIV_H11 = 8. <br /></td></tr>
<tr class="separator:a1bd6395f0dc60fc0770f6a5e44914207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a988772e74b9706dee7f0c7998c68394a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a988772e74b9706dee7f0c7998c68394a"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a988772e74b9706dee7f0c7998c68394a">PMHAL_PRCM_DPLL_DDR_200_4_H11_8</a></td></tr>
<tr class="memdesc:a988772e74b9706dee7f0c7998c68394a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_DDR, M = 200, N = 4 PMHAL_PRCM_DPLL_POST_DIV_H11 = 8. <br /></td></tr>
<tr class="separator:a988772e74b9706dee7f0c7998c68394a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3830686c78b2dd756ed6ff4f2c760ea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac3830686c78b2dd756ed6ff4f2c760ea"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ac3830686c78b2dd756ed6ff4f2c760ea">postDiv_PMHAL_PRCM_DPLL_DDR_200_4_M2_2</a></td></tr>
<tr class="memdesc:ac3830686c78b2dd756ed6ff4f2c760ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_DDR PMHAL_PRCM_DPLL_POST_DIV_M2 = 2. <br /></td></tr>
<tr class="separator:ac3830686c78b2dd756ed6ff4f2c760ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c51f127cd329f7820537269d9f06d2f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9c51f127cd329f7820537269d9f06d2f"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a9c51f127cd329f7820537269d9f06d2f">PMHAL_PRCM_DPLL_DDR_200_4_M2_2</a></td></tr>
<tr class="memdesc:a9c51f127cd329f7820537269d9f06d2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_DDR, M = 200, N = 4 PMHAL_PRCM_DPLL_POST_DIV_M2 = 2. <br /></td></tr>
<tr class="separator:a9c51f127cd329f7820537269d9f06d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93703cfd41874ea86d8625772522bf11"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a93703cfd41874ea86d8625772522bf11"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a93703cfd41874ea86d8625772522bf11">postDiv_PMHAL_PRCM_DPLL_DDR_266_4_M2_2</a></td></tr>
<tr class="memdesc:a93703cfd41874ea86d8625772522bf11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_DDR PMHAL_PRCM_DPLL_POST_DIV_M2 = 2. <br /></td></tr>
<tr class="separator:a93703cfd41874ea86d8625772522bf11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47542d5f54a400ba45749539cbe31ec3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a47542d5f54a400ba45749539cbe31ec3"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a47542d5f54a400ba45749539cbe31ec3">PMHAL_PRCM_DPLL_DDR_266_4_M2_2</a></td></tr>
<tr class="memdesc:a47542d5f54a400ba45749539cbe31ec3"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_DDR, M = 266, N = 4 PMHAL_PRCM_DPLL_POST_DIV_M2 = 2. <br /></td></tr>
<tr class="separator:a47542d5f54a400ba45749539cbe31ec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73d4c1d8127f80ad5b5f0f2bfc9480c2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a73d4c1d8127f80ad5b5f0f2bfc9480c2"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a73d4c1d8127f80ad5b5f0f2bfc9480c2">postDiv_PMHAL_PRCM_DPLL_DSP_GMAC_250_4_M3_4</a></td></tr>
<tr class="memdesc:a73d4c1d8127f80ad5b5f0f2bfc9480c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_DSP_GMAC PMHAL_PRCM_DPLL_POST_DIV_M3 = 4. <br /></td></tr>
<tr class="separator:a73d4c1d8127f80ad5b5f0f2bfc9480c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca4869343d80076ede922e17250baacb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aca4869343d80076ede922e17250baacb"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aca4869343d80076ede922e17250baacb">PMHAL_PRCM_DPLL_DSP_GMAC_250_4_M3_4</a></td></tr>
<tr class="memdesc:aca4869343d80076ede922e17250baacb"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_DSP_GMAC, M = 250, N = 4 PMHAL_PRCM_DPLL_POST_DIV_M3 = 4. <br /></td></tr>
<tr class="separator:aca4869343d80076ede922e17250baacb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45632617513da9eb1f9774931aef714e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a45632617513da9eb1f9774931aef714e"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a45632617513da9eb1f9774931aef714e">postDiv_PMHAL_PRCM_DPLL_DSP_GMAC_250_4_H13_4</a></td></tr>
<tr class="memdesc:a45632617513da9eb1f9774931aef714e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_DSP_GMAC PMHAL_PRCM_DPLL_POST_DIV_H13 = 4. <br /></td></tr>
<tr class="separator:a45632617513da9eb1f9774931aef714e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0fd4b75a45b77a21fbc8eb6dc86b7b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad0fd4b75a45b77a21fbc8eb6dc86b7b5"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ad0fd4b75a45b77a21fbc8eb6dc86b7b5">PMHAL_PRCM_DPLL_DSP_GMAC_250_4_H13_4</a></td></tr>
<tr class="memdesc:ad0fd4b75a45b77a21fbc8eb6dc86b7b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_DSP_GMAC, M = 250, N = 4 PMHAL_PRCM_DPLL_POST_DIV_H13 = 4. <br /></td></tr>
<tr class="separator:ad0fd4b75a45b77a21fbc8eb6dc86b7b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60fc797739f3c14f59bd8b259170725b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a60fc797739f3c14f59bd8b259170725b"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a60fc797739f3c14f59bd8b259170725b">postDiv_PMHAL_PRCM_DPLL_DSP_GMAC_250_4_M2_4</a></td></tr>
<tr class="memdesc:a60fc797739f3c14f59bd8b259170725b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_DSP_GMAC PMHAL_PRCM_DPLL_POST_DIV_M2 = 4. <br /></td></tr>
<tr class="separator:a60fc797739f3c14f59bd8b259170725b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4bc0603d53ffc1bba2303fc9d8cacd1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad4bc0603d53ffc1bba2303fc9d8cacd1"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ad4bc0603d53ffc1bba2303fc9d8cacd1">PMHAL_PRCM_DPLL_DSP_GMAC_250_4_M2_4</a></td></tr>
<tr class="memdesc:ad4bc0603d53ffc1bba2303fc9d8cacd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_DSP_GMAC, M = 250, N = 4 PMHAL_PRCM_DPLL_POST_DIV_M2 = 4. <br /></td></tr>
<tr class="separator:ad4bc0603d53ffc1bba2303fc9d8cacd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add50a92b5b0401119c2ac5316ca19509"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="add50a92b5b0401119c2ac5316ca19509"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#add50a92b5b0401119c2ac5316ca19509">postDiv_PMHAL_PRCM_DPLL_DSP_GMAC_250_4_H12_8</a></td></tr>
<tr class="memdesc:add50a92b5b0401119c2ac5316ca19509"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_DSP_GMAC PMHAL_PRCM_DPLL_POST_DIV_H12 = 8. <br /></td></tr>
<tr class="separator:add50a92b5b0401119c2ac5316ca19509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8e1cab1940df9c595a4ca408f01419b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa8e1cab1940df9c595a4ca408f01419b"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aa8e1cab1940df9c595a4ca408f01419b">PMHAL_PRCM_DPLL_DSP_GMAC_250_4_H12_8</a></td></tr>
<tr class="memdesc:aa8e1cab1940df9c595a4ca408f01419b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_DSP_GMAC, M = 250, N = 4 PMHAL_PRCM_DPLL_POST_DIV_H12 = 8. <br /></td></tr>
<tr class="separator:aa8e1cab1940df9c595a4ca408f01419b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e1888503b1ecf0e3264b3b36220670f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2e1888503b1ecf0e3264b3b36220670f"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a2e1888503b1ecf0e3264b3b36220670f">postDiv_PMHAL_PRCM_DPLL_DSP_GMAC_250_4_H11_40</a></td></tr>
<tr class="memdesc:a2e1888503b1ecf0e3264b3b36220670f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_DSP_GMAC PMHAL_PRCM_DPLL_POST_DIV_H11 = 40. <br /></td></tr>
<tr class="separator:a2e1888503b1ecf0e3264b3b36220670f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94e70d7690d135c82b4b081ef068d7f2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a94e70d7690d135c82b4b081ef068d7f2"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a94e70d7690d135c82b4b081ef068d7f2">PMHAL_PRCM_DPLL_DSP_GMAC_250_4_H11_40</a></td></tr>
<tr class="memdesc:a94e70d7690d135c82b4b081ef068d7f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_DSP_GMAC, M = 250, N = 4 PMHAL_PRCM_DPLL_POST_DIV_H11 = 40. <br /></td></tr>
<tr class="separator:a94e70d7690d135c82b4b081ef068d7f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76ec637740a481436b78fdf7d4a058cf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a76ec637740a481436b78fdf7d4a058cf"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a76ec637740a481436b78fdf7d4a058cf">postDiv_PMHAL_PRCM_DPLL_DSP_GMAC_250_4_H14_25</a></td></tr>
<tr class="memdesc:a76ec637740a481436b78fdf7d4a058cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_DSP_GMAC PMHAL_PRCM_DPLL_POST_DIV_H14 = 25. <br /></td></tr>
<tr class="separator:a76ec637740a481436b78fdf7d4a058cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0899827ea885355d7032dc2f76ee3b1d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0899827ea885355d7032dc2f76ee3b1d"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a0899827ea885355d7032dc2f76ee3b1d">PMHAL_PRCM_DPLL_DSP_GMAC_250_4_H14_25</a></td></tr>
<tr class="memdesc:a0899827ea885355d7032dc2f76ee3b1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_DSP_GMAC, M = 250, N = 4 PMHAL_PRCM_DPLL_POST_DIV_H14 = 25. <br /></td></tr>
<tr class="separator:a0899827ea885355d7032dc2f76ee3b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b6c9380ca305152662896b7646d38b7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9b6c9380ca305152662896b7646d38b7"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a9b6c9380ca305152662896b7646d38b7">postDiv_PMHAL_PRCM_DPLL_PER_192_4_H12_8</a></td></tr>
<tr class="memdesc:a9b6c9380ca305152662896b7646d38b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_PER PMHAL_PRCM_DPLL_POST_DIV_H12 = 8. <br /></td></tr>
<tr class="separator:a9b6c9380ca305152662896b7646d38b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5a148bb8b1119d81e5a97046cf9d1e5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac5a148bb8b1119d81e5a97046cf9d1e5"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ac5a148bb8b1119d81e5a97046cf9d1e5">PMHAL_PRCM_DPLL_PER_192_4_H12_8</a></td></tr>
<tr class="memdesc:ac5a148bb8b1119d81e5a97046cf9d1e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_PER, M = 192, N = 4 PMHAL_PRCM_DPLL_POST_DIV_H12 = 8. <br /></td></tr>
<tr class="separator:ac5a148bb8b1119d81e5a97046cf9d1e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5678cf6d670334f87f8c184dfb803cc8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5678cf6d670334f87f8c184dfb803cc8"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a5678cf6d670334f87f8c184dfb803cc8">postDiv_PMHAL_PRCM_DPLL_PER_192_4_M2_8</a></td></tr>
<tr class="memdesc:a5678cf6d670334f87f8c184dfb803cc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_PER PMHAL_PRCM_DPLL_POST_DIV_M2 = 8. <br /></td></tr>
<tr class="separator:a5678cf6d670334f87f8c184dfb803cc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c13f1ea43e74fd942dbe220fa0e36f4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2c13f1ea43e74fd942dbe220fa0e36f4"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a2c13f1ea43e74fd942dbe220fa0e36f4">PMHAL_PRCM_DPLL_PER_192_4_M2_8</a></td></tr>
<tr class="memdesc:a2c13f1ea43e74fd942dbe220fa0e36f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_PER, M = 192, N = 4 PMHAL_PRCM_DPLL_POST_DIV_M2 = 8. <br /></td></tr>
<tr class="separator:a2c13f1ea43e74fd942dbe220fa0e36f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adef1bce323654561cfe28a22041b3024"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adef1bce323654561cfe28a22041b3024"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#adef1bce323654561cfe28a22041b3024">postDiv_PMHAL_PRCM_DPLL_PER_192_4_M2X2_8</a></td></tr>
<tr class="memdesc:adef1bce323654561cfe28a22041b3024"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_PER PMHAL_PRCM_DPLL_POST_DIV_M2X2 = 8. <br /></td></tr>
<tr class="separator:adef1bce323654561cfe28a22041b3024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a337c6f7809ac98295748a36c4f98ec10"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a337c6f7809ac98295748a36c4f98ec10"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a337c6f7809ac98295748a36c4f98ec10">PMHAL_PRCM_DPLL_PER_192_4_M2X2_8</a></td></tr>
<tr class="memdesc:a337c6f7809ac98295748a36c4f98ec10"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_PER, M = 192, N = 4 PMHAL_PRCM_DPLL_POST_DIV_M2X2 = 8. <br /></td></tr>
<tr class="separator:a337c6f7809ac98295748a36c4f98ec10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a045c06cc95a1c5e87d137361545a181c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a045c06cc95a1c5e87d137361545a181c"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a045c06cc95a1c5e87d137361545a181c">postDiv_PMHAL_PRCM_DPLL_PER_192_4_H13_12</a></td></tr>
<tr class="memdesc:a045c06cc95a1c5e87d137361545a181c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_PER PMHAL_PRCM_DPLL_POST_DIV_H13 = 12. <br /></td></tr>
<tr class="separator:a045c06cc95a1c5e87d137361545a181c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e864108dc4d19f77e736295c9e0883d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8e864108dc4d19f77e736295c9e0883d"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a8e864108dc4d19f77e736295c9e0883d">PMHAL_PRCM_DPLL_PER_192_4_H13_12</a></td></tr>
<tr class="memdesc:a8e864108dc4d19f77e736295c9e0883d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_PER, M = 192, N = 4 PMHAL_PRCM_DPLL_POST_DIV_H13 = 12. <br /></td></tr>
<tr class="separator:a8e864108dc4d19f77e736295c9e0883d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af480a9e8972e27567074aee664a947a0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af480a9e8972e27567074aee664a947a0"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#af480a9e8972e27567074aee664a947a0">postDiv_PMHAL_PRCM_DPLL_PER_192_4_H14_4</a></td></tr>
<tr class="memdesc:af480a9e8972e27567074aee664a947a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_PER PMHAL_PRCM_DPLL_POST_DIV_H14 = 4. <br /></td></tr>
<tr class="separator:af480a9e8972e27567074aee664a947a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaaef690f59a9be74589578bfc5682a6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acaaef690f59a9be74589578bfc5682a6"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#acaaef690f59a9be74589578bfc5682a6">PMHAL_PRCM_DPLL_PER_192_4_H14_4</a></td></tr>
<tr class="memdesc:acaaef690f59a9be74589578bfc5682a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_PER, M = 192, N = 4 PMHAL_PRCM_DPLL_POST_DIV_H14 = 4. <br /></td></tr>
<tr class="separator:acaaef690f59a9be74589578bfc5682a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dccbed95cdb5ccd59a22e16c22817be"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3dccbed95cdb5ccd59a22e16c22817be"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a3dccbed95cdb5ccd59a22e16c22817be">postDiv_PMHAL_PRCM_DPLL_EVE_VID_DSP_222_4_M2_3</a></td></tr>
<tr class="memdesc:a3dccbed95cdb5ccd59a22e16c22817be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_EVE_VID_DSP PMHAL_PRCM_DPLL_POST_DIV_M2 = 3. <br /></td></tr>
<tr class="separator:a3dccbed95cdb5ccd59a22e16c22817be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3ae121f51ebe29119c9722768f70eb5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab3ae121f51ebe29119c9722768f70eb5"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ab3ae121f51ebe29119c9722768f70eb5">PMHAL_PRCM_DPLL_EVE_VID_DSP_222_4_M2_3</a></td></tr>
<tr class="memdesc:ab3ae121f51ebe29119c9722768f70eb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_EVE_VID_DSP, M = 222, N = 4 PMHAL_PRCM_DPLL_POST_DIV_M2 = 3. <br /></td></tr>
<tr class="separator:ab3ae121f51ebe29119c9722768f70eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40d6992a6d241dc882947e5bc2121602"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a40d6992a6d241dc882947e5bc2121602"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a40d6992a6d241dc882947e5bc2121602">PMHAL_PRCM_CLK_CRC_L3_GICLK_266000000_divSel</a> []</td></tr>
<tr class="memdesc:a40d6992a6d241dc882947e5bc2121602"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_CRC_L3_GICLK run at 266000000 Hz. <br /></td></tr>
<tr class="separator:a40d6992a6d241dc882947e5bc2121602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3cdbef7fee3a93f5f21e7844c31a261"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae3cdbef7fee3a93f5f21e7844c31a261"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ae3cdbef7fee3a93f5f21e7844c31a261">PMHAL_PRCM_CLK_SR_CORE_SYS_GFCLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:ae3cdbef7fee3a93f5f21e7844c31a261"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_SR_CORE_SYS_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:ae3cdbef7fee3a93f5f21e7844c31a261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa93903501028451534ecd085671e6a33"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa93903501028451534ecd085671e6a33"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aa93903501028451534ecd085671e6a33">PMHAL_PRCM_CLK_SR_DSPEVE_SYS_GFCLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:aa93903501028451534ecd085671e6a33"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_SR_DSPEVE_SYS_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:aa93903501028451534ecd085671e6a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43f40042e3e2ec7a0a5a3392a6d3f1a1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a43f40042e3e2ec7a0a5a3392a6d3f1a1"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a43f40042e3e2ec7a0a5a3392a6d3f1a1">PMHAL_PRCM_CLK_DSP1_GFCLK_500000000_muxSel</a> []</td></tr>
<tr class="memdesc:a43f40042e3e2ec7a0a5a3392a6d3f1a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_DSP1_GFCLK run at 500000000 Hz. <br /></td></tr>
<tr class="separator:a43f40042e3e2ec7a0a5a3392a6d3f1a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a674d45f189bc3382b3d63bda6e23b18b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a674d45f189bc3382b3d63bda6e23b18b"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a674d45f189bc3382b3d63bda6e23b18b">PMHAL_PRCM_CLK_DSP2_GFCLK_500000000_muxSel</a> []</td></tr>
<tr class="memdesc:a674d45f189bc3382b3d63bda6e23b18b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_DSP2_GFCLK run at 500000000 Hz. <br /></td></tr>
<tr class="separator:a674d45f189bc3382b3d63bda6e23b18b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad30c848bae958d2ca783b27649afc004"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad30c848bae958d2ca783b27649afc004"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ad30c848bae958d2ca783b27649afc004">PMHAL_PRCM_CLK_DSS_L3_GICLK_266000000_divSel</a> []</td></tr>
<tr class="memdesc:ad30c848bae958d2ca783b27649afc004"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_DSS_L3_GICLK run at 266000000 Hz. <br /></td></tr>
<tr class="separator:ad30c848bae958d2ca783b27649afc004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a6c15a930ad9006e4543374d9b58193"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6a6c15a930ad9006e4543374d9b58193"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a6a6c15a930ad9006e4543374d9b58193">PMHAL_PRCM_CLK_DSS_L4_GICLK_133000000_divSel</a> []</td></tr>
<tr class="memdesc:a6a6c15a930ad9006e4543374d9b58193"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_DSS_L4_GICLK run at 133000000 Hz. <br /></td></tr>
<tr class="separator:a6a6c15a930ad9006e4543374d9b58193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed7e8526956986fdc0710cc2d3dee19f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aed7e8526956986fdc0710cc2d3dee19f"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aed7e8526956986fdc0710cc2d3dee19f">PMHAL_PRCM_CLK_EMIF_L3_GICLK_266000000_divSel</a> []</td></tr>
<tr class="memdesc:aed7e8526956986fdc0710cc2d3dee19f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_EMIF_L3_GICLK run at 266000000 Hz. <br /></td></tr>
<tr class="separator:aed7e8526956986fdc0710cc2d3dee19f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55d0e6bbb7ad7b264f441caa19bfe947"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a55d0e6bbb7ad7b264f441caa19bfe947"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a55d0e6bbb7ad7b264f441caa19bfe947">PMHAL_PRCM_CLK_EVE1_GFCLK_500000000_muxSel</a> []</td></tr>
<tr class="memdesc:a55d0e6bbb7ad7b264f441caa19bfe947"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_EVE1_GFCLK run at 500000000 Hz. <br /></td></tr>
<tr class="separator:a55d0e6bbb7ad7b264f441caa19bfe947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a229ed4d9c6a8c19eb9afb94fb3ec7f65"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a229ed4d9c6a8c19eb9afb94fb3ec7f65"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a229ed4d9c6a8c19eb9afb94fb3ec7f65">PMHAL_PRCM_CLK_GMAC_RFT_CLK_266000000_muxSel</a> []</td></tr>
<tr class="memdesc:a229ed4d9c6a8c19eb9afb94fb3ec7f65"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_GMAC_RFT_CLK run at 266000000 Hz. <br /></td></tr>
<tr class="separator:a229ed4d9c6a8c19eb9afb94fb3ec7f65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff5a113891e691654e2ac84b074abc77"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aff5a113891e691654e2ac84b074abc77"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aff5a113891e691654e2ac84b074abc77">PMHAL_PRCM_CLK_GMAC_RFT_CLK_266000000_divSel</a> []</td></tr>
<tr class="memdesc:aff5a113891e691654e2ac84b074abc77"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_GMAC_RFT_CLK run at 266000000 Hz. <br /></td></tr>
<tr class="separator:aff5a113891e691654e2ac84b074abc77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16314b39aead72958c7a7e0d46540da9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a16314b39aead72958c7a7e0d46540da9"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a16314b39aead72958c7a7e0d46540da9">PMHAL_PRCM_CLK_RMII_50MHZ_CLK_50000000_muxSel</a> []</td></tr>
<tr class="memdesc:a16314b39aead72958c7a7e0d46540da9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_RMII_50MHZ_CLK run at 50000000 Hz. <br /></td></tr>
<tr class="separator:a16314b39aead72958c7a7e0d46540da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55e411ca382cc9cdc6d982b942f24d14"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a55e411ca382cc9cdc6d982b942f24d14"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a55e411ca382cc9cdc6d982b942f24d14">PMHAL_PRCM_CLK_RGMII_5MHZ_CLK_5000000_muxSel</a> []</td></tr>
<tr class="memdesc:a55e411ca382cc9cdc6d982b942f24d14"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_RGMII_5MHZ_CLK run at 5000000 Hz. <br /></td></tr>
<tr class="separator:a55e411ca382cc9cdc6d982b942f24d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c9fc1325a7d26aec400536ae24f2c06"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c9fc1325a7d26aec400536ae24f2c06"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a1c9fc1325a7d26aec400536ae24f2c06">PMHAL_PRCM_CLK_MCASP1_AHCLKR_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a1c9fc1325a7d26aec400536ae24f2c06"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP1_AHCLKR run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a1c9fc1325a7d26aec400536ae24f2c06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93b8f953726fb0dc261c5c829bc7eeef"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a93b8f953726fb0dc261c5c829bc7eeef"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a93b8f953726fb0dc261c5c829bc7eeef">PMHAL_PRCM_CLK_MCASP1_AHCLKR_20000000_divSel</a> []</td></tr>
<tr class="memdesc:a93b8f953726fb0dc261c5c829bc7eeef"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP1_AHCLKR run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a93b8f953726fb0dc261c5c829bc7eeef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fc3f633cbe85136e85800ab953b766d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4fc3f633cbe85136e85800ab953b766d"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a4fc3f633cbe85136e85800ab953b766d">PMHAL_PRCM_CLK_MCASP1_AHCLKR_10000000_muxSel</a> []</td></tr>
<tr class="memdesc:a4fc3f633cbe85136e85800ab953b766d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP1_AHCLKR run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a4fc3f633cbe85136e85800ab953b766d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adda63dc99654b503d0b9425e282eac71"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adda63dc99654b503d0b9425e282eac71"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#adda63dc99654b503d0b9425e282eac71">PMHAL_PRCM_CLK_MCASP1_AHCLKR_10000000_divSel</a> []</td></tr>
<tr class="memdesc:adda63dc99654b503d0b9425e282eac71"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP1_AHCLKR run at 10000000 Hz. <br /></td></tr>
<tr class="separator:adda63dc99654b503d0b9425e282eac71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95faf58111418136d6e4850fe2df300f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a95faf58111418136d6e4850fe2df300f"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a95faf58111418136d6e4850fe2df300f">PMHAL_PRCM_CLK_MCASP1_AHCLKR_24000000_muxSel</a> []</td></tr>
<tr class="memdesc:a95faf58111418136d6e4850fe2df300f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP1_AHCLKR run at 24000000 Hz. <br /></td></tr>
<tr class="separator:a95faf58111418136d6e4850fe2df300f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af84057df29f71c02f1c39c87cd352168"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af84057df29f71c02f1c39c87cd352168"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#af84057df29f71c02f1c39c87cd352168">PMHAL_PRCM_CLK_MCASP1_AHCLKX_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:af84057df29f71c02f1c39c87cd352168"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP1_AHCLKX run at 20000000 Hz. <br /></td></tr>
<tr class="separator:af84057df29f71c02f1c39c87cd352168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a48c4bee7b776f54c16323cc634613c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7a48c4bee7b776f54c16323cc634613c"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a7a48c4bee7b776f54c16323cc634613c">PMHAL_PRCM_CLK_MCASP1_AHCLKX_20000000_divSel</a> []</td></tr>
<tr class="memdesc:a7a48c4bee7b776f54c16323cc634613c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP1_AHCLKX run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a7a48c4bee7b776f54c16323cc634613c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aa0e5b3a35555d5e1c66ba64dc43472"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0aa0e5b3a35555d5e1c66ba64dc43472"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a0aa0e5b3a35555d5e1c66ba64dc43472">PMHAL_PRCM_CLK_MCASP1_AHCLKX_10000000_muxSel</a> []</td></tr>
<tr class="memdesc:a0aa0e5b3a35555d5e1c66ba64dc43472"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP1_AHCLKX run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a0aa0e5b3a35555d5e1c66ba64dc43472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad56259c377ad5b0c8b975ba2b0e1d4f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aad56259c377ad5b0c8b975ba2b0e1d4f"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aad56259c377ad5b0c8b975ba2b0e1d4f">PMHAL_PRCM_CLK_MCASP1_AHCLKX_10000000_divSel</a> []</td></tr>
<tr class="memdesc:aad56259c377ad5b0c8b975ba2b0e1d4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP1_AHCLKX run at 10000000 Hz. <br /></td></tr>
<tr class="separator:aad56259c377ad5b0c8b975ba2b0e1d4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacb8f98f0ffe5d650d56317e553b1393"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aacb8f98f0ffe5d650d56317e553b1393"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aacb8f98f0ffe5d650d56317e553b1393">PMHAL_PRCM_CLK_MCASP1_AHCLKX_24000000_muxSel</a> []</td></tr>
<tr class="memdesc:aacb8f98f0ffe5d650d56317e553b1393"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP1_AHCLKX run at 24000000 Hz. <br /></td></tr>
<tr class="separator:aacb8f98f0ffe5d650d56317e553b1393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17c5cd0cecceb28918bba97f5c68947f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a17c5cd0cecceb28918bba97f5c68947f"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a17c5cd0cecceb28918bba97f5c68947f">PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a17c5cd0cecceb28918bba97f5c68947f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a17c5cd0cecceb28918bba97f5c68947f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5677b1eb2c6e14e7476eb0839af828fc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5677b1eb2c6e14e7476eb0839af828fc"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a5677b1eb2c6e14e7476eb0839af828fc">PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK_20000000_divSel</a> []</td></tr>
<tr class="memdesc:a5677b1eb2c6e14e7476eb0839af828fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a5677b1eb2c6e14e7476eb0839af828fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47bf535430ab5283f28393610ebb64b0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a47bf535430ab5283f28393610ebb64b0"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a47bf535430ab5283f28393610ebb64b0">PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK_10000000_muxSel</a> []</td></tr>
<tr class="memdesc:a47bf535430ab5283f28393610ebb64b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a47bf535430ab5283f28393610ebb64b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36c8dda001ae5ffe8093e845e2b6d0c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a36c8dda001ae5ffe8093e845e2b6d0c1"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a36c8dda001ae5ffe8093e845e2b6d0c1">PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK_10000000_divSel</a> []</td></tr>
<tr class="memdesc:a36c8dda001ae5ffe8093e845e2b6d0c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a36c8dda001ae5ffe8093e845e2b6d0c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a314ebfb903f62de990d2c9bd0d9d5640"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a314ebfb903f62de990d2c9bd0d9d5640"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a314ebfb903f62de990d2c9bd0d9d5640">PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK_5000000_muxSel</a> []</td></tr>
<tr class="memdesc:a314ebfb903f62de990d2c9bd0d9d5640"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK run at 5000000 Hz. <br /></td></tr>
<tr class="separator:a314ebfb903f62de990d2c9bd0d9d5640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ff05367d19da87499ea93df92d4c4aa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4ff05367d19da87499ea93df92d4c4aa"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a4ff05367d19da87499ea93df92d4c4aa">PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK_5000000_divSel</a> []</td></tr>
<tr class="memdesc:a4ff05367d19da87499ea93df92d4c4aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK run at 5000000 Hz. <br /></td></tr>
<tr class="separator:a4ff05367d19da87499ea93df92d4c4aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5507c0c0f1d3098559dff181a592774"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac5507c0c0f1d3098559dff181a592774"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ac5507c0c0f1d3098559dff181a592774">PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK_2500000_muxSel</a> []</td></tr>
<tr class="memdesc:ac5507c0c0f1d3098559dff181a592774"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK run at 2500000 Hz. <br /></td></tr>
<tr class="separator:ac5507c0c0f1d3098559dff181a592774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf3ca2c5340fafe6b83e83e574a95d04"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abf3ca2c5340fafe6b83e83e574a95d04"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#abf3ca2c5340fafe6b83e83e574a95d04">PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK_2500000_divSel</a> []</td></tr>
<tr class="memdesc:abf3ca2c5340fafe6b83e83e574a95d04"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK run at 2500000 Hz. <br /></td></tr>
<tr class="separator:abf3ca2c5340fafe6b83e83e574a95d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6403f910054f357c2ebafb37d68b3dd9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6403f910054f357c2ebafb37d68b3dd9"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a6403f910054f357c2ebafb37d68b3dd9">PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK_133000000_muxSel</a> []</td></tr>
<tr class="memdesc:a6403f910054f357c2ebafb37d68b3dd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK run at 133000000 Hz. <br /></td></tr>
<tr class="separator:a6403f910054f357c2ebafb37d68b3dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba56aa79f1e2288d88f192715dbfa92e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aba56aa79f1e2288d88f192715dbfa92e"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aba56aa79f1e2288d88f192715dbfa92e">PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK_133000000_divSel</a> []</td></tr>
<tr class="memdesc:aba56aa79f1e2288d88f192715dbfa92e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK run at 133000000 Hz. <br /></td></tr>
<tr class="separator:aba56aa79f1e2288d88f192715dbfa92e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a489512089d50afc354a83af809530569"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a489512089d50afc354a83af809530569"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a489512089d50afc354a83af809530569">PMHAL_PRCM_CLK_TIMER5_GFCLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a489512089d50afc354a83af809530569"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER5_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a489512089d50afc354a83af809530569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b607ca7435462ce5bbe02e7aed7f757"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3b607ca7435462ce5bbe02e7aed7f757"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a3b607ca7435462ce5bbe02e7aed7f757">PMHAL_PRCM_CLK_TIMER5_GFCLK_20000000_divSel</a> []</td></tr>
<tr class="memdesc:a3b607ca7435462ce5bbe02e7aed7f757"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER5_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a3b607ca7435462ce5bbe02e7aed7f757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade14bdba21b5c31e4b1ad21087e1fcf7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ade14bdba21b5c31e4b1ad21087e1fcf7"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ade14bdba21b5c31e4b1ad21087e1fcf7">PMHAL_PRCM_CLK_TIMER5_GFCLK_10000000_muxSel</a> []</td></tr>
<tr class="memdesc:ade14bdba21b5c31e4b1ad21087e1fcf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER5_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:ade14bdba21b5c31e4b1ad21087e1fcf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40e0f1294db70abd34b5de519427903f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a40e0f1294db70abd34b5de519427903f"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a40e0f1294db70abd34b5de519427903f">PMHAL_PRCM_CLK_TIMER5_GFCLK_10000000_divSel</a> []</td></tr>
<tr class="memdesc:a40e0f1294db70abd34b5de519427903f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER5_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a40e0f1294db70abd34b5de519427903f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae29fbe6fe35c202147951e5a6770e0c3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae29fbe6fe35c202147951e5a6770e0c3"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ae29fbe6fe35c202147951e5a6770e0c3">PMHAL_PRCM_CLK_TIMER5_GFCLK_32786_muxSel</a> []</td></tr>
<tr class="memdesc:ae29fbe6fe35c202147951e5a6770e0c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER5_GFCLK run at 32786 Hz. <br /></td></tr>
<tr class="separator:ae29fbe6fe35c202147951e5a6770e0c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab414223fa041a947ff6c5ab685cc7bae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab414223fa041a947ff6c5ab685cc7bae"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ab414223fa041a947ff6c5ab685cc7bae">PMHAL_PRCM_CLK_TIMER5_GFCLK_22579200_muxSel</a> []</td></tr>
<tr class="memdesc:ab414223fa041a947ff6c5ab685cc7bae"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER5_GFCLK run at 22579200 Hz. <br /></td></tr>
<tr class="separator:ab414223fa041a947ff6c5ab685cc7bae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a025858fc9d45dc08d4eb9a926559892f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a025858fc9d45dc08d4eb9a926559892f"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a025858fc9d45dc08d4eb9a926559892f">PMHAL_PRCM_CLK_TIMER6_GFCLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a025858fc9d45dc08d4eb9a926559892f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER6_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a025858fc9d45dc08d4eb9a926559892f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bba916475630dbabd6f8f404ba903e0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3bba916475630dbabd6f8f404ba903e0"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a3bba916475630dbabd6f8f404ba903e0">PMHAL_PRCM_CLK_TIMER6_GFCLK_20000000_divSel</a> []</td></tr>
<tr class="memdesc:a3bba916475630dbabd6f8f404ba903e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER6_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a3bba916475630dbabd6f8f404ba903e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f43f76a7aa13bf3f18cbc7d616de3f1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8f43f76a7aa13bf3f18cbc7d616de3f1"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a8f43f76a7aa13bf3f18cbc7d616de3f1">PMHAL_PRCM_CLK_TIMER6_GFCLK_10000000_muxSel</a> []</td></tr>
<tr class="memdesc:a8f43f76a7aa13bf3f18cbc7d616de3f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER6_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a8f43f76a7aa13bf3f18cbc7d616de3f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2508dc934cfcccc50fe5ca65aea0f7a3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2508dc934cfcccc50fe5ca65aea0f7a3"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a2508dc934cfcccc50fe5ca65aea0f7a3">PMHAL_PRCM_CLK_TIMER6_GFCLK_10000000_divSel</a> []</td></tr>
<tr class="memdesc:a2508dc934cfcccc50fe5ca65aea0f7a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER6_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a2508dc934cfcccc50fe5ca65aea0f7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6cb2ad1e9193721ede520510bbf4779"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad6cb2ad1e9193721ede520510bbf4779"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ad6cb2ad1e9193721ede520510bbf4779">PMHAL_PRCM_CLK_TIMER6_GFCLK_32786_muxSel</a> []</td></tr>
<tr class="memdesc:ad6cb2ad1e9193721ede520510bbf4779"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER6_GFCLK run at 32786 Hz. <br /></td></tr>
<tr class="separator:ad6cb2ad1e9193721ede520510bbf4779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6635edcd924247b161d6d43b00d2d431"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6635edcd924247b161d6d43b00d2d431"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a6635edcd924247b161d6d43b00d2d431">PMHAL_PRCM_CLK_TIMER6_GFCLK_22579200_muxSel</a> []</td></tr>
<tr class="memdesc:a6635edcd924247b161d6d43b00d2d431"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER6_GFCLK run at 22579200 Hz. <br /></td></tr>
<tr class="separator:a6635edcd924247b161d6d43b00d2d431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52847e15ff6267328f44cfcfe10b49ce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a52847e15ff6267328f44cfcfe10b49ce"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a52847e15ff6267328f44cfcfe10b49ce">PMHAL_PRCM_CLK_TIMER7_GFCLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a52847e15ff6267328f44cfcfe10b49ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER7_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a52847e15ff6267328f44cfcfe10b49ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01c4c8da456fdf109943cd5eb76cc929"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a01c4c8da456fdf109943cd5eb76cc929"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a01c4c8da456fdf109943cd5eb76cc929">PMHAL_PRCM_CLK_TIMER7_GFCLK_20000000_divSel</a> []</td></tr>
<tr class="memdesc:a01c4c8da456fdf109943cd5eb76cc929"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER7_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a01c4c8da456fdf109943cd5eb76cc929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05e61333976c6f5f6be16483c5cdba5a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a05e61333976c6f5f6be16483c5cdba5a"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a05e61333976c6f5f6be16483c5cdba5a">PMHAL_PRCM_CLK_TIMER7_GFCLK_10000000_muxSel</a> []</td></tr>
<tr class="memdesc:a05e61333976c6f5f6be16483c5cdba5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER7_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a05e61333976c6f5f6be16483c5cdba5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a5ccac36451c4aca1c8758a3bc83f70"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a5ccac36451c4aca1c8758a3bc83f70"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a3a5ccac36451c4aca1c8758a3bc83f70">PMHAL_PRCM_CLK_TIMER7_GFCLK_10000000_divSel</a> []</td></tr>
<tr class="memdesc:a3a5ccac36451c4aca1c8758a3bc83f70"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER7_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a3a5ccac36451c4aca1c8758a3bc83f70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab372a0e96746f5ae3924494e5ba423b3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab372a0e96746f5ae3924494e5ba423b3"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ab372a0e96746f5ae3924494e5ba423b3">PMHAL_PRCM_CLK_TIMER7_GFCLK_32786_muxSel</a> []</td></tr>
<tr class="memdesc:ab372a0e96746f5ae3924494e5ba423b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER7_GFCLK run at 32786 Hz. <br /></td></tr>
<tr class="separator:ab372a0e96746f5ae3924494e5ba423b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a5e9af075126e8a5983d9fe6605d1a8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9a5e9af075126e8a5983d9fe6605d1a8"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a9a5e9af075126e8a5983d9fe6605d1a8">PMHAL_PRCM_CLK_TIMER7_GFCLK_22579200_muxSel</a> []</td></tr>
<tr class="memdesc:a9a5e9af075126e8a5983d9fe6605d1a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER7_GFCLK run at 22579200 Hz. <br /></td></tr>
<tr class="separator:a9a5e9af075126e8a5983d9fe6605d1a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3e84cce9b121ed844965a80211fe2e5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac3e84cce9b121ed844965a80211fe2e5"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ac3e84cce9b121ed844965a80211fe2e5">PMHAL_PRCM_CLK_TIMER8_GFCLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:ac3e84cce9b121ed844965a80211fe2e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER8_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:ac3e84cce9b121ed844965a80211fe2e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07232f8f4802070d67f0ab49cd6f5925"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a07232f8f4802070d67f0ab49cd6f5925"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a07232f8f4802070d67f0ab49cd6f5925">PMHAL_PRCM_CLK_TIMER8_GFCLK_20000000_divSel</a> []</td></tr>
<tr class="memdesc:a07232f8f4802070d67f0ab49cd6f5925"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER8_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a07232f8f4802070d67f0ab49cd6f5925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60b12def119e77c02fbb50f40fc7162f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a60b12def119e77c02fbb50f40fc7162f"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a60b12def119e77c02fbb50f40fc7162f">PMHAL_PRCM_CLK_TIMER8_GFCLK_10000000_muxSel</a> []</td></tr>
<tr class="memdesc:a60b12def119e77c02fbb50f40fc7162f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER8_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a60b12def119e77c02fbb50f40fc7162f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceea1afa2abc848ca9d875fa96a5b13c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aceea1afa2abc848ca9d875fa96a5b13c"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aceea1afa2abc848ca9d875fa96a5b13c">PMHAL_PRCM_CLK_TIMER8_GFCLK_10000000_divSel</a> []</td></tr>
<tr class="memdesc:aceea1afa2abc848ca9d875fa96a5b13c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER8_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:aceea1afa2abc848ca9d875fa96a5b13c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac040bced181a49d7f5e3250f0353c013"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac040bced181a49d7f5e3250f0353c013"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ac040bced181a49d7f5e3250f0353c013">PMHAL_PRCM_CLK_TIMER8_GFCLK_32786_muxSel</a> []</td></tr>
<tr class="memdesc:ac040bced181a49d7f5e3250f0353c013"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER8_GFCLK run at 32786 Hz. <br /></td></tr>
<tr class="separator:ac040bced181a49d7f5e3250f0353c013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a133107fde61ae9964aeec43e1937a8eb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a133107fde61ae9964aeec43e1937a8eb"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a133107fde61ae9964aeec43e1937a8eb">PMHAL_PRCM_CLK_TIMER8_GFCLK_22579200_muxSel</a> []</td></tr>
<tr class="memdesc:a133107fde61ae9964aeec43e1937a8eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER8_GFCLK run at 22579200 Hz. <br /></td></tr>
<tr class="separator:a133107fde61ae9964aeec43e1937a8eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d20865c47b8887d61beab1a0fa1bce2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4d20865c47b8887d61beab1a0fa1bce2"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a4d20865c47b8887d61beab1a0fa1bce2">PMHAL_PRCM_CLK_IPU1_GFCLK_212800000_muxSel</a> []</td></tr>
<tr class="memdesc:a4d20865c47b8887d61beab1a0fa1bce2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_IPU1_GFCLK run at 212800000 Hz. <br /></td></tr>
<tr class="separator:a4d20865c47b8887d61beab1a0fa1bce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af96a6e96f5112049d7243dd01a58df7e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af96a6e96f5112049d7243dd01a58df7e"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#af96a6e96f5112049d7243dd01a58df7e">PMHAL_PRCM_CLK_L3INIT_L3_GICLK_266000000_divSel</a> []</td></tr>
<tr class="memdesc:af96a6e96f5112049d7243dd01a58df7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L3INIT_L3_GICLK run at 266000000 Hz. <br /></td></tr>
<tr class="separator:af96a6e96f5112049d7243dd01a58df7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab01cdb6bfe30dcd910180c96e5d4aa8f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab01cdb6bfe30dcd910180c96e5d4aa8f"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ab01cdb6bfe30dcd910180c96e5d4aa8f">PMHAL_PRCM_CLK_L3INSTR_TS_GCLK_2500000_muxSel</a> []</td></tr>
<tr class="memdesc:ab01cdb6bfe30dcd910180c96e5d4aa8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_L3INSTR_TS_GCLK run at 2500000 Hz. <br /></td></tr>
<tr class="separator:ab01cdb6bfe30dcd910180c96e5d4aa8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad97381408d77b6c3a2f53bcf7376a048"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad97381408d77b6c3a2f53bcf7376a048"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ad97381408d77b6c3a2f53bcf7376a048">PMHAL_PRCM_CLK_L3INSTR_TS_GCLK_2500000_divSel</a> []</td></tr>
<tr class="memdesc:ad97381408d77b6c3a2f53bcf7376a048"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L3INSTR_TS_GCLK run at 2500000 Hz. <br /></td></tr>
<tr class="separator:ad97381408d77b6c3a2f53bcf7376a048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adef48c57ecf66928b27f6f02bdca6a26"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adef48c57ecf66928b27f6f02bdca6a26"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#adef48c57ecf66928b27f6f02bdca6a26">PMHAL_PRCM_CLK_L3INSTR_TS_GCLK_1250000_muxSel</a> []</td></tr>
<tr class="memdesc:adef48c57ecf66928b27f6f02bdca6a26"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_L3INSTR_TS_GCLK run at 1250000 Hz. <br /></td></tr>
<tr class="separator:adef48c57ecf66928b27f6f02bdca6a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a386728ee16e18a7df3663ddbd343465b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a386728ee16e18a7df3663ddbd343465b"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a386728ee16e18a7df3663ddbd343465b">PMHAL_PRCM_CLK_L3INSTR_TS_GCLK_1250000_divSel</a> []</td></tr>
<tr class="memdesc:a386728ee16e18a7df3663ddbd343465b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L3INSTR_TS_GCLK run at 1250000 Hz. <br /></td></tr>
<tr class="separator:a386728ee16e18a7df3663ddbd343465b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b0f71102505f4f0b799c89327ba4b69"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9b0f71102505f4f0b799c89327ba4b69"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a9b0f71102505f4f0b799c89327ba4b69">PMHAL_PRCM_CLK_L3INSTR_TS_GCLK_625000_muxSel</a> []</td></tr>
<tr class="memdesc:a9b0f71102505f4f0b799c89327ba4b69"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_L3INSTR_TS_GCLK run at 625000 Hz. <br /></td></tr>
<tr class="separator:a9b0f71102505f4f0b799c89327ba4b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a344bc81afa5189770498ae14cb993ea7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a344bc81afa5189770498ae14cb993ea7"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a344bc81afa5189770498ae14cb993ea7">PMHAL_PRCM_CLK_L3INSTR_TS_GCLK_625000_divSel</a> []</td></tr>
<tr class="memdesc:a344bc81afa5189770498ae14cb993ea7"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L3INSTR_TS_GCLK run at 625000 Hz. <br /></td></tr>
<tr class="separator:a344bc81afa5189770498ae14cb993ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8029296adffecc358369e78f6d166f3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa8029296adffecc358369e78f6d166f3"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aa8029296adffecc358369e78f6d166f3">PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK_2500000_muxSel</a> []</td></tr>
<tr class="memdesc:aa8029296adffecc358369e78f6d166f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK run at 2500000 Hz. <br /></td></tr>
<tr class="separator:aa8029296adffecc358369e78f6d166f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0645b0a808c9435265e5f24153c72afa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0645b0a808c9435265e5f24153c72afa"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a0645b0a808c9435265e5f24153c72afa">PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK_2500000_divSel</a> []</td></tr>
<tr class="memdesc:a0645b0a808c9435265e5f24153c72afa"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK run at 2500000 Hz. <br /></td></tr>
<tr class="separator:a0645b0a808c9435265e5f24153c72afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7daab89a1f5b08e7a9317ad7765c605"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af7daab89a1f5b08e7a9317ad7765c605"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#af7daab89a1f5b08e7a9317ad7765c605">PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK_1250000_muxSel</a> []</td></tr>
<tr class="memdesc:af7daab89a1f5b08e7a9317ad7765c605"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK run at 1250000 Hz. <br /></td></tr>
<tr class="separator:af7daab89a1f5b08e7a9317ad7765c605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa334ee5d218d6986ddd04ae072a243b2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa334ee5d218d6986ddd04ae072a243b2"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aa334ee5d218d6986ddd04ae072a243b2">PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK_1250000_divSel</a> []</td></tr>
<tr class="memdesc:aa334ee5d218d6986ddd04ae072a243b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK run at 1250000 Hz. <br /></td></tr>
<tr class="separator:aa334ee5d218d6986ddd04ae072a243b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad18a28ced5eb6316328dc9b2890f7c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aad18a28ced5eb6316328dc9b2890f7c4"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aad18a28ced5eb6316328dc9b2890f7c4">PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK_625000_muxSel</a> []</td></tr>
<tr class="memdesc:aad18a28ced5eb6316328dc9b2890f7c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK run at 625000 Hz. <br /></td></tr>
<tr class="separator:aad18a28ced5eb6316328dc9b2890f7c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38ceae41c77e30fc85e2fda07cca5ec1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a38ceae41c77e30fc85e2fda07cca5ec1"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a38ceae41c77e30fc85e2fda07cca5ec1">PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK_625000_divSel</a> []</td></tr>
<tr class="memdesc:a38ceae41c77e30fc85e2fda07cca5ec1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK run at 625000 Hz. <br /></td></tr>
<tr class="separator:a38ceae41c77e30fc85e2fda07cca5ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a040bb6040fd1f2af405b3af354a05bc2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a040bb6040fd1f2af405b3af354a05bc2"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a040bb6040fd1f2af405b3af354a05bc2">PMHAL_PRCM_CLK_L3INSTR_L3_GICLK_266000000_divSel</a> []</td></tr>
<tr class="memdesc:a040bb6040fd1f2af405b3af354a05bc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L3INSTR_L3_GICLK run at 266000000 Hz. <br /></td></tr>
<tr class="separator:a040bb6040fd1f2af405b3af354a05bc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d0ae2f9fff882da3b0d717e1c961799"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1d0ae2f9fff882da3b0d717e1c961799"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a1d0ae2f9fff882da3b0d717e1c961799">PMHAL_PRCM_CLK_L3MAIN1_L3_GICLK_266000000_divSel</a> []</td></tr>
<tr class="memdesc:a1d0ae2f9fff882da3b0d717e1c961799"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L3MAIN1_L3_GICLK run at 266000000 Hz. <br /></td></tr>
<tr class="separator:a1d0ae2f9fff882da3b0d717e1c961799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa60823899821ff77b7220b54dc137c74"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa60823899821ff77b7220b54dc137c74"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aa60823899821ff77b7220b54dc137c74">PMHAL_PRCM_CLK_L3MAIN1_L4_GICLK_133000000_divSel</a> []</td></tr>
<tr class="memdesc:aa60823899821ff77b7220b54dc137c74"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L3MAIN1_L4_GICLK run at 133000000 Hz. <br /></td></tr>
<tr class="separator:aa60823899821ff77b7220b54dc137c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34ec3b817294d32067dc93220e75525d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a34ec3b817294d32067dc93220e75525d"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a34ec3b817294d32067dc93220e75525d">PMHAL_PRCM_CLK_L4CFG_L3_GICLK_266000000_divSel</a> []</td></tr>
<tr class="memdesc:a34ec3b817294d32067dc93220e75525d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L4CFG_L3_GICLK run at 266000000 Hz. <br /></td></tr>
<tr class="separator:a34ec3b817294d32067dc93220e75525d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3452d6fff31b3dde1caec27938eaf1d5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3452d6fff31b3dde1caec27938eaf1d5"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a3452d6fff31b3dde1caec27938eaf1d5">PMHAL_PRCM_CLK_L4CFG_L4_GICLK_133000000_divSel</a> []</td></tr>
<tr class="memdesc:a3452d6fff31b3dde1caec27938eaf1d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L4CFG_L4_GICLK run at 133000000 Hz. <br /></td></tr>
<tr class="separator:a3452d6fff31b3dde1caec27938eaf1d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a253893c6e01d2b62187ab0b0b2bc58b4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a253893c6e01d2b62187ab0b0b2bc58b4"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a253893c6e01d2b62187ab0b0b2bc58b4">PMHAL_PRCM_CLK_L4PER_L3_GICLK_266000000_divSel</a> []</td></tr>
<tr class="memdesc:a253893c6e01d2b62187ab0b0b2bc58b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L4PER_L3_GICLK run at 266000000 Hz. <br /></td></tr>
<tr class="separator:a253893c6e01d2b62187ab0b0b2bc58b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4e4016b1feb90d8c7347adc6a3b29b1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa4e4016b1feb90d8c7347adc6a3b29b1"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aa4e4016b1feb90d8c7347adc6a3b29b1">PMHAL_PRCM_CLK_L4PER_L4_GICLK_133000000_divSel</a> []</td></tr>
<tr class="memdesc:aa4e4016b1feb90d8c7347adc6a3b29b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L4PER_L4_GICLK run at 133000000 Hz. <br /></td></tr>
<tr class="separator:aa4e4016b1feb90d8c7347adc6a3b29b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fe1a2c62637685aa0b2318a673f1deb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2fe1a2c62637685aa0b2318a673f1deb"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a2fe1a2c62637685aa0b2318a673f1deb">PMHAL_PRCM_CLK_TIMER2_GFCLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a2fe1a2c62637685aa0b2318a673f1deb"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER2_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a2fe1a2c62637685aa0b2318a673f1deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a321155426a7bd537fc041b8045763933"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a321155426a7bd537fc041b8045763933"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a321155426a7bd537fc041b8045763933">PMHAL_PRCM_CLK_TIMER2_GFCLK_20000000_divSel</a> []</td></tr>
<tr class="memdesc:a321155426a7bd537fc041b8045763933"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER2_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a321155426a7bd537fc041b8045763933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc33c239599ef977a71a4c51629d29ad"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abc33c239599ef977a71a4c51629d29ad"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#abc33c239599ef977a71a4c51629d29ad">PMHAL_PRCM_CLK_TIMER2_GFCLK_10000000_muxSel</a> []</td></tr>
<tr class="memdesc:abc33c239599ef977a71a4c51629d29ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER2_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:abc33c239599ef977a71a4c51629d29ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbf4116ea4a33ad216c8647360c83412"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afbf4116ea4a33ad216c8647360c83412"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#afbf4116ea4a33ad216c8647360c83412">PMHAL_PRCM_CLK_TIMER2_GFCLK_10000000_divSel</a> []</td></tr>
<tr class="memdesc:afbf4116ea4a33ad216c8647360c83412"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER2_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:afbf4116ea4a33ad216c8647360c83412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1f93694c60124db3fc6f95017e09022"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af1f93694c60124db3fc6f95017e09022"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#af1f93694c60124db3fc6f95017e09022">PMHAL_PRCM_CLK_TIMER2_GFCLK_32786_muxSel</a> []</td></tr>
<tr class="memdesc:af1f93694c60124db3fc6f95017e09022"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER2_GFCLK run at 32786 Hz. <br /></td></tr>
<tr class="separator:af1f93694c60124db3fc6f95017e09022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c752e91b0d3d12b50b012103ff153eb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c752e91b0d3d12b50b012103ff153eb"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a1c752e91b0d3d12b50b012103ff153eb">PMHAL_PRCM_CLK_TIMER2_GFCLK_22579200_muxSel</a> []</td></tr>
<tr class="memdesc:a1c752e91b0d3d12b50b012103ff153eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER2_GFCLK run at 22579200 Hz. <br /></td></tr>
<tr class="separator:a1c752e91b0d3d12b50b012103ff153eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a579318e12474dbeb97025d3e2932d0c9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a579318e12474dbeb97025d3e2932d0c9"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a579318e12474dbeb97025d3e2932d0c9">PMHAL_PRCM_CLK_TIMER3_GFCLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a579318e12474dbeb97025d3e2932d0c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER3_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a579318e12474dbeb97025d3e2932d0c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62618a35046b7f207f0ca94a8e3fe147"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a62618a35046b7f207f0ca94a8e3fe147"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a62618a35046b7f207f0ca94a8e3fe147">PMHAL_PRCM_CLK_TIMER3_GFCLK_20000000_divSel</a> []</td></tr>
<tr class="memdesc:a62618a35046b7f207f0ca94a8e3fe147"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER3_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a62618a35046b7f207f0ca94a8e3fe147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a404cbfb883e6ccff068327aa19940da0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a404cbfb883e6ccff068327aa19940da0"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a404cbfb883e6ccff068327aa19940da0">PMHAL_PRCM_CLK_TIMER3_GFCLK_10000000_muxSel</a> []</td></tr>
<tr class="memdesc:a404cbfb883e6ccff068327aa19940da0"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER3_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a404cbfb883e6ccff068327aa19940da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a159eb8b041cc70be478ac78fb9b1eb90"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a159eb8b041cc70be478ac78fb9b1eb90"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a159eb8b041cc70be478ac78fb9b1eb90">PMHAL_PRCM_CLK_TIMER3_GFCLK_10000000_divSel</a> []</td></tr>
<tr class="memdesc:a159eb8b041cc70be478ac78fb9b1eb90"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER3_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a159eb8b041cc70be478ac78fb9b1eb90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b4bb0c125217837f7c0cb405edebc25"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b4bb0c125217837f7c0cb405edebc25"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a5b4bb0c125217837f7c0cb405edebc25">PMHAL_PRCM_CLK_TIMER3_GFCLK_32786_muxSel</a> []</td></tr>
<tr class="memdesc:a5b4bb0c125217837f7c0cb405edebc25"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER3_GFCLK run at 32786 Hz. <br /></td></tr>
<tr class="separator:a5b4bb0c125217837f7c0cb405edebc25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a4eb608dc55fccb5b18ff4683a8a52d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a4eb608dc55fccb5b18ff4683a8a52d"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a4a4eb608dc55fccb5b18ff4683a8a52d">PMHAL_PRCM_CLK_TIMER3_GFCLK_22579200_muxSel</a> []</td></tr>
<tr class="memdesc:a4a4eb608dc55fccb5b18ff4683a8a52d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER3_GFCLK run at 22579200 Hz. <br /></td></tr>
<tr class="separator:a4a4eb608dc55fccb5b18ff4683a8a52d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53b37c695969a6754de920811b177e86"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a53b37c695969a6754de920811b177e86"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a53b37c695969a6754de920811b177e86">PMHAL_PRCM_CLK_TIMER4_GFCLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a53b37c695969a6754de920811b177e86"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER4_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a53b37c695969a6754de920811b177e86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a987c5466bb297acd9a63b31faa353119"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a987c5466bb297acd9a63b31faa353119"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a987c5466bb297acd9a63b31faa353119">PMHAL_PRCM_CLK_TIMER4_GFCLK_20000000_divSel</a> []</td></tr>
<tr class="memdesc:a987c5466bb297acd9a63b31faa353119"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER4_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a987c5466bb297acd9a63b31faa353119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab835a4aa59058b7da80fd6af859ebadd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab835a4aa59058b7da80fd6af859ebadd"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ab835a4aa59058b7da80fd6af859ebadd">PMHAL_PRCM_CLK_TIMER4_GFCLK_10000000_muxSel</a> []</td></tr>
<tr class="memdesc:ab835a4aa59058b7da80fd6af859ebadd"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER4_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:ab835a4aa59058b7da80fd6af859ebadd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a234e06983062d1f0422cf2a003b8ba59"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a234e06983062d1f0422cf2a003b8ba59"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a234e06983062d1f0422cf2a003b8ba59">PMHAL_PRCM_CLK_TIMER4_GFCLK_10000000_divSel</a> []</td></tr>
<tr class="memdesc:a234e06983062d1f0422cf2a003b8ba59"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER4_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a234e06983062d1f0422cf2a003b8ba59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2af80877d5583a04aeadce5ebafc3253"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2af80877d5583a04aeadce5ebafc3253"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a2af80877d5583a04aeadce5ebafc3253">PMHAL_PRCM_CLK_TIMER4_GFCLK_32786_muxSel</a> []</td></tr>
<tr class="memdesc:a2af80877d5583a04aeadce5ebafc3253"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER4_GFCLK run at 32786 Hz. <br /></td></tr>
<tr class="separator:a2af80877d5583a04aeadce5ebafc3253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7ca5d43bf4c5f7edccf702fd2901651"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab7ca5d43bf4c5f7edccf702fd2901651"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ab7ca5d43bf4c5f7edccf702fd2901651">PMHAL_PRCM_CLK_TIMER4_GFCLK_22579200_muxSel</a> []</td></tr>
<tr class="memdesc:ab7ca5d43bf4c5f7edccf702fd2901651"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER4_GFCLK run at 22579200 Hz. <br /></td></tr>
<tr class="separator:ab7ca5d43bf4c5f7edccf702fd2901651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa37310c87be711fef95b45d79e93c751"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa37310c87be711fef95b45d79e93c751"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aa37310c87be711fef95b45d79e93c751">PMHAL_PRCM_CLK_UART1_GFCLK_192000000_muxSel</a> []</td></tr>
<tr class="memdesc:aa37310c87be711fef95b45d79e93c751"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_UART1_GFCLK run at 192000000 Hz. <br /></td></tr>
<tr class="separator:aa37310c87be711fef95b45d79e93c751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1afabd83de6791b3954a245b27575b12"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1afabd83de6791b3954a245b27575b12"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a1afabd83de6791b3954a245b27575b12">PMHAL_PRCM_CLK_UART1_GFCLK_48000000_muxSel</a> []</td></tr>
<tr class="memdesc:a1afabd83de6791b3954a245b27575b12"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_UART1_GFCLK run at 48000000 Hz. <br /></td></tr>
<tr class="separator:a1afabd83de6791b3954a245b27575b12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b9de474c29c17cf91c479dba583151f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7b9de474c29c17cf91c479dba583151f"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a7b9de474c29c17cf91c479dba583151f">PMHAL_PRCM_CLK_UART2_GFCLK_192000000_muxSel</a> []</td></tr>
<tr class="memdesc:a7b9de474c29c17cf91c479dba583151f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_UART2_GFCLK run at 192000000 Hz. <br /></td></tr>
<tr class="separator:a7b9de474c29c17cf91c479dba583151f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a363a67eb8942c06ac4610982fdc0fbc3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a363a67eb8942c06ac4610982fdc0fbc3"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a363a67eb8942c06ac4610982fdc0fbc3">PMHAL_PRCM_CLK_UART2_GFCLK_48000000_muxSel</a> []</td></tr>
<tr class="memdesc:a363a67eb8942c06ac4610982fdc0fbc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_UART2_GFCLK run at 48000000 Hz. <br /></td></tr>
<tr class="separator:a363a67eb8942c06ac4610982fdc0fbc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a34f29be58afb7ef7bbc87838479f64"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5a34f29be58afb7ef7bbc87838479f64"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a5a34f29be58afb7ef7bbc87838479f64">PMHAL_PRCM_CLK_UART3_GFCLK_192000000_muxSel</a> []</td></tr>
<tr class="memdesc:a5a34f29be58afb7ef7bbc87838479f64"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_UART3_GFCLK run at 192000000 Hz. <br /></td></tr>
<tr class="separator:a5a34f29be58afb7ef7bbc87838479f64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae44d1bc829a6319431640fb05a2761d5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae44d1bc829a6319431640fb05a2761d5"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ae44d1bc829a6319431640fb05a2761d5">PMHAL_PRCM_CLK_UART3_GFCLK_48000000_muxSel</a> []</td></tr>
<tr class="memdesc:ae44d1bc829a6319431640fb05a2761d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_UART3_GFCLK run at 48000000 Hz. <br /></td></tr>
<tr class="separator:ae44d1bc829a6319431640fb05a2761d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a535744d5414b91ab4786e2a4c3570b1a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a535744d5414b91ab4786e2a4c3570b1a"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a535744d5414b91ab4786e2a4c3570b1a">PMHAL_PRCM_CLK_GPIO_GFCLK_32786_muxSel</a> []</td></tr>
<tr class="memdesc:a535744d5414b91ab4786e2a4c3570b1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_GPIO_GFCLK run at 32786 Hz. <br /></td></tr>
<tr class="separator:a535744d5414b91ab4786e2a4c3570b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cf3816155d62187a74bcfeb5da3ec75"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5cf3816155d62187a74bcfeb5da3ec75"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a5cf3816155d62187a74bcfeb5da3ec75">PMHAL_PRCM_CLK_L4PER_32K_GFCLK_32786_muxSel</a> []</td></tr>
<tr class="memdesc:a5cf3816155d62187a74bcfeb5da3ec75"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_L4PER_32K_GFCLK run at 32786 Hz. <br /></td></tr>
<tr class="separator:a5cf3816155d62187a74bcfeb5da3ec75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a351cf6c693701ed32613fdb729abf671"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a351cf6c693701ed32613fdb729abf671"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a351cf6c693701ed32613fdb729abf671">PMHAL_PRCM_CLK_MMC4_GFCLK_192000000_muxSel</a> []</td></tr>
<tr class="memdesc:a351cf6c693701ed32613fdb729abf671"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MMC4_GFCLK run at 192000000 Hz. <br /></td></tr>
<tr class="separator:a351cf6c693701ed32613fdb729abf671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d6247e4d39c11da9ebdd0f7c7600aaf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2d6247e4d39c11da9ebdd0f7c7600aaf"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a2d6247e4d39c11da9ebdd0f7c7600aaf">PMHAL_PRCM_CLK_MMC4_GFCLK_192000000_divSel</a> []</td></tr>
<tr class="memdesc:a2d6247e4d39c11da9ebdd0f7c7600aaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MMC4_GFCLK run at 192000000 Hz. <br /></td></tr>
<tr class="separator:a2d6247e4d39c11da9ebdd0f7c7600aaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade0df3afae3bfb4423479a87b6c51ca3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ade0df3afae3bfb4423479a87b6c51ca3"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ade0df3afae3bfb4423479a87b6c51ca3">PMHAL_PRCM_CLK_MMC4_GFCLK_96000000_muxSel</a> []</td></tr>
<tr class="memdesc:ade0df3afae3bfb4423479a87b6c51ca3"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MMC4_GFCLK run at 96000000 Hz. <br /></td></tr>
<tr class="separator:ade0df3afae3bfb4423479a87b6c51ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aaf764845eff17e3826f55adc121166"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1aaf764845eff17e3826f55adc121166"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a1aaf764845eff17e3826f55adc121166">PMHAL_PRCM_CLK_MMC4_GFCLK_96000000_divSel</a> []</td></tr>
<tr class="memdesc:a1aaf764845eff17e3826f55adc121166"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MMC4_GFCLK run at 96000000 Hz. <br /></td></tr>
<tr class="separator:a1aaf764845eff17e3826f55adc121166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6ce9a709aaa6ef65f8c76953f2df472"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae6ce9a709aaa6ef65f8c76953f2df472"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ae6ce9a709aaa6ef65f8c76953f2df472">PMHAL_PRCM_CLK_MMC4_GFCLK_48000000_muxSel</a> []</td></tr>
<tr class="memdesc:ae6ce9a709aaa6ef65f8c76953f2df472"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MMC4_GFCLK run at 48000000 Hz. <br /></td></tr>
<tr class="separator:ae6ce9a709aaa6ef65f8c76953f2df472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3175626a363000c1380fc08f99b96a16"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3175626a363000c1380fc08f99b96a16"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a3175626a363000c1380fc08f99b96a16">PMHAL_PRCM_CLK_MMC4_GFCLK_48000000_divSel</a> []</td></tr>
<tr class="memdesc:a3175626a363000c1380fc08f99b96a16"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MMC4_GFCLK run at 48000000 Hz. <br /></td></tr>
<tr class="separator:a3175626a363000c1380fc08f99b96a16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a18ffafba0480c6397c9a18d815bd49"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6a18ffafba0480c6397c9a18d815bd49"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a6a18ffafba0480c6397c9a18d815bd49">PMHAL_PRCM_CLK_MMC4_GFCLK_24000000_muxSel</a> []</td></tr>
<tr class="memdesc:a6a18ffafba0480c6397c9a18d815bd49"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MMC4_GFCLK run at 24000000 Hz. <br /></td></tr>
<tr class="separator:a6a18ffafba0480c6397c9a18d815bd49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81e701a720cee83d78d17d225760df94"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a81e701a720cee83d78d17d225760df94"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a81e701a720cee83d78d17d225760df94">PMHAL_PRCM_CLK_MMC4_GFCLK_24000000_divSel</a> []</td></tr>
<tr class="memdesc:a81e701a720cee83d78d17d225760df94"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MMC4_GFCLK run at 24000000 Hz. <br /></td></tr>
<tr class="separator:a81e701a720cee83d78d17d225760df94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab26e561d4dada3496e45e78b38a90a5e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab26e561d4dada3496e45e78b38a90a5e"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ab26e561d4dada3496e45e78b38a90a5e">PMHAL_PRCM_CLK_MMC4_GFCLK_12000000_muxSel</a> []</td></tr>
<tr class="memdesc:ab26e561d4dada3496e45e78b38a90a5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MMC4_GFCLK run at 12000000 Hz. <br /></td></tr>
<tr class="separator:ab26e561d4dada3496e45e78b38a90a5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6676c62b91ee858ca897b3fab6f8ebc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af6676c62b91ee858ca897b3fab6f8ebc"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#af6676c62b91ee858ca897b3fab6f8ebc">PMHAL_PRCM_CLK_MMC4_GFCLK_12000000_divSel</a> []</td></tr>
<tr class="memdesc:af6676c62b91ee858ca897b3fab6f8ebc"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MMC4_GFCLK run at 12000000 Hz. <br /></td></tr>
<tr class="separator:af6676c62b91ee858ca897b3fab6f8ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c4643a82271f056233edd68d4bdff21"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c4643a82271f056233edd68d4bdff21"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a1c4643a82271f056233edd68d4bdff21">PMHAL_PRCM_CLK_L4PER2_L3_GICLK_266000000_divSel</a> []</td></tr>
<tr class="memdesc:a1c4643a82271f056233edd68d4bdff21"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L4PER2_L3_GICLK run at 266000000 Hz. <br /></td></tr>
<tr class="separator:a1c4643a82271f056233edd68d4bdff21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee71876717221bc89ba63a5672e25617"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aee71876717221bc89ba63a5672e25617"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aee71876717221bc89ba63a5672e25617">PMHAL_PRCM_CLK_L4PER2_L4_GICLK_133000000_divSel</a> []</td></tr>
<tr class="memdesc:aee71876717221bc89ba63a5672e25617"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L4PER2_L4_GICLK run at 133000000 Hz. <br /></td></tr>
<tr class="separator:aee71876717221bc89ba63a5672e25617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f93521253bae3e5a96afa141011d5fa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3f93521253bae3e5a96afa141011d5fa"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a3f93521253bae3e5a96afa141011d5fa">PMHAL_PRCM_CLK_QSPI_GFCLK_128000000_muxSel</a> []</td></tr>
<tr class="memdesc:a3f93521253bae3e5a96afa141011d5fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_QSPI_GFCLK run at 128000000 Hz. <br /></td></tr>
<tr class="separator:a3f93521253bae3e5a96afa141011d5fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b86271e911882407e8f95043a83c024"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7b86271e911882407e8f95043a83c024"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a7b86271e911882407e8f95043a83c024">PMHAL_PRCM_CLK_QSPI_GFCLK_128000000_divSel</a> []</td></tr>
<tr class="memdesc:a7b86271e911882407e8f95043a83c024"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_QSPI_GFCLK run at 128000000 Hz. <br /></td></tr>
<tr class="separator:a7b86271e911882407e8f95043a83c024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1e0c14bd6cdb73477f8120c3986c19b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac1e0c14bd6cdb73477f8120c3986c19b"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ac1e0c14bd6cdb73477f8120c3986c19b">PMHAL_PRCM_CLK_QSPI_GFCLK_64000000_muxSel</a> []</td></tr>
<tr class="memdesc:ac1e0c14bd6cdb73477f8120c3986c19b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_QSPI_GFCLK run at 64000000 Hz. <br /></td></tr>
<tr class="separator:ac1e0c14bd6cdb73477f8120c3986c19b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a485c4b9a5538b17485f0ba979911467b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a485c4b9a5538b17485f0ba979911467b"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a485c4b9a5538b17485f0ba979911467b">PMHAL_PRCM_CLK_QSPI_GFCLK_64000000_divSel</a> []</td></tr>
<tr class="memdesc:a485c4b9a5538b17485f0ba979911467b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_QSPI_GFCLK run at 64000000 Hz. <br /></td></tr>
<tr class="separator:a485c4b9a5538b17485f0ba979911467b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6849cfeb865099562d8660a2377b6dbb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6849cfeb865099562d8660a2377b6dbb"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a6849cfeb865099562d8660a2377b6dbb">PMHAL_PRCM_CLK_QSPI_GFCLK_32000000_muxSel</a> []</td></tr>
<tr class="memdesc:a6849cfeb865099562d8660a2377b6dbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_QSPI_GFCLK run at 32000000 Hz. <br /></td></tr>
<tr class="separator:a6849cfeb865099562d8660a2377b6dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af10218c4a951a80ae5bf4a7e58734ef5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af10218c4a951a80ae5bf4a7e58734ef5"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#af10218c4a951a80ae5bf4a7e58734ef5">PMHAL_PRCM_CLK_QSPI_GFCLK_32000000_divSel</a> []</td></tr>
<tr class="memdesc:af10218c4a951a80ae5bf4a7e58734ef5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_QSPI_GFCLK run at 32000000 Hz. <br /></td></tr>
<tr class="separator:af10218c4a951a80ae5bf4a7e58734ef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1610c6d2caf209b0b81e32115f56b73"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af1610c6d2caf209b0b81e32115f56b73"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#af1610c6d2caf209b0b81e32115f56b73">PMHAL_PRCM_CLK_L4PER3_L3_GICLK_266000000_divSel</a> []</td></tr>
<tr class="memdesc:af1610c6d2caf209b0b81e32115f56b73"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L4PER3_L3_GICLK run at 266000000 Hz. <br /></td></tr>
<tr class="separator:af1610c6d2caf209b0b81e32115f56b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5a6650a545acb7b6913a810309ee9e1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae5a6650a545acb7b6913a810309ee9e1"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ae5a6650a545acb7b6913a810309ee9e1">PMHAL_PRCM_CLK_L4PER3_L4_GICLK_133000000_divSel</a> []</td></tr>
<tr class="memdesc:ae5a6650a545acb7b6913a810309ee9e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L4PER3_L4_GICLK run at 133000000 Hz. <br /></td></tr>
<tr class="separator:ae5a6650a545acb7b6913a810309ee9e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a021cc96eca70ca1b161387c1514d0227"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a021cc96eca70ca1b161387c1514d0227"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a021cc96eca70ca1b161387c1514d0227">PMHAL_PRCM_CLK_VIP1_GCLK_266000000_muxSel</a> []</td></tr>
<tr class="memdesc:a021cc96eca70ca1b161387c1514d0227"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_VIP1_GCLK run at 266000000 Hz. <br /></td></tr>
<tr class="separator:a021cc96eca70ca1b161387c1514d0227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66cb1a6ee8b998eb2d8bf08fabeba924"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a66cb1a6ee8b998eb2d8bf08fabeba924"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a66cb1a6ee8b998eb2d8bf08fabeba924">PMHAL_PRCM_CLK_VIP1_GCLK_266000000_divSel</a> []</td></tr>
<tr class="memdesc:a66cb1a6ee8b998eb2d8bf08fabeba924"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_VIP1_GCLK run at 266000000 Hz. <br /></td></tr>
<tr class="separator:a66cb1a6ee8b998eb2d8bf08fabeba924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e23f99355506aba4673471edfa314bd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e23f99355506aba4673471edfa314bd"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a6e23f99355506aba4673471edfa314bd">PMHAL_PRCM_CLK_ADC_GFCLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a6e23f99355506aba4673471edfa314bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_ADC_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a6e23f99355506aba4673471edfa314bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad896f5cb0ed9d17544c86492b63b564a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad896f5cb0ed9d17544c86492b63b564a"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ad896f5cb0ed9d17544c86492b63b564a">PMHAL_PRCM_CLK_ADC_L3_GICLK_266000000_divSel</a> []</td></tr>
<tr class="memdesc:ad896f5cb0ed9d17544c86492b63b564a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_ADC_L3_GICLK run at 266000000 Hz. <br /></td></tr>
<tr class="separator:ad896f5cb0ed9d17544c86492b63b564a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a915a2096b2dd70f9cd914698508cd677"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a915a2096b2dd70f9cd914698508cd677"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a915a2096b2dd70f9cd914698508cd677">PMHAL_PRCM_CLK_FUNC_32K_CLK_32786_muxSel</a> []</td></tr>
<tr class="memdesc:a915a2096b2dd70f9cd914698508cd677"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_FUNC_32K_CLK run at 32786 Hz. <br /></td></tr>
<tr class="separator:a915a2096b2dd70f9cd914698508cd677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a982d7d9b31e6b5f6e16532ec966ebcba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a982d7d9b31e6b5f6e16532ec966ebcba"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a982d7d9b31e6b5f6e16532ec966ebcba">PMHAL_PRCM_CLK_WKUPAON_GICLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a982d7d9b31e6b5f6e16532ec966ebcba"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_WKUPAON_GICLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a982d7d9b31e6b5f6e16532ec966ebcba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f6550adefe59d59585777bcca9abf42"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1f6550adefe59d59585777bcca9abf42"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a1f6550adefe59d59585777bcca9abf42">PMHAL_PRCM_CLK_DCAN1_SYS_CLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a1f6550adefe59d59585777bcca9abf42"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_DCAN1_SYS_CLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a1f6550adefe59d59585777bcca9abf42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64cce861a8f191d55833c799aeec6967"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a64cce861a8f191d55833c799aeec6967"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a64cce861a8f191d55833c799aeec6967">PMHAL_PRCM_CLK_DCAN1_SYS_CLK_22579200_muxSel</a> []</td></tr>
<tr class="memdesc:a64cce861a8f191d55833c799aeec6967"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_DCAN1_SYS_CLK run at 22579200 Hz. <br /></td></tr>
<tr class="separator:a64cce861a8f191d55833c799aeec6967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0287e09685c8dbe91ddd7eaf5917720f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0287e09685c8dbe91ddd7eaf5917720f"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a0287e09685c8dbe91ddd7eaf5917720f">PMHAL_PRCM_CLK_WKUPAON_SYS_GFCLK_32786_muxSel</a> []</td></tr>
<tr class="memdesc:a0287e09685c8dbe91ddd7eaf5917720f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_WKUPAON_SYS_GFCLK run at 32786 Hz. <br /></td></tr>
<tr class="separator:a0287e09685c8dbe91ddd7eaf5917720f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fea095ed07a02dbc2a07e1285491f11"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2fea095ed07a02dbc2a07e1285491f11"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a2fea095ed07a02dbc2a07e1285491f11">PMHAL_PRCM_CLK_TIMER1_GFCLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a2fea095ed07a02dbc2a07e1285491f11"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER1_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a2fea095ed07a02dbc2a07e1285491f11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0be827982605a48724c400dee68e9d49"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0be827982605a48724c400dee68e9d49"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a0be827982605a48724c400dee68e9d49">PMHAL_PRCM_CLK_TIMER1_GFCLK_20000000_divSel</a> []</td></tr>
<tr class="memdesc:a0be827982605a48724c400dee68e9d49"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER1_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a0be827982605a48724c400dee68e9d49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefa49161ad081d7e3f21617626bd5d88"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aefa49161ad081d7e3f21617626bd5d88"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aefa49161ad081d7e3f21617626bd5d88">PMHAL_PRCM_CLK_TIMER1_GFCLK_10000000_muxSel</a> []</td></tr>
<tr class="memdesc:aefa49161ad081d7e3f21617626bd5d88"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER1_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:aefa49161ad081d7e3f21617626bd5d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2828150bb371c1db547d9403981ec3e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad2828150bb371c1db547d9403981ec3e"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ad2828150bb371c1db547d9403981ec3e">PMHAL_PRCM_CLK_TIMER1_GFCLK_10000000_divSel</a> []</td></tr>
<tr class="memdesc:ad2828150bb371c1db547d9403981ec3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TIMER1_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:ad2828150bb371c1db547d9403981ec3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af98b466947eea14b9243663f7e379b40"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af98b466947eea14b9243663f7e379b40"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#af98b466947eea14b9243663f7e379b40">PMHAL_PRCM_CLK_TIMER1_GFCLK_32786_muxSel</a> []</td></tr>
<tr class="memdesc:af98b466947eea14b9243663f7e379b40"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER1_GFCLK run at 32786 Hz. <br /></td></tr>
<tr class="separator:af98b466947eea14b9243663f7e379b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac12e5a073b5b73bbcd13d8252d402bc1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac12e5a073b5b73bbcd13d8252d402bc1"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ac12e5a073b5b73bbcd13d8252d402bc1">PMHAL_PRCM_CLK_TIMER1_GFCLK_22579200_muxSel</a> []</td></tr>
<tr class="memdesc:ac12e5a073b5b73bbcd13d8252d402bc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER1_GFCLK run at 22579200 Hz. <br /></td></tr>
<tr class="separator:ac12e5a073b5b73bbcd13d8252d402bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac818c6555f0badbe007195fe9713fbb6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac818c6555f0badbe007195fe9713fbb6"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ac818c6555f0badbe007195fe9713fbb6">PMHAL_PRCM_CLK_VID_PIX_CLK_74000000_divSel</a> []</td></tr>
<tr class="memdesc:ac818c6555f0badbe007195fe9713fbb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_VID_PIX_CLK run at 74000000 Hz. <br /></td></tr>
<tr class="separator:ac818c6555f0badbe007195fe9713fbb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afad8d4af55e5a16faa57698a821e0e81"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afad8d4af55e5a16faa57698a821e0e81"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#afad8d4af55e5a16faa57698a821e0e81">PMHAL_PRCM_CLK_TESOC_EXT_CLK_48360000_divSel</a> []</td></tr>
<tr class="memdesc:afad8d4af55e5a16faa57698a821e0e81"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TESOC_EXT_CLK run at 48360000 Hz. <br /></td></tr>
<tr class="separator:afad8d4af55e5a16faa57698a821e0e81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60be36e03a2e2ad806a82f627e84a71b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a60be36e03a2e2ad806a82f627e84a71b"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a60be36e03a2e2ad806a82f627e84a71b">PMHAL_PRCM_CLK_TESOC_EXT_CLK_24180000_divSel</a> []</td></tr>
<tr class="memdesc:a60be36e03a2e2ad806a82f627e84a71b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TESOC_EXT_CLK run at 24180000 Hz. <br /></td></tr>
<tr class="separator:a60be36e03a2e2ad806a82f627e84a71b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafc8098cbef51655674e0ee19b9760dd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aafc8098cbef51655674e0ee19b9760dd"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aafc8098cbef51655674e0ee19b9760dd">PMHAL_PRCM_CLK_TESOC_EXT_CLK_12090000_divSel</a> []</td></tr>
<tr class="memdesc:aafc8098cbef51655674e0ee19b9760dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TESOC_EXT_CLK run at 12090000 Hz. <br /></td></tr>
<tr class="separator:aafc8098cbef51655674e0ee19b9760dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc61ef606d10bd41dc5dd6211d1747ae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adc61ef606d10bd41dc5dd6211d1747ae"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#adc61ef606d10bd41dc5dd6211d1747ae">PMHAL_PRCM_CLK_RTI1_CLK_5000000_muxSel</a> []</td></tr>
<tr class="memdesc:adc61ef606d10bd41dc5dd6211d1747ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_RTI1_CLK run at 5000000 Hz. <br /></td></tr>
<tr class="separator:adc61ef606d10bd41dc5dd6211d1747ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5217244325d1ce3dee23d7a48d2612a7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5217244325d1ce3dee23d7a48d2612a7"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a5217244325d1ce3dee23d7a48d2612a7">PMHAL_PRCM_CLK_RTI1_CLK_5644800_muxSel</a> []</td></tr>
<tr class="memdesc:a5217244325d1ce3dee23d7a48d2612a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_RTI1_CLK run at 5644800 Hz. <br /></td></tr>
<tr class="separator:a5217244325d1ce3dee23d7a48d2612a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c0036033c99af529ebf1ccd2460d7d7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0c0036033c99af529ebf1ccd2460d7d7"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a0c0036033c99af529ebf1ccd2460d7d7">PMHAL_PRCM_CLK_RTI1_CLK_32786_muxSel</a> []</td></tr>
<tr class="memdesc:a0c0036033c99af529ebf1ccd2460d7d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_RTI1_CLK run at 32786 Hz. <br /></td></tr>
<tr class="separator:a0c0036033c99af529ebf1ccd2460d7d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a013fb31193a84625d1dfb99396ad8381"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a013fb31193a84625d1dfb99396ad8381"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a013fb31193a84625d1dfb99396ad8381">PMHAL_PRCM_CLK_RTI2_CLK_5000000_muxSel</a> []</td></tr>
<tr class="memdesc:a013fb31193a84625d1dfb99396ad8381"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_RTI2_CLK run at 5000000 Hz. <br /></td></tr>
<tr class="separator:a013fb31193a84625d1dfb99396ad8381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b193131b4a1bc8f7af80eb2cb79b268"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7b193131b4a1bc8f7af80eb2cb79b268"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a7b193131b4a1bc8f7af80eb2cb79b268">PMHAL_PRCM_CLK_RTI2_CLK_5644800_muxSel</a> []</td></tr>
<tr class="memdesc:a7b193131b4a1bc8f7af80eb2cb79b268"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_RTI2_CLK run at 5644800 Hz. <br /></td></tr>
<tr class="separator:a7b193131b4a1bc8f7af80eb2cb79b268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ce038006cdd7a6844db5a9b76d8e567"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5ce038006cdd7a6844db5a9b76d8e567"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a5ce038006cdd7a6844db5a9b76d8e567">PMHAL_PRCM_CLK_RTI2_CLK_32786_muxSel</a> []</td></tr>
<tr class="memdesc:a5ce038006cdd7a6844db5a9b76d8e567"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_RTI2_CLK run at 32786 Hz. <br /></td></tr>
<tr class="separator:a5ce038006cdd7a6844db5a9b76d8e567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac76eb06f8bc20c4b8c1d20e26775e584"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac76eb06f8bc20c4b8c1d20e26775e584"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ac76eb06f8bc20c4b8c1d20e26775e584">PMHAL_PRCM_CLK_RTI3_CLK_5000000_muxSel</a> []</td></tr>
<tr class="memdesc:ac76eb06f8bc20c4b8c1d20e26775e584"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_RTI3_CLK run at 5000000 Hz. <br /></td></tr>
<tr class="separator:ac76eb06f8bc20c4b8c1d20e26775e584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a826b8ecc6ff2f318a598c96c36e12f40"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a826b8ecc6ff2f318a598c96c36e12f40"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a826b8ecc6ff2f318a598c96c36e12f40">PMHAL_PRCM_CLK_RTI3_CLK_5644800_muxSel</a> []</td></tr>
<tr class="memdesc:a826b8ecc6ff2f318a598c96c36e12f40"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_RTI3_CLK run at 5644800 Hz. <br /></td></tr>
<tr class="separator:a826b8ecc6ff2f318a598c96c36e12f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae514b75435dca3ccbbb638b549ee26ae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae514b75435dca3ccbbb638b549ee26ae"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ae514b75435dca3ccbbb638b549ee26ae">PMHAL_PRCM_CLK_RTI3_CLK_32786_muxSel</a> []</td></tr>
<tr class="memdesc:ae514b75435dca3ccbbb638b549ee26ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_RTI3_CLK run at 32786 Hz. <br /></td></tr>
<tr class="separator:ae514b75435dca3ccbbb638b549ee26ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bd8fdc658de0b68f2d7e5791dda50b3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5bd8fdc658de0b68f2d7e5791dda50b3"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a5bd8fdc658de0b68f2d7e5791dda50b3">PMHAL_PRCM_CLK_RTI4_CLK_5000000_muxSel</a> []</td></tr>
<tr class="memdesc:a5bd8fdc658de0b68f2d7e5791dda50b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_RTI4_CLK run at 5000000 Hz. <br /></td></tr>
<tr class="separator:a5bd8fdc658de0b68f2d7e5791dda50b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b5107c0daa8dcb632c0db7881c0c10a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4b5107c0daa8dcb632c0db7881c0c10a"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a4b5107c0daa8dcb632c0db7881c0c10a">PMHAL_PRCM_CLK_RTI4_CLK_5644800_muxSel</a> []</td></tr>
<tr class="memdesc:a4b5107c0daa8dcb632c0db7881c0c10a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_RTI4_CLK run at 5644800 Hz. <br /></td></tr>
<tr class="separator:a4b5107c0daa8dcb632c0db7881c0c10a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4e75026dd59bc775125d2cf2f50f681"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac4e75026dd59bc775125d2cf2f50f681"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ac4e75026dd59bc775125d2cf2f50f681">PMHAL_PRCM_CLK_RTI4_CLK_32786_muxSel</a> []</td></tr>
<tr class="memdesc:ac4e75026dd59bc775125d2cf2f50f681"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_RTI4_CLK run at 32786 Hz. <br /></td></tr>
<tr class="separator:ac4e75026dd59bc775125d2cf2f50f681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9af0801566e48fbc98b9e4328fd24ebb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9af0801566e48fbc98b9e4328fd24ebb"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a9af0801566e48fbc98b9e4328fd24ebb">PMHAL_PRCM_CLK_RTI5_CLK_5000000_muxSel</a> []</td></tr>
<tr class="memdesc:a9af0801566e48fbc98b9e4328fd24ebb"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_RTI5_CLK run at 5000000 Hz. <br /></td></tr>
<tr class="separator:a9af0801566e48fbc98b9e4328fd24ebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac03015895bade3a761f8c4b7c55b4729"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac03015895bade3a761f8c4b7c55b4729"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ac03015895bade3a761f8c4b7c55b4729">PMHAL_PRCM_CLK_RTI5_CLK_5644800_muxSel</a> []</td></tr>
<tr class="memdesc:ac03015895bade3a761f8c4b7c55b4729"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_RTI5_CLK run at 5644800 Hz. <br /></td></tr>
<tr class="separator:ac03015895bade3a761f8c4b7c55b4729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad28ed146ba9d3cd00a83c29212c60a00"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad28ed146ba9d3cd00a83c29212c60a00"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ad28ed146ba9d3cd00a83c29212c60a00">PMHAL_PRCM_CLK_RTI5_CLK_32786_muxSel</a> []</td></tr>
<tr class="memdesc:ad28ed146ba9d3cd00a83c29212c60a00"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_RTI5_CLK run at 32786 Hz. <br /></td></tr>
<tr class="separator:ad28ed146ba9d3cd00a83c29212c60a00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0606ecc2f5288d3d71d5fdc02760aa1e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0606ecc2f5288d3d71d5fdc02760aa1e"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a0606ecc2f5288d3d71d5fdc02760aa1e">PMHAL_PRCM_CLK_IPU_L3_GICLK_266000000_divSel</a> []</td></tr>
<tr class="memdesc:a0606ecc2f5288d3d71d5fdc02760aa1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_IPU_L3_GICLK run at 266000000 Hz. <br /></td></tr>
<tr class="separator:a0606ecc2f5288d3d71d5fdc02760aa1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cf4b29a86ea16c608c0ef73a43af8ee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2cf4b29a86ea16c608c0ef73a43af8ee"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a2cf4b29a86ea16c608c0ef73a43af8ee">PMHAL_PRCM_CLK_IPU_L4_GICLK_133000000_divSel</a> []</td></tr>
<tr class="memdesc:a2cf4b29a86ea16c608c0ef73a43af8ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_IPU_L4_GICLK run at 133000000 Hz. <br /></td></tr>
<tr class="separator:a2cf4b29a86ea16c608c0ef73a43af8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a90964bb1c5c04b5a6d235623c5154e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8a90964bb1c5c04b5a6d235623c5154e"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a8a90964bb1c5c04b5a6d235623c5154e">PMHAL_PRCM_CLK_L3INSTR_L4_GICLK_133000000_divSel</a> []</td></tr>
<tr class="memdesc:a8a90964bb1c5c04b5a6d235623c5154e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L3INSTR_L4_GICLK run at 133000000 Hz. <br /></td></tr>
<tr class="separator:a8a90964bb1c5c04b5a6d235623c5154e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27cff2fe52803b647537aa7272ddd397"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a27cff2fe52803b647537aa7272ddd397"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a27cff2fe52803b647537aa7272ddd397">PMHAL_PRCM_CLK_COREAON_L4_GICLK_133000000_divSel</a> []</td></tr>
<tr class="memdesc:a27cff2fe52803b647537aa7272ddd397"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_COREAON_L4_GICLK run at 133000000 Hz. <br /></td></tr>
<tr class="separator:a27cff2fe52803b647537aa7272ddd397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e3ad5bf58bdaba92b4a5c8fd72362f3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0e3ad5bf58bdaba92b4a5c8fd72362f3"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a0e3ad5bf58bdaba92b4a5c8fd72362f3">PMHAL_PRCM_CLK_CUSTEFUSE_L4_GICLK_133000000_divSel</a> []</td></tr>
<tr class="memdesc:a0e3ad5bf58bdaba92b4a5c8fd72362f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_CUSTEFUSE_L4_GICLK run at 133000000 Hz. <br /></td></tr>
<tr class="separator:a0e3ad5bf58bdaba92b4a5c8fd72362f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8466efbd6a593d628bfbe3a795c8823e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8466efbd6a593d628bfbe3a795c8823e"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a8466efbd6a593d628bfbe3a795c8823e">PMHAL_PRCM_CLK_L3INIT_L4_GICLK_133000000_divSel</a> []</td></tr>
<tr class="memdesc:a8466efbd6a593d628bfbe3a795c8823e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L3INIT_L4_GICLK run at 133000000 Hz. <br /></td></tr>
<tr class="separator:a8466efbd6a593d628bfbe3a795c8823e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a761a52ca83a01fc2b521b058f0315880"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a761a52ca83a01fc2b521b058f0315880"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a761a52ca83a01fc2b521b058f0315880">PMHAL_PRCM_CLK_MCASP2_AHCLKR_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a761a52ca83a01fc2b521b058f0315880"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP2_AHCLKR run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a761a52ca83a01fc2b521b058f0315880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cb6e359430508781b0bdfdf4086a6a8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3cb6e359430508781b0bdfdf4086a6a8"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a3cb6e359430508781b0bdfdf4086a6a8">PMHAL_PRCM_CLK_MCASP2_AHCLKR_20000000_divSel</a> []</td></tr>
<tr class="memdesc:a3cb6e359430508781b0bdfdf4086a6a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP2_AHCLKR run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a3cb6e359430508781b0bdfdf4086a6a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5779e4e35a2ce51130643a9371a8eda"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af5779e4e35a2ce51130643a9371a8eda"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#af5779e4e35a2ce51130643a9371a8eda">PMHAL_PRCM_CLK_MCASP2_AHCLKR_10000000_muxSel</a> []</td></tr>
<tr class="memdesc:af5779e4e35a2ce51130643a9371a8eda"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP2_AHCLKR run at 10000000 Hz. <br /></td></tr>
<tr class="separator:af5779e4e35a2ce51130643a9371a8eda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fdd8aa86e1322e446bc95f68c1478a4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9fdd8aa86e1322e446bc95f68c1478a4"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a9fdd8aa86e1322e446bc95f68c1478a4">PMHAL_PRCM_CLK_MCASP2_AHCLKR_10000000_divSel</a> []</td></tr>
<tr class="memdesc:a9fdd8aa86e1322e446bc95f68c1478a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP2_AHCLKR run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a9fdd8aa86e1322e446bc95f68c1478a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af487fc49902501e7a98b27b12799f802"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af487fc49902501e7a98b27b12799f802"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#af487fc49902501e7a98b27b12799f802">PMHAL_PRCM_CLK_MCASP2_AHCLKR_24000000_muxSel</a> []</td></tr>
<tr class="memdesc:af487fc49902501e7a98b27b12799f802"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP2_AHCLKR run at 24000000 Hz. <br /></td></tr>
<tr class="separator:af487fc49902501e7a98b27b12799f802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c53a917176bb7c9145da7d13d6ea3ac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9c53a917176bb7c9145da7d13d6ea3ac"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a9c53a917176bb7c9145da7d13d6ea3ac">PMHAL_PRCM_CLK_MCASP2_AHCLKX_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a9c53a917176bb7c9145da7d13d6ea3ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP2_AHCLKX run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a9c53a917176bb7c9145da7d13d6ea3ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a79758c2445dac6a8e943b5438db4da"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a79758c2445dac6a8e943b5438db4da"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a3a79758c2445dac6a8e943b5438db4da">PMHAL_PRCM_CLK_MCASP2_AHCLKX_20000000_divSel</a> []</td></tr>
<tr class="memdesc:a3a79758c2445dac6a8e943b5438db4da"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP2_AHCLKX run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a3a79758c2445dac6a8e943b5438db4da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04ede63b40bdb7473579730d5090969d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a04ede63b40bdb7473579730d5090969d"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a04ede63b40bdb7473579730d5090969d">PMHAL_PRCM_CLK_MCASP2_AHCLKX_10000000_muxSel</a> []</td></tr>
<tr class="memdesc:a04ede63b40bdb7473579730d5090969d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP2_AHCLKX run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a04ede63b40bdb7473579730d5090969d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74c6a72db7e3820ed7be78a6570ac2ce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a74c6a72db7e3820ed7be78a6570ac2ce"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a74c6a72db7e3820ed7be78a6570ac2ce">PMHAL_PRCM_CLK_MCASP2_AHCLKX_10000000_divSel</a> []</td></tr>
<tr class="memdesc:a74c6a72db7e3820ed7be78a6570ac2ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP2_AHCLKX run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a74c6a72db7e3820ed7be78a6570ac2ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1394e7b1fbdbe2db6ab039734fd4d3d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae1394e7b1fbdbe2db6ab039734fd4d3d"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ae1394e7b1fbdbe2db6ab039734fd4d3d">PMHAL_PRCM_CLK_MCASP2_AHCLKX_24000000_muxSel</a> []</td></tr>
<tr class="memdesc:ae1394e7b1fbdbe2db6ab039734fd4d3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP2_AHCLKX run at 24000000 Hz. <br /></td></tr>
<tr class="separator:ae1394e7b1fbdbe2db6ab039734fd4d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a713f5b18fa5bc63cdff8a4a29e870b59"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a713f5b18fa5bc63cdff8a4a29e870b59"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a713f5b18fa5bc63cdff8a4a29e870b59">PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a713f5b18fa5bc63cdff8a4a29e870b59"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a713f5b18fa5bc63cdff8a4a29e870b59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaa32393c794a2f4bf723a64acf422bd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaaa32393c794a2f4bf723a64acf422bd"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aaaa32393c794a2f4bf723a64acf422bd">PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK_20000000_divSel</a> []</td></tr>
<tr class="memdesc:aaaa32393c794a2f4bf723a64acf422bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:aaaa32393c794a2f4bf723a64acf422bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec3a427a63eae460430c39b66e099cf0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aec3a427a63eae460430c39b66e099cf0"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aec3a427a63eae460430c39b66e099cf0">PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK_10000000_muxSel</a> []</td></tr>
<tr class="memdesc:aec3a427a63eae460430c39b66e099cf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:aec3a427a63eae460430c39b66e099cf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a5284cc859bcc5a17beed128b071d13"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5a5284cc859bcc5a17beed128b071d13"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a5a5284cc859bcc5a17beed128b071d13">PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK_10000000_divSel</a> []</td></tr>
<tr class="memdesc:a5a5284cc859bcc5a17beed128b071d13"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a5a5284cc859bcc5a17beed128b071d13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a132fdf404fc4d7c33aab39a81ed912e8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a132fdf404fc4d7c33aab39a81ed912e8"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a132fdf404fc4d7c33aab39a81ed912e8">PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK_5000000_muxSel</a> []</td></tr>
<tr class="memdesc:a132fdf404fc4d7c33aab39a81ed912e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK run at 5000000 Hz. <br /></td></tr>
<tr class="separator:a132fdf404fc4d7c33aab39a81ed912e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaee064f40872f2fac3608411aa68207"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaaee064f40872f2fac3608411aa68207"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aaaee064f40872f2fac3608411aa68207">PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK_5000000_divSel</a> []</td></tr>
<tr class="memdesc:aaaee064f40872f2fac3608411aa68207"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK run at 5000000 Hz. <br /></td></tr>
<tr class="separator:aaaee064f40872f2fac3608411aa68207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70d8a037e210153e0d776bdd1422e620"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a70d8a037e210153e0d776bdd1422e620"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a70d8a037e210153e0d776bdd1422e620">PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK_2500000_muxSel</a> []</td></tr>
<tr class="memdesc:a70d8a037e210153e0d776bdd1422e620"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK run at 2500000 Hz. <br /></td></tr>
<tr class="separator:a70d8a037e210153e0d776bdd1422e620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace4e3bfd918a70a5e3bb93542b66261c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ace4e3bfd918a70a5e3bb93542b66261c"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ace4e3bfd918a70a5e3bb93542b66261c">PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK_2500000_divSel</a> []</td></tr>
<tr class="memdesc:ace4e3bfd918a70a5e3bb93542b66261c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK run at 2500000 Hz. <br /></td></tr>
<tr class="separator:ace4e3bfd918a70a5e3bb93542b66261c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9420f989f6e8d1fb09074661cd0448f5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9420f989f6e8d1fb09074661cd0448f5"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a9420f989f6e8d1fb09074661cd0448f5">PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK_133000000_muxSel</a> []</td></tr>
<tr class="memdesc:a9420f989f6e8d1fb09074661cd0448f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK run at 133000000 Hz. <br /></td></tr>
<tr class="separator:a9420f989f6e8d1fb09074661cd0448f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab627b5448c596f9d51fa18db80fb2f1b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab627b5448c596f9d51fa18db80fb2f1b"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ab627b5448c596f9d51fa18db80fb2f1b">PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK_133000000_divSel</a> []</td></tr>
<tr class="memdesc:ab627b5448c596f9d51fa18db80fb2f1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK run at 133000000 Hz. <br /></td></tr>
<tr class="separator:ab627b5448c596f9d51fa18db80fb2f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa26c98297ed14a281b31896bf940fcf8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa26c98297ed14a281b31896bf940fcf8"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aa26c98297ed14a281b31896bf940fcf8">PMHAL_PRCM_CLK_MCASP3_AHCLKR_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:aa26c98297ed14a281b31896bf940fcf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP3_AHCLKR run at 20000000 Hz. <br /></td></tr>
<tr class="separator:aa26c98297ed14a281b31896bf940fcf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af57cf50c6eb42bd343695dda17aa3574"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af57cf50c6eb42bd343695dda17aa3574"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#af57cf50c6eb42bd343695dda17aa3574">PMHAL_PRCM_CLK_MCASP3_AHCLKR_20000000_divSel</a> []</td></tr>
<tr class="memdesc:af57cf50c6eb42bd343695dda17aa3574"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP3_AHCLKR run at 20000000 Hz. <br /></td></tr>
<tr class="separator:af57cf50c6eb42bd343695dda17aa3574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a4d044cccedbddfee8af7ea4a82a76f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1a4d044cccedbddfee8af7ea4a82a76f"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a1a4d044cccedbddfee8af7ea4a82a76f">PMHAL_PRCM_CLK_MCASP3_AHCLKR_10000000_muxSel</a> []</td></tr>
<tr class="memdesc:a1a4d044cccedbddfee8af7ea4a82a76f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP3_AHCLKR run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a1a4d044cccedbddfee8af7ea4a82a76f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaeed3220ba587248ac68bf00768e4a9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abaeed3220ba587248ac68bf00768e4a9"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#abaeed3220ba587248ac68bf00768e4a9">PMHAL_PRCM_CLK_MCASP3_AHCLKR_10000000_divSel</a> []</td></tr>
<tr class="memdesc:abaeed3220ba587248ac68bf00768e4a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP3_AHCLKR run at 10000000 Hz. <br /></td></tr>
<tr class="separator:abaeed3220ba587248ac68bf00768e4a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e8d67640eed07c6ba12c7207aca5d51"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e8d67640eed07c6ba12c7207aca5d51"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a6e8d67640eed07c6ba12c7207aca5d51">PMHAL_PRCM_CLK_MCASP3_AHCLKR_24000000_muxSel</a> []</td></tr>
<tr class="memdesc:a6e8d67640eed07c6ba12c7207aca5d51"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP3_AHCLKR run at 24000000 Hz. <br /></td></tr>
<tr class="separator:a6e8d67640eed07c6ba12c7207aca5d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8cb102e5ceeab42c02ac3d032fa1fb4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa8cb102e5ceeab42c02ac3d032fa1fb4"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aa8cb102e5ceeab42c02ac3d032fa1fb4">PMHAL_PRCM_CLK_MCASP3_AHCLKX_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:aa8cb102e5ceeab42c02ac3d032fa1fb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP3_AHCLKX run at 20000000 Hz. <br /></td></tr>
<tr class="separator:aa8cb102e5ceeab42c02ac3d032fa1fb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a046e1cd4510248990b6cc7f3bcca981a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a046e1cd4510248990b6cc7f3bcca981a"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a046e1cd4510248990b6cc7f3bcca981a">PMHAL_PRCM_CLK_MCASP3_AHCLKX_20000000_divSel</a> []</td></tr>
<tr class="memdesc:a046e1cd4510248990b6cc7f3bcca981a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP3_AHCLKX run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a046e1cd4510248990b6cc7f3bcca981a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4219477a8197b8b7371960662cde6fd0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4219477a8197b8b7371960662cde6fd0"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a4219477a8197b8b7371960662cde6fd0">PMHAL_PRCM_CLK_MCASP3_AHCLKX_10000000_muxSel</a> []</td></tr>
<tr class="memdesc:a4219477a8197b8b7371960662cde6fd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP3_AHCLKX run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a4219477a8197b8b7371960662cde6fd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76bda07b58eb0d8851ffe5db328d5eab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a76bda07b58eb0d8851ffe5db328d5eab"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a76bda07b58eb0d8851ffe5db328d5eab">PMHAL_PRCM_CLK_MCASP3_AHCLKX_10000000_divSel</a> []</td></tr>
<tr class="memdesc:a76bda07b58eb0d8851ffe5db328d5eab"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP3_AHCLKX run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a76bda07b58eb0d8851ffe5db328d5eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d8b9c7e93a709c3f28d5daa532c4167"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3d8b9c7e93a709c3f28d5daa532c4167"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a3d8b9c7e93a709c3f28d5daa532c4167">PMHAL_PRCM_CLK_MCASP3_AHCLKX_24000000_muxSel</a> []</td></tr>
<tr class="memdesc:a3d8b9c7e93a709c3f28d5daa532c4167"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP3_AHCLKX run at 24000000 Hz. <br /></td></tr>
<tr class="separator:a3d8b9c7e93a709c3f28d5daa532c4167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63522c9f3b7db538d050c8530f8ed253"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a63522c9f3b7db538d050c8530f8ed253"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a63522c9f3b7db538d050c8530f8ed253">PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK_20000000_muxSel</a> []</td></tr>
<tr class="memdesc:a63522c9f3b7db538d050c8530f8ed253"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:a63522c9f3b7db538d050c8530f8ed253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aded47e4caf5343e8674ce6b70026ae1a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aded47e4caf5343e8674ce6b70026ae1a"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aded47e4caf5343e8674ce6b70026ae1a">PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK_20000000_divSel</a> []</td></tr>
<tr class="memdesc:aded47e4caf5343e8674ce6b70026ae1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK run at 20000000 Hz. <br /></td></tr>
<tr class="separator:aded47e4caf5343e8674ce6b70026ae1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af95777ff7f8ae741c93c476495bc5b9b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af95777ff7f8ae741c93c476495bc5b9b"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#af95777ff7f8ae741c93c476495bc5b9b">PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK_10000000_muxSel</a> []</td></tr>
<tr class="memdesc:af95777ff7f8ae741c93c476495bc5b9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:af95777ff7f8ae741c93c476495bc5b9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50542f5eceaffc1610ec7240e911124a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a50542f5eceaffc1610ec7240e911124a"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a50542f5eceaffc1610ec7240e911124a">PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK_10000000_divSel</a> []</td></tr>
<tr class="memdesc:a50542f5eceaffc1610ec7240e911124a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK run at 10000000 Hz. <br /></td></tr>
<tr class="separator:a50542f5eceaffc1610ec7240e911124a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8bf8a8075eaf8ee8ef04ba2fa3a546c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab8bf8a8075eaf8ee8ef04ba2fa3a546c"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ab8bf8a8075eaf8ee8ef04ba2fa3a546c">PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK_5000000_muxSel</a> []</td></tr>
<tr class="memdesc:ab8bf8a8075eaf8ee8ef04ba2fa3a546c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK run at 5000000 Hz. <br /></td></tr>
<tr class="separator:ab8bf8a8075eaf8ee8ef04ba2fa3a546c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78f9f5c3ad2c3ce7e7935c335ed6c698"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a78f9f5c3ad2c3ce7e7935c335ed6c698"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a78f9f5c3ad2c3ce7e7935c335ed6c698">PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK_5000000_divSel</a> []</td></tr>
<tr class="memdesc:a78f9f5c3ad2c3ce7e7935c335ed6c698"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK run at 5000000 Hz. <br /></td></tr>
<tr class="separator:a78f9f5c3ad2c3ce7e7935c335ed6c698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae58cab70b874783f1cce76531a1f9634"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae58cab70b874783f1cce76531a1f9634"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ae58cab70b874783f1cce76531a1f9634">PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK_2500000_muxSel</a> []</td></tr>
<tr class="memdesc:ae58cab70b874783f1cce76531a1f9634"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK run at 2500000 Hz. <br /></td></tr>
<tr class="separator:ae58cab70b874783f1cce76531a1f9634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8a6aecdcc986ef382acc824bafbdb5b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab8a6aecdcc986ef382acc824bafbdb5b"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ab8a6aecdcc986ef382acc824bafbdb5b">PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK_2500000_divSel</a> []</td></tr>
<tr class="memdesc:ab8a6aecdcc986ef382acc824bafbdb5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK run at 2500000 Hz. <br /></td></tr>
<tr class="separator:ab8a6aecdcc986ef382acc824bafbdb5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab53dba59d620f8a55fd010397aefe3b3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab53dba59d620f8a55fd010397aefe3b3"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ab53dba59d620f8a55fd010397aefe3b3">PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK_133000000_muxSel</a> []</td></tr>
<tr class="memdesc:ab53dba59d620f8a55fd010397aefe3b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK run at 133000000 Hz. <br /></td></tr>
<tr class="separator:ab53dba59d620f8a55fd010397aefe3b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaecbd22057139cb5e0c906a994772e55"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaecbd22057139cb5e0c906a994772e55"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aaecbd22057139cb5e0c906a994772e55">PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK_133000000_divSel</a> []</td></tr>
<tr class="memdesc:aaecbd22057139cb5e0c906a994772e55"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK run at 133000000 Hz. <br /></td></tr>
<tr class="separator:aaecbd22057139cb5e0c906a994772e55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbdf00e39906f2a42c35617a259bf326"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abbdf00e39906f2a42c35617a259bf326"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#abbdf00e39906f2a42c35617a259bf326">PMHAL_PRCM_CLK_CRC_L3_GICLK_266000000</a></td></tr>
<tr class="memdesc:abbdf00e39906f2a42c35617a259bf326"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_CRC_L3_GICLK for the frequency 266000000. <br /></td></tr>
<tr class="separator:abbdf00e39906f2a42c35617a259bf326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23a03825fec21be9890ae80915240a45"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a23a03825fec21be9890ae80915240a45"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a23a03825fec21be9890ae80915240a45">PMHAL_PRCM_CLK_SR_CORE_SYS_GFCLK_20000000</a></td></tr>
<tr class="memdesc:a23a03825fec21be9890ae80915240a45"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_SR_CORE_SYS_GFCLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:a23a03825fec21be9890ae80915240a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dd22a8e68d5ae2560500581b23ab006"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2dd22a8e68d5ae2560500581b23ab006"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a2dd22a8e68d5ae2560500581b23ab006">PMHAL_PRCM_CLK_SR_DSPEVE_SYS_GFCLK_20000000</a></td></tr>
<tr class="memdesc:a2dd22a8e68d5ae2560500581b23ab006"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_SR_DSPEVE_SYS_GFCLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:a2dd22a8e68d5ae2560500581b23ab006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adec2950f626873c2f4fc402d63f11080"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adec2950f626873c2f4fc402d63f11080"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#adec2950f626873c2f4fc402d63f11080">PMHAL_PRCM_CLK_CUSTEFUSE_SYS_GFCLK_10000000</a></td></tr>
<tr class="memdesc:adec2950f626873c2f4fc402d63f11080"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_CUSTEFUSE_SYS_GFCLK for the frequency 10000000. <br /></td></tr>
<tr class="separator:adec2950f626873c2f4fc402d63f11080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad662eb1a30af640f7e9b4c2975d3a11c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad662eb1a30af640f7e9b4c2975d3a11c"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ad662eb1a30af640f7e9b4c2975d3a11c">PMHAL_PRCM_CLK_DSP1_GFCLK_500000000</a></td></tr>
<tr class="memdesc:ad662eb1a30af640f7e9b4c2975d3a11c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_DSP1_GFCLK for the frequency 500000000. <br /></td></tr>
<tr class="separator:ad662eb1a30af640f7e9b4c2975d3a11c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0eccef565ce8f5a6ba34644f17c413a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa0eccef565ce8f5a6ba34644f17c413a"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aa0eccef565ce8f5a6ba34644f17c413a">PMHAL_PRCM_CLK_DSP2_GFCLK_500000000</a></td></tr>
<tr class="memdesc:aa0eccef565ce8f5a6ba34644f17c413a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_DSP2_GFCLK for the frequency 500000000. <br /></td></tr>
<tr class="separator:aa0eccef565ce8f5a6ba34644f17c413a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acba750cde68cc6569bcf88b88389c683"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acba750cde68cc6569bcf88b88389c683"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#acba750cde68cc6569bcf88b88389c683">PMHAL_PRCM_CLK_DSS_L3_GICLK_266000000</a></td></tr>
<tr class="memdesc:acba750cde68cc6569bcf88b88389c683"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_DSS_L3_GICLK for the frequency 266000000. <br /></td></tr>
<tr class="separator:acba750cde68cc6569bcf88b88389c683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a147a7449379f10b3477c0db915c1bbca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a147a7449379f10b3477c0db915c1bbca"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a147a7449379f10b3477c0db915c1bbca">PMHAL_PRCM_CLK_DSS_GFCLK_192000000</a></td></tr>
<tr class="memdesc:a147a7449379f10b3477c0db915c1bbca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_DSS_GFCLK for the frequency 192000000. <br /></td></tr>
<tr class="separator:a147a7449379f10b3477c0db915c1bbca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af515a996f795ccfbc717e585b2f00095"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af515a996f795ccfbc717e585b2f00095"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#af515a996f795ccfbc717e585b2f00095">PMHAL_PRCM_CLK_DSS_L4_GICLK_133000000</a></td></tr>
<tr class="memdesc:af515a996f795ccfbc717e585b2f00095"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_DSS_L4_GICLK for the frequency 133000000. <br /></td></tr>
<tr class="separator:af515a996f795ccfbc717e585b2f00095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24a218d0de539d5f6cb6f8bef098a1f0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a24a218d0de539d5f6cb6f8bef098a1f0"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a24a218d0de539d5f6cb6f8bef098a1f0">PMHAL_PRCM_CLK_EMIF_DLL_GCLK_266000000</a></td></tr>
<tr class="memdesc:a24a218d0de539d5f6cb6f8bef098a1f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_EMIF_DLL_GCLK for the frequency 266000000. <br /></td></tr>
<tr class="separator:a24a218d0de539d5f6cb6f8bef098a1f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b313fa4d10351f80419b32577b6529a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b313fa4d10351f80419b32577b6529a"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a5b313fa4d10351f80419b32577b6529a">PMHAL_PRCM_CLK_EMIF_DLL_GCLK_200000000</a></td></tr>
<tr class="memdesc:a5b313fa4d10351f80419b32577b6529a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_EMIF_DLL_GCLK for the frequency 200000000. <br /></td></tr>
<tr class="separator:a5b313fa4d10351f80419b32577b6529a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8083b1f31562805c3aca91eea90ef753"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8083b1f31562805c3aca91eea90ef753"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a8083b1f31562805c3aca91eea90ef753">PMHAL_PRCM_CLK_EMIF_L3_GICLK_266000000</a></td></tr>
<tr class="memdesc:a8083b1f31562805c3aca91eea90ef753"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_EMIF_L3_GICLK for the frequency 266000000. <br /></td></tr>
<tr class="separator:a8083b1f31562805c3aca91eea90ef753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74bfea32f9d20730fb1cadab41916319"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a74bfea32f9d20730fb1cadab41916319"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a74bfea32f9d20730fb1cadab41916319">PMHAL_PRCM_CLK_EMIF_PHY_GCLK_400000000</a></td></tr>
<tr class="memdesc:a74bfea32f9d20730fb1cadab41916319"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_EMIF_PHY_GCLK for the frequency 400000000. <br /></td></tr>
<tr class="separator:a74bfea32f9d20730fb1cadab41916319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab59047db978ba6aa2cc7b42d8a6a2939"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab59047db978ba6aa2cc7b42d8a6a2939"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ab59047db978ba6aa2cc7b42d8a6a2939">PMHAL_PRCM_CLK_EMIF_PHY_GCLK_532000000</a></td></tr>
<tr class="memdesc:ab59047db978ba6aa2cc7b42d8a6a2939"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_EMIF_PHY_GCLK for the frequency 532000000. <br /></td></tr>
<tr class="separator:ab59047db978ba6aa2cc7b42d8a6a2939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed333b33324e64a337e1a94b38672409"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aed333b33324e64a337e1a94b38672409"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aed333b33324e64a337e1a94b38672409">PMHAL_PRCM_CLK_EVE1_GFCLK_500000000</a></td></tr>
<tr class="memdesc:aed333b33324e64a337e1a94b38672409"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_EVE1_GFCLK for the frequency 500000000. <br /></td></tr>
<tr class="separator:aed333b33324e64a337e1a94b38672409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed6b6919d65fd46a642329cb143b2c0c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aed6b6919d65fd46a642329cb143b2c0c"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aed6b6919d65fd46a642329cb143b2c0c">PMHAL_PRCM_CLK_GMAC_RFT_CLK_266000000</a></td></tr>
<tr class="memdesc:aed6b6919d65fd46a642329cb143b2c0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_GMAC_RFT_CLK for the frequency 266000000. <br /></td></tr>
<tr class="separator:aed6b6919d65fd46a642329cb143b2c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2857bde21d55536ac8451cc494023898"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2857bde21d55536ac8451cc494023898"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a2857bde21d55536ac8451cc494023898">PMHAL_PRCM_CLK_GMAC_MAIN_CLK_125000000</a></td></tr>
<tr class="memdesc:a2857bde21d55536ac8451cc494023898"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_GMAC_MAIN_CLK for the frequency 125000000. <br /></td></tr>
<tr class="separator:a2857bde21d55536ac8451cc494023898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1e201a95d0b52d2440b09ed96ccf95f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af1e201a95d0b52d2440b09ed96ccf95f"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#af1e201a95d0b52d2440b09ed96ccf95f">PMHAL_PRCM_CLK_GMII_250MHZ_CLK_250000000</a></td></tr>
<tr class="memdesc:af1e201a95d0b52d2440b09ed96ccf95f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_GMII_250MHZ_CLK for the frequency 250000000. <br /></td></tr>
<tr class="separator:af1e201a95d0b52d2440b09ed96ccf95f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d65eab0d0bdd9b1aed0a49f2c8dec0c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2d65eab0d0bdd9b1aed0a49f2c8dec0c"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a2d65eab0d0bdd9b1aed0a49f2c8dec0c">PMHAL_PRCM_CLK_RMII_50MHZ_CLK_50000000</a></td></tr>
<tr class="memdesc:a2d65eab0d0bdd9b1aed0a49f2c8dec0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_RMII_50MHZ_CLK for the frequency 50000000. <br /></td></tr>
<tr class="separator:a2d65eab0d0bdd9b1aed0a49f2c8dec0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada3342ea267d3dfea44c6eac7ccbe367"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ada3342ea267d3dfea44c6eac7ccbe367"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ada3342ea267d3dfea44c6eac7ccbe367">PMHAL_PRCM_CLK_RGMII_5MHZ_CLK_5000000</a></td></tr>
<tr class="memdesc:ada3342ea267d3dfea44c6eac7ccbe367"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_RGMII_5MHZ_CLK for the frequency 5000000. <br /></td></tr>
<tr class="separator:ada3342ea267d3dfea44c6eac7ccbe367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af21d81b449ec3d42200b1665161d33a2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af21d81b449ec3d42200b1665161d33a2"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#af21d81b449ec3d42200b1665161d33a2">PMHAL_PRCM_CLK_MCASP1_AHCLKR_20000000</a></td></tr>
<tr class="memdesc:af21d81b449ec3d42200b1665161d33a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP1_AHCLKR for the frequency 20000000. <br /></td></tr>
<tr class="separator:af21d81b449ec3d42200b1665161d33a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a388f07a7b8e72de32511cdb85d074c2e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a388f07a7b8e72de32511cdb85d074c2e"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a388f07a7b8e72de32511cdb85d074c2e">PMHAL_PRCM_CLK_MCASP1_AHCLKR_10000000</a></td></tr>
<tr class="memdesc:a388f07a7b8e72de32511cdb85d074c2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP1_AHCLKR for the frequency 10000000. <br /></td></tr>
<tr class="separator:a388f07a7b8e72de32511cdb85d074c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeead024d7dd91984b9191cd78211c5d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeead024d7dd91984b9191cd78211c5d6"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aeead024d7dd91984b9191cd78211c5d6">PMHAL_PRCM_CLK_MCASP1_AHCLKR_24000000</a></td></tr>
<tr class="memdesc:aeead024d7dd91984b9191cd78211c5d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP1_AHCLKR for the frequency 24000000. <br /></td></tr>
<tr class="separator:aeead024d7dd91984b9191cd78211c5d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77e652255c8e2ed40c7510252e18ebe3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a77e652255c8e2ed40c7510252e18ebe3"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a77e652255c8e2ed40c7510252e18ebe3">PMHAL_PRCM_CLK_MCASP1_AHCLKX_20000000</a></td></tr>
<tr class="memdesc:a77e652255c8e2ed40c7510252e18ebe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP1_AHCLKX for the frequency 20000000. <br /></td></tr>
<tr class="separator:a77e652255c8e2ed40c7510252e18ebe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa0dcbac5d55ec26f6090cbdd958fe14"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afa0dcbac5d55ec26f6090cbdd958fe14"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#afa0dcbac5d55ec26f6090cbdd958fe14">PMHAL_PRCM_CLK_MCASP1_AHCLKX_10000000</a></td></tr>
<tr class="memdesc:afa0dcbac5d55ec26f6090cbdd958fe14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP1_AHCLKX for the frequency 10000000. <br /></td></tr>
<tr class="separator:afa0dcbac5d55ec26f6090cbdd958fe14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd27a6ceb80d9ea4c57e4eaf49e7f28b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afd27a6ceb80d9ea4c57e4eaf49e7f28b"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#afd27a6ceb80d9ea4c57e4eaf49e7f28b">PMHAL_PRCM_CLK_MCASP1_AHCLKX_24000000</a></td></tr>
<tr class="memdesc:afd27a6ceb80d9ea4c57e4eaf49e7f28b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP1_AHCLKX for the frequency 24000000. <br /></td></tr>
<tr class="separator:afd27a6ceb80d9ea4c57e4eaf49e7f28b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab319413275bb8024119c342ab3ca4ffa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab319413275bb8024119c342ab3ca4ffa"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ab319413275bb8024119c342ab3ca4ffa">PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK_20000000</a></td></tr>
<tr class="memdesc:ab319413275bb8024119c342ab3ca4ffa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:ab319413275bb8024119c342ab3ca4ffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f7262133b1bd2b83b67ef38f0cda15e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7f7262133b1bd2b83b67ef38f0cda15e"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a7f7262133b1bd2b83b67ef38f0cda15e">PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK_10000000</a></td></tr>
<tr class="memdesc:a7f7262133b1bd2b83b67ef38f0cda15e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK for the frequency 10000000. <br /></td></tr>
<tr class="separator:a7f7262133b1bd2b83b67ef38f0cda15e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae527ac19557dbcefe66945b60ad45327"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae527ac19557dbcefe66945b60ad45327"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ae527ac19557dbcefe66945b60ad45327">PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK_5000000</a></td></tr>
<tr class="memdesc:ae527ac19557dbcefe66945b60ad45327"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK for the frequency 5000000. <br /></td></tr>
<tr class="separator:ae527ac19557dbcefe66945b60ad45327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4509ee7d0569241607004e60cfbaf17"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad4509ee7d0569241607004e60cfbaf17"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ad4509ee7d0569241607004e60cfbaf17">PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK_2500000</a></td></tr>
<tr class="memdesc:ad4509ee7d0569241607004e60cfbaf17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK for the frequency 2500000. <br /></td></tr>
<tr class="separator:ad4509ee7d0569241607004e60cfbaf17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9598779eec056048b389eaa7c1a8001"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad9598779eec056048b389eaa7c1a8001"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ad9598779eec056048b389eaa7c1a8001">PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK_133000000</a></td></tr>
<tr class="memdesc:ad9598779eec056048b389eaa7c1a8001"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK for the frequency 133000000. <br /></td></tr>
<tr class="separator:ad9598779eec056048b389eaa7c1a8001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae14cd63efac353cf54688120e42e2163"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae14cd63efac353cf54688120e42e2163"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ae14cd63efac353cf54688120e42e2163">PMHAL_PRCM_CLK_TIMER5_GFCLK_20000000</a></td></tr>
<tr class="memdesc:ae14cd63efac353cf54688120e42e2163"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER5_GFCLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:ae14cd63efac353cf54688120e42e2163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e0d9724622e64c36e821d4e627983b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7e0d9724622e64c36e821d4e627983b5"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a7e0d9724622e64c36e821d4e627983b5">PMHAL_PRCM_CLK_TIMER5_GFCLK_10000000</a></td></tr>
<tr class="memdesc:a7e0d9724622e64c36e821d4e627983b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER5_GFCLK for the frequency 10000000. <br /></td></tr>
<tr class="separator:a7e0d9724622e64c36e821d4e627983b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6fb018a51b29bbf3dd739b6d80c4963"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae6fb018a51b29bbf3dd739b6d80c4963"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ae6fb018a51b29bbf3dd739b6d80c4963">PMHAL_PRCM_CLK_TIMER5_GFCLK_32786</a></td></tr>
<tr class="memdesc:ae6fb018a51b29bbf3dd739b6d80c4963"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER5_GFCLK for the frequency 32786. <br /></td></tr>
<tr class="separator:ae6fb018a51b29bbf3dd739b6d80c4963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10aefa6a67755373700fbd9aa69e2127"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a10aefa6a67755373700fbd9aa69e2127"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a10aefa6a67755373700fbd9aa69e2127">PMHAL_PRCM_CLK_TIMER5_GFCLK_22579200</a></td></tr>
<tr class="memdesc:a10aefa6a67755373700fbd9aa69e2127"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER5_GFCLK for the frequency 22579200. <br /></td></tr>
<tr class="separator:a10aefa6a67755373700fbd9aa69e2127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49a2a45b5cbfb9754e5dfa437bde0513"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a49a2a45b5cbfb9754e5dfa437bde0513"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a49a2a45b5cbfb9754e5dfa437bde0513">PMHAL_PRCM_CLK_TIMER6_GFCLK_20000000</a></td></tr>
<tr class="memdesc:a49a2a45b5cbfb9754e5dfa437bde0513"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER6_GFCLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:a49a2a45b5cbfb9754e5dfa437bde0513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a961df366f03305af74a5a260c168b618"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a961df366f03305af74a5a260c168b618"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a961df366f03305af74a5a260c168b618">PMHAL_PRCM_CLK_TIMER6_GFCLK_10000000</a></td></tr>
<tr class="memdesc:a961df366f03305af74a5a260c168b618"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER6_GFCLK for the frequency 10000000. <br /></td></tr>
<tr class="separator:a961df366f03305af74a5a260c168b618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f5dde1d472e13dd90e7f53a6c777f6d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4f5dde1d472e13dd90e7f53a6c777f6d"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a4f5dde1d472e13dd90e7f53a6c777f6d">PMHAL_PRCM_CLK_TIMER6_GFCLK_32786</a></td></tr>
<tr class="memdesc:a4f5dde1d472e13dd90e7f53a6c777f6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER6_GFCLK for the frequency 32786. <br /></td></tr>
<tr class="separator:a4f5dde1d472e13dd90e7f53a6c777f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69fe9c5a6bd88299aacc824d7ffb7175"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a69fe9c5a6bd88299aacc824d7ffb7175"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a69fe9c5a6bd88299aacc824d7ffb7175">PMHAL_PRCM_CLK_TIMER6_GFCLK_22579200</a></td></tr>
<tr class="memdesc:a69fe9c5a6bd88299aacc824d7ffb7175"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER6_GFCLK for the frequency 22579200. <br /></td></tr>
<tr class="separator:a69fe9c5a6bd88299aacc824d7ffb7175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7673d1a617b9c7e98aaeb67c0d269de"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac7673d1a617b9c7e98aaeb67c0d269de"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ac7673d1a617b9c7e98aaeb67c0d269de">PMHAL_PRCM_CLK_TIMER7_GFCLK_20000000</a></td></tr>
<tr class="memdesc:ac7673d1a617b9c7e98aaeb67c0d269de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER7_GFCLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:ac7673d1a617b9c7e98aaeb67c0d269de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d0ccae6ed9f308df25c84e21904d602"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9d0ccae6ed9f308df25c84e21904d602"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a9d0ccae6ed9f308df25c84e21904d602">PMHAL_PRCM_CLK_TIMER7_GFCLK_10000000</a></td></tr>
<tr class="memdesc:a9d0ccae6ed9f308df25c84e21904d602"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER7_GFCLK for the frequency 10000000. <br /></td></tr>
<tr class="separator:a9d0ccae6ed9f308df25c84e21904d602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31e86b3aef22ffa2ee6d560c9a7ad51f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a31e86b3aef22ffa2ee6d560c9a7ad51f"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a31e86b3aef22ffa2ee6d560c9a7ad51f">PMHAL_PRCM_CLK_TIMER7_GFCLK_32786</a></td></tr>
<tr class="memdesc:a31e86b3aef22ffa2ee6d560c9a7ad51f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER7_GFCLK for the frequency 32786. <br /></td></tr>
<tr class="separator:a31e86b3aef22ffa2ee6d560c9a7ad51f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3283091b5e7466b9c9d62bd9cd85759"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab3283091b5e7466b9c9d62bd9cd85759"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ab3283091b5e7466b9c9d62bd9cd85759">PMHAL_PRCM_CLK_TIMER7_GFCLK_22579200</a></td></tr>
<tr class="memdesc:ab3283091b5e7466b9c9d62bd9cd85759"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER7_GFCLK for the frequency 22579200. <br /></td></tr>
<tr class="separator:ab3283091b5e7466b9c9d62bd9cd85759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad20d21f3392ca910f030281e9e12fa75"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad20d21f3392ca910f030281e9e12fa75"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ad20d21f3392ca910f030281e9e12fa75">PMHAL_PRCM_CLK_TIMER8_GFCLK_20000000</a></td></tr>
<tr class="memdesc:ad20d21f3392ca910f030281e9e12fa75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER8_GFCLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:ad20d21f3392ca910f030281e9e12fa75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c3217bec24e2f3f4030a239014f0589"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6c3217bec24e2f3f4030a239014f0589"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a6c3217bec24e2f3f4030a239014f0589">PMHAL_PRCM_CLK_TIMER8_GFCLK_10000000</a></td></tr>
<tr class="memdesc:a6c3217bec24e2f3f4030a239014f0589"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER8_GFCLK for the frequency 10000000. <br /></td></tr>
<tr class="separator:a6c3217bec24e2f3f4030a239014f0589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a869b7e100cd967182cd6f0ca7b88569f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a869b7e100cd967182cd6f0ca7b88569f"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a869b7e100cd967182cd6f0ca7b88569f">PMHAL_PRCM_CLK_TIMER8_GFCLK_32786</a></td></tr>
<tr class="memdesc:a869b7e100cd967182cd6f0ca7b88569f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER8_GFCLK for the frequency 32786. <br /></td></tr>
<tr class="separator:a869b7e100cd967182cd6f0ca7b88569f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dd23de0887e5d46ce882561839e2c37"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4dd23de0887e5d46ce882561839e2c37"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a4dd23de0887e5d46ce882561839e2c37">PMHAL_PRCM_CLK_TIMER8_GFCLK_22579200</a></td></tr>
<tr class="memdesc:a4dd23de0887e5d46ce882561839e2c37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER8_GFCLK for the frequency 22579200. <br /></td></tr>
<tr class="separator:a4dd23de0887e5d46ce882561839e2c37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65514d4bec80e56b12ce2e34aa751f33"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a65514d4bec80e56b12ce2e34aa751f33"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a65514d4bec80e56b12ce2e34aa751f33">PMHAL_PRCM_CLK_IPU1_GFCLK_212800000</a></td></tr>
<tr class="memdesc:a65514d4bec80e56b12ce2e34aa751f33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_IPU1_GFCLK for the frequency 212800000. <br /></td></tr>
<tr class="separator:a65514d4bec80e56b12ce2e34aa751f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7e753cc9aee73a38bf166ba221930e4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac7e753cc9aee73a38bf166ba221930e4"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ac7e753cc9aee73a38bf166ba221930e4">PMHAL_PRCM_CLK_L3INIT_L3_GICLK_266000000</a></td></tr>
<tr class="memdesc:ac7e753cc9aee73a38bf166ba221930e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L3INIT_L3_GICLK for the frequency 266000000. <br /></td></tr>
<tr class="separator:ac7e753cc9aee73a38bf166ba221930e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b3191259b90b9bc48574d7d28b4b10c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b3191259b90b9bc48574d7d28b4b10c"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a5b3191259b90b9bc48574d7d28b4b10c">PMHAL_PRCM_CLK_L3INSTR_TS_GCLK_2500000</a></td></tr>
<tr class="memdesc:a5b3191259b90b9bc48574d7d28b4b10c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L3INSTR_TS_GCLK for the frequency 2500000. <br /></td></tr>
<tr class="separator:a5b3191259b90b9bc48574d7d28b4b10c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab040a78a47c255e78b8da4b029432d63"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab040a78a47c255e78b8da4b029432d63"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ab040a78a47c255e78b8da4b029432d63">PMHAL_PRCM_CLK_L3INSTR_TS_GCLK_1250000</a></td></tr>
<tr class="memdesc:ab040a78a47c255e78b8da4b029432d63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L3INSTR_TS_GCLK for the frequency 1250000. <br /></td></tr>
<tr class="separator:ab040a78a47c255e78b8da4b029432d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dda297cede76dfd7534446701deb9ca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7dda297cede76dfd7534446701deb9ca"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a7dda297cede76dfd7534446701deb9ca">PMHAL_PRCM_CLK_L3INSTR_TS_GCLK_625000</a></td></tr>
<tr class="memdesc:a7dda297cede76dfd7534446701deb9ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L3INSTR_TS_GCLK for the frequency 625000. <br /></td></tr>
<tr class="separator:a7dda297cede76dfd7534446701deb9ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39bbfea06ae8bc6cbad56a0ffc83692c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a39bbfea06ae8bc6cbad56a0ffc83692c"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a39bbfea06ae8bc6cbad56a0ffc83692c">PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK_2500000</a></td></tr>
<tr class="memdesc:a39bbfea06ae8bc6cbad56a0ffc83692c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK for the frequency 2500000. <br /></td></tr>
<tr class="separator:a39bbfea06ae8bc6cbad56a0ffc83692c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8083ebc347dddba5c92dc75f4e9c835d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8083ebc347dddba5c92dc75f4e9c835d"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a8083ebc347dddba5c92dc75f4e9c835d">PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK_1250000</a></td></tr>
<tr class="memdesc:a8083ebc347dddba5c92dc75f4e9c835d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK for the frequency 1250000. <br /></td></tr>
<tr class="separator:a8083ebc347dddba5c92dc75f4e9c835d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2891e3a28ed750e47fa3e1b4621ead1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac2891e3a28ed750e47fa3e1b4621ead1"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ac2891e3a28ed750e47fa3e1b4621ead1">PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK_625000</a></td></tr>
<tr class="memdesc:ac2891e3a28ed750e47fa3e1b4621ead1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK for the frequency 625000. <br /></td></tr>
<tr class="separator:ac2891e3a28ed750e47fa3e1b4621ead1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d9dd34ff605d46b9b73c8540c8ed977"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7d9dd34ff605d46b9b73c8540c8ed977"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a7d9dd34ff605d46b9b73c8540c8ed977">PMHAL_PRCM_CLK_L3INSTR_L3_GICLK_266000000</a></td></tr>
<tr class="memdesc:a7d9dd34ff605d46b9b73c8540c8ed977"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L3INSTR_L3_GICLK for the frequency 266000000. <br /></td></tr>
<tr class="separator:a7d9dd34ff605d46b9b73c8540c8ed977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecc92b7243d68f8367d70499e77159c9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aecc92b7243d68f8367d70499e77159c9"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aecc92b7243d68f8367d70499e77159c9">PMHAL_PRCM_CLK_L3MAIN1_L3_GICLK_266000000</a></td></tr>
<tr class="memdesc:aecc92b7243d68f8367d70499e77159c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L3MAIN1_L3_GICLK for the frequency 266000000. <br /></td></tr>
<tr class="separator:aecc92b7243d68f8367d70499e77159c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d3b714799589d9645435f63c45e6726"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5d3b714799589d9645435f63c45e6726"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a5d3b714799589d9645435f63c45e6726">PMHAL_PRCM_CLK_L3MAIN1_L4_GICLK_133000000</a></td></tr>
<tr class="memdesc:a5d3b714799589d9645435f63c45e6726"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L3MAIN1_L4_GICLK for the frequency 133000000. <br /></td></tr>
<tr class="separator:a5d3b714799589d9645435f63c45e6726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab99011729b9b7e3fb06b176dd89d8d7e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab99011729b9b7e3fb06b176dd89d8d7e"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ab99011729b9b7e3fb06b176dd89d8d7e">PMHAL_PRCM_CLK_L4CFG_L3_GICLK_266000000</a></td></tr>
<tr class="memdesc:ab99011729b9b7e3fb06b176dd89d8d7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L4CFG_L3_GICLK for the frequency 266000000. <br /></td></tr>
<tr class="separator:ab99011729b9b7e3fb06b176dd89d8d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72adc609d1c4432aa84d4a90708337d5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a72adc609d1c4432aa84d4a90708337d5"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a72adc609d1c4432aa84d4a90708337d5">PMHAL_PRCM_CLK_L4CFG_L4_GICLK_133000000</a></td></tr>
<tr class="memdesc:a72adc609d1c4432aa84d4a90708337d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L4CFG_L4_GICLK for the frequency 133000000. <br /></td></tr>
<tr class="separator:a72adc609d1c4432aa84d4a90708337d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afce054351186b99bf494b80e88345d2e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afce054351186b99bf494b80e88345d2e"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#afce054351186b99bf494b80e88345d2e">PMHAL_PRCM_CLK_L4PER_L3_GICLK_266000000</a></td></tr>
<tr class="memdesc:afce054351186b99bf494b80e88345d2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L4PER_L3_GICLK for the frequency 266000000. <br /></td></tr>
<tr class="separator:afce054351186b99bf494b80e88345d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d06823f695997ac614a4399781dfe22"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4d06823f695997ac614a4399781dfe22"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a4d06823f695997ac614a4399781dfe22">PMHAL_PRCM_CLK_PER_96M_GFCLK_96000000</a></td></tr>
<tr class="memdesc:a4d06823f695997ac614a4399781dfe22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_PER_96M_GFCLK for the frequency 96000000. <br /></td></tr>
<tr class="separator:a4d06823f695997ac614a4399781dfe22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af79f645e563b459a7875d5f550426fb0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af79f645e563b459a7875d5f550426fb0"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#af79f645e563b459a7875d5f550426fb0">PMHAL_PRCM_CLK_L4PER_L4_GICLK_133000000</a></td></tr>
<tr class="memdesc:af79f645e563b459a7875d5f550426fb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L4PER_L4_GICLK for the frequency 133000000. <br /></td></tr>
<tr class="separator:af79f645e563b459a7875d5f550426fb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6ce24ae3bea7da226646f680c530ed3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae6ce24ae3bea7da226646f680c530ed3"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ae6ce24ae3bea7da226646f680c530ed3">PMHAL_PRCM_CLK_TIMER2_GFCLK_20000000</a></td></tr>
<tr class="memdesc:ae6ce24ae3bea7da226646f680c530ed3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER2_GFCLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:ae6ce24ae3bea7da226646f680c530ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5a6b31a2ea143863b1f64485188ee8b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae5a6b31a2ea143863b1f64485188ee8b"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ae5a6b31a2ea143863b1f64485188ee8b">PMHAL_PRCM_CLK_TIMER2_GFCLK_10000000</a></td></tr>
<tr class="memdesc:ae5a6b31a2ea143863b1f64485188ee8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER2_GFCLK for the frequency 10000000. <br /></td></tr>
<tr class="separator:ae5a6b31a2ea143863b1f64485188ee8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a934bf6b6462f53d2d6f9bcc7d552a136"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a934bf6b6462f53d2d6f9bcc7d552a136"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a934bf6b6462f53d2d6f9bcc7d552a136">PMHAL_PRCM_CLK_TIMER2_GFCLK_32786</a></td></tr>
<tr class="memdesc:a934bf6b6462f53d2d6f9bcc7d552a136"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER2_GFCLK for the frequency 32786. <br /></td></tr>
<tr class="separator:a934bf6b6462f53d2d6f9bcc7d552a136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd73e450aa32d9c9b5b5b7eb927d3a0c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abd73e450aa32d9c9b5b5b7eb927d3a0c"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#abd73e450aa32d9c9b5b5b7eb927d3a0c">PMHAL_PRCM_CLK_TIMER2_GFCLK_22579200</a></td></tr>
<tr class="memdesc:abd73e450aa32d9c9b5b5b7eb927d3a0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER2_GFCLK for the frequency 22579200. <br /></td></tr>
<tr class="separator:abd73e450aa32d9c9b5b5b7eb927d3a0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8beaa46c573a0e817044250b033ed1c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8beaa46c573a0e817044250b033ed1c4"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a8beaa46c573a0e817044250b033ed1c4">PMHAL_PRCM_CLK_TIMER3_GFCLK_20000000</a></td></tr>
<tr class="memdesc:a8beaa46c573a0e817044250b033ed1c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER3_GFCLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:a8beaa46c573a0e817044250b033ed1c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad19d7ecec9bd1b65c7813f376f7731d8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad19d7ecec9bd1b65c7813f376f7731d8"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ad19d7ecec9bd1b65c7813f376f7731d8">PMHAL_PRCM_CLK_TIMER3_GFCLK_10000000</a></td></tr>
<tr class="memdesc:ad19d7ecec9bd1b65c7813f376f7731d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER3_GFCLK for the frequency 10000000. <br /></td></tr>
<tr class="separator:ad19d7ecec9bd1b65c7813f376f7731d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c21da29896188982c8a13113a177e83"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4c21da29896188982c8a13113a177e83"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a4c21da29896188982c8a13113a177e83">PMHAL_PRCM_CLK_TIMER3_GFCLK_32786</a></td></tr>
<tr class="memdesc:a4c21da29896188982c8a13113a177e83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER3_GFCLK for the frequency 32786. <br /></td></tr>
<tr class="separator:a4c21da29896188982c8a13113a177e83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa556a2806347deccd3eaf663216baf6f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa556a2806347deccd3eaf663216baf6f"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aa556a2806347deccd3eaf663216baf6f">PMHAL_PRCM_CLK_TIMER3_GFCLK_22579200</a></td></tr>
<tr class="memdesc:aa556a2806347deccd3eaf663216baf6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER3_GFCLK for the frequency 22579200. <br /></td></tr>
<tr class="separator:aa556a2806347deccd3eaf663216baf6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6fc7cee12b6226fa43208e3b4baa5b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa6fc7cee12b6226fa43208e3b4baa5b5"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aa6fc7cee12b6226fa43208e3b4baa5b5">PMHAL_PRCM_CLK_TIMER4_GFCLK_20000000</a></td></tr>
<tr class="memdesc:aa6fc7cee12b6226fa43208e3b4baa5b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER4_GFCLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:aa6fc7cee12b6226fa43208e3b4baa5b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c5d5059a1f13559fd6674935e3bda1f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2c5d5059a1f13559fd6674935e3bda1f"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a2c5d5059a1f13559fd6674935e3bda1f">PMHAL_PRCM_CLK_TIMER4_GFCLK_10000000</a></td></tr>
<tr class="memdesc:a2c5d5059a1f13559fd6674935e3bda1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER4_GFCLK for the frequency 10000000. <br /></td></tr>
<tr class="separator:a2c5d5059a1f13559fd6674935e3bda1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47625aea86ee456fe99860e62d0cadce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a47625aea86ee456fe99860e62d0cadce"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a47625aea86ee456fe99860e62d0cadce">PMHAL_PRCM_CLK_TIMER4_GFCLK_32786</a></td></tr>
<tr class="memdesc:a47625aea86ee456fe99860e62d0cadce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER4_GFCLK for the frequency 32786. <br /></td></tr>
<tr class="separator:a47625aea86ee456fe99860e62d0cadce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a958cbc6e666a83306a1d0e1be05c676b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a958cbc6e666a83306a1d0e1be05c676b"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a958cbc6e666a83306a1d0e1be05c676b">PMHAL_PRCM_CLK_TIMER4_GFCLK_22579200</a></td></tr>
<tr class="memdesc:a958cbc6e666a83306a1d0e1be05c676b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER4_GFCLK for the frequency 22579200. <br /></td></tr>
<tr class="separator:a958cbc6e666a83306a1d0e1be05c676b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4638f7632b65d8c3c66cc691442e257b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4638f7632b65d8c3c66cc691442e257b"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a4638f7632b65d8c3c66cc691442e257b">PMHAL_PRCM_CLK_PER_48M_GFCLK_48000000</a></td></tr>
<tr class="memdesc:a4638f7632b65d8c3c66cc691442e257b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_PER_48M_GFCLK for the frequency 48000000. <br /></td></tr>
<tr class="separator:a4638f7632b65d8c3c66cc691442e257b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8ed53eecf42ef2ea761b1bcd16912a8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af8ed53eecf42ef2ea761b1bcd16912a8"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#af8ed53eecf42ef2ea761b1bcd16912a8">PMHAL_PRCM_CLK_UART1_GFCLK_192000000</a></td></tr>
<tr class="memdesc:af8ed53eecf42ef2ea761b1bcd16912a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_UART1_GFCLK for the frequency 192000000. <br /></td></tr>
<tr class="separator:af8ed53eecf42ef2ea761b1bcd16912a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b1716b0a48972ca0aedde47b0e1edc9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1b1716b0a48972ca0aedde47b0e1edc9"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a1b1716b0a48972ca0aedde47b0e1edc9">PMHAL_PRCM_CLK_UART1_GFCLK_48000000</a></td></tr>
<tr class="memdesc:a1b1716b0a48972ca0aedde47b0e1edc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_UART1_GFCLK for the frequency 48000000. <br /></td></tr>
<tr class="separator:a1b1716b0a48972ca0aedde47b0e1edc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48233267f3e8a2bebea77fcee941a6b3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a48233267f3e8a2bebea77fcee941a6b3"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a48233267f3e8a2bebea77fcee941a6b3">PMHAL_PRCM_CLK_UART2_GFCLK_192000000</a></td></tr>
<tr class="memdesc:a48233267f3e8a2bebea77fcee941a6b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_UART2_GFCLK for the frequency 192000000. <br /></td></tr>
<tr class="separator:a48233267f3e8a2bebea77fcee941a6b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cff7e4bf0c8f299cbf2a7e11520746c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9cff7e4bf0c8f299cbf2a7e11520746c"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a9cff7e4bf0c8f299cbf2a7e11520746c">PMHAL_PRCM_CLK_UART2_GFCLK_48000000</a></td></tr>
<tr class="memdesc:a9cff7e4bf0c8f299cbf2a7e11520746c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_UART2_GFCLK for the frequency 48000000. <br /></td></tr>
<tr class="separator:a9cff7e4bf0c8f299cbf2a7e11520746c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72ccc8deec20cad33f8280d7fb6abbe3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a72ccc8deec20cad33f8280d7fb6abbe3"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a72ccc8deec20cad33f8280d7fb6abbe3">PMHAL_PRCM_CLK_UART3_GFCLK_192000000</a></td></tr>
<tr class="memdesc:a72ccc8deec20cad33f8280d7fb6abbe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_UART3_GFCLK for the frequency 192000000. <br /></td></tr>
<tr class="separator:a72ccc8deec20cad33f8280d7fb6abbe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affef2afcc0e5d0337d4567916c929a6a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="affef2afcc0e5d0337d4567916c929a6a"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#affef2afcc0e5d0337d4567916c929a6a">PMHAL_PRCM_CLK_UART3_GFCLK_48000000</a></td></tr>
<tr class="memdesc:affef2afcc0e5d0337d4567916c929a6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_UART3_GFCLK for the frequency 48000000. <br /></td></tr>
<tr class="separator:affef2afcc0e5d0337d4567916c929a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36aa05f92b0a3ed85940b36432c39c95"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a36aa05f92b0a3ed85940b36432c39c95"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a36aa05f92b0a3ed85940b36432c39c95">PMHAL_PRCM_CLK_GPIO_GFCLK_32786</a></td></tr>
<tr class="memdesc:a36aa05f92b0a3ed85940b36432c39c95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_GPIO_GFCLK for the frequency 32786. <br /></td></tr>
<tr class="separator:a36aa05f92b0a3ed85940b36432c39c95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e576a0ddb4c75c953751dabb93a9eec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2e576a0ddb4c75c953751dabb93a9eec"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a2e576a0ddb4c75c953751dabb93a9eec">PMHAL_PRCM_CLK_L4PER_32K_GFCLK_32786</a></td></tr>
<tr class="memdesc:a2e576a0ddb4c75c953751dabb93a9eec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L4PER_32K_GFCLK for the frequency 32786. <br /></td></tr>
<tr class="separator:a2e576a0ddb4c75c953751dabb93a9eec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add7fa802ac4ea0424730885c5033cdfb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="add7fa802ac4ea0424730885c5033cdfb"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#add7fa802ac4ea0424730885c5033cdfb">PMHAL_PRCM_CLK_MMC4_GFCLK_192000000</a></td></tr>
<tr class="memdesc:add7fa802ac4ea0424730885c5033cdfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MMC4_GFCLK for the frequency 192000000. <br /></td></tr>
<tr class="separator:add7fa802ac4ea0424730885c5033cdfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e1535644120c6d6c663562894fcd055"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e1535644120c6d6c663562894fcd055"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a4e1535644120c6d6c663562894fcd055">PMHAL_PRCM_CLK_MMC4_GFCLK_96000000</a></td></tr>
<tr class="memdesc:a4e1535644120c6d6c663562894fcd055"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MMC4_GFCLK for the frequency 96000000. <br /></td></tr>
<tr class="separator:a4e1535644120c6d6c663562894fcd055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac97410bf1163368ccf39d31af198e54f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac97410bf1163368ccf39d31af198e54f"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ac97410bf1163368ccf39d31af198e54f">PMHAL_PRCM_CLK_MMC4_GFCLK_48000000</a></td></tr>
<tr class="memdesc:ac97410bf1163368ccf39d31af198e54f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MMC4_GFCLK for the frequency 48000000. <br /></td></tr>
<tr class="separator:ac97410bf1163368ccf39d31af198e54f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22e1885c931162ce7bf040184b4a31c5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a22e1885c931162ce7bf040184b4a31c5"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a22e1885c931162ce7bf040184b4a31c5">PMHAL_PRCM_CLK_MMC4_GFCLK_24000000</a></td></tr>
<tr class="memdesc:a22e1885c931162ce7bf040184b4a31c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MMC4_GFCLK for the frequency 24000000. <br /></td></tr>
<tr class="separator:a22e1885c931162ce7bf040184b4a31c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5d6bfde3e11d73f55b7ab784dd0c6e4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab5d6bfde3e11d73f55b7ab784dd0c6e4"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ab5d6bfde3e11d73f55b7ab784dd0c6e4">PMHAL_PRCM_CLK_MMC4_GFCLK_12000000</a></td></tr>
<tr class="memdesc:ab5d6bfde3e11d73f55b7ab784dd0c6e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MMC4_GFCLK for the frequency 12000000. <br /></td></tr>
<tr class="separator:ab5d6bfde3e11d73f55b7ab784dd0c6e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bf9a5c38d9667405fed050d6f93fd1d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0bf9a5c38d9667405fed050d6f93fd1d"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a0bf9a5c38d9667405fed050d6f93fd1d">PMHAL_PRCM_CLK_DCAN2_SYS_CLK_20000000</a></td></tr>
<tr class="memdesc:a0bf9a5c38d9667405fed050d6f93fd1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_DCAN2_SYS_CLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:a0bf9a5c38d9667405fed050d6f93fd1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2b2fb4a98f05fa8384429039906bde6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab2b2fb4a98f05fa8384429039906bde6"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ab2b2fb4a98f05fa8384429039906bde6">PMHAL_PRCM_CLK_L4PER2_L3_GICLK_266000000</a></td></tr>
<tr class="memdesc:ab2b2fb4a98f05fa8384429039906bde6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L4PER2_L3_GICLK for the frequency 266000000. <br /></td></tr>
<tr class="separator:ab2b2fb4a98f05fa8384429039906bde6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb024b3e2fe501ae0e0432737bc25a75"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adb024b3e2fe501ae0e0432737bc25a75"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#adb024b3e2fe501ae0e0432737bc25a75">PMHAL_PRCM_CLK_L4PER2_L4_GICLK_133000000</a></td></tr>
<tr class="memdesc:adb024b3e2fe501ae0e0432737bc25a75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L4PER2_L4_GICLK for the frequency 133000000. <br /></td></tr>
<tr class="separator:adb024b3e2fe501ae0e0432737bc25a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6217c9ba6bfe2d7ddf5fed5011f436f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa6217c9ba6bfe2d7ddf5fed5011f436f"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aa6217c9ba6bfe2d7ddf5fed5011f436f">PMHAL_PRCM_CLK_QSPI_GFCLK_128000000</a></td></tr>
<tr class="memdesc:aa6217c9ba6bfe2d7ddf5fed5011f436f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_QSPI_GFCLK for the frequency 128000000. <br /></td></tr>
<tr class="separator:aa6217c9ba6bfe2d7ddf5fed5011f436f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0848ecd4e5a5c150a3d6d7a2db46145"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af0848ecd4e5a5c150a3d6d7a2db46145"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#af0848ecd4e5a5c150a3d6d7a2db46145">PMHAL_PRCM_CLK_QSPI_GFCLK_64000000</a></td></tr>
<tr class="memdesc:af0848ecd4e5a5c150a3d6d7a2db46145"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_QSPI_GFCLK for the frequency 64000000. <br /></td></tr>
<tr class="separator:af0848ecd4e5a5c150a3d6d7a2db46145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87b604d5c7bab31c96c780eb42af7b6b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a87b604d5c7bab31c96c780eb42af7b6b"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a87b604d5c7bab31c96c780eb42af7b6b">PMHAL_PRCM_CLK_QSPI_GFCLK_32000000</a></td></tr>
<tr class="memdesc:a87b604d5c7bab31c96c780eb42af7b6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_QSPI_GFCLK for the frequency 32000000. <br /></td></tr>
<tr class="separator:a87b604d5c7bab31c96c780eb42af7b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50f80654e3e44055aa9981f8830fe63a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a50f80654e3e44055aa9981f8830fe63a"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a50f80654e3e44055aa9981f8830fe63a">PMHAL_PRCM_CLK_L4PER3_L3_GICLK_266000000</a></td></tr>
<tr class="memdesc:a50f80654e3e44055aa9981f8830fe63a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L4PER3_L3_GICLK for the frequency 266000000. <br /></td></tr>
<tr class="separator:a50f80654e3e44055aa9981f8830fe63a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae5170af1bfe0bb385ad3700347baa4f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aae5170af1bfe0bb385ad3700347baa4f"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aae5170af1bfe0bb385ad3700347baa4f">PMHAL_PRCM_CLK_L4PER3_L4_GICLK_133000000</a></td></tr>
<tr class="memdesc:aae5170af1bfe0bb385ad3700347baa4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L4PER3_L4_GICLK for the frequency 133000000. <br /></td></tr>
<tr class="separator:aae5170af1bfe0bb385ad3700347baa4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52b5ceadebee7953e635b805bb763cd7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a52b5ceadebee7953e635b805bb763cd7"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a52b5ceadebee7953e635b805bb763cd7">PMHAL_PRCM_CLK_VIP1_GCLK_266000000</a></td></tr>
<tr class="memdesc:a52b5ceadebee7953e635b805bb763cd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_VIP1_GCLK for the frequency 266000000. <br /></td></tr>
<tr class="separator:a52b5ceadebee7953e635b805bb763cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35f355d9cf822c785769b51c47aaf173"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a35f355d9cf822c785769b51c47aaf173"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a35f355d9cf822c785769b51c47aaf173">PMHAL_PRCM_CLK_ISS_GCLK_212800000</a></td></tr>
<tr class="memdesc:a35f355d9cf822c785769b51c47aaf173"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_ISS_GCLK for the frequency 212800000. <br /></td></tr>
<tr class="separator:a35f355d9cf822c785769b51c47aaf173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a6733660ae0d5f0b417414e82568b26"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6a6733660ae0d5f0b417414e82568b26"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a6a6733660ae0d5f0b417414e82568b26">PMHAL_PRCM_CLK_ADC_GFCLK_20000000</a></td></tr>
<tr class="memdesc:a6a6733660ae0d5f0b417414e82568b26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_ADC_GFCLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:a6a6733660ae0d5f0b417414e82568b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a583c416fe4fde88bbfbae6cc436434d3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a583c416fe4fde88bbfbae6cc436434d3"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a583c416fe4fde88bbfbae6cc436434d3">PMHAL_PRCM_CLK_ADC_L3_GICLK_266000000</a></td></tr>
<tr class="memdesc:a583c416fe4fde88bbfbae6cc436434d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_ADC_L3_GICLK for the frequency 266000000. <br /></td></tr>
<tr class="separator:a583c416fe4fde88bbfbae6cc436434d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c52f2b0d0fba008cf061864b0b3d272"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4c52f2b0d0fba008cf061864b0b3d272"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a4c52f2b0d0fba008cf061864b0b3d272">PMHAL_PRCM_CLK_FUNC_32K_CLK_32786</a></td></tr>
<tr class="memdesc:a4c52f2b0d0fba008cf061864b0b3d272"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_FUNC_32K_CLK for the frequency 32786. <br /></td></tr>
<tr class="separator:a4c52f2b0d0fba008cf061864b0b3d272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa398ba097f2bfe6d57e486fe274ec2a0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa398ba097f2bfe6d57e486fe274ec2a0"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aa398ba097f2bfe6d57e486fe274ec2a0">PMHAL_PRCM_CLK_WKUPAON_GICLK_20000000</a></td></tr>
<tr class="memdesc:aa398ba097f2bfe6d57e486fe274ec2a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_WKUPAON_GICLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:aa398ba097f2bfe6d57e486fe274ec2a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5915c8e619bda7b04189354baac1a34"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af5915c8e619bda7b04189354baac1a34"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#af5915c8e619bda7b04189354baac1a34">PMHAL_PRCM_CLK_DCAN1_SYS_CLK_20000000</a></td></tr>
<tr class="memdesc:af5915c8e619bda7b04189354baac1a34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_DCAN1_SYS_CLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:af5915c8e619bda7b04189354baac1a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7f0025bb7a95bd1d333594528291008"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae7f0025bb7a95bd1d333594528291008"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ae7f0025bb7a95bd1d333594528291008">PMHAL_PRCM_CLK_DCAN1_SYS_CLK_22579200</a></td></tr>
<tr class="memdesc:ae7f0025bb7a95bd1d333594528291008"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_DCAN1_SYS_CLK for the frequency 22579200. <br /></td></tr>
<tr class="separator:ae7f0025bb7a95bd1d333594528291008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0adce64d1a375fb1ef2bd4737cc334f0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0adce64d1a375fb1ef2bd4737cc334f0"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a0adce64d1a375fb1ef2bd4737cc334f0">PMHAL_PRCM_CLK_WKUPAON_SYS_GFCLK_32786</a></td></tr>
<tr class="memdesc:a0adce64d1a375fb1ef2bd4737cc334f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_WKUPAON_SYS_GFCLK for the frequency 32786. <br /></td></tr>
<tr class="separator:a0adce64d1a375fb1ef2bd4737cc334f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42f56e07fd3d60e1ce3b3607831f1107"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a42f56e07fd3d60e1ce3b3607831f1107"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a42f56e07fd3d60e1ce3b3607831f1107">PMHAL_PRCM_CLK_TIMER1_GFCLK_20000000</a></td></tr>
<tr class="memdesc:a42f56e07fd3d60e1ce3b3607831f1107"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER1_GFCLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:a42f56e07fd3d60e1ce3b3607831f1107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0198da83fa1b6a376ed9690d2aff069b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0198da83fa1b6a376ed9690d2aff069b"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a0198da83fa1b6a376ed9690d2aff069b">PMHAL_PRCM_CLK_TIMER1_GFCLK_10000000</a></td></tr>
<tr class="memdesc:a0198da83fa1b6a376ed9690d2aff069b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER1_GFCLK for the frequency 10000000. <br /></td></tr>
<tr class="separator:a0198da83fa1b6a376ed9690d2aff069b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aced767e1a9143b128f54ad871766365e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aced767e1a9143b128f54ad871766365e"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aced767e1a9143b128f54ad871766365e">PMHAL_PRCM_CLK_TIMER1_GFCLK_32786</a></td></tr>
<tr class="memdesc:aced767e1a9143b128f54ad871766365e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER1_GFCLK for the frequency 32786. <br /></td></tr>
<tr class="separator:aced767e1a9143b128f54ad871766365e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1891e70c6b9bac0edd8a6de9e0186dbb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1891e70c6b9bac0edd8a6de9e0186dbb"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a1891e70c6b9bac0edd8a6de9e0186dbb">PMHAL_PRCM_CLK_TIMER1_GFCLK_22579200</a></td></tr>
<tr class="memdesc:a1891e70c6b9bac0edd8a6de9e0186dbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER1_GFCLK for the frequency 22579200. <br /></td></tr>
<tr class="separator:a1891e70c6b9bac0edd8a6de9e0186dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf3dc935799d55747e071de1784e56f3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acf3dc935799d55747e071de1784e56f3"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#acf3dc935799d55747e071de1784e56f3">PMHAL_PRCM_CLK_VID_PIX_CLK_74000000</a></td></tr>
<tr class="memdesc:acf3dc935799d55747e071de1784e56f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_VID_PIX_CLK for the frequency 74000000. <br /></td></tr>
<tr class="separator:acf3dc935799d55747e071de1784e56f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad01d9895c13be3c82445b1c4b106e7b4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad01d9895c13be3c82445b1c4b106e7b4"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ad01d9895c13be3c82445b1c4b106e7b4">PMHAL_PRCM_CLK_TESOC_EXT_CLK_48360000</a></td></tr>
<tr class="memdesc:ad01d9895c13be3c82445b1c4b106e7b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TESOC_EXT_CLK for the frequency 48360000. <br /></td></tr>
<tr class="separator:ad01d9895c13be3c82445b1c4b106e7b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47c522b27e430d11fd4b0508eae5bee8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a47c522b27e430d11fd4b0508eae5bee8"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a47c522b27e430d11fd4b0508eae5bee8">PMHAL_PRCM_CLK_TESOC_EXT_CLK_24180000</a></td></tr>
<tr class="memdesc:a47c522b27e430d11fd4b0508eae5bee8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TESOC_EXT_CLK for the frequency 24180000. <br /></td></tr>
<tr class="separator:a47c522b27e430d11fd4b0508eae5bee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f3ab487417c123744dc3f2e545e4ba1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9f3ab487417c123744dc3f2e545e4ba1"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a9f3ab487417c123744dc3f2e545e4ba1">PMHAL_PRCM_CLK_TESOC_EXT_CLK_12090000</a></td></tr>
<tr class="memdesc:a9f3ab487417c123744dc3f2e545e4ba1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TESOC_EXT_CLK for the frequency 12090000. <br /></td></tr>
<tr class="separator:a9f3ab487417c123744dc3f2e545e4ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52ad8829a3530b7c0de424a4507c7767"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a52ad8829a3530b7c0de424a4507c7767"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a52ad8829a3530b7c0de424a4507c7767">PMHAL_PRCM_CLK_DEBUG_ATB_CLK_266000000</a></td></tr>
<tr class="memdesc:a52ad8829a3530b7c0de424a4507c7767"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_DEBUG_ATB_CLK for the frequency 266000000. <br /></td></tr>
<tr class="separator:a52ad8829a3530b7c0de424a4507c7767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61dddb9f1dbc7d8ccff2901502904106"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a61dddb9f1dbc7d8ccff2901502904106"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a61dddb9f1dbc7d8ccff2901502904106">PMHAL_PRCM_CLK_DEBUG_TREXCPT_CLK_384000000</a></td></tr>
<tr class="memdesc:a61dddb9f1dbc7d8ccff2901502904106"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_DEBUG_TREXCPT_CLK for the frequency 384000000. <br /></td></tr>
<tr class="separator:a61dddb9f1dbc7d8ccff2901502904106"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae17606af8f303900035053a80534eac4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae17606af8f303900035053a80534eac4"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ae17606af8f303900035053a80534eac4">PMHAL_PRCM_CLK_DEBUG_STMEXPT_CLK_193450000</a></td></tr>
<tr class="memdesc:ae17606af8f303900035053a80534eac4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_DEBUG_STMEXPT_CLK for the frequency 193450000. <br /></td></tr>
<tr class="separator:ae17606af8f303900035053a80534eac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb4bd3eb7867aaadb91dfe2d27ef4d0a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afb4bd3eb7867aaadb91dfe2d27ef4d0a"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#afb4bd3eb7867aaadb91dfe2d27ef4d0a">PMHAL_PRCM_CLK_RTI1_CLK_5000000</a></td></tr>
<tr class="memdesc:afb4bd3eb7867aaadb91dfe2d27ef4d0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_RTI1_CLK for the frequency 5000000. <br /></td></tr>
<tr class="separator:afb4bd3eb7867aaadb91dfe2d27ef4d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1d4a06ea94023c62c08bce2ae6138d0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af1d4a06ea94023c62c08bce2ae6138d0"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#af1d4a06ea94023c62c08bce2ae6138d0">PMHAL_PRCM_CLK_RTI1_CLK_5644800</a></td></tr>
<tr class="memdesc:af1d4a06ea94023c62c08bce2ae6138d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_RTI1_CLK for the frequency 5644800. <br /></td></tr>
<tr class="separator:af1d4a06ea94023c62c08bce2ae6138d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9aa086f31b4eee9153f148ee4a41104"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa9aa086f31b4eee9153f148ee4a41104"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aa9aa086f31b4eee9153f148ee4a41104">PMHAL_PRCM_CLK_RTI1_CLK_32786</a></td></tr>
<tr class="memdesc:aa9aa086f31b4eee9153f148ee4a41104"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_RTI1_CLK for the frequency 32786. <br /></td></tr>
<tr class="separator:aa9aa086f31b4eee9153f148ee4a41104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7c8cbb807120dc08344b0df002552dd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac7c8cbb807120dc08344b0df002552dd"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ac7c8cbb807120dc08344b0df002552dd">PMHAL_PRCM_CLK_RTI2_CLK_5000000</a></td></tr>
<tr class="memdesc:ac7c8cbb807120dc08344b0df002552dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_RTI2_CLK for the frequency 5000000. <br /></td></tr>
<tr class="separator:ac7c8cbb807120dc08344b0df002552dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bfc7dc04c65f85c621dcb1cd83013a3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6bfc7dc04c65f85c621dcb1cd83013a3"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a6bfc7dc04c65f85c621dcb1cd83013a3">PMHAL_PRCM_CLK_RTI2_CLK_5644800</a></td></tr>
<tr class="memdesc:a6bfc7dc04c65f85c621dcb1cd83013a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_RTI2_CLK for the frequency 5644800. <br /></td></tr>
<tr class="separator:a6bfc7dc04c65f85c621dcb1cd83013a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10142a4b1ffadacca54bf62d1b3c49a4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a10142a4b1ffadacca54bf62d1b3c49a4"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a10142a4b1ffadacca54bf62d1b3c49a4">PMHAL_PRCM_CLK_RTI2_CLK_32786</a></td></tr>
<tr class="memdesc:a10142a4b1ffadacca54bf62d1b3c49a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_RTI2_CLK for the frequency 32786. <br /></td></tr>
<tr class="separator:a10142a4b1ffadacca54bf62d1b3c49a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0435f301bcd1bf20dd17af4d643f554"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac0435f301bcd1bf20dd17af4d643f554"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ac0435f301bcd1bf20dd17af4d643f554">PMHAL_PRCM_CLK_RTI3_CLK_5000000</a></td></tr>
<tr class="memdesc:ac0435f301bcd1bf20dd17af4d643f554"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_RTI3_CLK for the frequency 5000000. <br /></td></tr>
<tr class="separator:ac0435f301bcd1bf20dd17af4d643f554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb625ca43c08130185b9a659777b0b08"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afb625ca43c08130185b9a659777b0b08"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#afb625ca43c08130185b9a659777b0b08">PMHAL_PRCM_CLK_RTI3_CLK_5644800</a></td></tr>
<tr class="memdesc:afb625ca43c08130185b9a659777b0b08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_RTI3_CLK for the frequency 5644800. <br /></td></tr>
<tr class="separator:afb625ca43c08130185b9a659777b0b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d120f8dcf11ca3d55e5943a5b87923a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6d120f8dcf11ca3d55e5943a5b87923a"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a6d120f8dcf11ca3d55e5943a5b87923a">PMHAL_PRCM_CLK_RTI3_CLK_32786</a></td></tr>
<tr class="memdesc:a6d120f8dcf11ca3d55e5943a5b87923a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_RTI3_CLK for the frequency 32786. <br /></td></tr>
<tr class="separator:a6d120f8dcf11ca3d55e5943a5b87923a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeed24a93007af68975fe30990b76112a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeed24a93007af68975fe30990b76112a"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aeed24a93007af68975fe30990b76112a">PMHAL_PRCM_CLK_RTI4_CLK_5000000</a></td></tr>
<tr class="memdesc:aeed24a93007af68975fe30990b76112a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_RTI4_CLK for the frequency 5000000. <br /></td></tr>
<tr class="separator:aeed24a93007af68975fe30990b76112a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a72378bc6360e35625622ac896ada15"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1a72378bc6360e35625622ac896ada15"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a1a72378bc6360e35625622ac896ada15">PMHAL_PRCM_CLK_RTI4_CLK_5644800</a></td></tr>
<tr class="memdesc:a1a72378bc6360e35625622ac896ada15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_RTI4_CLK for the frequency 5644800. <br /></td></tr>
<tr class="separator:a1a72378bc6360e35625622ac896ada15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a799a4f0ecd5d399d34c25c57563632"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6a799a4f0ecd5d399d34c25c57563632"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a6a799a4f0ecd5d399d34c25c57563632">PMHAL_PRCM_CLK_RTI4_CLK_32786</a></td></tr>
<tr class="memdesc:a6a799a4f0ecd5d399d34c25c57563632"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_RTI4_CLK for the frequency 32786. <br /></td></tr>
<tr class="separator:a6a799a4f0ecd5d399d34c25c57563632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabf9db2ebc975e92691e73be4af97510"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aabf9db2ebc975e92691e73be4af97510"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aabf9db2ebc975e92691e73be4af97510">PMHAL_PRCM_CLK_RTI5_CLK_5000000</a></td></tr>
<tr class="memdesc:aabf9db2ebc975e92691e73be4af97510"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_RTI5_CLK for the frequency 5000000. <br /></td></tr>
<tr class="separator:aabf9db2ebc975e92691e73be4af97510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a727af61d6b8f655b3f90ab9439596822"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a727af61d6b8f655b3f90ab9439596822"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a727af61d6b8f655b3f90ab9439596822">PMHAL_PRCM_CLK_RTI5_CLK_5644800</a></td></tr>
<tr class="memdesc:a727af61d6b8f655b3f90ab9439596822"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_RTI5_CLK for the frequency 5644800. <br /></td></tr>
<tr class="separator:a727af61d6b8f655b3f90ab9439596822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59c2f9035838980772edca3c53fe1a35"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a59c2f9035838980772edca3c53fe1a35"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a59c2f9035838980772edca3c53fe1a35">PMHAL_PRCM_CLK_RTI5_CLK_32786</a></td></tr>
<tr class="memdesc:a59c2f9035838980772edca3c53fe1a35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_RTI5_CLK for the frequency 32786. <br /></td></tr>
<tr class="separator:a59c2f9035838980772edca3c53fe1a35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a853448490ff252ee62bd61997dbdda41"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a853448490ff252ee62bd61997dbdda41"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a853448490ff252ee62bd61997dbdda41">PMHAL_PRCM_CLK_IPU_L3_GICLK_266000000</a></td></tr>
<tr class="memdesc:a853448490ff252ee62bd61997dbdda41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_IPU_L3_GICLK for the frequency 266000000. <br /></td></tr>
<tr class="separator:a853448490ff252ee62bd61997dbdda41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a264ed74ca45807e8dcd4d283924a0e5c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a264ed74ca45807e8dcd4d283924a0e5c"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a264ed74ca45807e8dcd4d283924a0e5c">PMHAL_PRCM_CLK_IPU_L4_GICLK_133000000</a></td></tr>
<tr class="memdesc:a264ed74ca45807e8dcd4d283924a0e5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_IPU_L4_GICLK for the frequency 133000000. <br /></td></tr>
<tr class="separator:a264ed74ca45807e8dcd4d283924a0e5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad88932c77fc5b5abd23cb94b408e40fe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad88932c77fc5b5abd23cb94b408e40fe"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ad88932c77fc5b5abd23cb94b408e40fe">PMHAL_PRCM_CLK_L3INSTR_L4_GICLK_133000000</a></td></tr>
<tr class="memdesc:ad88932c77fc5b5abd23cb94b408e40fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L3INSTR_L4_GICLK for the frequency 133000000. <br /></td></tr>
<tr class="separator:ad88932c77fc5b5abd23cb94b408e40fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a431ef97eb0d86d62b9d92c436a8d49aa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a431ef97eb0d86d62b9d92c436a8d49aa"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a431ef97eb0d86d62b9d92c436a8d49aa">PMHAL_PRCM_CLK_COREAON_L4_GICLK_133000000</a></td></tr>
<tr class="memdesc:a431ef97eb0d86d62b9d92c436a8d49aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_COREAON_L4_GICLK for the frequency 133000000. <br /></td></tr>
<tr class="separator:a431ef97eb0d86d62b9d92c436a8d49aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b19864ccaff6819b92c0c4e9991bf2e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b19864ccaff6819b92c0c4e9991bf2e"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a5b19864ccaff6819b92c0c4e9991bf2e">PMHAL_PRCM_CLK_CUSTEFUSE_L4_GICLK_133000000</a></td></tr>
<tr class="memdesc:a5b19864ccaff6819b92c0c4e9991bf2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_CUSTEFUSE_L4_GICLK for the frequency 133000000. <br /></td></tr>
<tr class="separator:a5b19864ccaff6819b92c0c4e9991bf2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e30a297a8d942ad6f70113158662c93"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7e30a297a8d942ad6f70113158662c93"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a7e30a297a8d942ad6f70113158662c93">PMHAL_PRCM_CLK_L3INIT_L4_GICLK_133000000</a></td></tr>
<tr class="memdesc:a7e30a297a8d942ad6f70113158662c93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L3INIT_L4_GICLK for the frequency 133000000. <br /></td></tr>
<tr class="separator:a7e30a297a8d942ad6f70113158662c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1547c690f3e6b58407f9546e1e77288"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae1547c690f3e6b58407f9546e1e77288"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ae1547c690f3e6b58407f9546e1e77288">PMHAL_PRCM_CLK_MCAN_CLK_80000000</a></td></tr>
<tr class="memdesc:ae1547c690f3e6b58407f9546e1e77288"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCAN_CLK for the frequency 80000000. <br /></td></tr>
<tr class="separator:ae1547c690f3e6b58407f9546e1e77288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff9605a485b403969e77be6a27df197d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aff9605a485b403969e77be6a27df197d"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aff9605a485b403969e77be6a27df197d">PMHAL_PRCM_CLK_MCASP2_AHCLKR_20000000</a></td></tr>
<tr class="memdesc:aff9605a485b403969e77be6a27df197d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP2_AHCLKR for the frequency 20000000. <br /></td></tr>
<tr class="separator:aff9605a485b403969e77be6a27df197d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a454aa76a4790ef1ba1a3f3cb5b66108e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a454aa76a4790ef1ba1a3f3cb5b66108e"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a454aa76a4790ef1ba1a3f3cb5b66108e">PMHAL_PRCM_CLK_MCASP2_AHCLKR_10000000</a></td></tr>
<tr class="memdesc:a454aa76a4790ef1ba1a3f3cb5b66108e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP2_AHCLKR for the frequency 10000000. <br /></td></tr>
<tr class="separator:a454aa76a4790ef1ba1a3f3cb5b66108e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6e964ac12bc261ab3ff0ad8757d8596"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad6e964ac12bc261ab3ff0ad8757d8596"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ad6e964ac12bc261ab3ff0ad8757d8596">PMHAL_PRCM_CLK_MCASP2_AHCLKR_24000000</a></td></tr>
<tr class="memdesc:ad6e964ac12bc261ab3ff0ad8757d8596"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP2_AHCLKR for the frequency 24000000. <br /></td></tr>
<tr class="separator:ad6e964ac12bc261ab3ff0ad8757d8596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af09cb8105afdff5cb81deab096d7d905"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af09cb8105afdff5cb81deab096d7d905"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#af09cb8105afdff5cb81deab096d7d905">PMHAL_PRCM_CLK_MCASP2_AHCLKX_20000000</a></td></tr>
<tr class="memdesc:af09cb8105afdff5cb81deab096d7d905"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP2_AHCLKX for the frequency 20000000. <br /></td></tr>
<tr class="separator:af09cb8105afdff5cb81deab096d7d905"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c23c986d22563c3990f23c9aa470375"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5c23c986d22563c3990f23c9aa470375"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a5c23c986d22563c3990f23c9aa470375">PMHAL_PRCM_CLK_MCASP2_AHCLKX_10000000</a></td></tr>
<tr class="memdesc:a5c23c986d22563c3990f23c9aa470375"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP2_AHCLKX for the frequency 10000000. <br /></td></tr>
<tr class="separator:a5c23c986d22563c3990f23c9aa470375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61f25a665410538626e61458ab7d138f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a61f25a665410538626e61458ab7d138f"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a61f25a665410538626e61458ab7d138f">PMHAL_PRCM_CLK_MCASP2_AHCLKX_24000000</a></td></tr>
<tr class="memdesc:a61f25a665410538626e61458ab7d138f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP2_AHCLKX for the frequency 24000000. <br /></td></tr>
<tr class="separator:a61f25a665410538626e61458ab7d138f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10172a2fb113a5b9cc1191439319c1ff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a10172a2fb113a5b9cc1191439319c1ff"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a10172a2fb113a5b9cc1191439319c1ff">PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK_20000000</a></td></tr>
<tr class="memdesc:a10172a2fb113a5b9cc1191439319c1ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:a10172a2fb113a5b9cc1191439319c1ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e688dc0c0fa19e2105c5197b0094983"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0e688dc0c0fa19e2105c5197b0094983"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a0e688dc0c0fa19e2105c5197b0094983">PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK_10000000</a></td></tr>
<tr class="memdesc:a0e688dc0c0fa19e2105c5197b0094983"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK for the frequency 10000000. <br /></td></tr>
<tr class="separator:a0e688dc0c0fa19e2105c5197b0094983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3275ff383daaa086af31ca43c14f626"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac3275ff383daaa086af31ca43c14f626"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ac3275ff383daaa086af31ca43c14f626">PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK_5000000</a></td></tr>
<tr class="memdesc:ac3275ff383daaa086af31ca43c14f626"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK for the frequency 5000000. <br /></td></tr>
<tr class="separator:ac3275ff383daaa086af31ca43c14f626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dccd9e507f576dfc2410fbef74e8bde"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8dccd9e507f576dfc2410fbef74e8bde"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a8dccd9e507f576dfc2410fbef74e8bde">PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK_2500000</a></td></tr>
<tr class="memdesc:a8dccd9e507f576dfc2410fbef74e8bde"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK for the frequency 2500000. <br /></td></tr>
<tr class="separator:a8dccd9e507f576dfc2410fbef74e8bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5fbe54a9260e9f6fe956117991a3261"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad5fbe54a9260e9f6fe956117991a3261"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ad5fbe54a9260e9f6fe956117991a3261">PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK_133000000</a></td></tr>
<tr class="memdesc:ad5fbe54a9260e9f6fe956117991a3261"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK for the frequency 133000000. <br /></td></tr>
<tr class="separator:ad5fbe54a9260e9f6fe956117991a3261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a330d5751d0326dd979049b27e03637bc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a330d5751d0326dd979049b27e03637bc"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a330d5751d0326dd979049b27e03637bc">PMHAL_PRCM_CLK_MCASP3_AHCLKR_20000000</a></td></tr>
<tr class="memdesc:a330d5751d0326dd979049b27e03637bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP3_AHCLKR for the frequency 20000000. <br /></td></tr>
<tr class="separator:a330d5751d0326dd979049b27e03637bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dd1c974526187c81ea1065a862e0605"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6dd1c974526187c81ea1065a862e0605"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a6dd1c974526187c81ea1065a862e0605">PMHAL_PRCM_CLK_MCASP3_AHCLKR_10000000</a></td></tr>
<tr class="memdesc:a6dd1c974526187c81ea1065a862e0605"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP3_AHCLKR for the frequency 10000000. <br /></td></tr>
<tr class="separator:a6dd1c974526187c81ea1065a862e0605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ef158ddea7962288fe4e677900cfa8b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1ef158ddea7962288fe4e677900cfa8b"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a1ef158ddea7962288fe4e677900cfa8b">PMHAL_PRCM_CLK_MCASP3_AHCLKR_24000000</a></td></tr>
<tr class="memdesc:a1ef158ddea7962288fe4e677900cfa8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP3_AHCLKR for the frequency 24000000. <br /></td></tr>
<tr class="separator:a1ef158ddea7962288fe4e677900cfa8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a559cf330ead1cc53fbd26ca6ddf44f54"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a559cf330ead1cc53fbd26ca6ddf44f54"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a559cf330ead1cc53fbd26ca6ddf44f54">PMHAL_PRCM_CLK_MCASP3_AHCLKX_20000000</a></td></tr>
<tr class="memdesc:a559cf330ead1cc53fbd26ca6ddf44f54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP3_AHCLKX for the frequency 20000000. <br /></td></tr>
<tr class="separator:a559cf330ead1cc53fbd26ca6ddf44f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9a27d2dc0abd89229e94ac1ee00412a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab9a27d2dc0abd89229e94ac1ee00412a"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ab9a27d2dc0abd89229e94ac1ee00412a">PMHAL_PRCM_CLK_MCASP3_AHCLKX_10000000</a></td></tr>
<tr class="memdesc:ab9a27d2dc0abd89229e94ac1ee00412a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP3_AHCLKX for the frequency 10000000. <br /></td></tr>
<tr class="separator:ab9a27d2dc0abd89229e94ac1ee00412a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe825ace02da1b22cb7ad05aac5d205f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abe825ace02da1b22cb7ad05aac5d205f"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#abe825ace02da1b22cb7ad05aac5d205f">PMHAL_PRCM_CLK_MCASP3_AHCLKX_24000000</a></td></tr>
<tr class="memdesc:abe825ace02da1b22cb7ad05aac5d205f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP3_AHCLKX for the frequency 24000000. <br /></td></tr>
<tr class="separator:abe825ace02da1b22cb7ad05aac5d205f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3372bab4fd642149f8c8c7f6a25374a3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3372bab4fd642149f8c8c7f6a25374a3"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a3372bab4fd642149f8c8c7f6a25374a3">PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK_20000000</a></td></tr>
<tr class="memdesc:a3372bab4fd642149f8c8c7f6a25374a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK for the frequency 20000000. <br /></td></tr>
<tr class="separator:a3372bab4fd642149f8c8c7f6a25374a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af16769131e6f114371c1c926900b68ef"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af16769131e6f114371c1c926900b68ef"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#af16769131e6f114371c1c926900b68ef">PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK_10000000</a></td></tr>
<tr class="memdesc:af16769131e6f114371c1c926900b68ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK for the frequency 10000000. <br /></td></tr>
<tr class="separator:af16769131e6f114371c1c926900b68ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2561605e2e7cfd452f4040712da64d6e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2561605e2e7cfd452f4040712da64d6e"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a2561605e2e7cfd452f4040712da64d6e">PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK_5000000</a></td></tr>
<tr class="memdesc:a2561605e2e7cfd452f4040712da64d6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK for the frequency 5000000. <br /></td></tr>
<tr class="separator:a2561605e2e7cfd452f4040712da64d6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee061c7c5e0f89f1d22007cef6b62d37"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aee061c7c5e0f89f1d22007cef6b62d37"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aee061c7c5e0f89f1d22007cef6b62d37">PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK_2500000</a></td></tr>
<tr class="memdesc:aee061c7c5e0f89f1d22007cef6b62d37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK for the frequency 2500000. <br /></td></tr>
<tr class="separator:aee061c7c5e0f89f1d22007cef6b62d37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3033890c032c1425eedeaeaa20fd227f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3033890c032c1425eedeaeaa20fd227f"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a3033890c032c1425eedeaeaa20fd227f">PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK_133000000</a></td></tr>
<tr class="memdesc:a3033890c032c1425eedeaeaa20fd227f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK for the frequency 133000000. <br /></td></tr>
<tr class="separator:a3033890c032c1425eedeaeaa20fd227f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98ea1180b3b946658e6f23251f806fb7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a98ea1180b3b946658e6f23251f806fb7"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a98ea1180b3b946658e6f23251f806fb7">PMHAL_PRCM_CLK_CRC_L3_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:a98ea1180b3b946658e6f23251f806fb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_CRC_L3_GICLK. <br /></td></tr>
<tr class="separator:a98ea1180b3b946658e6f23251f806fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59fc5a66a20fdd04d05b6fe24284fc05"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a59fc5a66a20fdd04d05b6fe24284fc05"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a59fc5a66a20fdd04d05b6fe24284fc05">PMHAL_PRCM_CLK_SR_CORE_SYS_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a59fc5a66a20fdd04d05b6fe24284fc05"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_SR_CORE_SYS_GFCLK. <br /></td></tr>
<tr class="separator:a59fc5a66a20fdd04d05b6fe24284fc05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3335a371f862e193dedffd7348102a58"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3335a371f862e193dedffd7348102a58"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a3335a371f862e193dedffd7348102a58">PMHAL_PRCM_CLK_SR_DSPEVE_SYS_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a3335a371f862e193dedffd7348102a58"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_SR_DSPEVE_SYS_GFCLK. <br /></td></tr>
<tr class="separator:a3335a371f862e193dedffd7348102a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc7e12227ebf9a76f7b4badcea098523"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acc7e12227ebf9a76f7b4badcea098523"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#acc7e12227ebf9a76f7b4badcea098523">PMHAL_PRCM_CLK_CUSTEFUSE_SYS_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:acc7e12227ebf9a76f7b4badcea098523"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_CUSTEFUSE_SYS_GFCLK. <br /></td></tr>
<tr class="separator:acc7e12227ebf9a76f7b4badcea098523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8da2c0a3c0cdff23bb3fecc58ea49285"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8da2c0a3c0cdff23bb3fecc58ea49285"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a8da2c0a3c0cdff23bb3fecc58ea49285">PMHAL_PRCM_CLK_DSP1_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a8da2c0a3c0cdff23bb3fecc58ea49285"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_DSP1_GFCLK. <br /></td></tr>
<tr class="separator:a8da2c0a3c0cdff23bb3fecc58ea49285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d29ef505258638061130d6a38cecb3e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9d29ef505258638061130d6a38cecb3e"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a9d29ef505258638061130d6a38cecb3e">PMHAL_PRCM_CLK_DSP2_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a9d29ef505258638061130d6a38cecb3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_DSP2_GFCLK. <br /></td></tr>
<tr class="separator:a9d29ef505258638061130d6a38cecb3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5faa8fb089b9c12a4aa81afe1855d89"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae5faa8fb089b9c12a4aa81afe1855d89"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ae5faa8fb089b9c12a4aa81afe1855d89">PMHAL_PRCM_CLK_DSS_L3_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:ae5faa8fb089b9c12a4aa81afe1855d89"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_DSS_L3_GICLK. <br /></td></tr>
<tr class="separator:ae5faa8fb089b9c12a4aa81afe1855d89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd5dce6fab656538572e58edf52b2bfc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abd5dce6fab656538572e58edf52b2bfc"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#abd5dce6fab656538572e58edf52b2bfc">PMHAL_PRCM_CLK_DSS_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:abd5dce6fab656538572e58edf52b2bfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_DSS_GFCLK. <br /></td></tr>
<tr class="separator:abd5dce6fab656538572e58edf52b2bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b48d0b2edb009c170c27ecd2829a095"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4b48d0b2edb009c170c27ecd2829a095"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a4b48d0b2edb009c170c27ecd2829a095">PMHAL_PRCM_CLK_DSS_L4_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:a4b48d0b2edb009c170c27ecd2829a095"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_DSS_L4_GICLK. <br /></td></tr>
<tr class="separator:a4b48d0b2edb009c170c27ecd2829a095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff33694bb791c56c51927aeb54502e14"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aff33694bb791c56c51927aeb54502e14"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aff33694bb791c56c51927aeb54502e14">PMHAL_PRCM_CLK_EMIF_DLL_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:aff33694bb791c56c51927aeb54502e14"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_EMIF_DLL_GCLK. <br /></td></tr>
<tr class="separator:aff33694bb791c56c51927aeb54502e14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9577032f598f76632f59a7103ac3559"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae9577032f598f76632f59a7103ac3559"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ae9577032f598f76632f59a7103ac3559">PMHAL_PRCM_CLK_EMIF_L3_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:ae9577032f598f76632f59a7103ac3559"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_EMIF_L3_GICLK. <br /></td></tr>
<tr class="separator:ae9577032f598f76632f59a7103ac3559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0851d796a9199902d2c900e0d164e84d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0851d796a9199902d2c900e0d164e84d"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a0851d796a9199902d2c900e0d164e84d">PMHAL_PRCM_CLK_EMIF_PHY_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a0851d796a9199902d2c900e0d164e84d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_EMIF_PHY_GCLK. <br /></td></tr>
<tr class="separator:a0851d796a9199902d2c900e0d164e84d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5716253f7c18958dae221799c4d2f2f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5716253f7c18958dae221799c4d2f2f9"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a5716253f7c18958dae221799c4d2f2f9">PMHAL_PRCM_CLK_EVE1_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a5716253f7c18958dae221799c4d2f2f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_EVE1_GFCLK. <br /></td></tr>
<tr class="separator:a5716253f7c18958dae221799c4d2f2f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a80b5b28b4d8fd459b0000642c977b9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6a80b5b28b4d8fd459b0000642c977b9"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a6a80b5b28b4d8fd459b0000642c977b9">PMHAL_PRCM_CLK_GMAC_RFT_CLK_freqList</a> []</td></tr>
<tr class="memdesc:a6a80b5b28b4d8fd459b0000642c977b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_GMAC_RFT_CLK. <br /></td></tr>
<tr class="separator:a6a80b5b28b4d8fd459b0000642c977b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af754e2afee3b48a34561c097dade7ae1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af754e2afee3b48a34561c097dade7ae1"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#af754e2afee3b48a34561c097dade7ae1">PMHAL_PRCM_CLK_GMAC_MAIN_CLK_freqList</a> []</td></tr>
<tr class="memdesc:af754e2afee3b48a34561c097dade7ae1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_GMAC_MAIN_CLK. <br /></td></tr>
<tr class="separator:af754e2afee3b48a34561c097dade7ae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa74b7f8600f5240a14aaf79b41b100b9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa74b7f8600f5240a14aaf79b41b100b9"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aa74b7f8600f5240a14aaf79b41b100b9">PMHAL_PRCM_CLK_GMII_250MHZ_CLK_freqList</a> []</td></tr>
<tr class="memdesc:aa74b7f8600f5240a14aaf79b41b100b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_GMII_250MHZ_CLK. <br /></td></tr>
<tr class="separator:aa74b7f8600f5240a14aaf79b41b100b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b12d974a89747d04fb6abb89a52a3d0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7b12d974a89747d04fb6abb89a52a3d0"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a7b12d974a89747d04fb6abb89a52a3d0">PMHAL_PRCM_CLK_RMII_50MHZ_CLK_freqList</a> []</td></tr>
<tr class="memdesc:a7b12d974a89747d04fb6abb89a52a3d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_RMII_50MHZ_CLK. <br /></td></tr>
<tr class="separator:a7b12d974a89747d04fb6abb89a52a3d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eec0cace7663ca49fb3db76ed94c693"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0eec0cace7663ca49fb3db76ed94c693"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a0eec0cace7663ca49fb3db76ed94c693">PMHAL_PRCM_CLK_RGMII_5MHZ_CLK_freqList</a> []</td></tr>
<tr class="memdesc:a0eec0cace7663ca49fb3db76ed94c693"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_RGMII_5MHZ_CLK. <br /></td></tr>
<tr class="separator:a0eec0cace7663ca49fb3db76ed94c693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acba4805f9e34f0047956d3a7fd0555b4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acba4805f9e34f0047956d3a7fd0555b4"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#acba4805f9e34f0047956d3a7fd0555b4">PMHAL_PRCM_CLK_MCASP1_AHCLKR_freqList</a> []</td></tr>
<tr class="memdesc:acba4805f9e34f0047956d3a7fd0555b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_MCASP1_AHCLKR. <br /></td></tr>
<tr class="separator:acba4805f9e34f0047956d3a7fd0555b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5191dfd9df31339f623e2a892f3ee8b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5191dfd9df31339f623e2a892f3ee8b5"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a5191dfd9df31339f623e2a892f3ee8b5">PMHAL_PRCM_CLK_MCASP1_AHCLKX_freqList</a> []</td></tr>
<tr class="memdesc:a5191dfd9df31339f623e2a892f3ee8b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_MCASP1_AHCLKX. <br /></td></tr>
<tr class="separator:a5191dfd9df31339f623e2a892f3ee8b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6815213bdc38cc71a4affbd036773de5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6815213bdc38cc71a4affbd036773de5"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a6815213bdc38cc71a4affbd036773de5">PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a6815213bdc38cc71a4affbd036773de5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_MCASP1_AUX_GFCLK. <br /></td></tr>
<tr class="separator:a6815213bdc38cc71a4affbd036773de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48600841106fbcb8918c776aacc588de"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a48600841106fbcb8918c776aacc588de"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a48600841106fbcb8918c776aacc588de">PMHAL_PRCM_CLK_TIMER5_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a48600841106fbcb8918c776aacc588de"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_TIMER5_GFCLK. <br /></td></tr>
<tr class="separator:a48600841106fbcb8918c776aacc588de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adce5caf3d11f02baa540564e2670fecf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adce5caf3d11f02baa540564e2670fecf"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#adce5caf3d11f02baa540564e2670fecf">PMHAL_PRCM_CLK_TIMER6_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:adce5caf3d11f02baa540564e2670fecf"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_TIMER6_GFCLK. <br /></td></tr>
<tr class="separator:adce5caf3d11f02baa540564e2670fecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63ad24a21a0fbcc8610d7d944a422eb8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a63ad24a21a0fbcc8610d7d944a422eb8"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a63ad24a21a0fbcc8610d7d944a422eb8">PMHAL_PRCM_CLK_TIMER7_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a63ad24a21a0fbcc8610d7d944a422eb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_TIMER7_GFCLK. <br /></td></tr>
<tr class="separator:a63ad24a21a0fbcc8610d7d944a422eb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2989939d580be4e7f6f59ccfa05a3f74"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2989939d580be4e7f6f59ccfa05a3f74"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a2989939d580be4e7f6f59ccfa05a3f74">PMHAL_PRCM_CLK_TIMER8_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a2989939d580be4e7f6f59ccfa05a3f74"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_TIMER8_GFCLK. <br /></td></tr>
<tr class="separator:a2989939d580be4e7f6f59ccfa05a3f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1d451db4dc3380b4a5e8ce530846050"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad1d451db4dc3380b4a5e8ce530846050"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ad1d451db4dc3380b4a5e8ce530846050">PMHAL_PRCM_CLK_IPU1_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:ad1d451db4dc3380b4a5e8ce530846050"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_IPU1_GFCLK. <br /></td></tr>
<tr class="separator:ad1d451db4dc3380b4a5e8ce530846050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95a750eb236075861df1aebaaab8c16e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a95a750eb236075861df1aebaaab8c16e"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a95a750eb236075861df1aebaaab8c16e">PMHAL_PRCM_CLK_L3INIT_L3_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:a95a750eb236075861df1aebaaab8c16e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L3INIT_L3_GICLK. <br /></td></tr>
<tr class="separator:a95a750eb236075861df1aebaaab8c16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ab8fbd82914accceee0a63e6ff38d46"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0ab8fbd82914accceee0a63e6ff38d46"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a0ab8fbd82914accceee0a63e6ff38d46">PMHAL_PRCM_CLK_L3INSTR_TS_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a0ab8fbd82914accceee0a63e6ff38d46"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L3INSTR_TS_GCLK. <br /></td></tr>
<tr class="separator:a0ab8fbd82914accceee0a63e6ff38d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3918ab4a9adf4bb5d04d51c211db5e1e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3918ab4a9adf4bb5d04d51c211db5e1e"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a3918ab4a9adf4bb5d04d51c211db5e1e">PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a3918ab4a9adf4bb5d04d51c211db5e1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L3INSTR_DLL_AGING_GCLK. <br /></td></tr>
<tr class="separator:a3918ab4a9adf4bb5d04d51c211db5e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fb0a18d1f34117854b86827d9537fed"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8fb0a18d1f34117854b86827d9537fed"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a8fb0a18d1f34117854b86827d9537fed">PMHAL_PRCM_CLK_L3INSTR_L3_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:a8fb0a18d1f34117854b86827d9537fed"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L3INSTR_L3_GICLK. <br /></td></tr>
<tr class="separator:a8fb0a18d1f34117854b86827d9537fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38602d358a94082d56cffce3709ceb0e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a38602d358a94082d56cffce3709ceb0e"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a38602d358a94082d56cffce3709ceb0e">PMHAL_PRCM_CLK_L3MAIN1_L3_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:a38602d358a94082d56cffce3709ceb0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L3MAIN1_L3_GICLK. <br /></td></tr>
<tr class="separator:a38602d358a94082d56cffce3709ceb0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac64e7535d3c49de99aaa4988d17fcc45"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac64e7535d3c49de99aaa4988d17fcc45"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ac64e7535d3c49de99aaa4988d17fcc45">PMHAL_PRCM_CLK_L3MAIN1_L4_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:ac64e7535d3c49de99aaa4988d17fcc45"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L3MAIN1_L4_GICLK. <br /></td></tr>
<tr class="separator:ac64e7535d3c49de99aaa4988d17fcc45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1058ca2d71e02be77620a8d639b98e4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae1058ca2d71e02be77620a8d639b98e4"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ae1058ca2d71e02be77620a8d639b98e4">PMHAL_PRCM_CLK_L4CFG_L3_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:ae1058ca2d71e02be77620a8d639b98e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L4CFG_L3_GICLK. <br /></td></tr>
<tr class="separator:ae1058ca2d71e02be77620a8d639b98e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7851c10e42877ef655f01ef64f671a89"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7851c10e42877ef655f01ef64f671a89"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a7851c10e42877ef655f01ef64f671a89">PMHAL_PRCM_CLK_L4CFG_L4_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:a7851c10e42877ef655f01ef64f671a89"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L4CFG_L4_GICLK. <br /></td></tr>
<tr class="separator:a7851c10e42877ef655f01ef64f671a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bb3b567fb9eb5383adbbc6e97f325d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7bb3b567fb9eb5383adbbc6e97f325d6"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a7bb3b567fb9eb5383adbbc6e97f325d6">PMHAL_PRCM_CLK_L4PER_L3_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:a7bb3b567fb9eb5383adbbc6e97f325d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L4PER_L3_GICLK. <br /></td></tr>
<tr class="separator:a7bb3b567fb9eb5383adbbc6e97f325d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ed2aac5e3538322ce8e5eee53e0ad03"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9ed2aac5e3538322ce8e5eee53e0ad03"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a9ed2aac5e3538322ce8e5eee53e0ad03">PMHAL_PRCM_CLK_PER_96M_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a9ed2aac5e3538322ce8e5eee53e0ad03"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_PER_96M_GFCLK. <br /></td></tr>
<tr class="separator:a9ed2aac5e3538322ce8e5eee53e0ad03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e79a3f4b2690f9f9c24020bc9638dfd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8e79a3f4b2690f9f9c24020bc9638dfd"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a8e79a3f4b2690f9f9c24020bc9638dfd">PMHAL_PRCM_CLK_L4PER_L4_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:a8e79a3f4b2690f9f9c24020bc9638dfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L4PER_L4_GICLK. <br /></td></tr>
<tr class="separator:a8e79a3f4b2690f9f9c24020bc9638dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a354da14d42142263d6f9753f5d38cf0a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a354da14d42142263d6f9753f5d38cf0a"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a354da14d42142263d6f9753f5d38cf0a">PMHAL_PRCM_CLK_TIMER2_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a354da14d42142263d6f9753f5d38cf0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_TIMER2_GFCLK. <br /></td></tr>
<tr class="separator:a354da14d42142263d6f9753f5d38cf0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab957763f98ea592150caa6619c3f2d7e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab957763f98ea592150caa6619c3f2d7e"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ab957763f98ea592150caa6619c3f2d7e">PMHAL_PRCM_CLK_TIMER3_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:ab957763f98ea592150caa6619c3f2d7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_TIMER3_GFCLK. <br /></td></tr>
<tr class="separator:ab957763f98ea592150caa6619c3f2d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5087d4f9fd35a61c3e0c49245f2e5b7e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5087d4f9fd35a61c3e0c49245f2e5b7e"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a5087d4f9fd35a61c3e0c49245f2e5b7e">PMHAL_PRCM_CLK_TIMER4_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a5087d4f9fd35a61c3e0c49245f2e5b7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_TIMER4_GFCLK. <br /></td></tr>
<tr class="separator:a5087d4f9fd35a61c3e0c49245f2e5b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90bf07384b5af6b9331855db78d886e8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a90bf07384b5af6b9331855db78d886e8"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a90bf07384b5af6b9331855db78d886e8">PMHAL_PRCM_CLK_PER_48M_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a90bf07384b5af6b9331855db78d886e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_PER_48M_GFCLK. <br /></td></tr>
<tr class="separator:a90bf07384b5af6b9331855db78d886e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab26755c93eff24028dbde60c9fa7b5e4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab26755c93eff24028dbde60c9fa7b5e4"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ab26755c93eff24028dbde60c9fa7b5e4">PMHAL_PRCM_CLK_UART1_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:ab26755c93eff24028dbde60c9fa7b5e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_UART1_GFCLK. <br /></td></tr>
<tr class="separator:ab26755c93eff24028dbde60c9fa7b5e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b78da8bd6ca2e7bfa7a001e426ec246"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9b78da8bd6ca2e7bfa7a001e426ec246"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a9b78da8bd6ca2e7bfa7a001e426ec246">PMHAL_PRCM_CLK_UART2_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a9b78da8bd6ca2e7bfa7a001e426ec246"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_UART2_GFCLK. <br /></td></tr>
<tr class="separator:a9b78da8bd6ca2e7bfa7a001e426ec246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00d84a42e843b1e23c564f3052fc0e19"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a00d84a42e843b1e23c564f3052fc0e19"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a00d84a42e843b1e23c564f3052fc0e19">PMHAL_PRCM_CLK_UART3_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a00d84a42e843b1e23c564f3052fc0e19"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_UART3_GFCLK. <br /></td></tr>
<tr class="separator:a00d84a42e843b1e23c564f3052fc0e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cbc8665498e3169cef031001ae4d097"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7cbc8665498e3169cef031001ae4d097"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a7cbc8665498e3169cef031001ae4d097">PMHAL_PRCM_CLK_GPIO_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a7cbc8665498e3169cef031001ae4d097"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_GPIO_GFCLK. <br /></td></tr>
<tr class="separator:a7cbc8665498e3169cef031001ae4d097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15cced606101d2a2009694c695c23172"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a15cced606101d2a2009694c695c23172"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a15cced606101d2a2009694c695c23172">PMHAL_PRCM_CLK_L4PER_32K_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a15cced606101d2a2009694c695c23172"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L4PER_32K_GFCLK. <br /></td></tr>
<tr class="separator:a15cced606101d2a2009694c695c23172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85a6d3e828ca78da852e13ae8c735fa6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a85a6d3e828ca78da852e13ae8c735fa6"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a85a6d3e828ca78da852e13ae8c735fa6">PMHAL_PRCM_CLK_MMC4_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a85a6d3e828ca78da852e13ae8c735fa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_MMC4_GFCLK. <br /></td></tr>
<tr class="separator:a85a6d3e828ca78da852e13ae8c735fa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e781e0da0dbd8d49da8dbd5d3139fdd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e781e0da0dbd8d49da8dbd5d3139fdd"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a6e781e0da0dbd8d49da8dbd5d3139fdd">PMHAL_PRCM_CLK_DCAN2_SYS_CLK_freqList</a> []</td></tr>
<tr class="memdesc:a6e781e0da0dbd8d49da8dbd5d3139fdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_DCAN2_SYS_CLK. <br /></td></tr>
<tr class="separator:a6e781e0da0dbd8d49da8dbd5d3139fdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac72108513828b2b51d27f33dc05ad0a6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac72108513828b2b51d27f33dc05ad0a6"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ac72108513828b2b51d27f33dc05ad0a6">PMHAL_PRCM_CLK_L4PER2_L3_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:ac72108513828b2b51d27f33dc05ad0a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L4PER2_L3_GICLK. <br /></td></tr>
<tr class="separator:ac72108513828b2b51d27f33dc05ad0a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2a734dce5a9417a811ce07c0e9e3c98"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac2a734dce5a9417a811ce07c0e9e3c98"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ac2a734dce5a9417a811ce07c0e9e3c98">PMHAL_PRCM_CLK_L4PER2_L4_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:ac2a734dce5a9417a811ce07c0e9e3c98"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L4PER2_L4_GICLK. <br /></td></tr>
<tr class="separator:ac2a734dce5a9417a811ce07c0e9e3c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e6badf41d2f09fa12b72c0a4c5f30c7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7e6badf41d2f09fa12b72c0a4c5f30c7"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a7e6badf41d2f09fa12b72c0a4c5f30c7">PMHAL_PRCM_CLK_QSPI_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a7e6badf41d2f09fa12b72c0a4c5f30c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_QSPI_GFCLK. <br /></td></tr>
<tr class="separator:a7e6badf41d2f09fa12b72c0a4c5f30c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66e41d117b1e5976d8c1fc8c91ec910d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a66e41d117b1e5976d8c1fc8c91ec910d"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a66e41d117b1e5976d8c1fc8c91ec910d">PMHAL_PRCM_CLK_L4PER3_L3_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:a66e41d117b1e5976d8c1fc8c91ec910d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L4PER3_L3_GICLK. <br /></td></tr>
<tr class="separator:a66e41d117b1e5976d8c1fc8c91ec910d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a383b223604848b78eb9b625a7315775a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a383b223604848b78eb9b625a7315775a"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a383b223604848b78eb9b625a7315775a">PMHAL_PRCM_CLK_L4PER3_L4_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:a383b223604848b78eb9b625a7315775a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L4PER3_L4_GICLK. <br /></td></tr>
<tr class="separator:a383b223604848b78eb9b625a7315775a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48b4947677d31d8f26b8555e4429c8dc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a48b4947677d31d8f26b8555e4429c8dc"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a48b4947677d31d8f26b8555e4429c8dc">PMHAL_PRCM_CLK_VIP1_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a48b4947677d31d8f26b8555e4429c8dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_VIP1_GCLK. <br /></td></tr>
<tr class="separator:a48b4947677d31d8f26b8555e4429c8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa86d9b114b84bc5c792804b4ccf81380"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa86d9b114b84bc5c792804b4ccf81380"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aa86d9b114b84bc5c792804b4ccf81380">PMHAL_PRCM_CLK_ISS_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:aa86d9b114b84bc5c792804b4ccf81380"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_ISS_GCLK. <br /></td></tr>
<tr class="separator:aa86d9b114b84bc5c792804b4ccf81380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c52dcb748b1f661eaccd6cedeb330e1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7c52dcb748b1f661eaccd6cedeb330e1"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a7c52dcb748b1f661eaccd6cedeb330e1">PMHAL_PRCM_CLK_ADC_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a7c52dcb748b1f661eaccd6cedeb330e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_ADC_GFCLK. <br /></td></tr>
<tr class="separator:a7c52dcb748b1f661eaccd6cedeb330e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eb58536b4b1c9d03c366136117592a7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6eb58536b4b1c9d03c366136117592a7"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a6eb58536b4b1c9d03c366136117592a7">PMHAL_PRCM_CLK_ADC_L3_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:a6eb58536b4b1c9d03c366136117592a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_ADC_L3_GICLK. <br /></td></tr>
<tr class="separator:a6eb58536b4b1c9d03c366136117592a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae23dbe9097e63c599d28e7a9038502b0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae23dbe9097e63c599d28e7a9038502b0"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ae23dbe9097e63c599d28e7a9038502b0">PMHAL_PRCM_CLK_FUNC_32K_CLK_freqList</a> []</td></tr>
<tr class="memdesc:ae23dbe9097e63c599d28e7a9038502b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_FUNC_32K_CLK. <br /></td></tr>
<tr class="separator:ae23dbe9097e63c599d28e7a9038502b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94f3227bce24b2c5dadc44cdc80fdc1a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a94f3227bce24b2c5dadc44cdc80fdc1a"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a94f3227bce24b2c5dadc44cdc80fdc1a">PMHAL_PRCM_CLK_WKUPAON_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:a94f3227bce24b2c5dadc44cdc80fdc1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_WKUPAON_GICLK. <br /></td></tr>
<tr class="separator:a94f3227bce24b2c5dadc44cdc80fdc1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d3c95bc253ebc59a7eba6ad53909ee3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7d3c95bc253ebc59a7eba6ad53909ee3"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a7d3c95bc253ebc59a7eba6ad53909ee3">PMHAL_PRCM_CLK_DCAN1_SYS_CLK_freqList</a> []</td></tr>
<tr class="memdesc:a7d3c95bc253ebc59a7eba6ad53909ee3"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_DCAN1_SYS_CLK. <br /></td></tr>
<tr class="separator:a7d3c95bc253ebc59a7eba6ad53909ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe3adb3ac4f045454dcc51466294c1b0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afe3adb3ac4f045454dcc51466294c1b0"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#afe3adb3ac4f045454dcc51466294c1b0">PMHAL_PRCM_CLK_WKUPAON_SYS_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:afe3adb3ac4f045454dcc51466294c1b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_WKUPAON_SYS_GFCLK. <br /></td></tr>
<tr class="separator:afe3adb3ac4f045454dcc51466294c1b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d08533521c1357af020b4b4a8cd3dd7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1d08533521c1357af020b4b4a8cd3dd7"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a1d08533521c1357af020b4b4a8cd3dd7">PMHAL_PRCM_CLK_TIMER1_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a1d08533521c1357af020b4b4a8cd3dd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_TIMER1_GFCLK. <br /></td></tr>
<tr class="separator:a1d08533521c1357af020b4b4a8cd3dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a087ee1675a51efa94b4d3b58a5e9d7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a087ee1675a51efa94b4d3b58a5e9d7"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a4a087ee1675a51efa94b4d3b58a5e9d7">PMHAL_PRCM_CLK_VID_PIX_CLK_freqList</a> []</td></tr>
<tr class="memdesc:a4a087ee1675a51efa94b4d3b58a5e9d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_VID_PIX_CLK. <br /></td></tr>
<tr class="separator:a4a087ee1675a51efa94b4d3b58a5e9d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c48f6237bef401f476a977102d5997f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7c48f6237bef401f476a977102d5997f"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a7c48f6237bef401f476a977102d5997f">PMHAL_PRCM_CLK_TESOC_EXT_CLK_freqList</a> []</td></tr>
<tr class="memdesc:a7c48f6237bef401f476a977102d5997f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_TESOC_EXT_CLK. <br /></td></tr>
<tr class="separator:a7c48f6237bef401f476a977102d5997f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47642d791ed56e99490c2eb3f5cffa16"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a47642d791ed56e99490c2eb3f5cffa16"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a47642d791ed56e99490c2eb3f5cffa16">PMHAL_PRCM_CLK_DEBUG_ATB_CLK_freqList</a> []</td></tr>
<tr class="memdesc:a47642d791ed56e99490c2eb3f5cffa16"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_DEBUG_ATB_CLK. <br /></td></tr>
<tr class="separator:a47642d791ed56e99490c2eb3f5cffa16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af09b2532390f14612731aeda27d2dbba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af09b2532390f14612731aeda27d2dbba"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#af09b2532390f14612731aeda27d2dbba">PMHAL_PRCM_CLK_DEBUG_TREXCPT_CLK_freqList</a> []</td></tr>
<tr class="memdesc:af09b2532390f14612731aeda27d2dbba"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_DEBUG_TREXCPT_CLK. <br /></td></tr>
<tr class="separator:af09b2532390f14612731aeda27d2dbba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8a23dba64de0b84dff9c68445d7c554"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab8a23dba64de0b84dff9c68445d7c554"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ab8a23dba64de0b84dff9c68445d7c554">PMHAL_PRCM_CLK_DEBUG_STMEXPT_CLK_freqList</a> []</td></tr>
<tr class="memdesc:ab8a23dba64de0b84dff9c68445d7c554"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_DEBUG_STMEXPT_CLK. <br /></td></tr>
<tr class="separator:ab8a23dba64de0b84dff9c68445d7c554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a519b123dae2a282c458001de609624"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8a519b123dae2a282c458001de609624"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a8a519b123dae2a282c458001de609624">PMHAL_PRCM_CLK_RTI1_CLK_freqList</a> []</td></tr>
<tr class="memdesc:a8a519b123dae2a282c458001de609624"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_RTI1_CLK. <br /></td></tr>
<tr class="separator:a8a519b123dae2a282c458001de609624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30a6981810782cff5394c46072c464b9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a30a6981810782cff5394c46072c464b9"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a30a6981810782cff5394c46072c464b9">PMHAL_PRCM_CLK_RTI2_CLK_freqList</a> []</td></tr>
<tr class="memdesc:a30a6981810782cff5394c46072c464b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_RTI2_CLK. <br /></td></tr>
<tr class="separator:a30a6981810782cff5394c46072c464b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af629fe31aa8b8acde8907ca4c925d30d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af629fe31aa8b8acde8907ca4c925d30d"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#af629fe31aa8b8acde8907ca4c925d30d">PMHAL_PRCM_CLK_RTI3_CLK_freqList</a> []</td></tr>
<tr class="memdesc:af629fe31aa8b8acde8907ca4c925d30d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_RTI3_CLK. <br /></td></tr>
<tr class="separator:af629fe31aa8b8acde8907ca4c925d30d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e203aae9f8197689c740ce79266d927"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7e203aae9f8197689c740ce79266d927"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a7e203aae9f8197689c740ce79266d927">PMHAL_PRCM_CLK_RTI4_CLK_freqList</a> []</td></tr>
<tr class="memdesc:a7e203aae9f8197689c740ce79266d927"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_RTI4_CLK. <br /></td></tr>
<tr class="separator:a7e203aae9f8197689c740ce79266d927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeabad60be9b2ff6f9674c89d178b437b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeabad60be9b2ff6f9674c89d178b437b"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aeabad60be9b2ff6f9674c89d178b437b">PMHAL_PRCM_CLK_RTI5_CLK_freqList</a> []</td></tr>
<tr class="memdesc:aeabad60be9b2ff6f9674c89d178b437b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_RTI5_CLK. <br /></td></tr>
<tr class="separator:aeabad60be9b2ff6f9674c89d178b437b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a536aaee6a52c43f70d59d7fd633f62"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a536aaee6a52c43f70d59d7fd633f62"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a4a536aaee6a52c43f70d59d7fd633f62">PMHAL_PRCM_CLK_IPU_L3_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:a4a536aaee6a52c43f70d59d7fd633f62"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_IPU_L3_GICLK. <br /></td></tr>
<tr class="separator:a4a536aaee6a52c43f70d59d7fd633f62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44dfb8457d9915d47d57067b87671fae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a44dfb8457d9915d47d57067b87671fae"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a44dfb8457d9915d47d57067b87671fae">PMHAL_PRCM_CLK_IPU_L4_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:a44dfb8457d9915d47d57067b87671fae"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_IPU_L4_GICLK. <br /></td></tr>
<tr class="separator:a44dfb8457d9915d47d57067b87671fae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada4fb44d80ba3feea426f92005548cf9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ada4fb44d80ba3feea426f92005548cf9"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ada4fb44d80ba3feea426f92005548cf9">PMHAL_PRCM_CLK_L3INSTR_L4_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:ada4fb44d80ba3feea426f92005548cf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L3INSTR_L4_GICLK. <br /></td></tr>
<tr class="separator:ada4fb44d80ba3feea426f92005548cf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a049ffe8f3d5b43b6c792811a513f4718"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a049ffe8f3d5b43b6c792811a513f4718"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a049ffe8f3d5b43b6c792811a513f4718">PMHAL_PRCM_CLK_COREAON_L4_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:a049ffe8f3d5b43b6c792811a513f4718"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_COREAON_L4_GICLK. <br /></td></tr>
<tr class="separator:a049ffe8f3d5b43b6c792811a513f4718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a899e7e71b2565a212363b20a4765aee2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a899e7e71b2565a212363b20a4765aee2"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a899e7e71b2565a212363b20a4765aee2">PMHAL_PRCM_CLK_CUSTEFUSE_L4_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:a899e7e71b2565a212363b20a4765aee2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_CUSTEFUSE_L4_GICLK. <br /></td></tr>
<tr class="separator:a899e7e71b2565a212363b20a4765aee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eb337538141d53bde536ab084080e5a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6eb337538141d53bde536ab084080e5a"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a6eb337538141d53bde536ab084080e5a">PMHAL_PRCM_CLK_L3INIT_L4_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:a6eb337538141d53bde536ab084080e5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L3INIT_L4_GICLK. <br /></td></tr>
<tr class="separator:a6eb337538141d53bde536ab084080e5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae90adf4c519772c96255a39212ca0ba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aae90adf4c519772c96255a39212ca0ba"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#aae90adf4c519772c96255a39212ca0ba">PMHAL_PRCM_CLK_MCAN_CLK_freqList</a> []</td></tr>
<tr class="memdesc:aae90adf4c519772c96255a39212ca0ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_MCAN_CLK. <br /></td></tr>
<tr class="separator:aae90adf4c519772c96255a39212ca0ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a75aab5d548512c02dcdde928d575cb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a75aab5d548512c02dcdde928d575cb"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a3a75aab5d548512c02dcdde928d575cb">PMHAL_PRCM_CLK_MCASP2_AHCLKR_freqList</a> []</td></tr>
<tr class="memdesc:a3a75aab5d548512c02dcdde928d575cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_MCASP2_AHCLKR. <br /></td></tr>
<tr class="separator:a3a75aab5d548512c02dcdde928d575cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c1dcec0b5c24ac900f23e398c4c9671"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c1dcec0b5c24ac900f23e398c4c9671"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a1c1dcec0b5c24ac900f23e398c4c9671">PMHAL_PRCM_CLK_MCASP2_AHCLKX_freqList</a> []</td></tr>
<tr class="memdesc:a1c1dcec0b5c24ac900f23e398c4c9671"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_MCASP2_AHCLKX. <br /></td></tr>
<tr class="separator:a1c1dcec0b5c24ac900f23e398c4c9671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac222737d57e39c223f06759672edb158"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac222737d57e39c223f06759672edb158"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ac222737d57e39c223f06759672edb158">PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:ac222737d57e39c223f06759672edb158"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_MCASP2_AUX_GFCLK. <br /></td></tr>
<tr class="separator:ac222737d57e39c223f06759672edb158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a1b8f4be4e75e1f5070e8ac2d2922e5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6a1b8f4be4e75e1f5070e8ac2d2922e5"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a6a1b8f4be4e75e1f5070e8ac2d2922e5">PMHAL_PRCM_CLK_MCASP3_AHCLKR_freqList</a> []</td></tr>
<tr class="memdesc:a6a1b8f4be4e75e1f5070e8ac2d2922e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_MCASP3_AHCLKR. <br /></td></tr>
<tr class="separator:a6a1b8f4be4e75e1f5070e8ac2d2922e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a844b02eb40b8b6be9f82b15c184f50b2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a844b02eb40b8b6be9f82b15c184f50b2"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a844b02eb40b8b6be9f82b15c184f50b2">PMHAL_PRCM_CLK_MCASP3_AHCLKX_freqList</a> []</td></tr>
<tr class="memdesc:a844b02eb40b8b6be9f82b15c184f50b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_MCASP3_AHCLKX. <br /></td></tr>
<tr class="separator:a844b02eb40b8b6be9f82b15c184f50b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e3ba37aba1c769f61222f291082ebef"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2e3ba37aba1c769f61222f291082ebef"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a2e3ba37aba1c769f61222f291082ebef">PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a2e3ba37aba1c769f61222f291082ebef"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_MCASP3_AUX_GFCLK. <br /></td></tr>
<tr class="separator:a2e3ba37aba1c769f61222f291082ebef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade0de2899820ba0a950b76a574754ddd"><td class="memItemLeft" align="right" valign="top">pmlibClockRateAllFreqList_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#ade0de2899820ba0a950b76a574754ddd">pmlibClockRateAllClockFreq</a> []</td></tr>
<tr class="memdesc:ade0de2899820ba0a950b76a574754ddd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array containing the frequency list for all the clocks in the device.  <a href="#ade0de2899820ba0a950b76a574754ddd">More...</a><br /></td></tr>
<tr class="separator:ade0de2899820ba0a950b76a574754ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03c3c353ca0c3693346b788fbc931f8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___m_i_s_c.html#ga202e9d812d5190536c9cf083e1ff4e2c">pmhalPrcmClockId_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__tda3xx_8c.html#a03c3c353ca0c3693346b788fbc931f8d">gModuleGenericClkList</a> []</td></tr>
<tr class="memdesc:a03c3c353ca0c3693346b788fbc931f8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array containing the mapping for which clock of the module can be referred to by PMHAL_PRCM_CLK_GENERIC in the Set and Get API.  <a href="#a03c3c353ca0c3693346b788fbc931f8d">More...</a><br /></td></tr>
<tr class="separator:a03c3c353ca0c3693346b788fbc931f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>PMLIB Clock Rate Data Base used by Clock Rate Manager. </p>
<dl class="section note"><dt>Note</dt><dd>This file is auto generated from the Clock Rate xlsm. DO NOT Modify Manually. </dd></dl>
</div><h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="a03c3c353ca0c3693346b788fbc931f8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___m_i_s_c.html#ga202e9d812d5190536c9cf083e1ff4e2c">pmhalPrcmClockId_t</a> gModuleGenericClkList[]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Array containing the mapping for which clock of the module can be referred to by PMHAL_PRCM_CLK_GENERIC in the Set and Get API. </p>
<p>Structure defining generic clocks supported for a MOD ID. </p>

</div>
</div>
<a class="anchor" id="ade0de2899820ba0a950b76a574754ddd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">pmlibClockRateAllFreqList_t pmlibClockRateAllClockFreq[]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Array containing the frequency list for all the clocks in the device. </p>
<p>Structure defining Clock freq configuration details for a given CLKID. </p>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
