/home/jiangchuanc/Desktop/Design_CPU/rtl/alu.v
/home/jiangchuanc/Desktop/Design_CPU/rtl/control_unit.v
/home/jiangchuanc/Desktop/Design_CPU/rtl/cpu_top.v
/home/jiangchuanc/Desktop/Design_CPU/rtl/defines.v
/home/jiangchuanc/Desktop/Design_CPU/rtl/ex_alu_mul_mux.v
/home/jiangchuanc/Desktop/Design_CPU/rtl/hazard_unit.v
/home/jiangchuanc/Desktop/Design_CPU/rtl/immediate_generator.v
/home/jiangchuanc/Desktop/Design_CPU/rtl/memory/data_memory.v
/home/jiangchuanc/Desktop/Design_CPU/rtl/memory/instruction_memory.v
/home/jiangchuanc/Desktop/Design_CPU/rtl/multiplier.v
/home/jiangchuanc/Desktop/Design_CPU/rtl/pc_logic.v
/home/jiangchuanc/Desktop/Design_CPU/rtl/pipeline_registers/ex_mem_register.v
/home/jiangchuanc/Desktop/Design_CPU/rtl/pipeline_registers/id_ex_register.v
/home/jiangchuanc/Desktop/Design_CPU/rtl/pipeline_registers/if_id_register.v
/home/jiangchuanc/Desktop/Design_CPU/rtl/pipeline_registers/mem_wb_register.v
/home/jiangchuanc/Desktop/Design_CPU/rtl/pipeline_stages/ex_stage.v
/home/jiangchuanc/Desktop/Design_CPU/rtl/pipeline_stages/id_stage.v
/home/jiangchuanc/Desktop/Design_CPU/rtl/pipeline_stages/if_stage.v
/home/jiangchuanc/Desktop/Design_CPU/rtl/pipeline_stages/mem_stage.v
/home/jiangchuanc/Desktop/Design_CPU/rtl/pipeline_stages/wb_stage.v
/home/jiangchuanc/Desktop/Design_CPU/rtl/register_file.v
/home/jiangchuanc/Desktop/Design_CPU/testbench/cpu_riscv_tb.v
