Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Sep  4 15:43:53 2024
| Host         : iitg-Precision-3660 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_utilization -file ajitVCK_wrapper_utilization_placed.rpt -pb ajitVCK_wrapper_utilization_placed.pb
| Design       : ajitVCK_wrapper
| Device       : xcvc1902-vsva2197-2MP-e-S
| Speed File   : -2MP
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Netlist Logic
2. CLB Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. NOC Interfaces
8. AI Engines
9. ADVANCED
10. Primitives
11. Black Boxes
12. Instantiated Netlists

1. Netlist Logic
----------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| Registers                  | 42972 |     0 |          0 |   1799680 |  2.39 |
|   Register as Flip Flop    | 42972 |     0 |          0 |   1799680 |  2.39 |
|   Register as Latch        |     0 |     0 |          0 |   1799680 |  0.00 |
| CLB LUTs                   | 40825 |     0 |          0 |    899840 |  4.54 |
|   LUT as Logic             | 37859 |     0 |          0 |    899840 |  4.21 |
|   LUT as Memory            |  2966 |     0 |          0 |    449920 |  0.66 |
|     LUT as Distributed RAM |  2966 |     0 |            |           |       |
|     LUT as Shift Register  |     0 |     0 |            |           |       |
|       Variable Length      |     0 |     0 |            |           |       |
|       Fixed Length         |     0 |     0 |            |           |       |
| LOOKAHEAD8                 |   325 |     0 |          0 |    112480 |  0.29 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


2. CLB Distribution
-------------------

+-----------------------------------------------+-------+-------+------------+-----------+-------+
|                   Site Type                   |  Used | Fixed | Prohibited | Available | Util% |
+-----------------------------------------------+-------+-------+------------+-----------+-------+
| SLICE                                         |  8477 |     0 |          0 |    112480 |  7.54 |
|   SLICEL                                      |  4305 |     0 |            |           |       |
|   SLICEM                                      |  4172 |     0 |            |           |       |
|      using Distributed RAM or Shift Registers |   405 |     0 |            |           |       |
| CLB LUTs                                      | 40825 |     0 |          0 |    899840 |  4.54 |
|    using CASCADE                              |  3316 |     0 |            |           |       |
|   LUT as Logic                                | 37859 |     0 |          0 |    899840 |  4.21 |
|     single output                             | 21350 |       |            |           |       |
|     dual output                               | 16509 |       |            |           |       |
|   LUT as Memory                               |  2966 |     0 |          0 |    449920 |  0.66 |
|     LUT as Distributed RAM                    |  2966 |     0 |            |           |       |
|       single output                           |   422 |       |            |           |       |
|       dual output                             |  2544 |       |            |           |       |
|     LUT as Shift Register                     |     0 |     0 |            |           |       |
| CLB Registers                                 | 42972 |     0 |          0 |   1799680 |  2.39 |
|   Register driven from within the CLB         | 20211 |       |            |           |       |
|   Register driven from outside the CLB        | 22761 |       |            |           |       |
|     LUT in front of the register is unused    | 19166 |       |            |           |       |
|     LUT in front of the register is used      |  3595 |       |            |           |       |
| CLB Imux registers                            |     0 |     0 |            |           |       |
|   Pipelining                                  |     0 |       |            |           |       |
| Unique Control Sets                           |  2373 |       |          0 |    224960 |  1.05 |
+-----------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+--------------------------+------+-------+------------+-----------+-------+
|         Site Type        | Used | Fixed | Prohibited | Available | Util% |
+--------------------------+------+-------+------------+-----------+-------+
| Block RAM Tile           | 11.5 |     0 |          0 |       967 |  1.19 |
|   RAMB36E5               |    3 |     0 |          0 |       967 |  0.31 |
|   RAMB18E5*              |   17 |     0 |          0 |      1934 |  0.88 |
| Block RAM Imux registers |    0 |     0 |            |           |       |
|   Pipelining             |    0 |       |            |           |       |
| URAM                     |   32 |     0 |          0 |       463 |  6.91 |
| URAM Imux registers      |    0 |     0 |            |           |       |
|   Pipelining             |    0 |       |            |           |       |
+--------------------------+------+-------+------------+-----------+-------+
* Note: Each RAMB18 is counted as 0.5 Block RAM tiles


4. ARITHMETIC
-------------

+--------------------+------+-------+------------+-----------+-------+
|      Site Type     | Used | Fixed | Prohibited | Available | Util% |
+--------------------+------+-------+------------+-----------+-------+
| DSP Slices         |    4 |     0 |          0 |      1968 |  0.20 |
|   DSP58            |    4 |     0 |            |           |       |
|   DSPCPLX          |    0 |     0 |            |           |       |
|   DSPFP32          |    0 |     0 |            |           |       |
|   DSP48E5          |    0 |     0 |            |           |       |
| DSP Imux registers |    0 |     0 |            |           |       |
|   Pipelining       |    0 |       |            |           |       |
+--------------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------------------+------+-------+------------+-----------+-------+
|           Site Type          | Used | Fixed | Prohibited | Available | Util% |
+------------------------------+------+-------+------------+-----------+-------+
| Bonded IOB                   |    6 |     6 |          0 |       692 |  0.87 |
|   XPIO IOB                   |    2 |     2 |          0 |       648 |  0.31 |
|     INPUT                    |    2 |       |            |           |       |
|     OUTPUT                   |    0 |       |            |           |       |
|     BIDIR                    |    0 |       |            |           |       |
|   HDIO IOB                   |    4 |     4 |          0 |        44 |  9.09 |
|     INPUT                    |    2 |       |            |           |       |
|     OUTPUT                   |    2 |       |            |           |       |
|     BIDIR                    |    0 |       |            |           |       |
| XPHY                         |    0 |     0 |            |           |       |
| IDELAY                       |    0 |     0 |            |           |       |
| ODELAY                       |    0 |     0 |            |           |       |
| Input Registers              |    0 |     0 |            |           |       |
|   IDDR                       |    0 |     0 |            |           |       |
|   Single Data Rate Registers |    0 |     0 |            |           |       |
| Output Registers             |    0 |     0 |            |           |       |
|   ODDR                       |    0 |     0 |            |           |       |
|   Single Data Rate Registers |    0 |     0 |            |           |       |
| Output Tristate Registers    |    0 |     0 |            |           |       |
|   ODDR                       |    0 |     0 |            |           |       |
|   Single Data Rate Registers |    0 |     0 |            |           |       |
+------------------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+--------------------------+------+-------+------------+-----------+-------+
|         Site Type        | Used | Fixed | Prohibited | Available | Util% |
+--------------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs     |    3 |     0 |          0 |       980 |  0.31 |
|   BUFGCE_DIV/MBUFGCE_DIV |    0 |     0 |          0 |        40 |  0.00 |
|   BUFG_PS/MBUFG_PS       |    0 |     0 |          0 |        12 |  0.00 |
|   BUFG_GT/MBUFG_GT       |    0 |     0 |          0 |       168 |  0.00 |
|   BUFGCE/MBUFGCE         |    1 |     0 |          0 |       296 |  0.34 |
|   BUFGCTRL/MBUFGCTRL*    |    0 |     0 |          0 |        80 |  0.00 |
|   BUFG_FABRIC            |    2 |     0 |          0 |       384 |  0.52 |
| DPLL                     |    0 |     0 |          0 |        23 |  0.00 |
| XPLL                     |    0 |     0 |          0 |        24 |  0.00 |
| MMCM                     |    1 |     0 |          0 |        12 |  8.33 |
+--------------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL/MBUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. NOC Interfaces
-----------------

+---------------------------+------+-------+------------+-----------+-------+
|         Site Type         | Used | Fixed | Prohibited | Available | Util% |
+---------------------------+------+-------+------------+-----------+-------+
| NOC Master 512 bit        |    0 |     0 |          0 |        28 |  0.00 |
| NOC Slave 512 bit         |    0 |     0 |          0 |        28 |  0.00 |
| PS NOC Master Unit        |    0 |     0 |          0 |        10 |  0.00 |
| PS NOC Slave Unit         |    0 |     0 |          0 |         6 |  0.00 |
| AI Engine NOC Master Unit |    0 |     0 |          0 |        16 |  0.00 |
| AI Engine NOC Slave Unit  |    0 |     0 |          0 |        16 |  0.00 |
+---------------------------+------+-------+------------+-----------+-------+


8. AI Engines
-------------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| AI Engines |    0 |     0 |          0 |       400 |  0.00 |
| PL Master  |    0 |     0 |          0 |       234 |  0.00 |
| PL Slave   |    0 |     0 |          0 |       312 |  0.00 |
| NOC Master |    0 |     0 |          0 |        16 |  0.00 |
| NOC Slave  |    0 |     0 |          0 |        16 |  0.00 |
+------------+------+-------+------------+-----------+-------+


9. ADVANCED
-----------

+--------------------+------+-------+------------+-----------+--------+
|      Site Type     | Used | Fixed | Prohibited | Available |  Util% |
+--------------------+------+-------+------------+-----------+--------+
| CPM_EXT            |    0 |     0 |          0 |         1 |   0.00 |
| CPM_MAIN           |    0 |     0 |          0 |         1 |   0.00 |
| DDRMC              |    0 |     0 |          0 |         4 |   0.00 |
| DDRMC_RIU          |    0 |     0 |          0 |         4 |   0.00 |
| GTYE5_QUAD         |    0 |     0 |          0 |        11 |   0.00 |
| MRMAC              |    0 |     0 |          0 |         4 |   0.00 |
| NPI_NIR            |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE5        |    0 |     0 |          0 |        22 |   0.00 |
| OBUFDS_GTE5_ADV    |    0 |     0 |          0 |        22 |   0.00 |
| OBUFTDS_COMP       |    0 |     0 |          0 |       324 |   0.00 |
| PCIE40E5           |    0 |     0 |          0 |         4 |   0.00 |
| PS9                |    1 |     1 |          0 |         1 | 100.00 |
| XPIPE_QUAD         |    0 |     0 |          0 |         4 |   0.00 |
| BLI Registers      |    0 |     0 |          0 |     88264 |   0.00 |
| BLI Imux Registers |    0 |     0 |            |           |        |
|   Pipelining       |    0 |     0 |            |           |        |
+--------------------+------+-------+------------+-----------+--------+


10. Primitives
--------------

+--------------+-------+---------------------+
|   Ref Name   |  Used | Functional Category |
+--------------+-------+---------------------+
| FDRE         | 42376 |            Register |
| LUT6         | 13570 |                 CLB |
| LUT3         | 10302 |                 CLB |
| LUT4         | 10085 |                 CLB |
| LUT5         |  9332 |                 CLB |
| LUT2         |  5445 |                 CLB |
| RAMD32       |  4478 |                 CLB |
| LUTCY2       |  2328 |                 CLB |
| LUTCY1       |  2328 |                 CLB |
| LUT1         |   978 |                 CLB |
| RAMS32       |   648 |                 CLB |
| FDSE         |   537 |            Register |
| RAMD64E5     |   352 |                 CLB |
| LOOKAHEAD8   |   325 |                 CLB |
| FDCE         |    52 |            Register |
| URAM288E5    |    32 |            BLOCKRAM |
| RAMS64E5     |    32 |                 CLB |
| RAMB18E5_INT |    17 |            BLOCKRAM |
| FDPE         |     7 |            Register |
| DSP58        |     4 |          Arithmetic |
| RAMB36E5_INT |     3 |            BLOCKRAM |
| OBUF         |     2 |                 I/O |
| IBUF         |     2 |                 I/O |
| BUFG_FABRIC  |     2 |               Clock |
| PS9          |     1 |            Advanced |
| MMCME5       |     1 |               Clock |
| IBUFDS       |     1 |                 I/O |
| BUFGCE       |     1 |               Clock |
+--------------+-------+---------------------+


11. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


12. Instantiated Netlists
-------------------------

+----------------------+------+
|       Ref Name       | Used |
+----------------------+------+
| ajitVCK_fpga_top_0_1 |    1 |
+----------------------+------+


