{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726247744697 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726247744697 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 13 14:15:44 2024 " "Processing started: Fri Sep 13 14:15:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726247744697 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726247744697 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726247744697 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726247745095 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726247745095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/registerbank.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/registerbank.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerBank " "Found entity 1: registerBank" {  } { { "modules/registerBank.v" "" { Text "D:/LabAOC/Processor_V2/modules/registerBank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726247750758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726247750758 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PC_main.v(21) " "Verilog HDL information at PC_main.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "modules/PC_main.v" "" { Text "D:/LabAOC/Processor_V2/modules/PC_main.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1726247750758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/pc_main.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/pc_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_main " "Found entity 1: PC_main" {  } { { "modules/PC_main.v" "" { Text "D:/LabAOC/Processor_V2/modules/PC_main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726247750758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726247750758 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 output_module.v(5) " "Verilog HDL Declaration information at output_module.v(5): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "modules/output_module.v" "" { Text "D:/LabAOC/Processor_V2/modules/output_module.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726247750758 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 output_module.v(6) " "Verilog HDL Declaration information at output_module.v(6): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "modules/output_module.v" "" { Text "D:/LabAOC/Processor_V2/modules/output_module.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726247750758 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 output_module.v(7) " "Verilog HDL Declaration information at output_module.v(7): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "modules/output_module.v" "" { Text "D:/LabAOC/Processor_V2/modules/output_module.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726247750758 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 output_module.v(10) " "Verilog HDL Declaration information at output_module.v(10): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "modules/output_module.v" "" { Text "D:/LabAOC/Processor_V2/modules/output_module.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726247750758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/output_module.v 2 2 " "Found 2 design units, including 2 entities, in source file modules/output_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_module " "Found entity 1: output_module" {  } { { "modules/output_module.v" "" { Text "D:/LabAOC/Processor_V2/modules/output_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726247750758 ""} { "Info" "ISGN_ENTITY_NAME" "2 to_display " "Found entity 2: to_display" {  } { { "modules/output_module.v" "" { Text "D:/LabAOC/Processor_V2/modules/output_module.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726247750758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726247750758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "modules/InstructionMemory.v" "" { Text "D:/LabAOC/Processor_V2/modules/InstructionMemory.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726247750758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726247750758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/flagverifier.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/flagverifier.v" { { "Info" "ISGN_ENTITY_NAME" "1 FlagVerifier " "Found entity 1: FlagVerifier" {  } { { "modules/FlagVerifier.v" "" { Text "D:/LabAOC/Processor_V2/modules/FlagVerifier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726247750758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726247750758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/flagdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/flagdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FlagDecoder " "Found entity 1: FlagDecoder" {  } { { "modules/FlagDecoder.v" "" { Text "D:/LabAOC/Processor_V2/modules/FlagDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726247750758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726247750758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "modules/DataMemory.v" "" { Text "D:/LabAOC/Processor_V2/modules/DataMemory.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726247750758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726247750758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/cpsregister.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/cpsregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPSRegister " "Found entity 1: CPSRegister" {  } { { "modules/CPSRegister.v" "" { Text "D:/LabAOC/Processor_V2/modules/CPSRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726247750758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726247750758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/cpsr_module.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/cpsr_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPSR_module " "Found entity 1: CPSR_module" {  } { { "modules/CPSR_module.v" "" { Text "D:/LabAOC/Processor_V2/modules/CPSR_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726247750758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726247750758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "modules/ControlUnit.v" "" { Text "D:/LabAOC/Processor_V2/modules/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726247750773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726247750773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "modules/ALUControl.v" "" { Text "D:/LabAOC/Processor_V2/modules/ALUControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726247750773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726247750773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "modules/alu.v" "" { Text "D:/LabAOC/Processor_V2/modules/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726247750773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726247750773 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "freqDiv modules/freqDiv.v " "Entity \"freqDiv\" obtained from \"modules/freqDiv.v\" instead of from Quartus Prime megafunction library" {  } { { "modules/freqDiv.v" "" { Text "D:/LabAOC/Processor_V2/modules/freqDiv.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1726247750773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/freqdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/freqdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 freqDiv " "Found entity 1: freqDiv" {  } { { "modules/freqDiv.v" "" { Text "D:/LabAOC/Processor_V2/modules/freqDiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726247750773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726247750773 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Processor.v(41) " "Verilog HDL Module Instantiation warning at Processor.v(41): ignored dangling comma in List of Port Connections" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 41 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1726247750773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726247750773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726247750773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated.v" { { "Info" "ISGN_ENTITY_NAME" "1 integrated " "Found entity 1: integrated" {  } { { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726247750773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726247750773 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "link PC_main.v(50) " "Verilog HDL Implicit Net warning at PC_main.v(50): created implicit net for \"link\"" {  } { { "modules/PC_main.v" "" { Text "D:/LabAOC/Processor_V2/modules/PC_main.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726247750773 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "divided_clock Processor.v(19) " "Verilog HDL Implicit Net warning at Processor.v(19): created implicit net for \"divided_clock\"" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726247750773 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ram_output integrated.v(196) " "Verilog HDL Implicit Net warning at integrated.v(196): created implicit net for \"ram_output\"" {  } { { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 196 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726247750773 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726247750805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqDiv freqDiv:freqDiv " "Elaborating entity \"freqDiv\" for hierarchy \"freqDiv:freqDiv\"" {  } { { "Processor.v" "freqDiv" { Text "D:/LabAOC/Processor_V2/Processor.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726247750805 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 freqDiv.v(15) " "Verilog HDL assignment warning at freqDiv.v(15): truncated value with size 32 to match size of target (28)" {  } { { "modules/freqDiv.v" "" { Text "D:/LabAOC/Processor_V2/modules/freqDiv.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726247750805 "|Processor|freqDiv:freqDiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated integrated:modules " "Elaborating entity \"integrated\" for hierarchy \"integrated:modules\"" {  } { { "Processor.v" "modules" { Text "D:/LabAOC/Processor_V2/Processor.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726247750805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit integrated:modules\|ControlUnit:integrated0 " "Elaborating entity \"ControlUnit\" for hierarchy \"integrated:modules\|ControlUnit:integrated0\"" {  } { { "integrated.v" "integrated0" { Text "D:/LabAOC/Processor_V2/integrated.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726247750805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_main integrated:modules\|PC_main:integrated1 " "Elaborating entity \"PC_main\" for hierarchy \"integrated:modules\|PC_main:integrated1\"" {  } { { "integrated.v" "integrated1" { Text "D:/LabAOC/Processor_V2/integrated.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726247750805 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "link PC_main.v(50) " "Verilog HDL or VHDL warning at PC_main.v(50): object \"link\" assigned a value but never read" {  } { { "modules/PC_main.v" "" { Text "D:/LabAOC/Processor_V2/modules/PC_main.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726247750821 "|Processor|integrated:modules|PC_main:integrated1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PC_main.v(50) " "Verilog HDL assignment warning at PC_main.v(50): truncated value with size 32 to match size of target (1)" {  } { { "modules/PC_main.v" "" { Text "D:/LabAOC/Processor_V2/modules/PC_main.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726247750821 "|Processor|integrated:modules|PC_main:integrated1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory integrated:modules\|InstructionMemory:integrated2 " "Elaborating entity \"InstructionMemory\" for hierarchy \"integrated:modules\|InstructionMemory:integrated2\"" {  } { { "integrated.v" "integrated2" { Text "D:/LabAOC/Processor_V2/integrated.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726247750821 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "6 0 31 InstructionMemory.v(27) " "Verilog HDL warning at InstructionMemory.v(27): number of words (6) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "modules/InstructionMemory.v" "" { Text "D:/LabAOC/Processor_V2/modules/InstructionMemory.v" 27 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1726247750821 "|Processor|integrated:modules|InstructionMemory:integrated2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 InstructionMemory.v(14) " "Net \"rom.data_a\" at InstructionMemory.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "modules/InstructionMemory.v" "" { Text "D:/LabAOC/Processor_V2/modules/InstructionMemory.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726247750821 "|Processor|integrated:modules|InstructionMemory:integrated2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 InstructionMemory.v(14) " "Net \"rom.waddr_a\" at InstructionMemory.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "modules/InstructionMemory.v" "" { Text "D:/LabAOC/Processor_V2/modules/InstructionMemory.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726247750821 "|Processor|integrated:modules|InstructionMemory:integrated2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 InstructionMemory.v(14) " "Net \"rom.we_a\" at InstructionMemory.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "modules/InstructionMemory.v" "" { Text "D:/LabAOC/Processor_V2/modules/InstructionMemory.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726247750821 "|Processor|integrated:modules|InstructionMemory:integrated2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "first_instr_line_test InstructionMemory.v(11) " "Output port \"first_instr_line_test\" at InstructionMemory.v(11) has no driver" {  } { { "modules/InstructionMemory.v" "" { Text "D:/LabAOC/Processor_V2/modules/InstructionMemory.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1726247750821 "|Processor|integrated:modules|InstructionMemory:integrated2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerBank integrated:modules\|registerBank:integrated3 " "Elaborating entity \"registerBank\" for hierarchy \"integrated:modules\|registerBank:integrated3\"" {  } { { "integrated.v" "integrated3" { Text "D:/LabAOC/Processor_V2/integrated.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726247750821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl integrated:modules\|ALUControl:integrated4 " "Elaborating entity \"ALUControl\" for hierarchy \"integrated:modules\|ALUControl:integrated4\"" {  } { { "integrated.v" "integrated4" { Text "D:/LabAOC/Processor_V2/integrated.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726247750836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu integrated:modules\|ALUControl:integrated4\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"integrated:modules\|ALUControl:integrated4\|alu:alu\"" {  } { { "modules/ALUControl.v" "alu" { Text "D:/LabAOC/Processor_V2/modules/ALUControl.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726247750836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPSR_module integrated:modules\|CPSR_module:integrated5 " "Elaborating entity \"CPSR_module\" for hierarchy \"integrated:modules\|CPSR_module:integrated5\"" {  } { { "integrated.v" "integrated5" { Text "D:/LabAOC/Processor_V2/integrated.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726247750836 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "current_flags CPSR_module.v(18) " "Output port \"current_flags\" at CPSR_module.v(18) has no driver" {  } { { "modules/CPSR_module.v" "" { Text "D:/LabAOC/Processor_V2/modules/CPSR_module.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1726247750836 "|Processor|integrated:modules|CPSR_module:integrated5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlagVerifier integrated:modules\|CPSR_module:integrated5\|FlagVerifier:FlagVerifier " "Elaborating entity \"FlagVerifier\" for hierarchy \"integrated:modules\|CPSR_module:integrated5\|FlagVerifier:FlagVerifier\"" {  } { { "modules/CPSR_module.v" "FlagVerifier" { Text "D:/LabAOC/Processor_V2/modules/CPSR_module.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726247750836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPSRegister integrated:modules\|CPSR_module:integrated5\|CPSRegister:CPSRegister " "Elaborating entity \"CPSRegister\" for hierarchy \"integrated:modules\|CPSR_module:integrated5\|CPSRegister:CPSRegister\"" {  } { { "modules/CPSR_module.v" "CPSRegister" { Text "D:/LabAOC/Processor_V2/modules/CPSR_module.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726247750836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlagDecoder integrated:modules\|CPSR_module:integrated5\|FlagDecoder:FlagDecoder " "Elaborating entity \"FlagDecoder\" for hierarchy \"integrated:modules\|CPSR_module:integrated5\|FlagDecoder:FlagDecoder\"" {  } { { "modules/CPSR_module.v" "FlagDecoder" { Text "D:/LabAOC/Processor_V2/modules/CPSR_module.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726247750836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory integrated:modules\|DataMemory:integrated6 " "Elaborating entity \"DataMemory\" for hierarchy \"integrated:modules\|DataMemory:integrated6\"" {  } { { "integrated.v" "integrated6" { Text "D:/LabAOC/Processor_V2/integrated.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726247750836 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_saved DataMemory.v(14) " "Output port \"data_saved\" at DataMemory.v(14) has no driver" {  } { { "modules/DataMemory.v" "" { Text "D:/LabAOC/Processor_V2/modules/DataMemory.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1726247750836 "|Processor|integrated:modules|DataMemory:integrated6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_module output_module:output_group0 " "Elaborating entity \"output_module\" for hierarchy \"output_module:output_group0\"" {  } { { "Processor.v" "output_group0" { Text "D:/LabAOC/Processor_V2/Processor.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726247750836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "to_display output_module:output_group0\|to_display:hex0 " "Elaborating entity \"to_display\" for hierarchy \"output_module:output_group0\|to_display:hex0\"" {  } { { "modules/output_module.v" "hex0" { Text "D:/LabAOC/Processor_V2/modules/output_module.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726247750852 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "output_module.v(54) " "Verilog HDL Case Statement warning at output_module.v(54): can't check case statement for completeness because the case expression has too many possible states" {  } { { "modules/output_module.v" "" { Text "D:/LabAOC/Processor_V2/modules/output_module.v" 54 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1726247750852 "|Processor|output_module:output_group0|to_display:hex0"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "integrated:modules\|DataMemory:integrated6\|ram_rtl_0 " "Inferred dual-clock RAM node \"integrated:modules\|DataMemory:integrated6\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1726247751386 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "integrated:modules\|InstructionMemory:integrated2\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"integrated:modules\|InstructionMemory:integrated2\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726247751841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726247751841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726247751841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726247751841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726247751841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726247751841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726247751841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726247751841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726247751841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Processor.ram0_InstructionMemory_d1968ec4.hdl.mif " "Parameter INIT_FILE set to db/Processor.ram0_InstructionMemory_d1968ec4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726247751841 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1726247751841 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "integrated:modules\|DataMemory:integrated6\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"integrated:modules\|DataMemory:integrated6\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726247751841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726247751841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726247751841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726247751841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726247751841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726247751841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726247751841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726247751841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726247751841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726247751841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726247751841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726247751841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726247751841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726247751841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Processor.ram0_DataMemory_5d7c1658.hdl.mif " "Parameter INIT_FILE set to db/Processor.ram0_DataMemory_5d7c1658.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726247751841 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1726247751841 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1726247751841 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "output_module:output_group0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"output_module:output_group0\|Div0\"" {  } { { "modules/output_module.v" "Div0" { Text "D:/LabAOC/Processor_V2/modules/output_module.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247751843 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "output_module:output_group1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"output_module:output_group1\|Div0\"" {  } { { "modules/output_module.v" "Div0" { Text "D:/LabAOC/Processor_V2/modules/output_module.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247751843 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "integrated:modules\|ALUControl:integrated4\|alu:alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"integrated:modules\|ALUControl:integrated4\|alu:alu\|Mult0\"" {  } { { "modules/alu.v" "Mult0" { Text "D:/LabAOC/Processor_V2/modules/alu.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247751843 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "integrated:modules\|ALUControl:integrated4\|alu:alu\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"integrated:modules\|ALUControl:integrated4\|alu:alu\|Div0\"" {  } { { "modules/alu.v" "Div0" { Text "D:/LabAOC/Processor_V2/modules/alu.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247751843 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "output_module:output_group2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"output_module:output_group2\|Div0\"" {  } { { "modules/output_module.v" "Div0" { Text "D:/LabAOC/Processor_V2/modules/output_module.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247751843 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "output_module:output_group3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"output_module:output_group3\|Div0\"" {  } { { "modules/output_module.v" "Div0" { Text "D:/LabAOC/Processor_V2/modules/output_module.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247751843 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1726247751843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "integrated:modules\|InstructionMemory:integrated2\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"integrated:modules\|InstructionMemory:integrated2\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726247751880 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "integrated:modules\|InstructionMemory:integrated2\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"integrated:modules\|InstructionMemory:integrated2\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726247751881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726247751881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726247751881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726247751881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726247751881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726247751881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726247751881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726247751881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726247751881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Processor.ram0_InstructionMemory_d1968ec4.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Processor.ram0_InstructionMemory_d1968ec4.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726247751881 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726247751881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b981.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b981.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b981 " "Found entity 1: altsyncram_b981" {  } { { "db/altsyncram_b981.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_b981.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726247751910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726247751910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726247751918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726247751918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726247751918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726247751918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726247751918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726247751918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726247751918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726247751918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726247751918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726247751918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726247751918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726247751918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726247751918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726247751918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726247751918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Processor.ram0_DataMemory_5d7c1658.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Processor.ram0_DataMemory_5d7c1658.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726247751918 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726247751918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jti1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jti1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jti1 " "Found entity 1: altsyncram_jti1" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726247751950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726247751950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "output_module:output_group0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"output_module:output_group0\|lpm_divide:Div0\"" {  } { { "modules/output_module.v" "" { Text "D:/LabAOC/Processor_V2/modules/output_module.v" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726247751967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "output_module:output_group0\|lpm_divide:Div0 " "Instantiated megafunction \"output_module:output_group0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726247751967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726247751967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726247751967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726247751967 ""}  } { { "modules/output_module.v" "" { Text "D:/LabAOC/Processor_V2/modules/output_module.v" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726247751967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hhm " "Found entity 1: lpm_divide_hhm" {  } { { "db/lpm_divide_hhm.tdf" "" { Text "D:/LabAOC/Processor_V2/db/lpm_divide_hhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726247751995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726247751995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/LabAOC/Processor_V2/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726247752004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726247752004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "D:/LabAOC/Processor_V2/db/alt_u_div_64f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726247752012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726247752012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/LabAOC/Processor_V2/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726247752044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726247752044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/LabAOC/Processor_V2/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726247752072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726247752072 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "integrated:modules\|ALUControl:integrated4\|alu:alu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"integrated:modules\|ALUControl:integrated4\|alu:alu\|lpm_mult:Mult0\"" {  } { { "modules/alu.v" "" { Text "D:/LabAOC/Processor_V2/modules/alu.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726247752095 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "integrated:modules\|ALUControl:integrated4\|alu:alu\|lpm_mult:Mult0 " "Instantiated megafunction \"integrated:modules\|ALUControl:integrated4\|alu:alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726247752095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726247752095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726247752095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726247752095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726247752095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726247752095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726247752095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726247752095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726247752095 ""}  } { { "modules/alu.v" "" { Text "D:/LabAOC/Processor_V2/modules/alu.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726247752095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "D:/LabAOC/Processor_V2/db/mult_46t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726247752126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726247752126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "integrated:modules\|ALUControl:integrated4\|alu:alu\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"integrated:modules\|ALUControl:integrated4\|alu:alu\|lpm_divide:Div0\"" {  } { { "modules/alu.v" "" { Text "D:/LabAOC/Processor_V2/modules/alu.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726247752131 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "integrated:modules\|ALUControl:integrated4\|alu:alu\|lpm_divide:Div0 " "Instantiated megafunction \"integrated:modules\|ALUControl:integrated4\|alu:alu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726247752132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726247752132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726247752132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726247752132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726247752132 ""}  } { { "modules/alu.v" "" { Text "D:/LabAOC/Processor_V2/modules/alu.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726247752132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_92p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_92p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_92p " "Found entity 1: lpm_divide_92p" {  } { { "db/lpm_divide_92p.tdf" "" { Text "D:/LabAOC/Processor_V2/db/lpm_divide_92p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726247752159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726247752159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "D:/LabAOC/Processor_V2/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726247752167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726247752167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "D:/LabAOC/Processor_V2/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726247752217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726247752217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "D:/LabAOC/Processor_V2/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726247752237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726247752237 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a1 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 199 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247752330 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a2 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 199 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247752330 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a3 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 136 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 199 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247752330 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a4 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 199 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247752330 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a5 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 199 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247752330 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a6 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 199 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247752330 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a7 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 264 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 199 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247752330 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a8 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 296 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 199 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247752330 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a9 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 328 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 199 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247752330 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a10 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 360 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 199 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247752330 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a11 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 392 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 199 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247752330 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a12 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 424 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 199 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247752330 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a13 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 199 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247752330 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a14 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 488 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 199 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247752330 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a15 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 520 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 199 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247752330 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a16 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 552 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 199 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247752330 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a17 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 584 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 199 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247752330 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a18 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 616 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 199 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247752330 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a19 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 199 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247752330 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a20 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 680 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 199 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247752330 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a21 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 712 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 199 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247752330 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a22 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 744 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 199 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247752330 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a23 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 776 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 199 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247752330 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a24 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 808 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 199 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247752330 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a25 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 840 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 199 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247752330 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a26 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 872 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 199 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247752330 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a27 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 904 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 199 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247752330 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a28 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 936 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 199 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247752330 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a29 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 968 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 199 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247752330 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a30 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 199 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247752330 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a31 " "Synthesized away node \"integrated:modules\|DataMemory:integrated6\|altsyncram:ram_rtl_0\|altsyncram_jti1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_jti1.tdf" "" { Text "D:/LabAOC/Processor_V2/db/altsyncram_jti1.tdf" 1032 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 199 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247752330 "|Processor|integrated:modules|DataMemory:integrated6|altsyncram:ram_rtl_0|altsyncram_jti1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1726247752330 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1726247752330 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|ALUControl:integrated4\|alu:alu\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_mult7 " "Synthesized away node \"integrated:modules\|ALUControl:integrated4\|alu:alu\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_mult7\"" {  } { { "db/mult_46t.tdf" "" { Text "D:/LabAOC/Processor_V2/db/mult_46t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "modules/alu.v" "" { Text "D:/LabAOC/Processor_V2/modules/alu.v" 24 -1 0 } } { "modules/ALUControl.v" "" { Text "D:/LabAOC/Processor_V2/modules/ALUControl.v" 45 0 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 167 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247752340 "|Processor|integrated:modules|ALUControl:integrated4|alu:alu|lpm_mult:Mult0|mult_46t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated:modules\|ALUControl:integrated4\|alu:alu\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_out8 " "Synthesized away node \"integrated:modules\|ALUControl:integrated4\|alu:alu\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_out8\"" {  } { { "db/mult_46t.tdf" "" { Text "D:/LabAOC/Processor_V2/db/mult_46t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "modules/alu.v" "" { Text "D:/LabAOC/Processor_V2/modules/alu.v" 24 -1 0 } } { "modules/ALUControl.v" "" { Text "D:/LabAOC/Processor_V2/modules/ALUControl.v" 45 0 0 } } { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 167 0 0 } } { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247752340 "|Processor|integrated:modules|ALUControl:integrated4|alu:alu|lpm_mult:Mult0|mult_46t:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1726247752340 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1726247752340 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1726247752598 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "146 " "Ignored 146 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "62 " "Ignored 62 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1726247752624 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1726247752624 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1726247752624 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726247753270 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "52 " "52 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726247754637 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/LabAOC/Processor_V2/output_files/Processor.map.smsg " "Generated suppressed messages file D:/LabAOC/Processor_V2/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726247754711 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726247754868 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726247754868 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247755041 "|Processor|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247755041 "|Processor|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247755041 "|Processor|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247755041 "|Processor|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247755041 "|Processor|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247755041 "|Processor|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247755041 "|Processor|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247755041 "|Processor|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247755041 "|Processor|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247755041 "|Processor|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247755041 "|Processor|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247755041 "|Processor|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247755041 "|Processor|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247755041 "|Processor|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247755041 "|Processor|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247755041 "|Processor|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247755041 "|Processor|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247755041 "|Processor|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247755041 "|Processor|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726247755041 "|Processor|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1726247755041 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4342 " "Implemented 4342 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726247755041 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726247755041 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4223 " "Implemented 4223 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726247755041 ""} { "Info" "ICUT_CUT_TM_RAMS" "33 " "Implemented 33 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1726247755041 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1726247755041 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726247755041 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726247755057 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 13 14:15:55 2024 " "Processing ended: Fri Sep 13 14:15:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726247755057 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726247755057 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726247755057 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726247755057 ""}
