Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Aug  9 08:51:43 2024
| Host         : LAPTOP-8TCLQK8F running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_control_sets_placed.rpt
| Design       : uart
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              22 |           10 |
| No           | Yes                   | No                     |               8 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              24 |            7 |
| Yes          | Yes                   | No                     |              80 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |                                       Enable Signal                                       | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | uart_rx_unit/s_next                                                                       | reset_IBUF       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | uart_tx_unit/s_next                                                                       | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | uart_rx_unit/b_next                                                                       | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | uart_tx_unit/b_next_0                                                                     | reset_IBUF       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | reset_IBUF       |                6 |             20 |         3.33 |
|  clk_IBUF_BUFG | fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | reset_IBUF       |                4 |             20 |         5.00 |
|  clk_IBUF_BUFG | fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | reset_IBUF       |                4 |             20 |         5.00 |
|  clk_IBUF_BUFG | fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | reset_IBUF       |                4 |             20 |         5.00 |
|  clk_IBUF_BUFG |                                                                                           | reset_IBUF       |               14 |             30 |         2.14 |
+----------------+-------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+


