// Seed: 437251798
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    input wire id_0
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always id_6 = 1'd0;
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
  module_0 modCall_1 ();
endmodule
