#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000abdc60 .scope module, "ppu_tb" "ppu_tb" 2 3;
 .timescale 0 0;
v0000000000c882e0_0 .net "A_O", 31 0, L_0000000000c90100;  1 drivers
v0000000000c89460_0 .var "Address", 31 0;
v0000000000c8a4a0_0 .net "C_U_out", 6 0, L_0000000000c91aa0;  1 drivers
v0000000000c884c0_0 .net "Carry", 0 0, v0000000000c8a860_0;  1 drivers
v0000000000c8a180_0 .net "DO", 31 0, v0000000000c76280_0;  1 drivers
v0000000000c89000_0 .net "DO_CU", 31 0, v0000000000c6f810_0;  1 drivers
v0000000000c88240_0 .net "Data_RAM_Out", 31 0, v0000000000c73d00_0;  1 drivers
v0000000000c889c0_0 .net "EX_ALU_OP", 3 0, v0000000000bcfd70_0;  1 drivers
v0000000000c895a0_0 .net "EX_Bit11_0", 31 0, v0000000000bd10d0_0;  1 drivers
v0000000000c89aa0_0 .net "EX_Bit15_12", 3 0, v0000000000bd08b0_0;  1 drivers
v0000000000c88a60_0 .net "EX_MUX_2X1_OUT", 31 0, L_0000000000beade0;  1 drivers
v0000000000c8a360_0 .net "EX_RF_Enable", 0 0, v0000000000bd0590_0;  1 drivers
v0000000000c891e0_0 .net "EX_Shift_imm", 0 0, v0000000000bcff50_0;  1 drivers
v0000000000c898c0_0 .net "EX_addresing_modes", 7 0, v0000000000bd0b30_0;  1 drivers
v0000000000c890a0_0 .net "EX_load_instr", 0 0, v0000000000bd0bd0_0;  1 drivers
v0000000000c8a9a0_0 .net "EX_mem_read_write", 0 0, v0000000000bd0c70_0;  1 drivers
v0000000000c89be0_0 .net "EX_mem_size", 0 0, v0000000000bd0130_0;  1 drivers
v0000000000c88380_0 .net "ID_B_instr", 0 0, L_0000000000beb7f0;  1 drivers
v0000000000c88420_0 .net "ID_Bit11_0", 31 0, v0000000000c6f9f0_0;  1 drivers
v0000000000c89780_0 .net "ID_Bit15_12", 3 0, v0000000000c6f450_0;  1 drivers
v0000000000c88c40_0 .net "ID_Bit19_16", 3 0, v0000000000c6e5f0_0;  1 drivers
v0000000000c89dc0_0 .net "ID_Bit23_0", 23 0, v0000000000c6e9b0_0;  1 drivers
v0000000000c89280_0 .net "ID_Bit31_28", 3 0, v0000000000c70030_0;  1 drivers
v0000000000c893c0_0 .net "ID_Bit3_0", 3 0, v0000000000c6f310_0;  1 drivers
v0000000000c89960_0 .net "ID_CU", 6 0, L_0000000000bea670;  1 drivers
o0000000000c1eb58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000c8a540_0 .net "ID_addresing_modes", 7 0, o0000000000c1eb58;  0 drivers
v0000000000c89e60_0 .net "ID_mem_read_write", 0 0, L_0000000000beb8d0;  1 drivers
v0000000000c8a680_0 .net "ID_mem_size", 0 0, L_0000000000bead00;  1 drivers
o0000000000c1f128 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000c8a5e0_0 .net "IF_ID_Load", 0 0, o0000000000c1f128;  0 drivers
v0000000000c89500_0 .net "IF_ID_load", 0 0, v0000000000c74660_0;  1 drivers
v0000000000c89c80_0 .net "MEM_A_O", 31 0, v0000000000bd35a0_0;  1 drivers
v0000000000c8a720_0 .net "MEM_Bit15_12", 3 0, v0000000000bcfeb0_0;  1 drivers
v0000000000c89f00_0 .net "MEM_MUX3", 31 0, v0000000000bd1530_0;  1 drivers
v0000000000c88880_0 .net "MEM_RF_Enable", 0 0, v0000000000bd0310_0;  1 drivers
v0000000000c89640_0 .net "MEM_load_instr", 0 0, v0000000000bcf870_0;  1 drivers
v0000000000c8ba80_0 .net "MEM_mem_read_write", 0 0, v0000000000bd1670_0;  1 drivers
v0000000000c8b440_0 .net "MEM_mem_size", 0 0, v0000000000bcfc30_0;  1 drivers
v0000000000c8bee0_0 .net "MUX1_signal", 1 0, v0000000000c74f20_0;  1 drivers
v0000000000c8bc60_0 .net "MUX2_signal", 1 0, v0000000000c74980_0;  1 drivers
v0000000000c8b620_0 .net "MUX3_signal", 1 0, v0000000000c73f80_0;  1 drivers
v0000000000c8ab80_0 .net "MUXControlUnit_signal", 0 0, v0000000000c739e0_0;  1 drivers
v0000000000c8b120_0 .net "M_O", 31 0, L_0000000000beb2b0;  1 drivers
v0000000000c8b3a0_0 .net "Next_PC", 31 0, v0000000000c6e730_0;  1 drivers
v0000000000c8bbc0_0 .net "PA", 31 0, v0000000000c7f060_0;  1 drivers
v0000000000c8b1c0_0 .net "PB", 31 0, v0000000000c7e160_0;  1 drivers
v0000000000c8bf80_0 .net "PC4", 31 0, L_0000000000c91b40;  1 drivers
v0000000000c8b580_0 .net "PCI", 31 0, L_0000000000beac20;  1 drivers
v0000000000c8acc0_0 .net "PCIN", 31 0, L_0000000000bebcc0;  1 drivers
v0000000000c8b4e0_0 .net "PCO", 31 0, L_0000000000bea7c0;  1 drivers
v0000000000c8b8a0_0 .net "PC_RF_ld", 0 0, v0000000000c73580_0;  1 drivers
v0000000000c8ac20_0 .net "PD", 31 0, v0000000000c7d120_0;  1 drivers
v0000000000c8ad60_0 .net "PW", 31 0, L_0000000000bea9f0;  1 drivers
v0000000000c8ae00_0 .var "Reset", 0 0;
L_0000000000c92218 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000000c8aea0_0 .net "S", 0 0, L_0000000000c92218;  1 drivers
v0000000000c8af40_0 .net "SEx4_out", 31 0, L_0000000000bea590;  1 drivers
v0000000000c8c020_0 .net "SSE_out", 31 0, v0000000000c88920_0;  1 drivers
v0000000000c8bd00_0 .net "TA", 31 0, L_0000000000c91e60;  1 drivers
v0000000000c8b6c0_0 .net "WB_A_O", 31 0, v0000000000c6e910_0;  1 drivers
v0000000000c8aae0_0 .net "WB_Bit15_12", 3 0, v0000000000c6fdb0_0;  1 drivers
v0000000000c8afe0_0 .net "WB_Data_RAM_Out", 31 0, v0000000000c6fe50_0;  1 drivers
v0000000000c8bda0_0 .net "WB_RF_Enable", 0 0, v0000000000c6e870_0;  1 drivers
v0000000000c8b080_0 .net "WB_load_instr", 0 0, v0000000000c6e690_0;  1 drivers
v0000000000c8be40_0 .var/2u *"_ivl_14", 31 0; Local signal
v0000000000c8c0c0_0 .var/2u *"_ivl_15", 31 0; Local signal
v0000000000c8aa40_0 .net "asserted", 0 0, L_0000000000beb940;  1 drivers
v0000000000c8b260_0 .net "cc_alu_1", 3 0, L_0000000000c920e0;  1 drivers
v0000000000c8b300_0 .net "cc_alu_2", 3 0, L_0000000000c91c80;  1 drivers
v0000000000c8b760_0 .net "cc_main_alu_out", 3 0, L_0000000000c90060;  1 drivers
v0000000000c8b800_0 .net "cc_out", 3 0, v0000000000c6ea50_0;  1 drivers
v0000000000c8bb20_0 .net "choose_ta_r_nop", 0 0, v0000000000bd1de0_0;  1 drivers
v0000000000c8b940_0 .var "clk", 0 0;
v0000000000c8b9e0_0 .var/i "code", 31 0;
v0000000000c90ce0_0 .var "data", 31 0;
v0000000000c90e20_0 .var/i "file", 31 0;
v0000000000c90ec0_0 .net "mux_out_1", 31 0, L_0000000000bea8a0;  1 drivers
v0000000000c90d80_0 .net "mux_out_1_A", 31 0, v0000000000c6f770_0;  1 drivers
v0000000000c90f60_0 .net "mux_out_2", 31 0, L_0000000000beb0f0;  1 drivers
v0000000000c91be0_0 .net "mux_out_2_B", 31 0, v0000000000c6fd10_0;  1 drivers
v0000000000c91320_0 .net "mux_out_3", 31 0, L_0000000000beb1d0;  1 drivers
v0000000000c918c0_0 .net "mux_out_3_C", 31 0, v0000000000c6f270_0;  1 drivers
S_0000000000abddf0 .scope module, "Cond_Is_Asserted" "Cond_Is_Asserted" 2 200, 3 218 0, S_0000000000abdc60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 4 "instr_condition";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "asserted";
L_0000000000beb940 .functor BUFZ 1, v0000000000bd2f60_0, C4<0>, C4<0>, C4<0>;
v0000000000bd3820_0 .net "asserted", 0 0, L_0000000000beb940;  alias, 1 drivers
v0000000000bd2f60_0 .var "assrt", 0 0;
v0000000000bd3640_0 .var/i "c", 31 0;
v0000000000bd24c0_0 .net "cc_in", 3 0, v0000000000c6ea50_0;  alias, 1 drivers
v0000000000bd27e0_0 .net "clk", 0 0, v0000000000c8b940_0;  1 drivers
v0000000000bd2600_0 .net "instr_condition", 3 0, v0000000000c70030_0;  alias, 1 drivers
v0000000000bd3460_0 .var/i "n", 31 0;
v0000000000bd3500_0 .var/i "v", 31 0;
v0000000000bd29c0_0 .var/i "z", 31 0;
E_0000000000bf3030 .event posedge, v0000000000bd27e0_0;
S_0000000000abdf80 .scope module, "Condition_Handler" "Condition_Handler" 2 203, 3 375 0, S_0000000000abdc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "asserted";
    .port_info 1 /INPUT 1 "b_instr";
    .port_info 2 /OUTPUT 1 "choose_ta_r_nop";
v0000000000bd3000_0 .net "asserted", 0 0, L_0000000000beb940;  alias, 1 drivers
v0000000000bd2920_0 .net "b_instr", 0 0, L_0000000000beb7f0;  alias, 1 drivers
v0000000000bd1de0_0 .var "choose_ta_r_nop", 0 0;
E_0000000000bf4470 .event edge, v0000000000bd3820_0, v0000000000bd2920_0;
S_0000000000abf5b0 .scope module, "EX_mem_pipeline_register" "EX_MEM_pipeline_register" 2 207, 3 477 0, S_0000000000abdc60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mux_out_3_C";
    .port_info 1 /INPUT 32 "A_O";
    .port_info 2 /INPUT 4 "EX_Bit15_12";
    .port_info 3 /INPUT 4 "cc_main_alu_out";
    .port_info 4 /INPUT 1 "EX_load_instr";
    .port_info 5 /INPUT 1 "EX_RF_instr";
    .port_info 6 /INPUT 1 "EX_mem_read_write";
    .port_info 7 /INPUT 1 "EX_mem_size";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /OUTPUT 32 "MEM_A_O";
    .port_info 10 /OUTPUT 32 "MEM_MUX3";
    .port_info 11 /OUTPUT 4 "MEM_Bit15_12";
    .port_info 12 /OUTPUT 1 "MEM_load_instr";
    .port_info 13 /OUTPUT 1 "MEM_RF_Enable";
    .port_info 14 /OUTPUT 1 "MEM_mem_read_write";
    .port_info 15 /OUTPUT 1 "MEM_mem_size";
v0000000000bd2ce0_0 .net "A_O", 31 0, L_0000000000c90100;  alias, 1 drivers
v0000000000bd2b00_0 .net "EX_Bit15_12", 3 0, v0000000000bd08b0_0;  alias, 1 drivers
v0000000000bd2d80_0 .net "EX_RF_instr", 0 0, v0000000000bd0590_0;  alias, 1 drivers
v0000000000bd2ba0_0 .net "EX_load_instr", 0 0, v0000000000bd0bd0_0;  alias, 1 drivers
v0000000000bd2e20_0 .net "EX_mem_read_write", 0 0, v0000000000bd0c70_0;  alias, 1 drivers
v0000000000bd3280_0 .net "EX_mem_size", 0 0, v0000000000bd0130_0;  alias, 1 drivers
v0000000000bd35a0_0 .var "MEM_A_O", 31 0;
v0000000000bcfeb0_0 .var "MEM_Bit15_12", 3 0;
v0000000000bd1530_0 .var "MEM_MUX3", 31 0;
v0000000000bd0310_0 .var "MEM_RF_Enable", 0 0;
v0000000000bcf870_0 .var "MEM_load_instr", 0 0;
v0000000000bd1670_0 .var "MEM_mem_read_write", 0 0;
v0000000000bcfc30_0 .var "MEM_mem_size", 0 0;
v0000000000bd0090_0 .net "cc_main_alu_out", 3 0, L_0000000000c90060;  alias, 1 drivers
v0000000000bd0450_0 .net "clk", 0 0, v0000000000c8b940_0;  alias, 1 drivers
v0000000000bcfcd0_0 .net "mux_out_3_C", 31 0, v0000000000c6f270_0;  alias, 1 drivers
E_0000000000bf3f30 .event edge, v0000000000bd27e0_0;
S_0000000000abf740 .scope module, "ID_EX_pipeline_register" "ID_EX_pipeline_register" 2 182, 3 435 0, S_0000000000abdc60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "mux_out_1_A";
    .port_info 1 /OUTPUT 32 "mux_out_2_B";
    .port_info 2 /OUTPUT 32 "mux_out_3_C";
    .port_info 3 /OUTPUT 4 "EX_Bit15_12";
    .port_info 4 /OUTPUT 1 "EX_Shift_imm";
    .port_info 5 /OUTPUT 4 "EX_ALU_OP";
    .port_info 6 /OUTPUT 1 "EX_load_instr";
    .port_info 7 /OUTPUT 1 "EX_RF_instr";
    .port_info 8 /OUTPUT 32 "EX_Bit11_0";
    .port_info 9 /OUTPUT 8 "EX_addresing_modes";
    .port_info 10 /OUTPUT 1 "EX_mem_size";
    .port_info 11 /OUTPUT 1 "EX_mem_read_write";
    .port_info 12 /INPUT 32 "mux_out_1";
    .port_info 13 /INPUT 32 "mux_out_2";
    .port_info 14 /INPUT 32 "mux_out_3";
    .port_info 15 /INPUT 4 "ID_Bit15_12";
    .port_info 16 /INPUT 7 "ID_CU";
    .port_info 17 /INPUT 32 "ID_Bit31_0";
    .port_info 18 /INPUT 8 "ID_addresing_modes";
    .port_info 19 /INPUT 1 "ID_mem_size";
    .port_info 20 /INPUT 1 "ID_mem_read_write";
    .port_info 21 /INPUT 1 "clk";
v0000000000bcfd70_0 .var "EX_ALU_OP", 3 0;
v0000000000bd10d0_0 .var "EX_Bit11_0", 31 0;
v0000000000bd08b0_0 .var "EX_Bit15_12", 3 0;
v0000000000bd0590_0 .var "EX_RF_instr", 0 0;
v0000000000bcff50_0 .var "EX_Shift_imm", 0 0;
v0000000000bd0b30_0 .var "EX_addresing_modes", 7 0;
v0000000000bd0bd0_0 .var "EX_load_instr", 0 0;
v0000000000bd0c70_0 .var "EX_mem_read_write", 0 0;
v0000000000bd0130_0 .var "EX_mem_size", 0 0;
v0000000000bd0d10_0 .net "ID_Bit15_12", 3 0, v0000000000c6f450_0;  alias, 1 drivers
v0000000000bd0e50_0 .net "ID_Bit31_0", 31 0, v0000000000c6f810_0;  alias, 1 drivers
v0000000000bd1210_0 .net "ID_CU", 6 0, L_0000000000bea670;  alias, 1 drivers
v0000000000b09510_0 .net "ID_addresing_modes", 7 0, o0000000000c1eb58;  alias, 0 drivers
v0000000000b098d0_0 .net "ID_mem_read_write", 0 0, L_0000000000beb8d0;  alias, 1 drivers
v0000000000bb7f40_0 .net "ID_mem_size", 0 0, L_0000000000bead00;  alias, 1 drivers
v0000000000c6f8b0_0 .net "clk", 0 0, v0000000000c8b940_0;  alias, 1 drivers
v0000000000c6e410_0 .net "mux_out_1", 31 0, L_0000000000bea8a0;  alias, 1 drivers
v0000000000c6f770_0 .var "mux_out_1_A", 31 0;
v0000000000c6f1d0_0 .net "mux_out_2", 31 0, L_0000000000beb0f0;  alias, 1 drivers
v0000000000c6fd10_0 .var "mux_out_2_B", 31 0;
v0000000000c6e550_0 .net "mux_out_3", 31 0, L_0000000000beb1d0;  alias, 1 drivers
v0000000000c6f270_0 .var "mux_out_3_C", 31 0;
S_0000000000abf8d0 .scope module, "IF_ID_pipeline_register" "IF_ID_pipeline_register" 2 122, 3 388 0, S_0000000000abdc60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 24 "ID_Bit23_0";
    .port_info 1 /OUTPUT 32 "ID_Next_PC";
    .port_info 2 /OUTPUT 4 "ID_Bit19_16";
    .port_info 3 /OUTPUT 4 "ID_Bit3_0";
    .port_info 4 /OUTPUT 4 "ID_Bit31_28";
    .port_info 5 /OUTPUT 32 "ID_Bit11_0";
    .port_info 6 /OUTPUT 4 "ID_Bit15_12";
    .port_info 7 /OUTPUT 32 "ID_Bit31_0";
    .port_info 8 /INPUT 1 "choose_ta_r_nop";
    .port_info 9 /INPUT 1 "Hazard_Unit_Ld";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 1 "Reset";
    .port_info 12 /INPUT 1 "asserted";
    .port_info 13 /INPUT 32 "PC4";
    .port_info 14 /INPUT 32 "DataOut";
v0000000000c6fb30_0 .net "DataOut", 31 0, v0000000000c76280_0;  alias, 1 drivers
v0000000000c6e190_0 .net "Hazard_Unit_Ld", 0 0, o0000000000c1f128;  alias, 0 drivers
v0000000000c6f9f0_0 .var "ID_Bit11_0", 31 0;
v0000000000c6f450_0 .var "ID_Bit15_12", 3 0;
v0000000000c6e5f0_0 .var "ID_Bit19_16", 3 0;
v0000000000c6e9b0_0 .var "ID_Bit23_0", 23 0;
v0000000000c6f810_0 .var "ID_Bit31_0", 31 0;
v0000000000c70030_0 .var "ID_Bit31_28", 3 0;
v0000000000c6f310_0 .var "ID_Bit3_0", 3 0;
v0000000000c6e730_0 .var "ID_Next_PC", 31 0;
v0000000000c6fa90_0 .net "PC4", 31 0, L_0000000000c91b40;  alias, 1 drivers
v0000000000c6f6d0_0 .net "Reset", 0 0, v0000000000c8ae00_0;  1 drivers
v0000000000c6f950_0 .net "asserted", 0 0, L_0000000000beb940;  alias, 1 drivers
v0000000000c6fbd0_0 .net "choose_ta_r_nop", 0 0, v0000000000bd1de0_0;  alias, 1 drivers
v0000000000c6f4f0_0 .net "clk", 0 0, v0000000000c8b940_0;  alias, 1 drivers
S_0000000000ab7280 .scope module, "MEM_WB_pipeline_register" "MEM_WB_pipeline_register" 2 219, 3 501 0, S_0000000000abdc60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_out";
    .port_info 1 /INPUT 32 "data_r_out";
    .port_info 2 /INPUT 4 "bit15_12";
    .port_info 3 /INPUT 1 "MEM_load_instr";
    .port_info 4 /INPUT 1 "MEM_RF_Enable";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "wb_alu_out";
    .port_info 7 /OUTPUT 32 "wb_data_r_out";
    .port_info 8 /OUTPUT 4 "wb_bit15_12";
    .port_info 9 /OUTPUT 1 "WB_load_instr";
    .port_info 10 /OUTPUT 1 "WB_RF_Enable";
v0000000000c6ec30_0 .net "MEM_RF_Enable", 0 0, v0000000000bd0310_0;  alias, 1 drivers
v0000000000c6e7d0_0 .net "MEM_load_instr", 0 0, v0000000000bcf870_0;  alias, 1 drivers
v0000000000c6e870_0 .var "WB_RF_Enable", 0 0;
v0000000000c6e690_0 .var "WB_load_instr", 0 0;
v0000000000c6f590_0 .net "alu_out", 31 0, v0000000000bd35a0_0;  alias, 1 drivers
v0000000000c6fc70_0 .net "bit15_12", 3 0, v0000000000bcfeb0_0;  alias, 1 drivers
v0000000000c6eaf0_0 .net "clk", 0 0, v0000000000c8b940_0;  alias, 1 drivers
v0000000000c6f630_0 .net "data_r_out", 31 0, v0000000000c73d00_0;  alias, 1 drivers
v0000000000c6e910_0 .var "wb_alu_out", 31 0;
v0000000000c6fdb0_0 .var "wb_bit15_12", 3 0;
v0000000000c6fe50_0 .var "wb_data_r_out", 31 0;
S_0000000000ab7410 .scope module, "Status_register" "Status_register" 2 128, 3 176 0, S_0000000000abdc60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 4 "cc_out";
    .port_info 3 /INPUT 1 "clk";
v0000000000c6f3b0_0 .net "S", 0 0, L_0000000000c92218;  alias, 1 drivers
v0000000000c6fef0_0 .net "cc_in", 3 0, L_0000000000c90060;  alias, 1 drivers
v0000000000c6ea50_0 .var "cc_out", 3 0;
v0000000000c6ecd0_0 .net "clk", 0 0, v0000000000c8b940_0;  alias, 1 drivers
S_0000000000b2fa80 .scope module, "alu_1" "alu" 2 112, 4 4 0, S_0000000000abdc60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000c6ff90_0 .net "A", 31 0, L_0000000000bea7c0;  alias, 1 drivers
v0000000000c6ed70_0 .net "Alu_Out", 3 0, L_0000000000c920e0;  alias, 1 drivers
L_0000000000c92260 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000c6e230_0 .net "B", 31 0, L_0000000000c92260;  1 drivers
L_0000000000c922f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000c6e2d0_0 .net "Cin", 0 0, L_0000000000c922f0;  1 drivers
L_0000000000c922a8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000c6eb90_0 .net "OPS", 3 0, L_0000000000c922a8;  1 drivers
v0000000000c6e370_0 .var "OPS_result", 32 0;
v0000000000c6eeb0_0 .net "S", 31 0, L_0000000000c91b40;  alias, 1 drivers
v0000000000c6e4b0_0 .net *"_ivl_11", 0 0, L_0000000000c91640;  1 drivers
v0000000000c6ee10_0 .net *"_ivl_16", 0 0, L_0000000000c910a0;  1 drivers
v0000000000c6ef50_0 .net *"_ivl_3", 0 0, L_0000000000c91780;  1 drivers
v0000000000c6eff0_0 .net *"_ivl_7", 0 0, L_0000000000c915a0;  1 drivers
v0000000000c6f090_0 .var/i "ol", 31 0;
v0000000000c6f130_0 .var/i "tc", 31 0;
v0000000000c72150_0 .var/i "tn", 31 0;
v0000000000c72e70_0 .var/i "tv", 31 0;
v0000000000c72650_0 .var/i "tz", 31 0;
E_0000000000bf44f0/0 .event edge, v0000000000c6eb90_0, v0000000000c6ff90_0, v0000000000c6e230_0, v0000000000c6e2d0_0;
E_0000000000bf44f0/1 .event edge, v0000000000c6e370_0, v0000000000c6f090_0;
E_0000000000bf44f0 .event/or E_0000000000bf44f0/0, E_0000000000bf44f0/1;
L_0000000000c91780 .part v0000000000c72150_0, 0, 1;
L_0000000000c915a0 .part v0000000000c72650_0, 0, 1;
L_0000000000c91640 .part v0000000000c6f130_0, 0, 1;
L_0000000000c920e0 .concat8 [ 1 1 1 1], L_0000000000c910a0, L_0000000000c91640, L_0000000000c915a0, L_0000000000c91780;
L_0000000000c910a0 .part v0000000000c72e70_0, 0, 1;
L_0000000000c91b40 .part v0000000000c6e370_0, 0, 32;
S_0000000000b2fc10 .scope module, "alu_2" "alu" 2 136, 4 4 0, S_0000000000abdc60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000c71930_0 .net "A", 31 0, L_0000000000bea590;  alias, 1 drivers
v0000000000c72f10_0 .net "Alu_Out", 3 0, L_0000000000c91c80;  alias, 1 drivers
v0000000000c726f0_0 .net "B", 31 0, v0000000000c6e730_0;  alias, 1 drivers
L_0000000000c923c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000c71f70_0 .net "Cin", 0 0, L_0000000000c923c8;  1 drivers
L_0000000000c92380 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000c717f0_0 .net "OPS", 3 0, L_0000000000c92380;  1 drivers
v0000000000c71890_0 .var "OPS_result", 32 0;
v0000000000c71430_0 .net "S", 31 0, L_0000000000c91e60;  alias, 1 drivers
v0000000000c721f0_0 .net *"_ivl_11", 0 0, L_0000000000c916e0;  1 drivers
v0000000000c71390_0 .net *"_ivl_16", 0 0, L_0000000000c91000;  1 drivers
v0000000000c72970_0 .net *"_ivl_3", 0 0, L_0000000000c91460;  1 drivers
v0000000000c71570_0 .net *"_ivl_7", 0 0, L_0000000000c90a60;  1 drivers
v0000000000c71bb0_0 .var/i "ol", 31 0;
v0000000000c71a70_0 .var/i "tc", 31 0;
v0000000000c719d0_0 .var/i "tn", 31 0;
v0000000000c725b0_0 .var/i "tv", 31 0;
v0000000000c714d0_0 .var/i "tz", 31 0;
E_0000000000bf40f0/0 .event edge, v0000000000c717f0_0, v0000000000c71930_0, v0000000000c6e730_0, v0000000000c71f70_0;
E_0000000000bf40f0/1 .event edge, v0000000000c71890_0, v0000000000c71bb0_0;
E_0000000000bf40f0 .event/or E_0000000000bf40f0/0, E_0000000000bf40f0/1;
L_0000000000c91460 .part v0000000000c719d0_0, 0, 1;
L_0000000000c90a60 .part v0000000000c714d0_0, 0, 1;
L_0000000000c916e0 .part v0000000000c71a70_0, 0, 1;
L_0000000000c91c80 .concat8 [ 1 1 1 1], L_0000000000c91000, L_0000000000c916e0, L_0000000000c90a60, L_0000000000c91460;
L_0000000000c91000 .part v0000000000c725b0_0, 0, 1;
L_0000000000c91e60 .part v0000000000c71890_0, 0, 32;
S_0000000000b2fda0 .scope module, "alu_main" "alu" 2 191, 4 4 0, S_0000000000abdc60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000c71610_0 .net "A", 31 0, v0000000000c6f770_0;  alias, 1 drivers
v0000000000c71ed0_0 .net "Alu_Out", 3 0, L_0000000000c90060;  alias, 1 drivers
v0000000000c716b0_0 .net "B", 31 0, L_0000000000beade0;  alias, 1 drivers
v0000000000c72510_0 .net "Cin", 0 0, v0000000000c8a860_0;  alias, 1 drivers
v0000000000c72d30_0 .net "OPS", 3 0, v0000000000bcfd70_0;  alias, 1 drivers
v0000000000c71b10_0 .var "OPS_result", 32 0;
v0000000000c71c50_0 .net "S", 31 0, L_0000000000c90100;  alias, 1 drivers
v0000000000c72790_0 .net *"_ivl_11", 0 0, L_0000000000c8f160;  1 drivers
v0000000000c72fb0_0 .net *"_ivl_16", 0 0, L_0000000000c90880;  1 drivers
v0000000000c71cf0_0 .net *"_ivl_3", 0 0, L_0000000000c8ec60;  1 drivers
v0000000000c71750_0 .net *"_ivl_7", 0 0, L_0000000000c8fac0;  1 drivers
v0000000000c72a10_0 .var/i "ol", 31 0;
v0000000000c72830_0 .var/i "tc", 31 0;
v0000000000c71e30_0 .var/i "tn", 31 0;
v0000000000c72470_0 .var/i "tv", 31 0;
v0000000000c728d0_0 .var/i "tz", 31 0;
E_0000000000bf4530/0 .event edge, v0000000000bcfd70_0, v0000000000c6f770_0, v0000000000c716b0_0, v0000000000c72510_0;
E_0000000000bf4530/1 .event edge, v0000000000c71b10_0, v0000000000c72a10_0;
E_0000000000bf4530 .event/or E_0000000000bf4530/0, E_0000000000bf4530/1;
L_0000000000c8ec60 .part v0000000000c71e30_0, 0, 1;
L_0000000000c8fac0 .part v0000000000c728d0_0, 0, 1;
L_0000000000c8f160 .part v0000000000c72830_0, 0, 1;
L_0000000000c90060 .concat8 [ 1 1 1 1], L_0000000000c90880, L_0000000000c8f160, L_0000000000c8fac0, L_0000000000c8ec60;
L_0000000000c90880 .part v0000000000c72470_0, 0, 1;
L_0000000000c90100 .part v0000000000c71b10_0, 0, 32;
S_0000000000af6490 .scope module, "control_unit1" "control_unit" 2 163, 3 7 0, S_0000000000abdc60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ID_B_instr";
    .port_info 1 /OUTPUT 1 "MemReadWrite";
    .port_info 2 /OUTPUT 1 "MemSize";
    .port_info 3 /OUTPUT 7 "C_U_out";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "Reset";
    .port_info 6 /INPUT 1 "asserted";
    .port_info 7 /INPUT 32 "A";
L_0000000000beb7f0 .functor BUFZ 1, v0000000000c71250_0, C4<0>, C4<0>, C4<0>;
L_0000000000beb8d0 .functor BUFZ 1, v0000000000c74a20_0, C4<0>, C4<0>, C4<0>;
L_0000000000bead00 .functor BUFZ 1, v0000000000c74160_0, C4<0>, C4<0>, C4<0>;
v0000000000c72290_0 .net "A", 31 0, v0000000000c6f810_0;  alias, 1 drivers
v0000000000c71d90_0 .net "C_U_out", 6 0, L_0000000000c91aa0;  alias, 1 drivers
v0000000000c720b0_0 .net "ID_B_instr", 0 0, L_0000000000beb7f0;  alias, 1 drivers
v0000000000c72010_0 .net "MemReadWrite", 0 0, L_0000000000beb8d0;  alias, 1 drivers
v0000000000c72330_0 .net "MemSize", 0 0, L_0000000000bead00;  alias, 1 drivers
v0000000000c72ab0_0 .net "Reset", 0 0, v0000000000c8ae00_0;  alias, 1 drivers
v0000000000c723d0_0 .net *"_ivl_11", 0 0, v0000000000c738a0_0;  1 drivers
v0000000000c72b50_0 .net *"_ivl_18", 3 0, v0000000000c72dd0_0;  1 drivers
v0000000000c72bf0_0 .net *"_ivl_3", 0 0, v0000000000c74700_0;  1 drivers
v0000000000c72c90_0 .net *"_ivl_7", 0 0, v0000000000c74840_0;  1 drivers
v0000000000c72dd0_0 .var "alu_op", 3 0;
v0000000000c73050_0 .net "asserted", 0 0, L_0000000000beb940;  alias, 1 drivers
v0000000000c711b0_0 .var "b_bl", 0 0;
v0000000000c71250_0 .var "b_instr", 0 0;
v0000000000c712f0_0 .net "clk", 0 0, v0000000000c8b940_0;  alias, 1 drivers
v0000000000c73bc0_0 .var "instr", 2 0;
v0000000000c738a0_0 .var "l_instr", 0 0;
v0000000000c74a20_0 .var "m_rw", 0 0;
v0000000000c74160_0 .var "m_size", 0 0;
v0000000000c73c60_0 .var "r_sr_off", 0 0;
v0000000000c74840_0 .var "rf_instr", 0 0;
v0000000000c74700_0 .var "s_imm", 0 0;
v0000000000c74de0_0 .var "u", 0 0;
E_0000000000bf45f0/0 .event edge, v0000000000c6f6d0_0, v0000000000bd0e50_0, v0000000000c73bc0_0, v0000000000c738a0_0;
E_0000000000bf45f0/1 .event edge, v0000000000c74de0_0, v0000000000c711b0_0;
E_0000000000bf45f0 .event/or E_0000000000bf45f0/0, E_0000000000bf45f0/1;
L_0000000000c91aa0 .concat8 [ 1 1 4 1], v0000000000c74840_0, v0000000000c738a0_0, v0000000000c72dd0_0, v0000000000c74700_0;
S_0000000000af6620 .scope module, "data_ram" "data_ram256x8" 2 211, 3 553 0, S_0000000000abdc60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "ReadWrite";
    .port_info 2 /INPUT 32 "Address";
    .port_info 3 /INPUT 32 "DataIn";
    .port_info 4 /INPUT 1 "Size";
v0000000000c75060_0 .net "Address", 31 0, v0000000000bd35a0_0;  alias, 1 drivers
v0000000000c733a0_0 .net "DataIn", 31 0, v0000000000bd1530_0;  alias, 1 drivers
v0000000000c73d00_0 .var "DataOut", 31 0;
v0000000000c73440 .array "Mem", 255 0, 7 0;
v0000000000c73b20_0 .net "ReadWrite", 0 0, v0000000000bd1670_0;  alias, 1 drivers
v0000000000c73ee0_0 .net "Size", 0 0, v0000000000bcfc30_0;  alias, 1 drivers
E_0000000000bf3f70/0 .event edge, v0000000000bcfc30_0, v0000000000bd1530_0, v0000000000bd35a0_0, v0000000000bd1670_0;
E_0000000000bf3f70/1 .event edge, v0000000000c6f630_0;
E_0000000000bf3f70 .event/or E_0000000000bf3f70/0, E_0000000000bf3f70/1;
S_0000000000af67b0 .scope module, "h_u" "hazard_unit" 2 234, 3 692 0, S_0000000000abdc60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "MUX1_signal";
    .port_info 1 /OUTPUT 2 "MUX2_signal";
    .port_info 2 /OUTPUT 2 "MUX3_signal";
    .port_info 3 /OUTPUT 1 "MUXControlUnit_signal";
    .port_info 4 /OUTPUT 1 "IF_ID_load";
    .port_info 5 /OUTPUT 1 "PC_RF_load";
    .port_info 6 /INPUT 1 "EX_load_instr";
    .port_info 7 /INPUT 1 "EX_RF_Enable";
    .port_info 8 /INPUT 1 "MEM_RF_Enable";
    .port_info 9 /INPUT 1 "WB_RF_Enable";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 4 "EX_Bit15_12";
    .port_info 12 /INPUT 4 "MEM_Bit15_12";
    .port_info 13 /INPUT 4 "WB_Bit15_12";
    .port_info 14 /INPUT 4 "ID_Bit3_0";
    .port_info 15 /INPUT 4 "ID_Bit19_16";
v0000000000c73620_0 .net "EX_Bit15_12", 3 0, v0000000000bd08b0_0;  alias, 1 drivers
v0000000000c73940_0 .net "EX_RF_Enable", 0 0, v0000000000bd0590_0;  alias, 1 drivers
v0000000000c743e0_0 .net "EX_load_instr", 0 0, v0000000000bd0bd0_0;  alias, 1 drivers
v0000000000c74ac0_0 .net "ID_Bit19_16", 3 0, v0000000000c6e5f0_0;  alias, 1 drivers
v0000000000c74d40_0 .net "ID_Bit3_0", 3 0, v0000000000c6f310_0;  alias, 1 drivers
v0000000000c74660_0 .var "IF_ID_load", 0 0;
v0000000000c734e0_0 .net "MEM_Bit15_12", 3 0, v0000000000bcfeb0_0;  alias, 1 drivers
v0000000000c73a80_0 .net "MEM_RF_Enable", 0 0, v0000000000bd0310_0;  alias, 1 drivers
v0000000000c74f20_0 .var "MUX1_signal", 1 0;
v0000000000c74980_0 .var "MUX2_signal", 1 0;
v0000000000c73f80_0 .var "MUX3_signal", 1 0;
v0000000000c739e0_0 .var "MUXControlUnit_signal", 0 0;
v0000000000c73580_0 .var "PC_RF_load", 0 0;
v0000000000c74fc0_0 .net "WB_Bit15_12", 3 0, v0000000000c6fdb0_0;  alias, 1 drivers
v0000000000c731c0_0 .net "WB_RF_Enable", 0 0, v0000000000c6e870_0;  alias, 1 drivers
v0000000000c73da0_0 .net "clk", 0 0, v0000000000c8b940_0;  alias, 1 drivers
E_0000000000bf54f0/0 .event edge, v0000000000bd2ba0_0, v0000000000c6e5f0_0, v0000000000bd2b00_0, v0000000000c6f310_0;
E_0000000000bf54f0/1 .event edge, v0000000000bd2d80_0, v0000000000bd0310_0, v0000000000bcfeb0_0, v0000000000c6e870_0;
E_0000000000bf54f0/2 .event edge, v0000000000c6fdb0_0;
E_0000000000bf54f0 .event/or E_0000000000bf54f0/0, E_0000000000bf54f0/1, E_0000000000bf54f0/2;
S_0000000000aafda0 .scope module, "mux_2x1_ID" "mux_2x1_ID" 2 166, 3 618 0, S_0000000000abdc60;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "C_U";
    .port_info 1 /INPUT 1 "HF_U";
    .port_info 2 /OUTPUT 7 "MUX_Out";
L_0000000000bea670 .functor BUFZ 7, v0000000000c74200_0, C4<0000000>, C4<0000000>, C4<0000000>;
v0000000000c73e40_0 .net "C_U", 6 0, L_0000000000c91aa0;  alias, 1 drivers
v0000000000c74020_0 .net "HF_U", 0 0, v0000000000c739e0_0;  alias, 1 drivers
v0000000000c740c0_0 .net "MUX_Out", 6 0, L_0000000000bea670;  alias, 1 drivers
v0000000000c74200_0 .var "salida", 6 0;
E_0000000000bf5330 .event edge, v0000000000c739e0_0, v0000000000c71d90_0;
S_0000000000aaff30 .scope module, "mux_2x1_stages_1" "mux_2x1_Stages" 2 114, 3 641 0, S_0000000000abdc60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000beac20 .functor BUFZ 32, v0000000000c736c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c73760_0 .net "A", 31 0, L_0000000000c91b40;  alias, 1 drivers
v0000000000c74e80_0 .net "B", 31 0, L_0000000000c91e60;  alias, 1 drivers
v0000000000c742a0_0 .net "MUX_Out", 31 0, L_0000000000beac20;  alias, 1 drivers
v0000000000c736c0_0 .var "salida", 31 0;
v0000000000c73260_0 .net "sig", 0 0, v0000000000bd1de0_0;  alias, 1 drivers
E_0000000000bf4f70 .event edge, v0000000000bd1de0_0, v0000000000c6fa90_0, v0000000000c71430_0;
S_0000000000ab00c0 .scope module, "mux_2x1_stages_2" "mux_2x1_Stages" 2 197, 3 641 0, S_0000000000abdc60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000beade0 .functor BUFZ 32, v0000000000c74340_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c74480_0 .net "A", 31 0, v0000000000c6fd10_0;  alias, 1 drivers
v0000000000c73800_0 .net "B", 31 0, v0000000000c88920_0;  alias, 1 drivers
v0000000000c73300_0 .net "MUX_Out", 31 0, L_0000000000beade0;  alias, 1 drivers
v0000000000c74340_0 .var "salida", 31 0;
v0000000000c74520_0 .net "sig", 0 0, v0000000000bcff50_0;  alias, 1 drivers
E_0000000000bf5670 .event edge, v0000000000bcff50_0, v0000000000c6fd10_0, v0000000000c73800_0;
S_0000000000c751d0 .scope module, "mux_2x1_stages_3" "mux_2x1_Stages" 2 215, 3 641 0, S_0000000000abdc60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000beb2b0 .functor BUFZ 32, v0000000000c74b60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c745c0_0 .net "A", 31 0, v0000000000c73d00_0;  alias, 1 drivers
v0000000000c747a0_0 .net "B", 31 0, v0000000000bd35a0_0;  alias, 1 drivers
v0000000000c748e0_0 .net "MUX_Out", 31 0, L_0000000000beb2b0;  alias, 1 drivers
v0000000000c74b60_0 .var "salida", 31 0;
v0000000000c74c00_0 .net "sig", 0 0, v0000000000bcf870_0;  alias, 1 drivers
E_0000000000bf4ef0 .event edge, v0000000000bcf870_0, v0000000000c6f630_0, v0000000000bd35a0_0;
S_0000000000c75680 .scope module, "mux_2x1_stages_4" "mux_2x1_Stages" 2 223, 3 641 0, S_0000000000abdc60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000bea9f0 .functor BUFZ 32, v0000000000c77e00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c74ca0_0 .net "A", 31 0, v0000000000c6e910_0;  alias, 1 drivers
v0000000000c77fe0_0 .net "B", 31 0, v0000000000c6fe50_0;  alias, 1 drivers
v0000000000c76320_0 .net "MUX_Out", 31 0, L_0000000000bea9f0;  alias, 1 drivers
v0000000000c77e00_0 .var "salida", 31 0;
v0000000000c76460_0 .net "sig", 0 0, v0000000000c6e690_0;  alias, 1 drivers
E_0000000000bf5370 .event edge, v0000000000c6e690_0, v0000000000c6e910_0, v0000000000c6fe50_0;
S_0000000000c75e50 .scope module, "mux_2x1_stages_6" "mux_2x1_Stages" 2 115, 3 641 0, S_0000000000abdc60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000bebcc0 .functor BUFZ 32, v0000000000c77ae0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c77ea0_0 .net "A", 31 0, L_0000000000beac20;  alias, 1 drivers
L_0000000000c92338 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000c768c0_0 .net "B", 31 0, L_0000000000c92338;  1 drivers
v0000000000c774a0_0 .net "MUX_Out", 31 0, L_0000000000bebcc0;  alias, 1 drivers
v0000000000c77ae0_0 .var "salida", 31 0;
v0000000000c77d60_0 .net "sig", 0 0, v0000000000c8ae00_0;  alias, 1 drivers
E_0000000000bf5070 .event edge, v0000000000c6f6d0_0, v0000000000c742a0_0, v0000000000c768c0_0;
S_0000000000c75fe0 .scope module, "mux_4x2_ID_1" "mux_4x2_ID" 2 152, 3 593 0, S_0000000000abdc60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000bea8a0 .functor BUFZ 32, v0000000000c76960_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c77900_0 .net "A_O", 31 0, L_0000000000c90100;  alias, 1 drivers
v0000000000c76f00_0 .net "HF_U", 1 0, v0000000000c74f20_0;  alias, 1 drivers
v0000000000c76500_0 .net "MUX_Out", 31 0, L_0000000000bea8a0;  alias, 1 drivers
v0000000000c76780_0 .net "M_O", 31 0, L_0000000000beb2b0;  alias, 1 drivers
v0000000000c77f40_0 .net "PW", 31 0, L_0000000000bea9f0;  alias, 1 drivers
v0000000000c76c80_0 .net "X", 31 0, v0000000000c7f060_0;  alias, 1 drivers
v0000000000c76960_0 .var "salida", 31 0;
E_0000000000bf52f0/0 .event edge, v0000000000c74f20_0, v0000000000c76c80_0, v0000000000bd2ce0_0, v0000000000c748e0_0;
E_0000000000bf52f0/1 .event edge, v0000000000c76320_0;
E_0000000000bf52f0 .event/or E_0000000000bf52f0/0, E_0000000000bf52f0/1;
S_0000000000c75360 .scope module, "mux_4x2_ID_2" "mux_4x2_ID" 2 155, 3 593 0, S_0000000000abdc60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000beb0f0 .functor BUFZ 32, v0000000000c77720_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c77040_0 .net "A_O", 31 0, L_0000000000c90100;  alias, 1 drivers
v0000000000c78080_0 .net "HF_U", 1 0, v0000000000c74980_0;  alias, 1 drivers
v0000000000c779a0_0 .net "MUX_Out", 31 0, L_0000000000beb0f0;  alias, 1 drivers
v0000000000c77360_0 .net "M_O", 31 0, L_0000000000beb2b0;  alias, 1 drivers
v0000000000c77b80_0 .net "PW", 31 0, L_0000000000bea9f0;  alias, 1 drivers
v0000000000c772c0_0 .net "X", 31 0, v0000000000c7e160_0;  alias, 1 drivers
v0000000000c77720_0 .var "salida", 31 0;
E_0000000000bf4b30/0 .event edge, v0000000000c74980_0, v0000000000c772c0_0, v0000000000bd2ce0_0, v0000000000c748e0_0;
E_0000000000bf4b30/1 .event edge, v0000000000c76320_0;
E_0000000000bf4b30 .event/or E_0000000000bf4b30/0, E_0000000000bf4b30/1;
S_0000000000c75810 .scope module, "mux_4x2_ID_3" "mux_4x2_ID" 2 158, 3 593 0, S_0000000000abdc60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000beb1d0 .functor BUFZ 32, v0000000000c77a40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c77c20_0 .net "A_O", 31 0, L_0000000000c90100;  alias, 1 drivers
v0000000000c77680_0 .net "HF_U", 1 0, v0000000000c73f80_0;  alias, 1 drivers
v0000000000c76a00_0 .net "MUX_Out", 31 0, L_0000000000beb1d0;  alias, 1 drivers
v0000000000c76be0_0 .net "M_O", 31 0, L_0000000000beb2b0;  alias, 1 drivers
v0000000000c761e0_0 .net "PW", 31 0, L_0000000000bea9f0;  alias, 1 drivers
v0000000000c77220_0 .net "X", 31 0, v0000000000c7d120_0;  alias, 1 drivers
v0000000000c77a40_0 .var "salida", 31 0;
E_0000000000bf47b0/0 .event edge, v0000000000c73f80_0, v0000000000c77220_0, v0000000000bd2ce0_0, v0000000000c748e0_0;
E_0000000000bf47b0/1 .event edge, v0000000000c76320_0;
E_0000000000bf47b0 .event/or E_0000000000bf47b0/0, E_0000000000bf47b0/1;
S_0000000000c754f0 .scope module, "ram1" "inst_ram256x8" 2 77, 3 521 0, S_0000000000abdc60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
    .port_info 2 /INPUT 1 "Reset";
v0000000000c77cc0_0 .net "Address", 31 0, L_0000000000bea7c0;  alias, 1 drivers
v0000000000c76280_0 .var "DataOut", 31 0;
v0000000000c76d20 .array "Mem", 255 0, 7 0;
v0000000000c77400_0 .net "Reset", 0 0, v0000000000c8ae00_0;  alias, 1 drivers
E_0000000000bf50b0 .event edge, v0000000000c6f6d0_0, v0000000000c6ff90_0, v0000000000c6fb30_0;
S_0000000000c759a0 .scope module, "register_file_1" "register_file" 2 148, 5 6 0, S_0000000000abdc60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PA";
    .port_info 1 /OUTPUT 32 "PB";
    .port_info 2 /OUTPUT 32 "PD";
    .port_info 3 /INPUT 32 "PW";
    .port_info 4 /INPUT 32 "PCin";
    .port_info 5 /OUTPUT 32 "PCout";
    .port_info 6 /INPUT 4 "C";
    .port_info 7 /INPUT 4 "SA";
    .port_info 8 /INPUT 4 "SB";
    .port_info 9 /INPUT 1 "RFLd";
    .port_info 10 /INPUT 1 "HZPCld";
    .port_info 11 /INPUT 1 "CLK";
    .port_info 12 /INPUT 1 "RST";
L_0000000000bea7c0 .functor BUFZ 32, v0000000000c7bc40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c7de40_0 .net "C", 3 0, v0000000000c6fdb0_0;  alias, 1 drivers
v0000000000c7e700_0 .net "CLK", 0 0, v0000000000c8b940_0;  alias, 1 drivers
v0000000000c7c220_0 .net "E", 15 0, v0000000000c7ed40_0;  1 drivers
v0000000000c7d6c0_0 .net "HZPCld", 0 0, v0000000000c73580_0;  alias, 1 drivers
v0000000000c7d800_0 .net "MO", 31 0, v0000000000c7f1a0_0;  1 drivers
v0000000000c7dee0_0 .net "PA", 31 0, v0000000000c7f060_0;  alias, 1 drivers
v0000000000c7e7a0_0 .net "PB", 31 0, v0000000000c7e160_0;  alias, 1 drivers
v0000000000c7c7c0_0 .net "PCin", 31 0, L_0000000000bebcc0;  alias, 1 drivers
v0000000000c7e980_0 .net "PCout", 31 0, L_0000000000bea7c0;  alias, 1 drivers
v0000000000c7d1c0_0 .net "PD", 31 0, v0000000000c7d120_0;  alias, 1 drivers
v0000000000c7d260_0 .net "PW", 31 0, L_0000000000bea9f0;  alias, 1 drivers
v0000000000c7c2c0_0 .net "Q0", 31 0, v0000000000c77540_0;  1 drivers
v0000000000c7c360_0 .net "Q1", 31 0, v0000000000c775e0_0;  1 drivers
v0000000000c7d3a0_0 .net "Q10", 31 0, v0000000000c76dc0_0;  1 drivers
v0000000000c7d4e0_0 .net "Q11", 31 0, v0000000000c7b240_0;  1 drivers
v0000000000c7d580_0 .net "Q12", 31 0, v0000000000c7b6a0_0;  1 drivers
v0000000000c7d620_0 .net "Q13", 31 0, v0000000000c7ba60_0;  1 drivers
v0000000000c7d8a0_0 .net "Q14", 31 0, v0000000000c7b7e0_0;  1 drivers
v0000000000c7d9e0_0 .net "Q15", 31 0, v0000000000c7bc40_0;  1 drivers
v0000000000c7d940_0 .net "Q2", 31 0, v0000000000c7af20_0;  1 drivers
v0000000000c7da80_0 .net "Q3", 31 0, v0000000000c7a700_0;  1 drivers
v0000000000c7dd00_0 .net "Q4", 31 0, v0000000000c7aca0_0;  1 drivers
v0000000000c7dda0_0 .net "Q5", 31 0, v0000000000c7a660_0;  1 drivers
v0000000000c88ec0_0 .net "Q6", 31 0, v0000000000c7b2e0_0;  1 drivers
v0000000000c89820_0 .net "Q7", 31 0, v0000000000c80000_0;  1 drivers
v0000000000c8a040_0 .net "Q8", 31 0, v0000000000c7fb00_0;  1 drivers
v0000000000c88600_0 .net "Q9", 31 0, v0000000000c7f420_0;  1 drivers
o0000000000c23ad8 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000000c88d80_0 .net "R15MO", 1 0, o0000000000c23ad8;  0 drivers
v0000000000c89a00_0 .net "RFLd", 0 0, v0000000000c6e870_0;  alias, 1 drivers
v0000000000c89fa0_0 .net "RST", 0 0, v0000000000c8ae00_0;  alias, 1 drivers
v0000000000c89140_0 .net "SA", 3 0, v0000000000c6e5f0_0;  alias, 1 drivers
v0000000000c886a0_0 .net "SB", 3 0, v0000000000c6f310_0;  alias, 1 drivers
o0000000000c23b08 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000c89320_0 .net "SD", 3 0, o0000000000c23b08;  0 drivers
L_0000000000c91140 .part v0000000000c7ed40_0, 15, 1;
L_0000000000c90b00 .part v0000000000c7ed40_0, 0, 1;
L_0000000000c911e0 .part v0000000000c7ed40_0, 1, 1;
L_0000000000c91280 .part v0000000000c7ed40_0, 2, 1;
L_0000000000c91820 .part v0000000000c7ed40_0, 3, 1;
L_0000000000c91d20 .part v0000000000c7ed40_0, 4, 1;
L_0000000000c913c0 .part v0000000000c7ed40_0, 5, 1;
L_0000000000c91fa0 .part v0000000000c7ed40_0, 6, 1;
L_0000000000c91dc0 .part v0000000000c7ed40_0, 7, 1;
L_0000000000c91500 .part v0000000000c7ed40_0, 8, 1;
L_0000000000c91960 .part v0000000000c7ed40_0, 9, 1;
L_0000000000c91f00 .part v0000000000c7ed40_0, 10, 1;
L_0000000000c90ba0 .part v0000000000c7ed40_0, 11, 1;
L_0000000000c90c40 .part v0000000000c7ed40_0, 12, 1;
L_0000000000c91a00 .part v0000000000c7ed40_0, 13, 1;
L_0000000000c92040 .part v0000000000c7ed40_0, 14, 1;
S_0000000000c75b30 .scope module, "R0" "register" 5 37, 5 161 0, S_0000000000c759a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c763c0_0 .net "CLK", 0 0, v0000000000c8b940_0;  alias, 1 drivers
v0000000000c765a0_0 .net "PW", 31 0, L_0000000000bea9f0;  alias, 1 drivers
v0000000000c77540_0 .var "Q", 31 0;
v0000000000c76640_0 .net "RFLd", 0 0, L_0000000000c90b00;  1 drivers
v0000000000c766e0_0 .net "RST", 0 0, v0000000000c8ae00_0;  alias, 1 drivers
E_0000000000bf5430 .event edge, v0000000000c6f6d0_0, v0000000000bd27e0_0;
S_0000000000c75cc0 .scope module, "R1" "register" 5 38, 5 161 0, S_0000000000c759a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c76820_0 .net "CLK", 0 0, v0000000000c8b940_0;  alias, 1 drivers
v0000000000c77180_0 .net "PW", 31 0, L_0000000000bea9f0;  alias, 1 drivers
v0000000000c775e0_0 .var "Q", 31 0;
v0000000000c777c0_0 .net "RFLd", 0 0, L_0000000000c911e0;  1 drivers
v0000000000c76aa0_0 .net "RST", 0 0, v0000000000c8ae00_0;  alias, 1 drivers
S_0000000000c79320 .scope module, "R10" "register" 5 47, 5 161 0, S_0000000000c759a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c77860_0 .net "CLK", 0 0, v0000000000c8b940_0;  alias, 1 drivers
v0000000000c76b40_0 .net "PW", 31 0, L_0000000000bea9f0;  alias, 1 drivers
v0000000000c76dc0_0 .var "Q", 31 0;
v0000000000c770e0_0 .net "RFLd", 0 0, L_0000000000c91f00;  1 drivers
v0000000000c76e60_0 .net "RST", 0 0, v0000000000c8ae00_0;  alias, 1 drivers
S_0000000000c79e10 .scope module, "R11" "register" 5 48, 5 161 0, S_0000000000c759a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c76fa0_0 .net "CLK", 0 0, v0000000000c8b940_0;  alias, 1 drivers
v0000000000c7ae80_0 .net "PW", 31 0, L_0000000000bea9f0;  alias, 1 drivers
v0000000000c7b240_0 .var "Q", 31 0;
v0000000000c7b9c0_0 .net "RFLd", 0 0, L_0000000000c90ba0;  1 drivers
v0000000000c7a980_0 .net "RST", 0 0, v0000000000c8ae00_0;  alias, 1 drivers
S_0000000000c781f0 .scope module, "R12" "register" 5 49, 5 161 0, S_0000000000c759a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c7b060_0 .net "CLK", 0 0, v0000000000c8b940_0;  alias, 1 drivers
v0000000000c7a340_0 .net "PW", 31 0, L_0000000000bea9f0;  alias, 1 drivers
v0000000000c7b6a0_0 .var "Q", 31 0;
v0000000000c7b920_0 .net "RFLd", 0 0, L_0000000000c90c40;  1 drivers
v0000000000c7b740_0 .net "RST", 0 0, v0000000000c8ae00_0;  alias, 1 drivers
S_0000000000c79190 .scope module, "R13" "register" 5 50, 5 161 0, S_0000000000c759a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c7b4c0_0 .net "CLK", 0 0, v0000000000c8b940_0;  alias, 1 drivers
v0000000000c7a7a0_0 .net "PW", 31 0, L_0000000000bea9f0;  alias, 1 drivers
v0000000000c7ba60_0 .var "Q", 31 0;
v0000000000c7b600_0 .net "RFLd", 0 0, L_0000000000c91a00;  1 drivers
v0000000000c7bb00_0 .net "RST", 0 0, v0000000000c8ae00_0;  alias, 1 drivers
S_0000000000c78380 .scope module, "R14" "register" 5 51, 5 161 0, S_0000000000c759a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c7a3e0_0 .net "CLK", 0 0, v0000000000c8b940_0;  alias, 1 drivers
v0000000000c7a840_0 .net "PW", 31 0, L_0000000000bea9f0;  alias, 1 drivers
v0000000000c7b7e0_0 .var "Q", 31 0;
v0000000000c7a8e0_0 .net "RFLd", 0 0, L_0000000000c92040;  1 drivers
v0000000000c7aac0_0 .net "RST", 0 0, v0000000000c8ae00_0;  alias, 1 drivers
S_0000000000c797d0 .scope module, "R15" "PCregister" 5 52, 5 179 0, S_0000000000c759a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "MOin";
    .port_info 2 /INPUT 1 "HZPCld";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c7aa20_0 .net "CLK", 0 0, v0000000000c8b940_0;  alias, 1 drivers
v0000000000c7b880_0 .net "HZPCld", 0 0, v0000000000c73580_0;  alias, 1 drivers
v0000000000c7bba0_0 .net "MOin", 31 0, v0000000000c7f1a0_0;  alias, 1 drivers
v0000000000c7bc40_0 .var "Q", 31 0;
v0000000000c7bce0_0 .net "RST", 0 0, v0000000000c8ae00_0;  alias, 1 drivers
E_0000000000bf4ff0 .event edge, v0000000000c73580_0, v0000000000c6f6d0_0, v0000000000bd27e0_0;
S_0000000000c79c80 .scope module, "R2" "register" 5 39, 5 161 0, S_0000000000c759a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c7a480_0 .net "CLK", 0 0, v0000000000c8b940_0;  alias, 1 drivers
v0000000000c7ab60_0 .net "PW", 31 0, L_0000000000bea9f0;  alias, 1 drivers
v0000000000c7af20_0 .var "Q", 31 0;
v0000000000c7a520_0 .net "RFLd", 0 0, L_0000000000c91280;  1 drivers
v0000000000c7bd80_0 .net "RST", 0 0, v0000000000c8ae00_0;  alias, 1 drivers
S_0000000000c794b0 .scope module, "R3" "register" 5 40, 5 161 0, S_0000000000c759a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c7be20_0 .net "CLK", 0 0, v0000000000c8b940_0;  alias, 1 drivers
v0000000000c7a5c0_0 .net "PW", 31 0, L_0000000000bea9f0;  alias, 1 drivers
v0000000000c7a700_0 .var "Q", 31 0;
v0000000000c7bec0_0 .net "RFLd", 0 0, L_0000000000c91820;  1 drivers
v0000000000c7bf60_0 .net "RST", 0 0, v0000000000c8ae00_0;  alias, 1 drivers
S_0000000000c786a0 .scope module, "R4" "register" 5 41, 5 161 0, S_0000000000c759a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c7c000_0 .net "CLK", 0 0, v0000000000c8b940_0;  alias, 1 drivers
v0000000000c7ac00_0 .net "PW", 31 0, L_0000000000bea9f0;  alias, 1 drivers
v0000000000c7aca0_0 .var "Q", 31 0;
v0000000000c7c0a0_0 .net "RFLd", 0 0, L_0000000000c91d20;  1 drivers
v0000000000c7afc0_0 .net "RST", 0 0, v0000000000c8ae00_0;  alias, 1 drivers
S_0000000000c78510 .scope module, "R5" "register" 5 42, 5 161 0, S_0000000000c759a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c7a200_0 .net "CLK", 0 0, v0000000000c8b940_0;  alias, 1 drivers
v0000000000c7a2a0_0 .net "PW", 31 0, L_0000000000bea9f0;  alias, 1 drivers
v0000000000c7a660_0 .var "Q", 31 0;
v0000000000c7ad40_0 .net "RFLd", 0 0, L_0000000000c913c0;  1 drivers
v0000000000c7ade0_0 .net "RST", 0 0, v0000000000c8ae00_0;  alias, 1 drivers
S_0000000000c79640 .scope module, "R6" "register" 5 43, 5 161 0, S_0000000000c759a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c7b100_0 .net "CLK", 0 0, v0000000000c8b940_0;  alias, 1 drivers
v0000000000c7b1a0_0 .net "PW", 31 0, L_0000000000bea9f0;  alias, 1 drivers
v0000000000c7b2e0_0 .var "Q", 31 0;
v0000000000c7b380_0 .net "RFLd", 0 0, L_0000000000c91fa0;  1 drivers
v0000000000c7b420_0 .net "RST", 0 0, v0000000000c8ae00_0;  alias, 1 drivers
S_0000000000c79000 .scope module, "R7" "register" 5 44, 5 161 0, S_0000000000c759a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c7b560_0 .net "CLK", 0 0, v0000000000c8b940_0;  alias, 1 drivers
v0000000000c7f740_0 .net "PW", 31 0, L_0000000000bea9f0;  alias, 1 drivers
v0000000000c80000_0 .var "Q", 31 0;
v0000000000c7f380_0 .net "RFLd", 0 0, L_0000000000c91dc0;  1 drivers
v0000000000c7eb60_0 .net "RST", 0 0, v0000000000c8ae00_0;  alias, 1 drivers
S_0000000000c79960 .scope module, "R8" "register" 5 45, 5 161 0, S_0000000000c759a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c7fc40_0 .net "CLK", 0 0, v0000000000c8b940_0;  alias, 1 drivers
v0000000000c7f600_0 .net "PW", 31 0, L_0000000000bea9f0;  alias, 1 drivers
v0000000000c7fb00_0 .var "Q", 31 0;
v0000000000c7ef20_0 .net "RFLd", 0 0, L_0000000000c91500;  1 drivers
v0000000000c7f6a0_0 .net "RST", 0 0, v0000000000c8ae00_0;  alias, 1 drivers
S_0000000000c78830 .scope module, "R9" "register" 5 46, 5 161 0, S_0000000000c759a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c7fce0_0 .net "CLK", 0 0, v0000000000c8b940_0;  alias, 1 drivers
v0000000000c7fe20_0 .net "PW", 31 0, L_0000000000bea9f0;  alias, 1 drivers
v0000000000c7f420_0 .var "Q", 31 0;
v0000000000c7ea20_0 .net "RFLd", 0 0, L_0000000000c91960;  1 drivers
v0000000000c7fd80_0 .net "RST", 0 0, v0000000000c8ae00_0;  alias, 1 drivers
S_0000000000c79fa0 .scope module, "bc" "binary_decoder" 5 20, 5 57 0, S_0000000000c759a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "E";
    .port_info 1 /INPUT 4 "C";
    .port_info 2 /INPUT 1 "Ld";
v0000000000c7f9c0_0 .net "C", 3 0, v0000000000c6fdb0_0;  alias, 1 drivers
v0000000000c7ed40_0 .var "E", 15 0;
v0000000000c7ede0_0 .net "Ld", 0 0, v0000000000c6e870_0;  alias, 1 drivers
E_0000000000bf53b0 .event edge, v0000000000c6e870_0, v0000000000c6fdb0_0;
S_0000000000c79af0 .scope module, "muxA" "multiplexer" 5 23, 5 89 0, S_0000000000c759a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000c7fec0_0 .net "I0", 31 0, v0000000000c77540_0;  alias, 1 drivers
v0000000000c7fa60_0 .net "I1", 31 0, v0000000000c775e0_0;  alias, 1 drivers
v0000000000c7f560_0 .net "I10", 31 0, v0000000000c76dc0_0;  alias, 1 drivers
v0000000000c7f880_0 .net "I11", 31 0, v0000000000c7b240_0;  alias, 1 drivers
v0000000000c7ff60_0 .net "I12", 31 0, v0000000000c7b6a0_0;  alias, 1 drivers
v0000000000c7f7e0_0 .net "I13", 31 0, v0000000000c7ba60_0;  alias, 1 drivers
v0000000000c800a0_0 .net "I14", 31 0, v0000000000c7b7e0_0;  alias, 1 drivers
v0000000000c7eac0_0 .net "I15", 31 0, v0000000000c7bc40_0;  alias, 1 drivers
v0000000000c7ec00_0 .net "I2", 31 0, v0000000000c7af20_0;  alias, 1 drivers
v0000000000c7f920_0 .net "I3", 31 0, v0000000000c7a700_0;  alias, 1 drivers
v0000000000c7f240_0 .net "I4", 31 0, v0000000000c7aca0_0;  alias, 1 drivers
v0000000000c7eca0_0 .net "I5", 31 0, v0000000000c7a660_0;  alias, 1 drivers
v0000000000c7f4c0_0 .net "I6", 31 0, v0000000000c7b2e0_0;  alias, 1 drivers
v0000000000c7f2e0_0 .net "I7", 31 0, v0000000000c80000_0;  alias, 1 drivers
v0000000000c7ee80_0 .net "I8", 31 0, v0000000000c7fb00_0;  alias, 1 drivers
v0000000000c7efc0_0 .net "I9", 31 0, v0000000000c7f420_0;  alias, 1 drivers
v0000000000c7f060_0 .var "P", 31 0;
v0000000000c7fba0_0 .net "S", 3 0, v0000000000c6e5f0_0;  alias, 1 drivers
E_0000000000bf53f0/0 .event edge, v0000000000c7bc40_0, v0000000000c7b7e0_0, v0000000000c7ba60_0, v0000000000c7b6a0_0;
E_0000000000bf53f0/1 .event edge, v0000000000c7b240_0, v0000000000c76dc0_0, v0000000000c7f420_0, v0000000000c7fb00_0;
E_0000000000bf53f0/2 .event edge, v0000000000c80000_0, v0000000000c7b2e0_0, v0000000000c7a660_0, v0000000000c7aca0_0;
E_0000000000bf53f0/3 .event edge, v0000000000c7a700_0, v0000000000c7af20_0, v0000000000c775e0_0, v0000000000c77540_0;
E_0000000000bf53f0/4 .event edge, v0000000000c6e5f0_0;
E_0000000000bf53f0 .event/or E_0000000000bf53f0/0, E_0000000000bf53f0/1, E_0000000000bf53f0/2, E_0000000000bf53f0/3, E_0000000000bf53f0/4;
S_0000000000c789c0 .scope module, "muxB" "multiplexer" 5 24, 5 89 0, S_0000000000c759a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000c7cae0_0 .net "I0", 31 0, v0000000000c77540_0;  alias, 1 drivers
v0000000000c7c400_0 .net "I1", 31 0, v0000000000c775e0_0;  alias, 1 drivers
v0000000000c7db20_0 .net "I10", 31 0, v0000000000c76dc0_0;  alias, 1 drivers
v0000000000c7e0c0_0 .net "I11", 31 0, v0000000000c7b240_0;  alias, 1 drivers
v0000000000c7cb80_0 .net "I12", 31 0, v0000000000c7b6a0_0;  alias, 1 drivers
v0000000000c7cea0_0 .net "I13", 31 0, v0000000000c7ba60_0;  alias, 1 drivers
v0000000000c7ce00_0 .net "I14", 31 0, v0000000000c7b7e0_0;  alias, 1 drivers
v0000000000c7ccc0_0 .net "I15", 31 0, v0000000000c7bc40_0;  alias, 1 drivers
v0000000000c7cc20_0 .net "I2", 31 0, v0000000000c7af20_0;  alias, 1 drivers
v0000000000c7c720_0 .net "I3", 31 0, v0000000000c7a700_0;  alias, 1 drivers
v0000000000c7c900_0 .net "I4", 31 0, v0000000000c7aca0_0;  alias, 1 drivers
v0000000000c7d300_0 .net "I5", 31 0, v0000000000c7a660_0;  alias, 1 drivers
v0000000000c7e5c0_0 .net "I6", 31 0, v0000000000c7b2e0_0;  alias, 1 drivers
v0000000000c7d440_0 .net "I7", 31 0, v0000000000c80000_0;  alias, 1 drivers
v0000000000c7c540_0 .net "I8", 31 0, v0000000000c7fb00_0;  alias, 1 drivers
v0000000000c7e840_0 .net "I9", 31 0, v0000000000c7f420_0;  alias, 1 drivers
v0000000000c7e160_0 .var "P", 31 0;
v0000000000c7e660_0 .net "S", 3 0, v0000000000c6f310_0;  alias, 1 drivers
E_0000000000bf5230/0 .event edge, v0000000000c7bc40_0, v0000000000c7b7e0_0, v0000000000c7ba60_0, v0000000000c7b6a0_0;
E_0000000000bf5230/1 .event edge, v0000000000c7b240_0, v0000000000c76dc0_0, v0000000000c7f420_0, v0000000000c7fb00_0;
E_0000000000bf5230/2 .event edge, v0000000000c80000_0, v0000000000c7b2e0_0, v0000000000c7a660_0, v0000000000c7aca0_0;
E_0000000000bf5230/3 .event edge, v0000000000c7a700_0, v0000000000c7af20_0, v0000000000c775e0_0, v0000000000c77540_0;
E_0000000000bf5230/4 .event edge, v0000000000c6f310_0;
E_0000000000bf5230 .event/or E_0000000000bf5230/0, E_0000000000bf5230/1, E_0000000000bf5230/2, E_0000000000bf5230/3, E_0000000000bf5230/4;
S_0000000000c78b50 .scope module, "muxD" "multiplexer" 5 25, 5 89 0, S_0000000000c759a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000c7cf40_0 .net "I0", 31 0, v0000000000c77540_0;  alias, 1 drivers
v0000000000c7c4a0_0 .net "I1", 31 0, v0000000000c775e0_0;  alias, 1 drivers
v0000000000c7cd60_0 .net "I10", 31 0, v0000000000c76dc0_0;  alias, 1 drivers
v0000000000c7c5e0_0 .net "I11", 31 0, v0000000000c7b240_0;  alias, 1 drivers
v0000000000c7e020_0 .net "I12", 31 0, v0000000000c7b6a0_0;  alias, 1 drivers
v0000000000c7d760_0 .net "I13", 31 0, v0000000000c7ba60_0;  alias, 1 drivers
v0000000000c7df80_0 .net "I14", 31 0, v0000000000c7b7e0_0;  alias, 1 drivers
v0000000000c7c9a0_0 .net "I15", 31 0, v0000000000c7bc40_0;  alias, 1 drivers
v0000000000c7e340_0 .net "I2", 31 0, v0000000000c7af20_0;  alias, 1 drivers
v0000000000c7e3e0_0 .net "I3", 31 0, v0000000000c7a700_0;  alias, 1 drivers
v0000000000c7cfe0_0 .net "I4", 31 0, v0000000000c7aca0_0;  alias, 1 drivers
v0000000000c7c680_0 .net "I5", 31 0, v0000000000c7a660_0;  alias, 1 drivers
v0000000000c7c860_0 .net "I6", 31 0, v0000000000c7b2e0_0;  alias, 1 drivers
v0000000000c7e2a0_0 .net "I7", 31 0, v0000000000c80000_0;  alias, 1 drivers
v0000000000c7d080_0 .net "I8", 31 0, v0000000000c7fb00_0;  alias, 1 drivers
v0000000000c7dbc0_0 .net "I9", 31 0, v0000000000c7f420_0;  alias, 1 drivers
v0000000000c7d120_0 .var "P", 31 0;
v0000000000c7ca40_0 .net "S", 3 0, v0000000000c6fdb0_0;  alias, 1 drivers
E_0000000000bf4af0/0 .event edge, v0000000000c7bc40_0, v0000000000c7b7e0_0, v0000000000c7ba60_0, v0000000000c7b6a0_0;
E_0000000000bf4af0/1 .event edge, v0000000000c7b240_0, v0000000000c76dc0_0, v0000000000c7f420_0, v0000000000c7fb00_0;
E_0000000000bf4af0/2 .event edge, v0000000000c80000_0, v0000000000c7b2e0_0, v0000000000c7a660_0, v0000000000c7aca0_0;
E_0000000000bf4af0/3 .event edge, v0000000000c7a700_0, v0000000000c7af20_0, v0000000000c775e0_0, v0000000000c77540_0;
E_0000000000bf4af0/4 .event edge, v0000000000c6fdb0_0;
E_0000000000bf4af0 .event/or E_0000000000bf4af0/0, E_0000000000bf4af0/1, E_0000000000bf4af0/2, E_0000000000bf4af0/3, E_0000000000bf4af0/4;
S_0000000000c78ce0 .scope module, "r15mux" "twoToOneMultiplexer" 5 33, 5 120 0, S_0000000000c759a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PW";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "PWLd";
    .port_info 3 /OUTPUT 32 "MO";
v0000000000c7f1a0_0 .var "MO", 31 0;
v0000000000c7e520_0 .net "PC", 31 0, L_0000000000bebcc0;  alias, 1 drivers
v0000000000c7dc60_0 .net "PW", 31 0, L_0000000000bea9f0;  alias, 1 drivers
v0000000000c7e480_0 .net "PWLd", 0 0, L_0000000000c91140;  1 drivers
E_0000000000bf5470 .event edge, v0000000000c7e480_0, v0000000000c774a0_0, v0000000000c76320_0;
S_0000000000c78e70 .scope module, "se" "SExtender" 2 132, 3 661 0, S_0000000000abdc60;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 32 "out1";
L_0000000000bea590 .functor BUFZ 32, v0000000000c88e20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c88560_0 .var/i "i", 31 0;
v0000000000c8a400_0 .net "in", 23 0, v0000000000c6e9b0_0;  alias, 1 drivers
v0000000000c89d20_0 .var "in1", 31 0;
v0000000000c88b00_0 .net/s "out1", 31 0, L_0000000000bea590;  alias, 1 drivers
v0000000000c88e20_0 .var/s "result", 31 0;
v0000000000c88f60_0 .var/s "shift_result", 31 0;
v0000000000c88ce0_0 .var/s "temp_reg", 31 0;
v0000000000c88ba0_0 .var/s "twoscomp", 31 0;
E_0000000000bf4a70/0 .event edge, v0000000000c6e9b0_0, v0000000000c89d20_0, v0000000000c88ba0_0, v0000000000c88ce0_0;
E_0000000000bf4a70/1 .event edge, v0000000000c88f60_0;
E_0000000000bf4a70 .event/or E_0000000000bf4a70/0, E_0000000000bf4a70/1;
S_0000000000c8dcd0 .scope module, "sign_shift_extender_1" "Sign_Shift_Extender" 2 194, 6 1 0, S_0000000000abdc60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "shift_result";
    .port_info 3 /OUTPUT 1 "C";
v0000000000c88740_0 .net "A", 31 0, v0000000000c6fd10_0;  alias, 1 drivers
v0000000000c89b40_0 .net "B", 31 0, v0000000000bd10d0_0;  alias, 1 drivers
v0000000000c8a860_0 .var "C", 0 0;
v0000000000c8a0e0_0 .var "by_imm_shift", 1 0;
v0000000000c887e0_0 .var/i "i", 31 0;
v0000000000c8a220_0 .var/i "num_of_rot", 31 0;
v0000000000c896e0_0 .var "relleno", 0 0;
v0000000000c8a7c0_0 .var "shift", 1 0;
v0000000000c88920_0 .var "shift_result", 31 0;
v0000000000c8a900_0 .var "shifter_op", 2 0;
v0000000000c8a2c0_0 .var "temp_reg", 31 0;
E_0000000000bf47f0/0 .event edge, v0000000000bd10d0_0, v0000000000c6fd10_0, v0000000000c8a900_0, v0000000000c8a0e0_0;
E_0000000000bf47f0/1 .event edge, v0000000000c8a220_0, v0000000000c8a2c0_0, v0000000000c896e0_0, v0000000000c8a7c0_0;
E_0000000000bf47f0 .event/or E_0000000000bf47f0/0, E_0000000000bf47f0/1;
    .scope S_0000000000c754f0;
T_0 ;
    %wait E_0000000000bf50b0;
    %load/vec4 v0000000000c77400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c76280_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000c77cc0_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0000000000c77cc0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c76d20, 4;
    %load/vec4 v0000000000c77cc0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c76d20, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c77cc0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c76d20, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c77cc0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c76d20, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c76280_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %ix/getv 4, v0000000000c77cc0_0;
    %load/vec4a v0000000000c76d20, 4;
    %pad/u 32;
    %store/vec4 v0000000000c76280_0, 0, 32;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000b2fa80;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c72150_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c72650_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c6f130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c72e70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c6f090_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0000000000b2fa80;
T_2 ;
    %wait E_0000000000bf44f0;
    %load/vec4 v0000000000c6eb90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %load/vec4 v0000000000c6ff90_0;
    %pad/u 33;
    %load/vec4 v0000000000c6e230_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c6e370_0, 0, 33;
    %jmp T_2.16;
T_2.1 ;
    %load/vec4 v0000000000c6ff90_0;
    %pad/u 33;
    %load/vec4 v0000000000c6e230_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c6e370_0, 0, 33;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0000000000c6ff90_0;
    %pad/u 33;
    %load/vec4 v0000000000c6e230_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c6e370_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c6f090_0, 0, 32;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0000000000c6e230_0;
    %pad/u 33;
    %load/vec4 v0000000000c6ff90_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c6e370_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c6f090_0, 0, 32;
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0000000000c6ff90_0;
    %pad/u 33;
    %load/vec4 v0000000000c6e230_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c6e370_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000c6f090_0, 0, 32;
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0000000000c6ff90_0;
    %pad/u 33;
    %load/vec4 v0000000000c6e230_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000c6e2d0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c6e370_0, 0, 33;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0000000000c6ff90_0;
    %pad/u 33;
    %load/vec4 v0000000000c6e230_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c6e2d0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c6e370_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c6f090_0, 0, 32;
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0000000000c6e230_0;
    %pad/u 33;
    %load/vec4 v0000000000c6ff90_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c6e2d0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c6e370_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c6f090_0, 0, 32;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0000000000c6ff90_0;
    %pad/u 33;
    %load/vec4 v0000000000c6e230_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c6e370_0, 0, 33;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0000000000c6ff90_0;
    %pad/u 33;
    %load/vec4 v0000000000c6e230_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c6e370_0, 0, 33;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0000000000c6ff90_0;
    %pad/u 33;
    %load/vec4 v0000000000c6e230_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c6e370_0, 0, 33;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0000000000c6ff90_0;
    %pad/u 33;
    %load/vec4 v0000000000c6e230_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c6e370_0, 0, 33;
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v0000000000c6ff90_0;
    %pad/u 33;
    %load/vec4 v0000000000c6e230_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000c6e370_0, 0, 33;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0000000000c6e230_0;
    %pad/u 33;
    %store/vec4 v0000000000c6e370_0, 0, 33;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0000000000c6ff90_0;
    %pad/u 33;
    %load/vec4 v0000000000c6e230_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000c6e370_0, 0, 33;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0000000000c6e230_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000c6e370_0, 0, 33;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000c6e370_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_2.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.18, 8;
T_2.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.18, 8;
 ; End of false expr.
    %blend;
T_2.18;
    %store/vec4 v0000000000c72650_0, 0, 32;
    %load/vec4 v0000000000c6e370_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.20, 8;
T_2.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.20, 8;
 ; End of false expr.
    %blend;
T_2.20;
    %store/vec4 v0000000000c72150_0, 0, 32;
    %load/vec4 v0000000000c6e370_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c6f130_0, 0, 32;
    %load/vec4 v0000000000c6f090_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.21, 4;
    %load/vec4 v0000000000c6ff90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c6e230_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.23, 4;
    %load/vec4 v0000000000c6e370_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c6e230_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c72e70_0, 0, 32;
    %jmp T_2.26;
T_2.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c72e70_0, 0, 32;
T_2.26 ;
    %jmp T_2.24;
T_2.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c72e70_0, 0, 32;
T_2.24 ;
T_2.21 ;
    %load/vec4 v0000000000c6f090_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.27, 4;
    %load/vec4 v0000000000c6e230_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c6ff90_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.29, 4;
    %load/vec4 v0000000000c6e370_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c6ff90_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c72e70_0, 0, 32;
    %jmp T_2.32;
T_2.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c72e70_0, 0, 32;
T_2.32 ;
    %jmp T_2.30;
T_2.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c72e70_0, 0, 32;
T_2.30 ;
T_2.27 ;
    %load/vec4 v0000000000c6f090_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.33, 4;
    %load/vec4 v0000000000c6ff90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c6e230_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.35, 4;
    %load/vec4 v0000000000c6ff90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c6e370_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c72e70_0, 0, 32;
    %jmp T_2.38;
T_2.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c72e70_0, 0, 32;
T_2.38 ;
    %jmp T_2.36;
T_2.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c72e70_0, 0, 32;
T_2.36 ;
T_2.33 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000aaff30;
T_3 ;
    %wait E_0000000000bf4f70;
    %load/vec4 v0000000000c73260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0000000000c73760_0;
    %store/vec4 v0000000000c736c0_0, 0, 32;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0000000000c74e80_0;
    %store/vec4 v0000000000c736c0_0, 0, 32;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000000c75e50;
T_4 ;
    %wait E_0000000000bf5070;
    %load/vec4 v0000000000c77d60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v0000000000c77ea0_0;
    %store/vec4 v0000000000c77ae0_0, 0, 32;
    %jmp T_4.2;
T_4.1 ;
    %load/vec4 v0000000000c768c0_0;
    %store/vec4 v0000000000c77ae0_0, 0, 32;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000000abf8d0;
T_5 ;
    %wait E_0000000000bf3f30;
    %load/vec4 v0000000000c6f6d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c6f810_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c6e730_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c6f310_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c70030_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c6e5f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c6f450_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000c6e9b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000000c6e190_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c6f950_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c6fbd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0000000000c6fb30_0;
    %assign/vec4 v0000000000c6f810_0, 0;
    %load/vec4 v0000000000c6fa90_0;
    %assign/vec4 v0000000000c6e730_0, 0;
    %load/vec4 v0000000000c6fb30_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000000000c6f310_0, 0;
    %load/vec4 v0000000000c6fb30_0;
    %parti/s 4, 28, 6;
    %assign/vec4 v0000000000c70030_0, 0;
    %load/vec4 v0000000000c6fb30_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0000000000c6e5f0_0, 0;
    %load/vec4 v0000000000c6fb30_0;
    %parti/s 4, 12, 5;
    %assign/vec4 v0000000000c6f450_0, 0;
    %load/vec4 v0000000000c6fb30_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0000000000c6e9b0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c6f810_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c6e730_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c6f310_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c70030_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c6e5f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c6f450_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000c6e9b0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000000ab7410;
T_6 ;
    %wait E_0000000000bf3030;
    %load/vec4 v0000000000c6f3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c6ea50_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000000c6fef0_0;
    %assign/vec4 v0000000000c6ea50_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000000c78e70;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c88560_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0000000000c78e70;
T_8 ;
    %wait E_0000000000bf4a70;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000000000c8a400_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c89d20_0, 0, 32;
    %load/vec4 v0000000000c89d20_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c88ba0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c88560_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000000000c88560_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0000000000c88ba0_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000000000c88ce0_0, 0, 32;
    %load/vec4 v0000000000c88560_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c88560_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %load/vec4 v0000000000c88ce0_0;
    %store/vec4 v0000000000c88f60_0, 0, 32;
    %load/vec4 v0000000000c88f60_0;
    %muli 4, 0, 32;
    %store/vec4 v0000000000c88e20_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000000b2fc10;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c719d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c714d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c71a70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c725b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c71bb0_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0000000000b2fc10;
T_10 ;
    %wait E_0000000000bf40f0;
    %load/vec4 v0000000000c717f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %jmp T_10.16;
T_10.0 ;
    %load/vec4 v0000000000c71930_0;
    %pad/u 33;
    %load/vec4 v0000000000c726f0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c71890_0, 0, 33;
    %jmp T_10.16;
T_10.1 ;
    %load/vec4 v0000000000c71930_0;
    %pad/u 33;
    %load/vec4 v0000000000c726f0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c71890_0, 0, 33;
    %jmp T_10.16;
T_10.2 ;
    %load/vec4 v0000000000c71930_0;
    %pad/u 33;
    %load/vec4 v0000000000c726f0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c71890_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c71bb0_0, 0, 32;
    %jmp T_10.16;
T_10.3 ;
    %load/vec4 v0000000000c726f0_0;
    %pad/u 33;
    %load/vec4 v0000000000c71930_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c71890_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c71bb0_0, 0, 32;
    %jmp T_10.16;
T_10.4 ;
    %load/vec4 v0000000000c71930_0;
    %pad/u 33;
    %load/vec4 v0000000000c726f0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c71890_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000c71bb0_0, 0, 32;
    %jmp T_10.16;
T_10.5 ;
    %load/vec4 v0000000000c71930_0;
    %pad/u 33;
    %load/vec4 v0000000000c726f0_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000c71f70_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c71890_0, 0, 33;
    %jmp T_10.16;
T_10.6 ;
    %load/vec4 v0000000000c71930_0;
    %pad/u 33;
    %load/vec4 v0000000000c726f0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c71f70_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c71890_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c71bb0_0, 0, 32;
    %jmp T_10.16;
T_10.7 ;
    %load/vec4 v0000000000c726f0_0;
    %pad/u 33;
    %load/vec4 v0000000000c71930_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c71f70_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c71890_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c71bb0_0, 0, 32;
    %jmp T_10.16;
T_10.8 ;
    %load/vec4 v0000000000c71930_0;
    %pad/u 33;
    %load/vec4 v0000000000c726f0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c71890_0, 0, 33;
    %jmp T_10.16;
T_10.9 ;
    %load/vec4 v0000000000c71930_0;
    %pad/u 33;
    %load/vec4 v0000000000c726f0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c71890_0, 0, 33;
    %jmp T_10.16;
T_10.10 ;
    %load/vec4 v0000000000c71930_0;
    %pad/u 33;
    %load/vec4 v0000000000c726f0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c71890_0, 0, 33;
    %jmp T_10.16;
T_10.11 ;
    %load/vec4 v0000000000c71930_0;
    %pad/u 33;
    %load/vec4 v0000000000c726f0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c71890_0, 0, 33;
    %jmp T_10.16;
T_10.12 ;
    %load/vec4 v0000000000c71930_0;
    %pad/u 33;
    %load/vec4 v0000000000c726f0_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000c71890_0, 0, 33;
    %jmp T_10.16;
T_10.13 ;
    %load/vec4 v0000000000c726f0_0;
    %pad/u 33;
    %store/vec4 v0000000000c71890_0, 0, 33;
    %jmp T_10.16;
T_10.14 ;
    %load/vec4 v0000000000c71930_0;
    %pad/u 33;
    %load/vec4 v0000000000c726f0_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000c71890_0, 0, 33;
    %jmp T_10.16;
T_10.15 ;
    %load/vec4 v0000000000c726f0_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000c71890_0, 0, 33;
    %jmp T_10.16;
T_10.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000c71890_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_10.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.18, 8;
T_10.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.18, 8;
 ; End of false expr.
    %blend;
T_10.18;
    %store/vec4 v0000000000c714d0_0, 0, 32;
    %load/vec4 v0000000000c71890_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_10.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.20, 8;
T_10.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.20, 8;
 ; End of false expr.
    %blend;
T_10.20;
    %store/vec4 v0000000000c719d0_0, 0, 32;
    %load/vec4 v0000000000c71890_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c71a70_0, 0, 32;
    %load/vec4 v0000000000c71bb0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.21, 4;
    %load/vec4 v0000000000c71930_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c726f0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_10.23, 4;
    %load/vec4 v0000000000c71890_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c726f0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_10.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c725b0_0, 0, 32;
    %jmp T_10.26;
T_10.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c725b0_0, 0, 32;
T_10.26 ;
    %jmp T_10.24;
T_10.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c725b0_0, 0, 32;
T_10.24 ;
T_10.21 ;
    %load/vec4 v0000000000c71bb0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_10.27, 4;
    %load/vec4 v0000000000c726f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c71930_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_10.29, 4;
    %load/vec4 v0000000000c71890_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c71930_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_10.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c725b0_0, 0, 32;
    %jmp T_10.32;
T_10.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c725b0_0, 0, 32;
T_10.32 ;
    %jmp T_10.30;
T_10.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c725b0_0, 0, 32;
T_10.30 ;
T_10.27 ;
    %load/vec4 v0000000000c71bb0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_10.33, 4;
    %load/vec4 v0000000000c71930_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c726f0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_10.35, 4;
    %load/vec4 v0000000000c71930_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c71890_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_10.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c725b0_0, 0, 32;
    %jmp T_10.38;
T_10.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c725b0_0, 0, 32;
T_10.38 ;
    %jmp T_10.36;
T_10.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c725b0_0, 0, 32;
T_10.36 ;
T_10.33 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000000c79fa0;
T_11 ;
    %wait E_0000000000bf53b0;
    %load/vec4 v0000000000c7ede0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000000000c7f9c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %jmp T_11.18;
T_11.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000c7ed40_0, 0;
    %jmp T_11.18;
T_11.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000000000c7ed40_0, 0;
    %jmp T_11.18;
T_11.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000000c7ed40_0, 0;
    %jmp T_11.18;
T_11.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0000000000c7ed40_0, 0;
    %jmp T_11.18;
T_11.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v0000000000c7ed40_0, 0;
    %jmp T_11.18;
T_11.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v0000000000c7ed40_0, 0;
    %jmp T_11.18;
T_11.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v0000000000c7ed40_0, 0;
    %jmp T_11.18;
T_11.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v0000000000c7ed40_0, 0;
    %jmp T_11.18;
T_11.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v0000000000c7ed40_0, 0;
    %jmp T_11.18;
T_11.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v0000000000c7ed40_0, 0;
    %jmp T_11.18;
T_11.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000000000c7ed40_0, 0;
    %jmp T_11.18;
T_11.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v0000000000c7ed40_0, 0;
    %jmp T_11.18;
T_11.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0000000000c7ed40_0, 0;
    %jmp T_11.18;
T_11.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0000000000c7ed40_0, 0;
    %jmp T_11.18;
T_11.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v0000000000c7ed40_0, 0;
    %jmp T_11.18;
T_11.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0000000000c7ed40_0, 0;
    %jmp T_11.18;
T_11.18 ;
    %pop/vec4 1;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000c7ed40_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000000c79af0;
T_12 ;
    %wait E_0000000000bf53f0;
    %load/vec4 v0000000000c7fba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %jmp T_12.16;
T_12.0 ;
    %load/vec4 v0000000000c7fec0_0;
    %assign/vec4 v0000000000c7f060_0, 0;
    %jmp T_12.16;
T_12.1 ;
    %load/vec4 v0000000000c7fa60_0;
    %assign/vec4 v0000000000c7f060_0, 0;
    %jmp T_12.16;
T_12.2 ;
    %load/vec4 v0000000000c7ec00_0;
    %assign/vec4 v0000000000c7f060_0, 0;
    %jmp T_12.16;
T_12.3 ;
    %load/vec4 v0000000000c7f920_0;
    %assign/vec4 v0000000000c7f060_0, 0;
    %jmp T_12.16;
T_12.4 ;
    %load/vec4 v0000000000c7f240_0;
    %assign/vec4 v0000000000c7f060_0, 0;
    %jmp T_12.16;
T_12.5 ;
    %load/vec4 v0000000000c7eca0_0;
    %assign/vec4 v0000000000c7f060_0, 0;
    %jmp T_12.16;
T_12.6 ;
    %load/vec4 v0000000000c7f4c0_0;
    %assign/vec4 v0000000000c7f060_0, 0;
    %jmp T_12.16;
T_12.7 ;
    %load/vec4 v0000000000c7f2e0_0;
    %assign/vec4 v0000000000c7f060_0, 0;
    %jmp T_12.16;
T_12.8 ;
    %load/vec4 v0000000000c7ee80_0;
    %assign/vec4 v0000000000c7f060_0, 0;
    %jmp T_12.16;
T_12.9 ;
    %load/vec4 v0000000000c7efc0_0;
    %assign/vec4 v0000000000c7f060_0, 0;
    %jmp T_12.16;
T_12.10 ;
    %load/vec4 v0000000000c7f560_0;
    %assign/vec4 v0000000000c7f060_0, 0;
    %jmp T_12.16;
T_12.11 ;
    %load/vec4 v0000000000c7f880_0;
    %assign/vec4 v0000000000c7f060_0, 0;
    %jmp T_12.16;
T_12.12 ;
    %load/vec4 v0000000000c7ff60_0;
    %assign/vec4 v0000000000c7f060_0, 0;
    %jmp T_12.16;
T_12.13 ;
    %load/vec4 v0000000000c7f7e0_0;
    %assign/vec4 v0000000000c7f060_0, 0;
    %jmp T_12.16;
T_12.14 ;
    %load/vec4 v0000000000c800a0_0;
    %assign/vec4 v0000000000c7f060_0, 0;
    %jmp T_12.16;
T_12.15 ;
    %load/vec4 v0000000000c7eac0_0;
    %assign/vec4 v0000000000c7f060_0, 0;
    %jmp T_12.16;
T_12.16 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000000c789c0;
T_13 ;
    %wait E_0000000000bf5230;
    %load/vec4 v0000000000c7e660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %jmp T_13.16;
T_13.0 ;
    %load/vec4 v0000000000c7cae0_0;
    %assign/vec4 v0000000000c7e160_0, 0;
    %jmp T_13.16;
T_13.1 ;
    %load/vec4 v0000000000c7c400_0;
    %assign/vec4 v0000000000c7e160_0, 0;
    %jmp T_13.16;
T_13.2 ;
    %load/vec4 v0000000000c7cc20_0;
    %assign/vec4 v0000000000c7e160_0, 0;
    %jmp T_13.16;
T_13.3 ;
    %load/vec4 v0000000000c7c720_0;
    %assign/vec4 v0000000000c7e160_0, 0;
    %jmp T_13.16;
T_13.4 ;
    %load/vec4 v0000000000c7c900_0;
    %assign/vec4 v0000000000c7e160_0, 0;
    %jmp T_13.16;
T_13.5 ;
    %load/vec4 v0000000000c7d300_0;
    %assign/vec4 v0000000000c7e160_0, 0;
    %jmp T_13.16;
T_13.6 ;
    %load/vec4 v0000000000c7e5c0_0;
    %assign/vec4 v0000000000c7e160_0, 0;
    %jmp T_13.16;
T_13.7 ;
    %load/vec4 v0000000000c7d440_0;
    %assign/vec4 v0000000000c7e160_0, 0;
    %jmp T_13.16;
T_13.8 ;
    %load/vec4 v0000000000c7c540_0;
    %assign/vec4 v0000000000c7e160_0, 0;
    %jmp T_13.16;
T_13.9 ;
    %load/vec4 v0000000000c7e840_0;
    %assign/vec4 v0000000000c7e160_0, 0;
    %jmp T_13.16;
T_13.10 ;
    %load/vec4 v0000000000c7db20_0;
    %assign/vec4 v0000000000c7e160_0, 0;
    %jmp T_13.16;
T_13.11 ;
    %load/vec4 v0000000000c7e0c0_0;
    %assign/vec4 v0000000000c7e160_0, 0;
    %jmp T_13.16;
T_13.12 ;
    %load/vec4 v0000000000c7cb80_0;
    %assign/vec4 v0000000000c7e160_0, 0;
    %jmp T_13.16;
T_13.13 ;
    %load/vec4 v0000000000c7cea0_0;
    %assign/vec4 v0000000000c7e160_0, 0;
    %jmp T_13.16;
T_13.14 ;
    %load/vec4 v0000000000c7ce00_0;
    %assign/vec4 v0000000000c7e160_0, 0;
    %jmp T_13.16;
T_13.15 ;
    %load/vec4 v0000000000c7ccc0_0;
    %assign/vec4 v0000000000c7e160_0, 0;
    %jmp T_13.16;
T_13.16 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000000c78b50;
T_14 ;
    %wait E_0000000000bf4af0;
    %load/vec4 v0000000000c7ca40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %jmp T_14.16;
T_14.0 ;
    %load/vec4 v0000000000c7cf40_0;
    %assign/vec4 v0000000000c7d120_0, 0;
    %jmp T_14.16;
T_14.1 ;
    %load/vec4 v0000000000c7c4a0_0;
    %assign/vec4 v0000000000c7d120_0, 0;
    %jmp T_14.16;
T_14.2 ;
    %load/vec4 v0000000000c7e340_0;
    %assign/vec4 v0000000000c7d120_0, 0;
    %jmp T_14.16;
T_14.3 ;
    %load/vec4 v0000000000c7e3e0_0;
    %assign/vec4 v0000000000c7d120_0, 0;
    %jmp T_14.16;
T_14.4 ;
    %load/vec4 v0000000000c7cfe0_0;
    %assign/vec4 v0000000000c7d120_0, 0;
    %jmp T_14.16;
T_14.5 ;
    %load/vec4 v0000000000c7c680_0;
    %assign/vec4 v0000000000c7d120_0, 0;
    %jmp T_14.16;
T_14.6 ;
    %load/vec4 v0000000000c7c860_0;
    %assign/vec4 v0000000000c7d120_0, 0;
    %jmp T_14.16;
T_14.7 ;
    %load/vec4 v0000000000c7e2a0_0;
    %assign/vec4 v0000000000c7d120_0, 0;
    %jmp T_14.16;
T_14.8 ;
    %load/vec4 v0000000000c7d080_0;
    %assign/vec4 v0000000000c7d120_0, 0;
    %jmp T_14.16;
T_14.9 ;
    %load/vec4 v0000000000c7dbc0_0;
    %assign/vec4 v0000000000c7d120_0, 0;
    %jmp T_14.16;
T_14.10 ;
    %load/vec4 v0000000000c7cd60_0;
    %assign/vec4 v0000000000c7d120_0, 0;
    %jmp T_14.16;
T_14.11 ;
    %load/vec4 v0000000000c7c5e0_0;
    %assign/vec4 v0000000000c7d120_0, 0;
    %jmp T_14.16;
T_14.12 ;
    %load/vec4 v0000000000c7e020_0;
    %assign/vec4 v0000000000c7d120_0, 0;
    %jmp T_14.16;
T_14.13 ;
    %load/vec4 v0000000000c7d760_0;
    %assign/vec4 v0000000000c7d120_0, 0;
    %jmp T_14.16;
T_14.14 ;
    %load/vec4 v0000000000c7df80_0;
    %assign/vec4 v0000000000c7d120_0, 0;
    %jmp T_14.16;
T_14.15 ;
    %load/vec4 v0000000000c7c9a0_0;
    %assign/vec4 v0000000000c7d120_0, 0;
    %jmp T_14.16;
T_14.16 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000000c78ce0;
T_15 ;
    %wait E_0000000000bf5470;
    %load/vec4 v0000000000c7e480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0000000000c7dc60_0;
    %assign/vec4 v0000000000c7f1a0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000000000c7e520_0;
    %assign/vec4 v0000000000c7f1a0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000000c75b30;
T_16 ;
    %wait E_0000000000bf5430;
    %load/vec4 v0000000000c766e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c77540_0, 0;
T_16.0 ;
    %load/vec4 v0000000000c76640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0000000000c765a0_0;
    %assign/vec4 v0000000000c77540_0, 0;
T_16.2 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000000000c75cc0;
T_17 ;
    %wait E_0000000000bf5430;
    %load/vec4 v0000000000c76aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c775e0_0, 0;
T_17.0 ;
    %load/vec4 v0000000000c777c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0000000000c77180_0;
    %assign/vec4 v0000000000c775e0_0, 0;
T_17.2 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000000000c79c80;
T_18 ;
    %wait E_0000000000bf5430;
    %load/vec4 v0000000000c7bd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c7af20_0, 0;
T_18.0 ;
    %load/vec4 v0000000000c7a520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0000000000c7ab60_0;
    %assign/vec4 v0000000000c7af20_0, 0;
T_18.2 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000000000c794b0;
T_19 ;
    %wait E_0000000000bf5430;
    %load/vec4 v0000000000c7bf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c7a700_0, 0;
T_19.0 ;
    %load/vec4 v0000000000c7bec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000000000c7a5c0_0;
    %assign/vec4 v0000000000c7a700_0, 0;
T_19.2 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000000000c786a0;
T_20 ;
    %wait E_0000000000bf5430;
    %load/vec4 v0000000000c7afc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c7aca0_0, 0;
T_20.0 ;
    %load/vec4 v0000000000c7c0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0000000000c7ac00_0;
    %assign/vec4 v0000000000c7aca0_0, 0;
T_20.2 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000000000c78510;
T_21 ;
    %wait E_0000000000bf5430;
    %load/vec4 v0000000000c7ade0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c7a660_0, 0;
T_21.0 ;
    %load/vec4 v0000000000c7ad40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0000000000c7a2a0_0;
    %assign/vec4 v0000000000c7a660_0, 0;
T_21.2 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0000000000c79640;
T_22 ;
    %wait E_0000000000bf5430;
    %load/vec4 v0000000000c7b420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c7b2e0_0, 0;
T_22.0 ;
    %load/vec4 v0000000000c7b380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0000000000c7b1a0_0;
    %assign/vec4 v0000000000c7b2e0_0, 0;
T_22.2 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0000000000c79000;
T_23 ;
    %wait E_0000000000bf5430;
    %load/vec4 v0000000000c7eb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c80000_0, 0;
T_23.0 ;
    %load/vec4 v0000000000c7f380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0000000000c7f740_0;
    %assign/vec4 v0000000000c80000_0, 0;
T_23.2 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0000000000c79960;
T_24 ;
    %wait E_0000000000bf5430;
    %load/vec4 v0000000000c7f6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c7fb00_0, 0;
T_24.0 ;
    %load/vec4 v0000000000c7ef20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0000000000c7f600_0;
    %assign/vec4 v0000000000c7fb00_0, 0;
T_24.2 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0000000000c78830;
T_25 ;
    %wait E_0000000000bf5430;
    %load/vec4 v0000000000c7fd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c7f420_0, 0;
T_25.0 ;
    %load/vec4 v0000000000c7ea20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0000000000c7fe20_0;
    %assign/vec4 v0000000000c7f420_0, 0;
T_25.2 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0000000000c79320;
T_26 ;
    %wait E_0000000000bf5430;
    %load/vec4 v0000000000c76e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c76dc0_0, 0;
T_26.0 ;
    %load/vec4 v0000000000c770e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0000000000c76b40_0;
    %assign/vec4 v0000000000c76dc0_0, 0;
T_26.2 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0000000000c79e10;
T_27 ;
    %wait E_0000000000bf5430;
    %load/vec4 v0000000000c7a980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c7b240_0, 0;
T_27.0 ;
    %load/vec4 v0000000000c7b9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0000000000c7ae80_0;
    %assign/vec4 v0000000000c7b240_0, 0;
T_27.2 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0000000000c781f0;
T_28 ;
    %wait E_0000000000bf5430;
    %load/vec4 v0000000000c7b740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c7b6a0_0, 0;
T_28.0 ;
    %load/vec4 v0000000000c7b920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0000000000c7a340_0;
    %assign/vec4 v0000000000c7b6a0_0, 0;
T_28.2 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0000000000c79190;
T_29 ;
    %wait E_0000000000bf5430;
    %load/vec4 v0000000000c7bb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c7ba60_0, 0;
T_29.0 ;
    %load/vec4 v0000000000c7b600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0000000000c7a7a0_0;
    %assign/vec4 v0000000000c7ba60_0, 0;
T_29.2 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0000000000c78380;
T_30 ;
    %wait E_0000000000bf5430;
    %load/vec4 v0000000000c7aac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c7b7e0_0, 0;
T_30.0 ;
    %load/vec4 v0000000000c7a8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0000000000c7a840_0;
    %assign/vec4 v0000000000c7b7e0_0, 0;
T_30.2 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0000000000c797d0;
T_31 ;
    %wait E_0000000000bf4ff0;
    %load/vec4 v0000000000c7b880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0000000000c7bce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c7bc40_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0000000000c7bba0_0;
    %assign/vec4 v0000000000c7bc40_0, 0;
T_31.3 ;
T_31.0 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0000000000c75fe0;
T_32 ;
    %wait E_0000000000bf52f0;
    %load/vec4 v0000000000c76f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %jmp T_32.4;
T_32.0 ;
    %load/vec4 v0000000000c76c80_0;
    %store/vec4 v0000000000c76960_0, 0, 32;
    %jmp T_32.4;
T_32.1 ;
    %load/vec4 v0000000000c77900_0;
    %store/vec4 v0000000000c76960_0, 0, 32;
    %jmp T_32.4;
T_32.2 ;
    %load/vec4 v0000000000c76780_0;
    %store/vec4 v0000000000c76960_0, 0, 32;
    %jmp T_32.4;
T_32.3 ;
    %load/vec4 v0000000000c77f40_0;
    %store/vec4 v0000000000c76960_0, 0, 32;
    %jmp T_32.4;
T_32.4 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0000000000c75360;
T_33 ;
    %wait E_0000000000bf4b30;
    %load/vec4 v0000000000c78080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %jmp T_33.4;
T_33.0 ;
    %load/vec4 v0000000000c772c0_0;
    %store/vec4 v0000000000c77720_0, 0, 32;
    %jmp T_33.4;
T_33.1 ;
    %load/vec4 v0000000000c77040_0;
    %store/vec4 v0000000000c77720_0, 0, 32;
    %jmp T_33.4;
T_33.2 ;
    %load/vec4 v0000000000c77360_0;
    %store/vec4 v0000000000c77720_0, 0, 32;
    %jmp T_33.4;
T_33.3 ;
    %load/vec4 v0000000000c77b80_0;
    %store/vec4 v0000000000c77720_0, 0, 32;
    %jmp T_33.4;
T_33.4 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0000000000c75810;
T_34 ;
    %wait E_0000000000bf47b0;
    %load/vec4 v0000000000c77680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %jmp T_34.4;
T_34.0 ;
    %load/vec4 v0000000000c77220_0;
    %store/vec4 v0000000000c77a40_0, 0, 32;
    %jmp T_34.4;
T_34.1 ;
    %load/vec4 v0000000000c77c20_0;
    %store/vec4 v0000000000c77a40_0, 0, 32;
    %jmp T_34.4;
T_34.2 ;
    %load/vec4 v0000000000c76be0_0;
    %store/vec4 v0000000000c77a40_0, 0, 32;
    %jmp T_34.4;
T_34.3 ;
    %load/vec4 v0000000000c761e0_0;
    %store/vec4 v0000000000c77a40_0, 0, 32;
    %jmp T_34.4;
T_34.4 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0000000000af6490;
T_35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c74700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c74840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c738a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c71250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c74a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c74160_0, 0, 1;
    %end;
    .thread T_35;
    .scope S_0000000000af6490;
T_36 ;
    %wait E_0000000000bf45f0;
    %load/vec4 v0000000000c72ab0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c72290_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_36.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c74700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c74840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c738a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c71250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c74a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c74160_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000c72dd0_0, 0, 4;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0000000000c72290_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000c73bc0_0, 0, 3;
    %load/vec4 v0000000000c73bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_36.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_36.6, 6;
    %jmp T_36.7;
T_36.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c74700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c74840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c738a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c71250_0, 0, 1;
    %load/vec4 v0000000000c72290_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000c72dd0_0, 0, 4;
    %jmp T_36.7;
T_36.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c74700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c74840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c738a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c71250_0, 0, 1;
    %load/vec4 v0000000000c72290_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000c72dd0_0, 0, 4;
    %jmp T_36.7;
T_36.4 ;
    %load/vec4 v0000000000c72290_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0000000000c74de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c74700_0, 0, 1;
    %load/vec4 v0000000000c72290_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000c738a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c71250_0, 0, 1;
    %load/vec4 v0000000000c72290_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000c74160_0, 0, 1;
    %load/vec4 v0000000000c738a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c74840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c74a20_0, 0, 1;
    %jmp T_36.9;
T_36.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c74840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c74a20_0, 0, 1;
T_36.9 ;
    %load/vec4 v0000000000c74de0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_36.10, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000c72dd0_0, 0, 4;
    %jmp T_36.11;
T_36.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000c72dd0_0, 0, 4;
T_36.11 ;
    %jmp T_36.7;
T_36.5 ;
    %load/vec4 v0000000000c72290_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0000000000c74de0_0, 0, 1;
    %load/vec4 v0000000000c72290_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000c738a0_0, 0, 1;
    %load/vec4 v0000000000c72290_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000c74160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c74700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c71250_0, 0, 1;
    %load/vec4 v0000000000c74de0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_36.12, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000c72dd0_0, 0, 4;
    %jmp T_36.13;
T_36.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000c72dd0_0, 0, 4;
T_36.13 ;
    %load/vec4 v0000000000c738a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c74840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c74a20_0, 0, 1;
    %jmp T_36.15;
T_36.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c74840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c74a20_0, 0, 1;
T_36.15 ;
    %load/vec4 v0000000000c72290_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_36.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c73c60_0, 0, 1;
    %jmp T_36.17;
T_36.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c73c60_0, 0, 1;
T_36.17 ;
    %jmp T_36.7;
T_36.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c71250_0, 0, 1;
    %load/vec4 v0000000000c72290_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0000000000c711b0_0, 0, 1;
    %load/vec4 v0000000000c711b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.18, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c74700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c74840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c738a0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000c72dd0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c74a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c74160_0, 0, 1;
    %jmp T_36.19;
T_36.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c74700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c74840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c738a0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000c72dd0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c74a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c74160_0, 0, 1;
T_36.19 ;
    %jmp T_36.7;
T_36.7 ;
    %pop/vec4 1;
T_36.1 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0000000000aafda0;
T_37 ;
    %wait E_0000000000bf5330;
    %load/vec4 v0000000000c74020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %jmp T_37.2;
T_37.0 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000000000c74200_0, 0, 7;
    %jmp T_37.2;
T_37.1 ;
    %load/vec4 v0000000000c73e40_0;
    %store/vec4 v0000000000c74200_0, 0, 7;
    %jmp T_37.2;
T_37.2 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0000000000abf740;
T_38 ;
    %wait E_0000000000bf3f30;
    %load/vec4 v0000000000bd1210_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0000000000bcff50_0, 0;
    %load/vec4 v0000000000bd1210_0;
    %parti/s 4, 2, 3;
    %assign/vec4 v0000000000bcfd70_0, 0;
    %load/vec4 v0000000000bd1210_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000000000bd0bd0_0, 0;
    %load/vec4 v0000000000bd1210_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000000000bd0590_0, 0;
    %load/vec4 v0000000000bb7f40_0;
    %assign/vec4 v0000000000bd0130_0, 0;
    %load/vec4 v0000000000b098d0_0;
    %assign/vec4 v0000000000bd0c70_0, 0;
    %load/vec4 v0000000000c6e410_0;
    %assign/vec4 v0000000000c6f770_0, 0;
    %load/vec4 v0000000000c6f1d0_0;
    %assign/vec4 v0000000000c6fd10_0, 0;
    %load/vec4 v0000000000c6e550_0;
    %assign/vec4 v0000000000c6f270_0, 0;
    %load/vec4 v0000000000bd0d10_0;
    %assign/vec4 v0000000000bd08b0_0, 0;
    %load/vec4 v0000000000bd0e50_0;
    %assign/vec4 v0000000000bd10d0_0, 0;
    %load/vec4 v0000000000b09510_0;
    %assign/vec4 v0000000000bd0b30_0, 0;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0000000000b2fda0;
T_39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c71e30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c728d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c72830_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c72470_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c72a10_0, 0, 32;
    %end;
    .thread T_39;
    .scope S_0000000000b2fda0;
T_40 ;
    %wait E_0000000000bf4530;
    %load/vec4 v0000000000c72d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_40.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_40.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_40.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_40.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_40.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_40.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_40.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_40.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_40.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_40.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_40.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_40.15, 6;
    %jmp T_40.16;
T_40.0 ;
    %load/vec4 v0000000000c71610_0;
    %pad/u 33;
    %load/vec4 v0000000000c716b0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c71b10_0, 0, 33;
    %jmp T_40.16;
T_40.1 ;
    %load/vec4 v0000000000c71610_0;
    %pad/u 33;
    %load/vec4 v0000000000c716b0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c71b10_0, 0, 33;
    %jmp T_40.16;
T_40.2 ;
    %load/vec4 v0000000000c71610_0;
    %pad/u 33;
    %load/vec4 v0000000000c716b0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c71b10_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c72a10_0, 0, 32;
    %jmp T_40.16;
T_40.3 ;
    %load/vec4 v0000000000c716b0_0;
    %pad/u 33;
    %load/vec4 v0000000000c71610_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c71b10_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c72a10_0, 0, 32;
    %jmp T_40.16;
T_40.4 ;
    %load/vec4 v0000000000c71610_0;
    %pad/u 33;
    %load/vec4 v0000000000c716b0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c71b10_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000c72a10_0, 0, 32;
    %jmp T_40.16;
T_40.5 ;
    %load/vec4 v0000000000c71610_0;
    %pad/u 33;
    %load/vec4 v0000000000c716b0_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000c72510_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c71b10_0, 0, 33;
    %jmp T_40.16;
T_40.6 ;
    %load/vec4 v0000000000c71610_0;
    %pad/u 33;
    %load/vec4 v0000000000c716b0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c72510_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c71b10_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c72a10_0, 0, 32;
    %jmp T_40.16;
T_40.7 ;
    %load/vec4 v0000000000c716b0_0;
    %pad/u 33;
    %load/vec4 v0000000000c71610_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c72510_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c71b10_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c72a10_0, 0, 32;
    %jmp T_40.16;
T_40.8 ;
    %load/vec4 v0000000000c71610_0;
    %pad/u 33;
    %load/vec4 v0000000000c716b0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c71b10_0, 0, 33;
    %jmp T_40.16;
T_40.9 ;
    %load/vec4 v0000000000c71610_0;
    %pad/u 33;
    %load/vec4 v0000000000c716b0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c71b10_0, 0, 33;
    %jmp T_40.16;
T_40.10 ;
    %load/vec4 v0000000000c71610_0;
    %pad/u 33;
    %load/vec4 v0000000000c716b0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c71b10_0, 0, 33;
    %jmp T_40.16;
T_40.11 ;
    %load/vec4 v0000000000c71610_0;
    %pad/u 33;
    %load/vec4 v0000000000c716b0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c71b10_0, 0, 33;
    %jmp T_40.16;
T_40.12 ;
    %load/vec4 v0000000000c71610_0;
    %pad/u 33;
    %load/vec4 v0000000000c716b0_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000c71b10_0, 0, 33;
    %jmp T_40.16;
T_40.13 ;
    %load/vec4 v0000000000c716b0_0;
    %pad/u 33;
    %store/vec4 v0000000000c71b10_0, 0, 33;
    %jmp T_40.16;
T_40.14 ;
    %load/vec4 v0000000000c71610_0;
    %pad/u 33;
    %load/vec4 v0000000000c716b0_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000c71b10_0, 0, 33;
    %jmp T_40.16;
T_40.15 ;
    %load/vec4 v0000000000c716b0_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000c71b10_0, 0, 33;
    %jmp T_40.16;
T_40.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000c71b10_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_40.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_40.18, 8;
T_40.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_40.18, 8;
 ; End of false expr.
    %blend;
T_40.18;
    %store/vec4 v0000000000c728d0_0, 0, 32;
    %load/vec4 v0000000000c71b10_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_40.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_40.20, 8;
T_40.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_40.20, 8;
 ; End of false expr.
    %blend;
T_40.20;
    %store/vec4 v0000000000c71e30_0, 0, 32;
    %load/vec4 v0000000000c71b10_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c72830_0, 0, 32;
    %load/vec4 v0000000000c72a10_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_40.21, 4;
    %load/vec4 v0000000000c71610_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c716b0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_40.23, 4;
    %load/vec4 v0000000000c71b10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c716b0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_40.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c72470_0, 0, 32;
    %jmp T_40.26;
T_40.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c72470_0, 0, 32;
T_40.26 ;
    %jmp T_40.24;
T_40.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c72470_0, 0, 32;
T_40.24 ;
T_40.21 ;
    %load/vec4 v0000000000c72a10_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_40.27, 4;
    %load/vec4 v0000000000c716b0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c71610_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_40.29, 4;
    %load/vec4 v0000000000c71b10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c71610_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_40.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c72470_0, 0, 32;
    %jmp T_40.32;
T_40.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c72470_0, 0, 32;
T_40.32 ;
    %jmp T_40.30;
T_40.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c72470_0, 0, 32;
T_40.30 ;
T_40.27 ;
    %load/vec4 v0000000000c72a10_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_40.33, 4;
    %load/vec4 v0000000000c71610_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c716b0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_40.35, 4;
    %load/vec4 v0000000000c71610_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c71b10_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_40.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c72470_0, 0, 32;
    %jmp T_40.38;
T_40.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c72470_0, 0, 32;
T_40.38 ;
    %jmp T_40.36;
T_40.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c72470_0, 0, 32;
T_40.36 ;
T_40.33 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0000000000c8dcd0;
T_41 ;
    %wait E_0000000000bf47f0;
    %load/vec4 v0000000000c89b40_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000c8a900_0, 0, 3;
    %load/vec4 v0000000000c89b40_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000c8a0e0_0, 0, 2;
    %load/vec4 v0000000000c88740_0;
    %store/vec4 v0000000000c8a2c0_0, 0, 32;
    %load/vec4 v0000000000c8a900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %jmp T_41.4;
T_41.0 ;
    %load/vec4 v0000000000c89b40_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %store/vec4 v0000000000c8a220_0, 0, 32;
    %load/vec4 v0000000000c8a0e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_41.8, 6;
    %jmp T_41.9;
T_41.5 ;
    %load/vec4 v0000000000c8a220_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.10, 4;
    %load/vec4 v0000000000c8a2c0_0;
    %store/vec4 v0000000000c88920_0, 0, 32;
    %jmp T_41.11;
T_41.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c887e0_0, 0, 32;
T_41.12 ;
    %load/vec4 v0000000000c887e0_0;
    %load/vec4 v0000000000c8a220_0;
    %cmp/s;
    %jmp/0xz T_41.13, 5;
    %load/vec4 v0000000000c8a2c0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000c8a2c0_0, 0, 32;
    %load/vec4 v0000000000c887e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c887e0_0, 0, 32;
    %jmp T_41.12;
T_41.13 ;
    %load/vec4 v0000000000c8a2c0_0;
    %store/vec4 v0000000000c88920_0, 0, 32;
    %load/vec4 v0000000000c88740_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000000000c8a220_0;
    %sub;
    %part/s 1;
    %store/vec4 v0000000000c8a860_0, 0, 1;
T_41.11 ;
    %jmp T_41.9;
T_41.6 ;
    %load/vec4 v0000000000c8a220_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.14, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c88920_0, 0, 32;
    %load/vec4 v0000000000c88740_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c8a860_0, 0, 1;
    %jmp T_41.15;
T_41.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c887e0_0, 0, 32;
T_41.16 ;
    %load/vec4 v0000000000c887e0_0;
    %load/vec4 v0000000000c8a220_0;
    %cmp/s;
    %jmp/0xz T_41.17, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c8a2c0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c8a2c0_0, 0, 32;
    %load/vec4 v0000000000c887e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c887e0_0, 0, 32;
    %jmp T_41.16;
T_41.17 ;
    %load/vec4 v0000000000c8a2c0_0;
    %store/vec4 v0000000000c88920_0, 0, 32;
    %load/vec4 v0000000000c88740_0;
    %load/vec4 v0000000000c8a220_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000c8a860_0, 0, 1;
T_41.15 ;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0000000000c8a220_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.18, 4;
    %load/vec4 v0000000000c8a2c0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_41.20, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c88920_0, 0, 32;
    %load/vec4 v0000000000c88740_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c8a860_0, 0, 1;
    %jmp T_41.21;
T_41.20 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000c88920_0, 0, 32;
    %load/vec4 v0000000000c88740_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c8a860_0, 0, 1;
T_41.21 ;
    %jmp T_41.19;
T_41.18 ;
    %load/vec4 v0000000000c88740_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c896e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c887e0_0, 0, 32;
T_41.22 ;
    %load/vec4 v0000000000c887e0_0;
    %load/vec4 v0000000000c8a220_0;
    %cmp/s;
    %jmp/0xz T_41.23, 5;
    %load/vec4 v0000000000c896e0_0;
    %load/vec4 v0000000000c8a2c0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c8a2c0_0, 0, 32;
    %load/vec4 v0000000000c887e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c887e0_0, 0, 32;
    %jmp T_41.22;
T_41.23 ;
    %load/vec4 v0000000000c8a2c0_0;
    %store/vec4 v0000000000c88920_0, 0, 32;
    %load/vec4 v0000000000c88740_0;
    %load/vec4 v0000000000c8a220_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000c8a860_0, 0, 1;
T_41.19 ;
    %jmp T_41.9;
T_41.8 ;
    %load/vec4 v0000000000c8a220_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.24, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c8a2c0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c88920_0, 0, 32;
    %load/vec4 v0000000000c88740_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c8a860_0, 0, 1;
    %jmp T_41.25;
T_41.24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c887e0_0, 0, 32;
T_41.26 ;
    %load/vec4 v0000000000c887e0_0;
    %load/vec4 v0000000000c8a220_0;
    %cmp/s;
    %jmp/0xz T_41.27, 5;
    %load/vec4 v0000000000c8a2c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000c8a2c0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c8a2c0_0, 0, 32;
    %load/vec4 v0000000000c887e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c887e0_0, 0, 32;
    %jmp T_41.26;
T_41.27 ;
    %load/vec4 v0000000000c8a2c0_0;
    %store/vec4 v0000000000c88920_0, 0, 32;
    %load/vec4 v0000000000c88740_0;
    %load/vec4 v0000000000c8a220_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000c8a860_0, 0, 1;
T_41.25 ;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41.4;
T_41.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000000c89b40_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c8a2c0_0, 0, 32;
    %load/vec4 v0000000000c89b40_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %muli 2, 0, 32;
    %store/vec4 v0000000000c8a220_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c887e0_0, 0, 32;
T_41.28 ;
    %load/vec4 v0000000000c887e0_0;
    %load/vec4 v0000000000c8a220_0;
    %cmp/s;
    %jmp/0xz T_41.29, 5;
    %load/vec4 v0000000000c8a2c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000c8a2c0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c8a2c0_0, 0, 32;
    %load/vec4 v0000000000c887e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c887e0_0, 0, 32;
    %jmp T_41.28;
T_41.29 ;
    %load/vec4 v0000000000c8a2c0_0;
    %store/vec4 v0000000000c88920_0, 0, 32;
    %load/vec4 v0000000000c89b40_0;
    %parti/s 4, 8, 5;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_41.30, 4;
    %load/vec4 v0000000000c88740_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c8a860_0, 0, 1;
T_41.30 ;
    %jmp T_41.4;
T_41.2 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000c88740_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c88920_0, 0, 32;
    %jmp T_41.4;
T_41.3 ;
    %load/vec4 v0000000000c89b40_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_41.32, 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000c89b40_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c88920_0, 0, 32;
    %jmp T_41.33;
T_41.32 ;
    %load/vec4 v0000000000c89b40_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000c8a7c0_0, 0, 2;
    %load/vec4 v0000000000c8a7c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_41.37, 6;
    %jmp T_41.38;
T_41.34 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c887e0_0, 0, 32;
T_41.39 ;
    %load/vec4 v0000000000c887e0_0;
    %load/vec4 v0000000000c8a220_0;
    %cmp/s;
    %jmp/0xz T_41.40, 5;
    %load/vec4 v0000000000c8a2c0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000c8a2c0_0, 0, 32;
    %load/vec4 v0000000000c887e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c887e0_0, 0, 32;
    %jmp T_41.39;
T_41.40 ;
    %load/vec4 v0000000000c8a2c0_0;
    %store/vec4 v0000000000c88920_0, 0, 32;
    %jmp T_41.38;
T_41.35 ;
    %load/vec4 v0000000000c8a220_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.41, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c8a2c0_0, 0, 32;
    %jmp T_41.42;
T_41.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c887e0_0, 0, 32;
T_41.43 ;
    %load/vec4 v0000000000c887e0_0;
    %load/vec4 v0000000000c8a220_0;
    %cmp/s;
    %jmp/0xz T_41.44, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c8a2c0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c8a2c0_0, 0, 32;
    %load/vec4 v0000000000c887e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c887e0_0, 0, 32;
    %jmp T_41.43;
T_41.44 ;
T_41.42 ;
    %load/vec4 v0000000000c8a2c0_0;
    %store/vec4 v0000000000c88920_0, 0, 32;
    %jmp T_41.38;
T_41.36 ;
    %load/vec4 v0000000000c8a220_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.45, 4;
    %load/vec4 v0000000000c8a2c0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_41.47, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000c8a2c0_0, 0, 32;
    %jmp T_41.48;
T_41.47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c8a2c0_0, 0, 32;
T_41.48 ;
    %jmp T_41.46;
T_41.45 ;
    %load/vec4 v0000000000c88740_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c896e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c887e0_0, 0, 32;
T_41.49 ;
    %load/vec4 v0000000000c887e0_0;
    %load/vec4 v0000000000c8a220_0;
    %cmp/s;
    %jmp/0xz T_41.50, 5;
    %load/vec4 v0000000000c896e0_0;
    %load/vec4 v0000000000c8a2c0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c8a2c0_0, 0, 32;
    %load/vec4 v0000000000c887e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c887e0_0, 0, 32;
    %jmp T_41.49;
T_41.50 ;
T_41.46 ;
    %load/vec4 v0000000000c8a2c0_0;
    %store/vec4 v0000000000c88920_0, 0, 32;
    %jmp T_41.38;
T_41.37 ;
    %load/vec4 v0000000000c8a220_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.51, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c88740_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c8a2c0_0, 0, 32;
    %jmp T_41.52;
T_41.51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c887e0_0, 0, 32;
T_41.53 ;
    %load/vec4 v0000000000c887e0_0;
    %load/vec4 v0000000000c8a220_0;
    %cmp/s;
    %jmp/0xz T_41.54, 5;
    %load/vec4 v0000000000c8a2c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000c8a2c0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c8a2c0_0, 0, 32;
    %load/vec4 v0000000000c887e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c887e0_0, 0, 32;
    %jmp T_41.53;
T_41.54 ;
T_41.52 ;
    %load/vec4 v0000000000c8a2c0_0;
    %store/vec4 v0000000000c88920_0, 0, 32;
    %jmp T_41.38;
T_41.38 ;
    %pop/vec4 1;
T_41.33 ;
    %jmp T_41.4;
T_41.4 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0000000000ab00c0;
T_42 ;
    %wait E_0000000000bf5670;
    %load/vec4 v0000000000c74520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %jmp T_42.2;
T_42.0 ;
    %load/vec4 v0000000000c74480_0;
    %store/vec4 v0000000000c74340_0, 0, 32;
    %jmp T_42.2;
T_42.1 ;
    %load/vec4 v0000000000c73800_0;
    %store/vec4 v0000000000c74340_0, 0, 32;
    %jmp T_42.2;
T_42.2 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0000000000abddf0;
T_43 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd3460_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd29c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd3640_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd3500_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd2f60_0, 0, 1;
    %end;
    .thread T_43;
    .scope S_0000000000abddf0;
T_44 ;
    %wait E_0000000000bf3030;
    %load/vec4 v0000000000bd24c0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %assign/vec4 v0000000000bd3460_0, 0;
    %load/vec4 v0000000000bd24c0_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %assign/vec4 v0000000000bd29c0_0, 0;
    %load/vec4 v0000000000bd24c0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %assign/vec4 v0000000000bd3640_0, 0;
    %load/vec4 v0000000000bd24c0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %assign/vec4 v0000000000bd3500_0, 0;
    %load/vec4 v0000000000bd2600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_44.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_44.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_44.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_44.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_44.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_44.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_44.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_44.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_44.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_44.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_44.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_44.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_44.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_44.15, 6;
    %jmp T_44.16;
T_44.0 ;
    %load/vec4 v0000000000bd29c0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.17, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bd2f60_0, 0;
    %jmp T_44.18;
T_44.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bd2f60_0, 0;
T_44.18 ;
    %jmp T_44.16;
T_44.1 ;
    %load/vec4 v0000000000bd29c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.19, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bd2f60_0, 0;
    %jmp T_44.20;
T_44.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bd2f60_0, 0;
T_44.20 ;
    %jmp T_44.16;
T_44.2 ;
    %load/vec4 v0000000000bd3640_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.21, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bd2f60_0, 0;
    %jmp T_44.22;
T_44.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bd2f60_0, 0;
T_44.22 ;
    %jmp T_44.16;
T_44.3 ;
    %load/vec4 v0000000000bd3640_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.23, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bd2f60_0, 0;
    %jmp T_44.24;
T_44.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bd2f60_0, 0;
T_44.24 ;
    %jmp T_44.16;
T_44.4 ;
    %load/vec4 v0000000000bd3460_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.25, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bd2f60_0, 0;
    %jmp T_44.26;
T_44.25 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bd2f60_0, 0;
T_44.26 ;
    %jmp T_44.16;
T_44.5 ;
    %load/vec4 v0000000000bd3460_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.27, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bd2f60_0, 0;
    %jmp T_44.28;
T_44.27 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bd2f60_0, 0;
T_44.28 ;
    %jmp T_44.16;
T_44.6 ;
    %load/vec4 v0000000000bd3500_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.29, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bd2f60_0, 0;
    %jmp T_44.30;
T_44.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bd2f60_0, 0;
T_44.30 ;
    %jmp T_44.16;
T_44.7 ;
    %load/vec4 v0000000000bd3500_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.31, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bd2f60_0, 0;
    %jmp T_44.32;
T_44.31 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bd2f60_0, 0;
T_44.32 ;
    %jmp T_44.16;
T_44.8 ;
    %load/vec4 v0000000000bd3640_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bd29c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bd2f60_0, 0;
    %jmp T_44.34;
T_44.33 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bd2f60_0, 0;
T_44.34 ;
    %jmp T_44.16;
T_44.9 ;
    %load/vec4 v0000000000bd3640_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000bd29c0_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_44.35, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bd2f60_0, 0;
    %jmp T_44.36;
T_44.35 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bd2f60_0, 0;
T_44.36 ;
    %jmp T_44.16;
T_44.10 ;
    %load/vec4 v0000000000bd3500_0;
    %load/vec4 v0000000000bd3460_0;
    %cmp/e;
    %jmp/0xz  T_44.37, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bd2f60_0, 0;
    %jmp T_44.38;
T_44.37 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bd2f60_0, 0;
T_44.38 ;
    %jmp T_44.16;
T_44.11 ;
    %load/vec4 v0000000000bd3500_0;
    %load/vec4 v0000000000bd3460_0;
    %cmp/ne;
    %jmp/0xz  T_44.39, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bd2f60_0, 0;
    %jmp T_44.40;
T_44.39 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bd2f60_0, 0;
T_44.40 ;
    %jmp T_44.16;
T_44.12 ;
    %load/vec4 v0000000000bd29c0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000bd3460_0;
    %load/vec4 v0000000000bd3500_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_44.41, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bd2f60_0, 0;
    %jmp T_44.42;
T_44.41 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bd2f60_0, 0;
T_44.42 ;
    %jmp T_44.16;
T_44.13 ;
    %load/vec4 v0000000000bd29c0_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000bd3460_0;
    %load/vec4 v0000000000bd3500_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_44.43, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bd2f60_0, 0;
    %jmp T_44.44;
T_44.43 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bd2f60_0, 0;
T_44.44 ;
    %jmp T_44.16;
T_44.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bd2f60_0, 0;
    %jmp T_44.16;
T_44.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bd2f60_0, 0;
    %jmp T_44.16;
T_44.16 ;
    %pop/vec4 1;
    %jmp T_44;
    .thread T_44;
    .scope S_0000000000abdf80;
T_45 ;
    %wait E_0000000000bf4470;
    %load/vec4 v0000000000bd3000_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bd2920_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd1de0_0, 0, 1;
    %jmp T_45.1;
T_45.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd1de0_0, 0, 1;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0000000000abf5b0;
T_46 ;
    %wait E_0000000000bf3f30;
    %load/vec4 v0000000000bd2ce0_0;
    %assign/vec4 v0000000000bd35a0_0, 0;
    %load/vec4 v0000000000bcfcd0_0;
    %assign/vec4 v0000000000bd1530_0, 0;
    %load/vec4 v0000000000bd2b00_0;
    %assign/vec4 v0000000000bcfeb0_0, 0;
    %load/vec4 v0000000000bd2ba0_0;
    %assign/vec4 v0000000000bcf870_0, 0;
    %load/vec4 v0000000000bd2d80_0;
    %assign/vec4 v0000000000bd0310_0, 0;
    %load/vec4 v0000000000bd2e20_0;
    %assign/vec4 v0000000000bd1670_0, 0;
    %load/vec4 v0000000000bd3280_0;
    %assign/vec4 v0000000000bcfc30_0, 0;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0000000000af6620;
T_47 ;
    %wait E_0000000000bf3f70;
    %load/vec4 v0000000000c73ee0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/z;
    %jmp/1 T_47.0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/z;
    %jmp/1 T_47.1, 4;
    %jmp T_47.2;
T_47.0 ;
    %load/vec4 v0000000000c73b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.3, 8;
    %load/vec4 v0000000000c733a0_0;
    %pad/u 8;
    %ix/getv 4, v0000000000c75060_0;
    %store/vec4a v0000000000c73440, 4, 0;
    %jmp T_47.4;
T_47.3 ;
    %ix/getv 4, v0000000000c75060_0;
    %load/vec4a v0000000000c73440, 4;
    %pad/u 32;
    %store/vec4 v0000000000c73d00_0, 0, 32;
T_47.4 ;
    %jmp T_47.2;
T_47.1 ;
    %load/vec4 v0000000000c73b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.5, 8;
    %load/vec4 v0000000000c733a0_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000000c75060_0;
    %store/vec4a v0000000000c73440, 4, 0;
    %load/vec4 v0000000000c733a0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000000c75060_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000c73440, 4, 0;
    %load/vec4 v0000000000c733a0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000c75060_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000c73440, 4, 0;
    %load/vec4 v0000000000c733a0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000c75060_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000c73440, 4, 0;
    %jmp T_47.6;
T_47.5 ;
    %load/vec4 v0000000000c75060_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c73440, 4;
    %load/vec4 v0000000000c75060_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c73440, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c75060_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c73440, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c75060_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c73440, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c73d00_0, 0, 32;
T_47.6 ;
    %jmp T_47.2;
T_47.2 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0000000000c751d0;
T_48 ;
    %wait E_0000000000bf4ef0;
    %load/vec4 v0000000000c74c00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_48.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_48.1, 6;
    %jmp T_48.2;
T_48.0 ;
    %load/vec4 v0000000000c745c0_0;
    %store/vec4 v0000000000c74b60_0, 0, 32;
    %jmp T_48.2;
T_48.1 ;
    %load/vec4 v0000000000c747a0_0;
    %store/vec4 v0000000000c74b60_0, 0, 32;
    %jmp T_48.2;
T_48.2 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0000000000ab7280;
T_49 ;
    %wait E_0000000000bf3f30;
    %load/vec4 v0000000000c6f590_0;
    %assign/vec4 v0000000000c6e910_0, 0;
    %load/vec4 v0000000000c6f630_0;
    %assign/vec4 v0000000000c6fe50_0, 0;
    %load/vec4 v0000000000c6fc70_0;
    %assign/vec4 v0000000000c6fdb0_0, 0;
    %load/vec4 v0000000000c6e7d0_0;
    %assign/vec4 v0000000000c6e690_0, 0;
    %load/vec4 v0000000000c6ec30_0;
    %assign/vec4 v0000000000c6e870_0, 0;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0000000000c75680;
T_50 ;
    %wait E_0000000000bf5370;
    %load/vec4 v0000000000c76460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_50.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_50.1, 6;
    %jmp T_50.2;
T_50.0 ;
    %load/vec4 v0000000000c74ca0_0;
    %store/vec4 v0000000000c77e00_0, 0, 32;
    %jmp T_50.2;
T_50.1 ;
    %load/vec4 v0000000000c77fe0_0;
    %store/vec4 v0000000000c77e00_0, 0, 32;
    %jmp T_50.2;
T_50.2 ;
    %pop/vec4 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0000000000af67b0;
T_51 ;
    %wait E_0000000000bf54f0;
    %load/vec4 v0000000000c743e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c74ac0_0;
    %load/vec4 v0000000000c73620_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c74d40_0;
    %load/vec4 v0000000000c73620_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c74660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c73580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c739e0_0, 0, 1;
    %jmp T_51.1;
T_51.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c74660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c73580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c739e0_0, 0, 1;
T_51.1 ;
    %load/vec4 v0000000000c73940_0;
    %load/vec4 v0000000000c74ac0_0;
    %load/vec4 v0000000000c73620_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c74d40_0;
    %load/vec4 v0000000000c73620_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000c74f20_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000c74980_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000c73f80_0, 0, 2;
    %jmp T_51.3;
T_51.2 ;
    %load/vec4 v0000000000c73a80_0;
    %load/vec4 v0000000000c74ac0_0;
    %load/vec4 v0000000000c734e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c74d40_0;
    %load/vec4 v0000000000c734e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000c74f20_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000c74980_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000c73f80_0, 0, 2;
    %jmp T_51.5;
T_51.4 ;
    %load/vec4 v0000000000c731c0_0;
    %load/vec4 v0000000000c74ac0_0;
    %load/vec4 v0000000000c74fc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c74d40_0;
    %load/vec4 v0000000000c74fc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.6, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000c74f20_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000c74980_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000c73f80_0, 0, 2;
    %jmp T_51.7;
T_51.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000c74f20_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000c74980_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000c73f80_0, 0, 2;
T_51.7 ;
T_51.5 ;
T_51.3 ;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0000000000abdc60;
T_52 ;
    %vpi_func 2 81 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000c90e20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c89460_0, 0, 32;
T_52.0 ;
    %vpi_func 2 83 "$feof" 32, v0000000000c90e20_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_52.1, 8;
    %vpi_func 2 84 "$fscanf" 32, v0000000000c90e20_0, "%b", v0000000000c90ce0_0 {0 0 0};
    %store/vec4 v0000000000c8b9e0_0, 0, 32;
    %load/vec4 v0000000000c90ce0_0;
    %pad/u 8;
    %ix/getv 4, v0000000000c89460_0;
    %store/vec4a v0000000000c76d20, 4, 0;
    %load/vec4 v0000000000c89460_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c89460_0, 0, 32;
    %jmp T_52.0;
T_52.1 ;
    %vpi_call 2 89 "$fclose", v0000000000c90e20_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c8be40_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000c8be40_0;
    %store/vec4 v0000000000c89460_0, 0, 32;
    %end;
    .thread T_52;
    .scope S_0000000000abdc60;
T_53 ;
    %vpi_func 2 97 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000c90e20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c89460_0, 0, 32;
T_53.0 ;
    %vpi_func 2 99 "$feof" 32, v0000000000c90e20_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_53.1, 8;
    %vpi_func 2 100 "$fscanf" 32, v0000000000c90e20_0, "%b", v0000000000c90ce0_0 {0 0 0};
    %store/vec4 v0000000000c8b9e0_0, 0, 32;
    %load/vec4 v0000000000c90ce0_0;
    %pad/u 8;
    %ix/getv 4, v0000000000c89460_0;
    %store/vec4a v0000000000c73440, 4, 0;
    %load/vec4 v0000000000c89460_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c89460_0, 0, 32;
    %jmp T_53.0;
T_53.1 ;
    %vpi_call 2 105 "$fclose", v0000000000c90e20_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c8c0c0_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000c8c0c0_0;
    %store/vec4 v0000000000c89460_0, 0, 32;
    %end;
    .thread T_53;
    .scope S_0000000000abdc60;
T_54 ;
    %delay 30, 0;
    %vpi_call 2 243 "$finish" {0 0 0};
    %end;
    .thread T_54;
    .scope S_0000000000abdc60;
T_55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c8b940_0, 0, 1;
T_55.0 ;
    %delay 1, 0;
    %load/vec4 v0000000000c8b940_0;
    %inv;
    %store/vec4 v0000000000c8b940_0, 0, 1;
    %jmp T_55.0;
    %end;
    .thread T_55;
    .scope S_0000000000abdc60;
T_56 ;
    %fork t_1, S_0000000000abdc60;
    %fork t_2, S_0000000000abdc60;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c8ae00_0, 0, 1;
    %end;
t_2 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c8ae00_0, 0, 1;
    %end;
    .scope S_0000000000abdc60;
t_0 ;
    %end;
    .thread T_56;
    .scope S_0000000000abdc60;
T_57 ;
    %vpi_call 2 296 "$display", "\012\012         PC    DR-Address    R0         R1          R2      R3     R5    R15    " {0 0 0};
    %vpi_call 2 299 "$monitor", "%d  |  %d  |  %0d  | %d  |  %3d  |  %3d  |  %3d  |  %3d   ", v0000000000c8b4e0_0, v0000000000c89c80_0, v0000000000c77540_0, v0000000000c775e0_0, v0000000000c7af20_0, v0000000000c7a700_0, v0000000000c7a660_0, v0000000000c7bc40_0 {0 0 0};
    %end;
    .thread T_57;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "ppu_tb.v";
    "./PPU.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_ALU.v";
    "./register_file/PF1_Nazario_Morales_Victor_rf.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_Sign_Shift_Extender.v";
