cd /home/ubuntu/cs217-lab-3/design_top/design/ && sed -i '\|// synopsys translate|d' concat_GBModule.v 
cd /home/ubuntu/cs217-lab-3/design_top/build/scripts && ./aws_build_dcp_from_cl.py -c design_top
==================================================
Running CL builds
==================================================
cl               : design_top      
mode             : small_shell     
flow             : BuildAll        
aws_clk_gen      : None            
clock_recipe_a   : A1              
clock_recipe_b   : B2              
clock_recipe_c   : C0              
clock_recipe_hbm : H2              
place_direct     : SSI_SpreadLogic_high
phy_opt_direct   : AggressiveExplore
route_direct     : AggressiveExplore
build_tag        : None            
==================================================

AWS FPGA: 2026-02-05 20:45:11 - Build starts


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Feb  5 20:45:12 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source build_all.tcl
# proc print {message} {
#     set prefix "\nAWS FPGA: ([clock format [clock seconds] -format %T]): "
#     append output $prefix $message "\n"
#     puts $output
# }
# proc check_timing_path { {verbose 1} } {
# 
#   set setupPaths [get_timing_paths -max_paths 1 -slack_lesser_than 0 -setup]
#   set holdPaths  [get_timing_paths -max_paths 1 -slack_lesser_than 0 -hold]
# 
#   if {$verbose>0} {
#     print "Checking the negative slack path of the existing design"
#   }
# 
#   if {[llength $setupPaths] == 0 && [llength $holdPaths] == 0} {
#     if {$verbose>0} {
#       print "SUCCESS: Design has no negative slack path"
#     }
#     return 0
#   } else {
#     if {$verbose>0} {
#       print "CRITICAL WARNING: Found $setupPaths negative setup slack paths and $holdPaths negative hold slack hold paths"
#     }
#     return 1
#   }
# }
# proc create_dir {name path {verbose 0}} {
# 
#     # Better to use absolute path
#     set cur [pwd]
#     # Check if the $path exists
#     if {![file isdirectory $path]} {
#         error "$path doesn't exist"
#     }
#     cd $path
#     set path_abs [pwd]
# 
#     cd $cur
#     # Check and create the directory if not exists
#     if {![file isdirectory $path_abs/$name]} {
#         file mkdir $path_abs/$name
#         if {$verbose>0} {
#             print "Creating new folder $path_abs/$name"
#         }
#     } elseif {$verbose>0} {
#         print "Found existing folder $path_abs/$name. Folder creation skipped"
#     }
#     return $path_abs/$name
# }
# proc display_proj {} {
#     global VIVADO_TOOL_VERSION
#     global CL
#     global SHELL_MODE
#     global BUILD_FLOW
#     global PLACE_DIRECT
#     global PHY_OPT_DIRECT
#     global ROUTE_DIRECT
#     global TAG
#     global clock_recipe_a
#     global clock_recipe_b
#     global clock_recipe_c
#     global clock_recipe_hbm
# 
# 
#     set rpt "
#     ==================================================
#     Running CL builds w/ updated build tag
#     ==================================================
#     vivado_tool      : $VIVADO_TOOL_VERSION
#     cl               : $CL
#     mode             : $SHELL_MODE
#     clock_recipe_a   : $clock_recipe_a
#     clock_recipe_b   : $clock_recipe_b
#     clock_recipe_c   : $clock_recipe_c
#     clock_recipe_hbm : $clock_recipe_hbm
#     flow             : $BUILD_FLOW
#     place_direct     : $PLACE_DIRECT
#     phy_opt_direct   : $PHY_OPT_DIRECT
#     route_direct     : $ROUTE_DIRECT
#     build_tag        : $TAG
#     ==================================================
#     "
#     puts "$rpt"
# }
# set PLACE_DIRECT     [lindex $argv 0]
# set PHY_OPT_DIRECT   [lindex $argv 1]
# set ROUTE_DIRECT     [lindex $argv 2]
# set clock_recipe_a   [lindex $argv 3]
# set clock_recipe_b   [lindex $argv 4]
# set clock_recipe_c   [lindex $argv 5]
# set clock_recipe_hbm [lindex $argv 6]
# set DEVICE_TYPE "xcvu47p-fsvh2892-2-e"
# if { [info exists ::env(BUILD_FLOW)] } {
#   set BUILD_FLOW $::env(BUILD_FLOW)
# } else {
#   set BUILD_FLOW "BuildAll"
# }
# if { [info exists ::env(CL)] } {
#   set CL $::env(CL)
# } else {
#   set CL "cl_dram_hbm_dma"
# }
# if { [info exists ::env(SHELL_MODE)] } {
#   set SHELL_MODE $::env(SHELL_MODE)
# } else {
#   set SHELL_MODE "xdma_shell"
# }
# if { [info exists ::env(BUILD_TAG)] } {
#   set TAG $::env(BUILD_TAG)
# } else {
#   set TAG "00_00_0000-999999"
# }
# if { [info exists ::env(HDK_SHELL_DIR)] } {
#     set HDK_SHELL_DIR $::env(HDK_SHELL_DIR)
# } else {
#     print "ERROR: HDK_SHELL_DIR not set. Please run hdk_setup.sh to set required env variables."
#     exit
# }
# if { [info exists ::env(HDK_SHELL_DESIGN_DIR)] } {
#     set HDK_SHELL_DESIGN_DIR $::env(HDK_SHELL_DESIGN_DIR)
# } else {
#     print "ERROR: HDK_SHELL_DESIGN_DIR not set. Please run hdk_setup.sh to set required env variables."
#     exit
# }
# if { [info exists ::env(HDK_COMMON_DIR)] } {
#     set HDK_COMMON_DIR $::env(HDK_COMMON_DIR)
# } else {
#     print "ERROR: HDK_COMMON_DIR not set. Please run hdk_setup.sh to set required env variables."
#     exit
# }
# if { [info exists ::env(HDK_IP_SRC_DIR)] } {
#     set HDK_IP_SRC_DIR $::env(HDK_IP_SRC_DIR)
# } else {
#     print "ERROR: HDK_IP_SRC_DIR not set. Please run hdk_setup.sh to set required env variables."
#     exit
# }
# if { [info exists ::env(HDK_BD_SRC_DIR)] } {
#     set HDK_BD_SRC_DIR $::env(HDK_BD_SRC_DIR)
# } else {
#     print "ERROR: HDK_BD_SRC_DIR not set. Please run hdk_setup.sh to set required env variables."
#     exit
# }
# if { [info exists ::env(HDK_BD_GEN_DIR)] } {
#     set HDK_BD_GEN_DIR $::env(HDK_BD_GEN_DIR)
# } else {
#     print "ERROR: HDK_BD_GEN_DIR not set. Please run hdk_setup.sh to set required env variables."
#     exit
# }
# if { [info exists ::env(CL_DIR)] } {
#     set CL_DIR $::env(CL_DIR)
# } else {
#     print "ERROR: CL_DIR not set. Please run hdk_setup.sh to set required env variables."
#     exit
# }
# if { [info exists ::env(VIVADO_TOOL_VERSION)] } {
#     set VIVADO_TOOL_VERSION $::env(VIVADO_TOOL_VERSION)
# } else {
#     print "ERROR: VIVADO_TOOL_VERSION not set. Please run hdk_setup.sh to set required env variables."
#     exit
# }
# display_proj

    ==================================================
    Running CL builds w/ updated build tag
    ==================================================
    vivado_tool      : 2024.1
    cl               : design_top
    mode             : small_shell
    clock_recipe_a   : A1
    clock_recipe_b   : B2
    clock_recipe_c   : C0
    clock_recipe_hbm : H2
    flow             : BuildAll
    place_direct     : SSI_SpreadLogic_high
    phy_opt_direct   : AggressiveExplore
    route_direct     : AggressiveExplore
    build_tag        : 2026_02_05-204511
    ==================================================
    
# set scripts_dir [pwd]
# set build_dir [file dirname $scripts_dir]
# create_dir "reports"              $build_dir
# create_dir "checkpoints"          $build_dir
# create_dir "src_post_encryption"  $build_dir
# set design_dir       "${CL_DIR}/design"
# set constraints_dir  "${build_dir}/constraints"
# set reports_dir      "${build_dir}/reports"
# set checkpoints_dir  "${build_dir}/checkpoints"
# set reports_dir      "${build_dir}/reports"
# set src_post_enc_dir "${build_dir}/src_post_encryption"
# cd $scripts_dir
# print "Generating clock contraints for CL source clocks"

AWS FPGA: (20:45:15): Generating clock contraints for CL source clocks

# source $HDK_SHELL_DIR/build/scripts/aws_gen_clk_constraints.tcl
## switch $clock_recipe_a {
##     "A0" {
##         #NOT SUPPORTED# set clk_main_a0_period        8
##         #NOT SUPPORTED# set clk_main_a0_half_period   4
##         set clk_main_a0_period        4
##         set clk_main_a0_half_period   2
##         set clk_extra_a1_period      16
##         set clk_extra_a1_half_period  8
##         set clk_extra_a2_period       5.333
##         set clk_extra_a2_half_period  2.667
##         set clk_extra_a3_period       4
##         set clk_extra_a3_half_period  2
##     }
##     "A1" {
##         set clk_main_a0_period        4
##         set clk_main_a0_half_period   2
##         set clk_extra_a1_period       8
##         set clk_extra_a1_half_period  4
##         set clk_extra_a2_period       2.667
##         set clk_extra_a2_half_period  1.333
##         set clk_extra_a3_period       2
##         set clk_extra_a3_half_period  1
##     }
##     "A2" {
##         #NOT SUPPORTED# set clk_main_a0_period        64
##         #NOT SUPPORTED# set clk_main_a0_half_period   32
##         set clk_main_a0_period         4
##         set clk_main_a0_half_period    2
##         set clk_extra_a1_period      128
##         set clk_extra_a1_half_period  64
##         set clk_extra_a2_period        8
##         set clk_extra_a2_half_period   4
##         set clk_extra_a3_period       16
##         set clk_extra_a3_half_period   8
##     }
##     default {
##         puts "$clock_recipe_a is NOT a valid clock_recipe_a."
##     }
## }
## switch $clock_recipe_b {
##     "B0" {
##         set clk_extra_b0_period       4
##         set clk_extra_b0_half_period  2
##         set clk_extra_b1_period       8
##         set clk_extra_b1_half_period  4
##     }
##     "B1" {
##         set clk_extra_b0_period       8
##         set clk_extra_b0_half_period  4
##         set clk_extra_b1_period      16
##         set clk_extra_b1_half_period  8
##     }
##     "B2" {
##         set clk_extra_b0_period       2.222
##         set clk_extra_b0_half_period  1.111
##         set clk_extra_b1_period       4.444
##         set clk_extra_b1_half_period  2.222
##     }
##     "B3" {
##         set clk_extra_b0_period       4
##         set clk_extra_b0_half_period  2
##         set clk_extra_b1_period      16
##         set clk_extra_b1_half_period  8
##     }
##     "B4" {
##         set clk_extra_b0_period       3.333
##         set clk_extra_b0_half_period  1.667
##         set clk_extra_b1_period      13.333
##         set clk_extra_b1_half_period  6.667
##     }
##     "B5" {
##         set clk_extra_b0_period       2.5
##         set clk_extra_b0_half_period  1.25
##         set clk_extra_b1_period      10
##         set clk_extra_b1_half_period  5
##     }
##     default {
##         puts "$clock_recipe_b is NOT a valid clock_recipe_b."
##     }
## }
## switch $clock_recipe_c {
##     "C0" {
##         set clk_extra_c0_period       3.333
##         set clk_extra_c0_half_period  1.667
##         set clk_extra_c1_period       2.5
##         set clk_extra_c1_half_period  1.25
##     }
##     "C1" {
##         set clk_extra_c0_period       6.667
##         set clk_extra_c0_half_period  3.333
##         set clk_extra_c1_period       5
##         set clk_extra_c1_half_period  2.5
##     }
##     "C2" {
##         set clk_extra_c0_period      13.333
##         set clk_extra_c0_half_period  6.667
##         set clk_extra_c1_period      10
##         set clk_extra_c1_half_period  5
##     }
##     "C3" {
##         set clk_extra_c0_period       5
##         set clk_extra_c0_half_period  2.5
##         set clk_extra_c1_period       3.75
##         set clk_extra_c1_half_period  1.875
##     }
##     default {
##         puts "$clock_recipe_c is NOT a valid clock_recipe_c."
##     }
## }
## switch $clock_recipe_hbm {
##     "H0" {
##         set clk_hbm_axi_period       4
##         set clk_hbm_axi_half_period  2
##     }
##     "H1" {
##         set clk_hbm_axi_period       8
##         set clk_hbm_axi_half_period  4
##     }
##     "H2" {
##         set clk_hbm_axi_period       2.222
##         set clk_hbm_axi_half_period  1.111
##     }
##     "H3" {
##         set clk_hbm_axi_period       3.333
##         set clk_hbm_axi_half_period  1.667
##     }
##     "H4" {
##         set clk_hbm_axi_period       2.5
##         set clk_hbm_axi_half_period  1.25
##     }
##     default {
##         puts "$clock_recipe_hbm is NOT a valid clock_recipe_hbm."
##     }
## }
## set pin_clk_extra_a1 "\[get_pins -of_objects \[get_cells -hierarchical -regexp .*AWS_CLK_GEN/CLK_GRP_A_EN_I.CLK_MMCM_A_I/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst\] -filter {NAME=~*CLKOUT0}\]"
## set pin_clk_extra_a2 "\[get_pins -of_objects \[get_cells -hierarchical -regexp .*AWS_CLK_GEN/CLK_GRP_A_EN_I.CLK_MMCM_A_I/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst\] -filter {NAME=~*CLKOUT1}\]"
## set pin_clk_extra_a3 "\[get_pins -of_objects \[get_cells -hierarchical -regexp .*AWS_CLK_GEN/CLK_GRP_A_EN_I.CLK_MMCM_A_I/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst\] -filter {NAME=~*CLKOUT2}\]"
## set pin_clk_extra_b0 "\[get_pins -of_objects \[get_cells -hierarchical -regexp .*AWS_CLK_GEN/CLK_GRP_B_EN_I.CLK_MMCM_B_I/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst\] -filter {NAME=~*CLKOUT0}\]"
## set pin_clk_extra_b1 "\[get_pins -of_objects \[get_cells -hierarchical -regexp .*AWS_CLK_GEN/CLK_GRP_B_EN_I.CLK_MMCM_B_I/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst\] -filter {NAME=~*CLKOUT1}\]"
## set pin_clk_extra_c0 "\[get_pins -of_objects \[get_cells -hierarchical -regexp .*AWS_CLK_GEN/CLK_GRP_C_EN_I.CLK_MMCM_C_I/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst\] -filter {NAME=~*CLKOUT0}\]"
## set pin_clk_extra_c1 "\[get_pins -of_objects \[get_cells -hierarchical -regexp .*AWS_CLK_GEN/CLK_GRP_C_EN_I.CLK_MMCM_C_I/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst\] -filter {NAME=~*CLKOUT1}\]"
## set pin_clk_hbm_axi  "\[get_pins -of_objects \[get_cells -hierarchical -regexp .*AWS_CLK_GEN/CLK_HBM_EN_I.CLK_MMCM_HBM_I/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst\] -filter {NAME=~*CLKOUT0}\]"
## if { [file exists $CL_DIR/build/constraints/generated_cl_clocks_aws.xdc] } {
##     puts "Deleting old CL clocks constraints file since it will be replaced.";
##     file delete -force $CL_DIR/build/constraints/generated_cl_clocks_aws.xdc
## }
## set clocks_file [open "$CL_DIR/build/constraints/generated_cl_clocks_aws.xdc" w]
## puts $clocks_file "#-------------------------------------------------------------------------"
## puts $clocks_file "# Do not edit this file! It is auto-generated from $argv0."
## puts $clocks_file "#-------------------------------------------------------------------------"
## puts $clocks_file "###############################################################################                          "
## puts $clocks_file "# OOC Source Clocks                                                                                      "
## puts $clocks_file "###############################################################################                          "
## puts $clocks_file "#CL HBM reference clock @100MHz                                                                          "
## puts $clocks_file "create_clock -period 10.000 -name clk_hbm_ref  -waveform {0.000 5.000} \[get_ports clk_hbm_ref\]       \n"
## puts $clocks_file "# Group A Clocks"
## puts $clocks_file "create_clock -period $clk_main_a0_period  -name clk_main_a0 -waveform {0.000 $clk_main_a0_half_period}  \[get_ports clk_main_a0\]"
## close $clocks_file
# print "Encrypting CL source code"

AWS FPGA: (20:45:15): Encrypting CL source code

# source encrypt.tcl
## if {[llength [glob -nocomplain -dir ${src_post_enc_dir} *]] != 0} {
##   eval file delete -force [glob ${src_post_enc_dir}/*]
## }
## foreach f [glob -directory ${HDK_SHELL_DESIGN_DIR}/interfaces *.inc] {
##   file copy -force $f ${src_post_enc_dir}/
## }
## foreach f [glob -directory ${design_dir} *.{v,sv,vh,svh,inc}] {
##   file copy -force $f ${src_post_enc_dir}/
## }
## exec chmod +w {*}[glob ${src_post_enc_dir}/*]
## encrypt -k ${HDK_SHELL_DIR}/build/scripts/vivado_keyfile.txt -lang verilog [glob -nocomplain -- ${src_post_enc_dir}/*.{v,sv,vh,inc}]
## encrypt -k ${HDK_SHELL_DIR}/build/scripts/vivado_vhdl_keyfile.txt -lang vhdl -quiet [ glob -nocomplain -- ${src_post_enc_dir}/*.vhd? ]
# switch $BUILD_FLOW {
#   "SynthCL" {
#     source ${scripts_dir}/synth_${CL}.tcl
#   }
# 
#   "ImplCL" {
#     source ${scripts_dir}/build_level_1_cl.tcl
#   }
# 
#   default {
#     source ${scripts_dir}/synth_${CL}.tcl
#     source ${scripts_dir}/build_level_1_cl.tcl
#   }
# }
## source ${HDK_SHELL_DIR}/build/scripts/synth_cl_header.tcl
### print "Creating in-memory synthesis project"

AWS FPGA: (20:45:16): Creating in-memory synthesis project

### set_param sta.enableAutoGenClkNamePersistence 0
### create_project -in_memory -part $DEVICE_TYPE -force
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1346.262 ; gain = 35.836 ; free physical = 251638 ; free virtual = 264476
### set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
### print "Reading common AWS components"

AWS FPGA: (20:45:21): Reading common AWS components

### read_verilog -sv [ list \
###   ${HDK_SHELL_DESIGN_DIR}/../../lib/interfaces.sv \
###   ${HDK_SHELL_DESIGN_DIR}/../../lib/aws_clk_gen.sv \
###   ${HDK_SHELL_DESIGN_DIR}/../../lib/aws_clk_regs.sv \
###   ${HDK_SHELL_DESIGN_DIR}/../../lib/axil_to_cfg_cnv.sv \
###   ${HDK_SHELL_DESIGN_DIR}/../../lib/axis_flop_fifo.sv \
###   ${HDK_SHELL_DESIGN_DIR}/../../lib/lib_pipe.sv \
###   ${HDK_SHELL_DESIGN_DIR}/../../lib/bram_1w1r.sv \
###   ${HDK_SHELL_DESIGN_DIR}/../../lib/bram_2rw.sv \
###   ${HDK_SHELL_DESIGN_DIR}/../../lib/xpm_fifo.sv \
###   ${HDK_SHELL_DESIGN_DIR}/../../lib/flop_fifo.sv \
###   ${HDK_SHELL_DESIGN_DIR}/../../lib/flop_fifo_in.sv \
###   ${HDK_SHELL_DESIGN_DIR}/../../lib/cdc_async_fifo.sv \
###   ${HDK_SHELL_DESIGN_DIR}/../../lib/cdc_sync.sv \
###   ${HDK_SHELL_DESIGN_DIR}/../../lib/ft_fifo_p.v \
###   ${HDK_SHELL_DESIGN_DIR}/../../lib/ft_fifo.v \
###   ${HDK_SHELL_DESIGN_DIR}/../../lib/ram_fifo_ft.sv \
###   ${HDK_SHELL_DESIGN_DIR}/../../lib/rr_arb.sv \
###   ${HDK_SHELL_DESIGN_DIR}/sh_ddr/synth/sync.v \
###   ${HDK_SHELL_DESIGN_DIR}/sh_ddr/synth/flop_ccf.sv \
###   ${HDK_SHELL_DESIGN_DIR}/sh_ddr/synth/ccf_ctl.v \
###   ${HDK_SHELL_DESIGN_DIR}/sh_ddr/synth/mgt_acc_axl.sv \
###   ${HDK_SHELL_DESIGN_DIR}/sh_ddr/synth/mgt_gen_axl.sv \
###   ${HDK_SHELL_DESIGN_DIR}/sh_ddr/synth/sh_ddr.sv \
###   ${HDK_SHELL_DESIGN_DIR}/interfaces/cl_ports.vh
### ]
### print "Reading AWS Constraints"

AWS FPGA: (20:45:21): Reading AWS Constraints

### read_xdc ${HDK_SHELL_DIR}/build/constraints/cl_pins.xdc
### read_xdc ${CL_DIR}/build/constraints/generated_cl_clocks_aws.xdc
### read_xdc -ref ${CL} ${HDK_SHELL_DIR}/build/constraints/cl_ddr_timing_aws.xdc
### set_property USED_IN {synthesis implementation OUT_OF_CONTEXT} [get_files generated_cl_clocks_aws.xdc]
### set_property PROCESSING_ORDER EARLY [get_files generated_cl_clocks_aws.xdc]
### set_property USED_IN {synthesis implementation} [get_files cl_ddr_timing_aws.xdc]
### set_property PROCESSING_ORDER LATE   [get_files cl_ddr_timing_aws.xdc]
## print "Reading encrypted user source codes"

AWS FPGA: (20:45:21): Reading encrypted user source codes

## read_verilog -sv [glob ${src_post_enc_dir}/*.?v]
## print "Reading CL IP blocks"

AWS FPGA: (20:45:21): Reading CL IP blocks

## read_ip ${HDK_SHELL_DESIGN_DIR}/../../ip/cl_ip/cl_ip.srcs/sources_1/ip/clk_mmcm_a/clk_mmcm_a.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.srcs/sources_1/ip/clk_mmcm_a/clk_mmcm_a.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/clk_mmcm_a'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
## read_ip ${HDK_IP_SRC_DIR}/axi_register_slice_light/axi_register_slice_light.xci
WARNING: [Vivado 12-13650] The IP file '/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.srcs/sources_1/ip/axi_register_slice_light/axi_register_slice_light.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
## print "Reading user constraints"

AWS FPGA: (20:45:23): Reading user constraints

## read_xdc [ list \
##   ${constraints_dir}/cl_synth_user.xdc \
##   ${constraints_dir}/cl_timing_user.xdc
## ]
## set_property PROCESSING_ORDER LATE [get_files cl_synth_user.xdc]
## set_property PROCESSING_ORDER LATE [get_files cl_timing_user.xdc]
## print "Starting synthesizing customer design ${CL}"

AWS FPGA: (20:45:23): Starting synthesizing customer design design_top

## update_compile_order -fileset sources_1
## synth_design -mode out_of_context \
##              -top ${CL} \
##              -verilog_define XSDB_SLV_DIS \
##              -part ${DEVICE_TYPE} \
##              -keep_equivalent_registers
Command: synth_design -mode out_of_context -top design_top -verilog_define XSDB_SLV_DIS -part xcvu47p-fsvh2892-2-e -keep_equivalent_registers
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu47p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu47p'
INFO: [Device 21-403] Loading part xcvu47p-fsvh2892-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4671
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3136.434 ; gain = 398.711 ; free physical = 249441 ; free virtual = 262414
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'NUM_LOC' becomes localparam in 'ram_fifo_ft' with formal parameter declaration list [/home/ubuntu/aws-fpga/hdk/common/lib/ram_fifo_ft.sv:43]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/counter.v:1]
INFO: [Synth 8-6157] synthesizing module 'GBModule' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:45411]
INFO: [Synth 8-6157] synthesizing module 'GBModule_GBCore' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:42944]
INFO: [Synth 8-6157] synthesizing module 'GBModule_mgc_muladd1' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:2402]
	Parameter width_a bound to: 8 - type: integer 
	Parameter signd_a bound to: 0 - type: integer 
	Parameter width_b bound to: 16 - type: integer 
	Parameter signd_b bound to: 0 - type: integer 
	Parameter width_c bound to: 12 - type: integer 
	Parameter signd_c bound to: 0 - type: integer 
	Parameter width_cst bound to: 1 - type: integer 
	Parameter signd_cst bound to: 0 - type: integer 
	Parameter width_d bound to: 0 - type: integer 
	Parameter signd_d bound to: 1 - type: integer 
	Parameter width_z bound to: 16 - type: integer 
	Parameter add_axb bound to: 1 - type: integer 
	Parameter add_c bound to: 1 - type: integer 
	Parameter add_d bound to: 1 - type: integer 
	Parameter use_const bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GBModule_mgc_muladd1' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:2402]
INFO: [Synth 8-6157] synthesizing module 'BLOCK_1R1W_RBW' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:2526]
	Parameter addr_width bound to: 12 - type: integer 
	Parameter data_width bound to: 128 - type: integer 
	Parameter depth bound to: 4096 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter suppress_sim_read_addr_range_errs bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BLOCK_1R1W_RBW' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:2526]
INFO: [Synth 8-6157] synthesizing module 'GBModule_GBCore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_62_12_128_4096_1_4096_128_1_gen' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:4470]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_GBCore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_62_12_128_4096_1_4096_128_1_gen' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:4470]
INFO: [Synth 8-6157] synthesizing module 'GBModule_GBCore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_63_12_128_4096_1_4096_128_1_gen' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:4431]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_GBCore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_63_12_128_4096_1_4096_128_1_gen' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:4431]
INFO: [Synth 8-6157] synthesizing module 'GBModule_GBCore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_64_12_128_4096_1_4096_128_1_gen' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:4392]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_GBCore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_64_12_128_4096_1_4096_128_1_gen' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:4392]
INFO: [Synth 8-6157] synthesizing module 'GBModule_GBCore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_65_12_128_4096_1_4096_128_1_gen' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:4353]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_GBCore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_65_12_128_4096_1_4096_128_1_gen' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:4353]
INFO: [Synth 8-6157] synthesizing module 'GBModule_GBCore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_66_12_128_4096_1_4096_128_1_gen' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:4314]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_GBCore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_66_12_128_4096_1_4096_128_1_gen' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:4314]
INFO: [Synth 8-6157] synthesizing module 'GBModule_GBCore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_67_12_128_4096_1_4096_128_1_gen' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:4275]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_GBCore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_67_12_128_4096_1_4096_128_1_gen' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:4275]
INFO: [Synth 8-6157] synthesizing module 'GBModule_GBCore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_68_12_128_4096_1_4096_128_1_gen' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:4236]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_GBCore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_68_12_128_4096_1_4096_128_1_gen' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:4236]
INFO: [Synth 8-6157] synthesizing module 'GBModule_GBCore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_69_12_128_4096_1_4096_128_1_gen' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:4197]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_GBCore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_69_12_128_4096_1_4096_128_1_gen' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:4197]
INFO: [Synth 8-6157] synthesizing module 'GBModule_GBCore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_70_12_128_4096_1_4096_128_1_gen' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:4158]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_GBCore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_70_12_128_4096_1_4096_128_1_gen' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:4158]
INFO: [Synth 8-6157] synthesizing module 'GBModule_GBCore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_71_12_128_4096_1_4096_128_1_gen' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:4119]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_GBCore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_71_12_128_4096_1_4096_128_1_gen' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:4119]
INFO: [Synth 8-6157] synthesizing module 'GBModule_GBCore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_72_12_128_4096_1_4096_128_1_gen' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:4080]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_GBCore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_72_12_128_4096_1_4096_128_1_gen' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:4080]
INFO: [Synth 8-6157] synthesizing module 'GBModule_GBCore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_73_12_128_4096_1_4096_128_1_gen' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:4041]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_GBCore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_73_12_128_4096_1_4096_128_1_gen' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:4041]
INFO: [Synth 8-6157] synthesizing module 'GBModule_GBCore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_74_12_128_4096_1_4096_128_1_gen' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:4002]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_GBCore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_74_12_128_4096_1_4096_128_1_gen' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:4002]
INFO: [Synth 8-6157] synthesizing module 'GBModule_GBCore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_75_12_128_4096_1_4096_128_1_gen' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:3963]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_GBCore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_75_12_128_4096_1_4096_128_1_gen' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:3963]
INFO: [Synth 8-6157] synthesizing module 'GBModule_GBCore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_76_12_128_4096_1_4096_128_1_gen' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:3924]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_GBCore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_76_12_128_4096_1_4096_128_1_gen' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:3924]
INFO: [Synth 8-6157] synthesizing module 'GBModule_GBCore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_77_12_128_4096_1_4096_128_1_gen' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:3885]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_GBCore_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_77_12_128_4096_1_4096_128_1_gen' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:3885]
INFO: [Synth 8-6157] synthesizing module 'GBModule_GBCore_GBCoreRun' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:7457]
INFO: [Synth 8-6157] synthesizing module 'GBModule_mgc_shift_l_v5' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1397]
	Parameter width_a bound to: 1 - type: integer 
	Parameter signd_a bound to: 0 - type: integer 
	Parameter width_s bound to: 4 - type: integer 
	Parameter width_z bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GBModule_mgc_shift_l_v5' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1397]
INFO: [Synth 8-6157] synthesizing module 'GBModule_GBCore_GBCoreRun_rva_in_large_PopNB_mioi' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:6619]
INFO: [Synth 8-6157] synthesizing module 'GBModule_Connections_InBlocking_RVSink_spec_Axi_rvaCfg_Write_Connections_SYN_PORT_PopNB' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:177]
INFO: [Synth 8-6157] synthesizing module 'GBModule_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_RVSink_spec_Axi_rvaCfg_Write_Connections_SYN_PORT_PopNB_core' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:85]
INFO: [Synth 8-6157] synthesizing module 'GBModule_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:21]
	Parameter rscid bound to: 1 - type: integer 
	Parameter width bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GBModule_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:21]
INFO: [Synth 8-6157] synthesizing module 'GBModule_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2__parameterized0' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:21]
	Parameter rscid bound to: 2 - type: integer 
	Parameter width bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GBModule_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2__parameterized0' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:21]
INFO: [Synth 8-6157] synthesizing module 'GBModule_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2__parameterized1' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:21]
	Parameter rscid bound to: 3 - type: integer 
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GBModule_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2__parameterized1' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:21]
INFO: [Synth 8-6157] synthesizing module 'GBModule_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2__parameterized2' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:21]
	Parameter rscid bound to: 4 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GBModule_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2__parameterized2' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:21]
INFO: [Synth 8-6157] synthesizing module 'GBModule_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2__parameterized3' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:21]
	Parameter rscid bound to: 6 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GBModule_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2__parameterized3' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:21]
INFO: [Synth 8-6157] synthesizing module 'GBModule_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:54]
	Parameter rscid bound to: 155 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GBModule_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:54]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_Connections_InBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Writecomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_RVSink_spec_Axi_rvaCfg_Write_Connections_SYN_PORT_PopNB_core' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:85]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_Connections_InBlocking_RVSink_spec_Axi_rvaCfg_Write_Connections_SYN_PORT_PopNB' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:177]
INFO: [Synth 8-6157] synthesizing module 'GBModule_GBCore_GBCoreRun_rva_in_large_PopNB_mioi_rva_in_large_PopNB_mio_wait_ctrl' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:5174]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_GBCore_GBCoreRun_rva_in_large_PopNB_mioi_rva_in_large_PopNB_mio_wait_ctrl' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:5174]
INFO: [Synth 8-6157] synthesizing module 'GBModule_GBCore_GBCoreRun_rva_in_large_PopNB_mioi_rva_in_large_PopNB_mio_wait_dp' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:5048]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_GBCore_GBCoreRun_rva_in_large_PopNB_mioi_rva_in_large_PopNB_mio_wait_dp' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:5048]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_GBCore_GBCoreRun_rva_in_large_PopNB_mioi' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:6619]
INFO: [Synth 8-6157] synthesizing module 'GBModule_GBCore_GBCoreRun_nmp_large_req_PopNB_mioi' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:6529]
INFO: [Synth 8-6157] synthesizing module 'GBModule_Connections_InBlocking_spec_GB_Large_DataReq_Connections_SYN_PORT_PopNB' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:2163]
INFO: [Synth 8-6157] synthesizing module 'GBModule_Connections_InBlockingless_spec_GB_Large_DataReqcomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_spec_GB_Large_DataReq_Connections_SYN_PORT_PopNB_core' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:2061]
INFO: [Synth 8-6157] synthesizing module 'GBModule_Connections_InBlockingless_spec_GB_Large_DataReqcomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1997]
	Parameter rscid bound to: 7 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GBModule_Connections_InBlockingless_spec_GB_Large_DataReqcomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1997]
INFO: [Synth 8-6157] synthesizing module 'GBModule_Connections_InBlockingless_spec_GB_Large_DataReqcomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2__parameterized0' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1997]
	Parameter rscid bound to: 8 - type: integer 
	Parameter width bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GBModule_Connections_InBlockingless_spec_GB_Large_DataReqcomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2__parameterized0' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1997]
INFO: [Synth 8-6157] synthesizing module 'GBModule_Connections_InBlockingless_spec_GB_Large_DataReqcomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2__parameterized1' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1997]
	Parameter rscid bound to: 9 - type: integer 
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GBModule_Connections_InBlockingless_spec_GB_Large_DataReqcomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2__parameterized1' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1997]
INFO: [Synth 8-6157] synthesizing module 'GBModule_Connections_InBlockingless_spec_GB_Large_DataReqcomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2__parameterized2' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1997]
	Parameter rscid bound to: 10 - type: integer 
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GBModule_Connections_InBlockingless_spec_GB_Large_DataReqcomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2__parameterized2' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1997]
INFO: [Synth 8-6157] synthesizing module 'GBModule_Connections_InBlockingless_spec_GB_Large_DataReqcomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2__parameterized3' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1997]
	Parameter rscid bound to: 11 - type: integer 
	Parameter width bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GBModule_Connections_InBlockingless_spec_GB_Large_DataReqcomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2__parameterized3' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1997]
INFO: [Synth 8-6157] synthesizing module 'GBModule_Connections_InBlockingless_spec_GB_Large_DataReqcomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2__parameterized4' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1997]
	Parameter rscid bound to: 13 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GBModule_Connections_InBlockingless_spec_GB_Large_DataReqcomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2__parameterized4' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1997]
INFO: [Synth 8-6157] synthesizing module 'GBModule_Connections_InBlockingless_spec_GB_Large_DataReqcomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:2030]
	Parameter rscid bound to: 154 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GBModule_Connections_InBlockingless_spec_GB_Large_DataReqcomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:2030]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_Connections_InBlockingless_spec_GB_Large_DataReqcomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_spec_GB_Large_DataReq_Connections_SYN_PORT_PopNB_core' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:2061]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_Connections_InBlocking_spec_GB_Large_DataReq_Connections_SYN_PORT_PopNB' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:2163]
INFO: [Synth 8-6157] synthesizing module 'GBModule_GBCore_GBCoreRun_nmp_large_req_PopNB_mioi_nmp_large_req_PopNB_mio_wait_ctrl' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:5022]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_GBCore_GBCoreRun_nmp_large_req_PopNB_mioi_nmp_large_req_PopNB_mio_wait_ctrl' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:5022]
INFO: [Synth 8-6157] synthesizing module 'GBModule_GBCore_GBCoreRun_nmp_large_req_PopNB_mioi_nmp_large_req_PopNB_mio_wait_dp' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:4842]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_GBCore_GBCoreRun_nmp_large_req_PopNB_mioi_nmp_large_req_PopNB_mio_wait_dp' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:4842]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_GBCore_GBCoreRun_nmp_large_req_PopNB_mioi' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:6529]
INFO: [Synth 8-6157] synthesizing module 'GBModule_GBCore_GBCoreRun_rva_out_large_Push_mioi' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:6462]
INFO: [Synth 8-6157] synthesizing module 'GBModule_Connections_OutBlocking_RVSink_spec_Axi_rvaCfg_Read_Connections_SYN_PORT_Push' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1012]
INFO: [Synth 8-6157] synthesizing module 'GBModule_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_Connections_OutBlocking_RVSink_spec_Axi_rvaCfg_Read_Connections_SYN_PORT_Push_core' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:930]
INFO: [Synth 8-6157] synthesizing module 'GBModule_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:870]
	Parameter rscid bound to: 15 - type: integer 
	Parameter width bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GBModule_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:870]
INFO: [Synth 8-6157] synthesizing module 'GBModule_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1__parameterized0' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:870]
	Parameter rscid bound to: 153 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GBModule_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1__parameterized0' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:870]
INFO: [Synth 8-6157] synthesizing module 'GBModule_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:903]
	Parameter rscid bound to: 160 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GBModule_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:903]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_Connections_OutBlockingless_RVSinkless_spec_Axi_rvaCfggreater_Readcomma_Connections_SYN_PORTgreater_Push_Connections_OutBlocking_RVSink_spec_Axi_rvaCfg_Read_Connections_SYN_PORT_Push_core' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:930]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_Connections_OutBlocking_RVSink_spec_Axi_rvaCfg_Read_Connections_SYN_PORT_Push' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1012]
INFO: [Synth 8-6157] synthesizing module 'GBModule_GBCore_GBCoreRun_rva_out_large_Push_mioi_rva_out_large_Push_mio_wait_ctrl' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:4812]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_GBCore_GBCoreRun_rva_out_large_Push_mioi_rva_out_large_Push_mio_wait_ctrl' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:4812]
INFO: [Synth 8-6157] synthesizing module 'GBModule_GBCore_GBCoreRun_rva_out_large_Push_mioi_rva_out_large_Push_mio_wait_dp' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:4777]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_GBCore_GBCoreRun_rva_out_large_Push_mioi_rva_out_large_Push_mio_wait_dp' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:4777]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_GBCore_GBCoreRun_rva_out_large_Push_mioi' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:6462]
INFO: [Synth 8-6157] synthesizing module 'GBModule_GBCore_GBCoreRun_nmp_large_rsp_Push_mioi' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:6395]
INFO: [Synth 8-6157] synthesizing module 'GBModule_Connections_OutBlocking_spec_GB_Large_DataRsp_1U_Connections_SYN_PORT_Push' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:2366]
INFO: [Synth 8-6157] synthesizing module 'GBModule_Connections_OutBlockingless_spec_GB_Large_DataRspless_1Ugreater_comma_Connections_SYN_PORTgreater_Push_Connections_OutBlocking_spec_GB_Large_DataRsp_1U_Connections_SYN_PORT_Push_core' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:2284]
INFO: [Synth 8-6157] synthesizing module 'GBModule_Connections_OutBlockingless_spec_GB_Large_DataRspless_1Ugreater_comma_Connections_SYN_PORTgreater_Push_ccs_in_v1' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:2224]
	Parameter rscid bound to: 16 - type: integer 
	Parameter width bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GBModule_Connections_OutBlockingless_spec_GB_Large_DataRspless_1Ugreater_comma_Connections_SYN_PORTgreater_Push_ccs_in_v1' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:2224]
INFO: [Synth 8-6157] synthesizing module 'GBModule_Connections_OutBlockingless_spec_GB_Large_DataRspless_1Ugreater_comma_Connections_SYN_PORTgreater_Push_ccs_in_v1__parameterized0' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:2224]
	Parameter rscid bound to: 152 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GBModule_Connections_OutBlockingless_spec_GB_Large_DataRspless_1Ugreater_comma_Connections_SYN_PORTgreater_Push_ccs_in_v1__parameterized0' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:2224]
INFO: [Synth 8-6157] synthesizing module 'GBModule_Connections_OutBlockingless_spec_GB_Large_DataRspless_1Ugreater_comma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:2257]
	Parameter rscid bound to: 159 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GBModule_Connections_OutBlockingless_spec_GB_Large_DataRspless_1Ugreater_comma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:2257]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_Connections_OutBlockingless_spec_GB_Large_DataRspless_1Ugreater_comma_Connections_SYN_PORTgreater_Push_Connections_OutBlocking_spec_GB_Large_DataRsp_1U_Connections_SYN_PORT_Push_core' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:2284]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_Connections_OutBlocking_spec_GB_Large_DataRsp_1U_Connections_SYN_PORT_Push' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:2366]
INFO: [Synth 8-6157] synthesizing module 'GBModule_GBCore_GBCoreRun_nmp_large_rsp_Push_mioi_nmp_large_rsp_Push_mio_wait_ctrl' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:4747]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_GBCore_GBCoreRun_nmp_large_rsp_Push_mioi_nmp_large_rsp_Push_mio_wait_ctrl' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:4747]
INFO: [Synth 8-6157] synthesizing module 'GBModule_GBCore_GBCoreRun_nmp_large_rsp_Push_mioi_nmp_large_rsp_Push_mio_wait_dp' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:4712]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_GBCore_GBCoreRun_nmp_large_rsp_Push_mioi_nmp_large_rsp_Push_mio_wait_dp' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:4712]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_GBCore_GBCoreRun_nmp_large_rsp_Push_mioi' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:6395]
INFO: [Synth 8-6157] synthesizing module 'GBModule_GBCore_GBCoreRun_wait_dp' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:4594]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_GBCore_GBCoreRun_wait_dp' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:4594]
INFO: [Synth 8-6157] synthesizing module 'GBModule_GBCore_GBCoreRun_staller' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:4561]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_GBCore_GBCoreRun_staller' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:4561]
INFO: [Synth 8-6157] synthesizing module 'GBModule_GBCore_GBCoreRun_GBCoreRun_fsm' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:4510]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_GBCore_GBCoreRun_GBCoreRun_fsm' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:4510]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_GBCore_GBCoreRun' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:7457]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_GBCore' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:42944]
INFO: [Synth 8-6157] synthesizing module 'GBModule_NMP' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:43845]
INFO: [Synth 8-6157] synthesizing module 'GBModule_mgc_mul_pipe' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1823]
	Parameter width_a bound to: 32 - type: integer 
	Parameter signd_a bound to: 0 - type: integer 
	Parameter width_b bound to: 40 - type: integer 
	Parameter signd_b bound to: 1 - type: integer 
	Parameter width_z bound to: 56 - type: integer 
	Parameter clock_edge bound to: 1 - type: integer 
	Parameter enable_active bound to: 1 - type: integer 
	Parameter a_rst_active bound to: 0 - type: integer 
	Parameter s_rst_active bound to: 0 - type: integer 
	Parameter stages bound to: 3 - type: integer 
	Parameter n_inreg bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GBModule_mgc_mul_pipe' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1823]
INFO: [Synth 8-6157] synthesizing module 'GBModule_mgc_mul_pipe__parameterized0' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1823]
	Parameter width_a bound to: 15 - type: integer 
	Parameter signd_a bound to: 0 - type: integer 
	Parameter width_b bound to: 28 - type: integer 
	Parameter signd_b bound to: 1 - type: integer 
	Parameter width_z bound to: 43 - type: integer 
	Parameter clock_edge bound to: 1 - type: integer 
	Parameter enable_active bound to: 1 - type: integer 
	Parameter a_rst_active bound to: 0 - type: integer 
	Parameter s_rst_active bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter n_inreg bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GBModule_mgc_mul_pipe__parameterized0' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1823]
INFO: [Synth 8-6157] synthesizing module 'GBModule_mgc_mul_pipe__parameterized1' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1823]
	Parameter width_a bound to: 27 - type: integer 
	Parameter signd_a bound to: 1 - type: integer 
	Parameter width_b bound to: 40 - type: integer 
	Parameter signd_b bound to: 1 - type: integer 
	Parameter width_z bound to: 56 - type: integer 
	Parameter clock_edge bound to: 1 - type: integer 
	Parameter enable_active bound to: 1 - type: integer 
	Parameter a_rst_active bound to: 0 - type: integer 
	Parameter s_rst_active bound to: 0 - type: integer 
	Parameter stages bound to: 3 - type: integer 
	Parameter n_inreg bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GBModule_mgc_mul_pipe__parameterized1' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1823]
INFO: [Synth 8-6157] synthesizing module 'GBModule_mgc_mul_pipe__parameterized2' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1823]
	Parameter width_a bound to: 27 - type: integer 
	Parameter signd_a bound to: 1 - type: integer 
	Parameter width_b bound to: 27 - type: integer 
	Parameter signd_b bound to: 1 - type: integer 
	Parameter width_z bound to: 54 - type: integer 
	Parameter clock_edge bound to: 1 - type: integer 
	Parameter enable_active bound to: 1 - type: integer 
	Parameter a_rst_active bound to: 0 - type: integer 
	Parameter s_rst_active bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter n_inreg bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GBModule_mgc_mul_pipe__parameterized2' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1823]
INFO: [Synth 8-6157] synthesizing module 'GBModule_NMP_NMPRun' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:13961]
INFO: [Synth 8-6157] synthesizing module 'GBModule_mgc_shift_br_v5' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1230]
	Parameter width_a bound to: 26 - type: integer 
	Parameter signd_a bound to: 1 - type: integer 
	Parameter width_s bound to: 7 - type: integer 
	Parameter width_z bound to: 40 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GBModule_mgc_shift_br_v5' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1230]
INFO: [Synth 8-6157] synthesizing module 'GBModule_mgc_shift_br_v5__parameterized0' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1230]
	Parameter width_a bound to: 25 - type: integer 
	Parameter signd_a bound to: 0 - type: integer 
	Parameter width_s bound to: 7 - type: integer 
	Parameter width_z bound to: 40 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GBModule_mgc_shift_br_v5__parameterized0' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1230]
INFO: [Synth 8-6157] synthesizing module 'GBModule_mgc_shift_bl_v5' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1307]
	Parameter width_a bound to: 22 - type: integer 
	Parameter signd_a bound to: 1 - type: integer 
	Parameter width_s bound to: 5 - type: integer 
	Parameter width_z bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GBModule_mgc_shift_bl_v5' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1307]
INFO: [Synth 8-6157] synthesizing module 'GBModule_mgc_shift_bl_v5__parameterized0' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1307]
	Parameter width_a bound to: 25 - type: integer 
	Parameter signd_a bound to: 0 - type: integer 
	Parameter width_s bound to: 6 - type: integer 
	Parameter width_z bound to: 40 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GBModule_mgc_shift_bl_v5__parameterized0' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1307]
INFO: [Synth 8-6157] synthesizing module 'GBModule_mgc_shift_bl_v5__parameterized1' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1307]
	Parameter width_a bound to: 21 - type: integer 
	Parameter signd_a bound to: 0 - type: integer 
	Parameter width_s bound to: 9 - type: integer 
	Parameter width_z bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GBModule_mgc_shift_bl_v5__parameterized1' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1307]
INFO: [Synth 8-6157] synthesizing module 'GBModule_mgc_shift_l_v5__parameterized0' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1397]
	Parameter width_a bound to: 32 - type: integer 
	Parameter signd_a bound to: 0 - type: integer 
	Parameter width_s bound to: 5 - type: integer 
	Parameter width_z bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GBModule_mgc_shift_l_v5__parameterized0' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1397]
INFO: [Synth 8-6157] synthesizing module 'GBModule_leading_sign_32_1_1_0' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1462]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_leading_sign_32_1_1_0' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1462]
INFO: [Synth 8-6157] synthesizing module 'GBModule_mgc_shift_l_v5__parameterized1' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1397]
	Parameter width_a bound to: 37 - type: integer 
	Parameter signd_a bound to: 0 - type: integer 
	Parameter width_s bound to: 6 - type: integer 
	Parameter width_z bound to: 39 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GBModule_mgc_shift_l_v5__parameterized1' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1397]
INFO: [Synth 8-6157] synthesizing module 'GBModule_leading_sign_40_0' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1643]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_leading_sign_40_0' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1643]
INFO: [Synth 8-6157] synthesizing module 'GBModule_mgc_shift_l_v5__parameterized2' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1397]
	Parameter width_a bound to: 39 - type: integer 
	Parameter signd_a bound to: 0 - type: integer 
	Parameter width_s bound to: 6 - type: integer 
	Parameter width_z bound to: 39 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GBModule_mgc_shift_l_v5__parameterized2' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1397]
INFO: [Synth 8-6157] synthesizing module 'GBModule_NMP_NMPRun_rva_in_PopNB_mioi' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:7044]
INFO: [Synth 8-6157] synthesizing module 'GBModule_NMP_NMPRun_rva_in_PopNB_mioi_rva_in_PopNB_mio_wait_ctrl' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:5929]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_NMP_NMPRun_rva_in_PopNB_mioi_rva_in_PopNB_mio_wait_ctrl' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:5929]
INFO: [Synth 8-6157] synthesizing module 'GBModule_NMP_NMPRun_rva_in_PopNB_mioi_rva_in_PopNB_mio_wait_dp' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:5734]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_NMP_NMPRun_rva_in_PopNB_mioi_rva_in_PopNB_mio_wait_dp' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:5734]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_NMP_NMPRun_rva_in_PopNB_mioi' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:7044]
INFO: [Synth 8-6157] synthesizing module 'GBModule_NMP_NMPRun_large_req_Push_mioi' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:6969]
INFO: [Synth 8-6157] synthesizing module 'GBModule_Connections_OutBlocking_spec_GB_Large_DataReq_Connections_SYN_PORT_Push' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:451]
INFO: [Synth 8-6157] synthesizing module 'GBModule_Connections_OutBlockingless_spec_GB_Large_DataReqcomma_Connections_SYN_PORTgreater_Push_Connections_OutBlocking_spec_GB_Large_DataReq_Connections_SYN_PORT_Push_core' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:296]
INFO: [Synth 8-6157] synthesizing module 'GBModule_Connections_OutBlockingless_spec_GB_Large_DataReqcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:236]
	Parameter rscid bound to: 92 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GBModule_Connections_OutBlockingless_spec_GB_Large_DataReqcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:236]
INFO: [Synth 8-6157] synthesizing module 'GBModule_Connections_OutBlockingless_spec_GB_Large_DataReqcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1__parameterized0' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:236]
	Parameter rscid bound to: 93 - type: integer 
	Parameter width bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GBModule_Connections_OutBlockingless_spec_GB_Large_DataReqcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1__parameterized0' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:236]
INFO: [Synth 8-6157] synthesizing module 'GBModule_Connections_OutBlockingless_spec_GB_Large_DataReqcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1__parameterized1' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:236]
	Parameter rscid bound to: 94 - type: integer 
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GBModule_Connections_OutBlockingless_spec_GB_Large_DataReqcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1__parameterized1' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:236]
INFO: [Synth 8-6157] synthesizing module 'GBModule_Connections_OutBlockingless_spec_GB_Large_DataReqcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1__parameterized2' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:236]
	Parameter rscid bound to: 95 - type: integer 
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GBModule_Connections_OutBlockingless_spec_GB_Large_DataReqcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1__parameterized2' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:236]
INFO: [Synth 8-6157] synthesizing module 'GBModule_Connections_OutBlockingless_spec_GB_Large_DataReqcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1__parameterized3' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:236]
	Parameter rscid bound to: 96 - type: integer 
	Parameter width bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GBModule_Connections_OutBlockingless_spec_GB_Large_DataReqcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1__parameterized3' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:236]
INFO: [Synth 8-6157] synthesizing module 'GBModule_Connections_OutBlockingless_spec_GB_Large_DataReqcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1__parameterized4' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:236]
	Parameter rscid bound to: 151 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GBModule_Connections_OutBlockingless_spec_GB_Large_DataReqcomma_Connections_SYN_PORTgreater_Push_ccs_in_v1__parameterized4' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:236]
INFO: [Synth 8-6157] synthesizing module 'GBModule_Connections_OutBlockingless_spec_GB_Large_DataReqcomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:269]
	Parameter rscid bound to: 158 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GBModule_Connections_OutBlockingless_spec_GB_Large_DataReqcomma_Connections_SYN_PORTgreater_Push_ccs_sync_out_vld_v1' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:269]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_Connections_OutBlockingless_spec_GB_Large_DataReqcomma_Connections_SYN_PORTgreater_Push_Connections_OutBlocking_spec_GB_Large_DataReq_Connections_SYN_PORT_Push_core' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:296]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_Connections_OutBlocking_spec_GB_Large_DataReq_Connections_SYN_PORT_Push' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:451]
INFO: [Synth 8-6157] synthesizing module 'GBModule_NMP_NMPRun_large_req_Push_mioi_large_req_Push_mio_wait_ctrl' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:5706]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_NMP_NMPRun_large_req_Push_mioi_large_req_Push_mio_wait_ctrl' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:5706]
INFO: [Synth 8-6157] synthesizing module 'GBModule_NMP_NMPRun_large_req_Push_mioi_large_req_Push_mio_wait_dp' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:5672]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_NMP_NMPRun_large_req_Push_mioi_large_req_Push_mio_wait_dp' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:5672]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_NMP_NMPRun_large_req_Push_mioi' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:6969]
INFO: [Synth 8-6157] synthesizing module 'GBModule_NMP_NMPRun_start_PopNB_mioi' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:6904]
INFO: [Synth 8-6157] synthesizing module 'GBModule_Connections_InBlocking_bool_Connections_SYN_PORT_PopNB' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:639]
INFO: [Synth 8-6157] synthesizing module 'GBModule_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_bool_Connections_SYN_PORT_PopNB_core' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:576]
INFO: [Synth 8-6157] synthesizing module 'GBModule_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2' [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:512]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter rscid bound to: 98 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GBModule_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:512]
	Parameter rscid bound to: 100 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GBModule_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_mgc_out_dreg_v2__parameterized0' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:512]
	Parameter rscid bound to: 150 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GBModule_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_ccs_in_v1' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:545]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_Connections_InBlockingless_boolcomma_Connections_SYN_PORTgreater_PopNB_Connections_InBlocking_bool_Connections_SYN_PORT_PopNB_core' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:576]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_Connections_InBlocking_bool_Connections_SYN_PORT_PopNB' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:639]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_NMP_NMPRun_start_PopNB_mioi_start_PopNB_mio_wait_ctrl' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:5647]
INFO: [Synth 8-6155] done synthesizing module 'GBModule_NMP_NMPRun_start_PopNB_mioi_start_PopNB_mio_wait_dp' (0#1) [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:5576]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter rscid bound to: 101 - type: integer 
	Parameter width bound to: 128 - type: integer 
	Parameter rscid bound to: 103 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter rscid bound to: 149 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter rscid bound to: 148 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter rscid bound to: 157 - type: integer 
	Parameter rscid bound to: 126 - type: integer 
	Parameter width bound to: 128 - type: integer 
	Parameter rscid bound to: 127 - type: integer 
	Parameter width bound to: 24 - type: integer 
	Parameter rscid bound to: 128 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter rscid bound to: 129 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter rscid bound to: 147 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter rscid bound to: 156 - type: integer 
	Parameter rscid bound to: 130 - type: integer 
	Parameter width bound to: 128 - type: integer 
	Parameter rscid bound to: 131 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter rscid bound to: 146 - type: integer 
	Parameter width bound to: 1 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'axb_reg' and it is trimmed from '26' to '16' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:2482]
WARNING: [Synth 8-3936] Found unconnected internal register 'bd_reg' and it is trimmed from '17' to '16' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:2475]
WARNING: [Synth 8-3936] Found unconnected internal register 'bb_reg' and it is trimmed from '17' to '16' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:2453]
WARNING: [Synth 8-3848] Net cl_sh_pcim_bready in module/entity design_top does not have driver. [/home/ubuntu/aws-fpga/hdk/common/shell_stable/design/interfaces/cl_ports.vh:86]
WARNING: [Synth 8-3917] design design_top has port cl_sh_flr_done driven by constant 1
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[31] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[30] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[29] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[28] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[27] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[26] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[25] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[24] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[23] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[22] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[21] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[20] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[19] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[18] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[17] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[16] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[15] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[14] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[13] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[12] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[11] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[10] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[9] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[8] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[7] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[6] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[5] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[4] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[3] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[2] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[1] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status0[0] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[31] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[30] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[29] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[28] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[27] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[26] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[25] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[24] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[23] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[22] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[21] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[20] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[19] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[18] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[17] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[16] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[15] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[14] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[13] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[12] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[11] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[10] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[9] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[8] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[7] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[6] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[5] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[4] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[3] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[2] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[1] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status1[0] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[31] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[30] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[29] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[28] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[27] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[26] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[25] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[24] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[23] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[22] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[21] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[20] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[19] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[18] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[17] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[16] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[15] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[14] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[13] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[12] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[11] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[10] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[9] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[8] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[7] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[6] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[5] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[4] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[3] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[2] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[1] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_status2[0] driven by constant 0
WARNING: [Synth 8-3917] design design_top has port cl_sh_id0[31] driven by constant 1
WARNING: [Synth 8-3917] design design_top has port cl_sh_id0[30] driven by constant 1
WARNING: [Synth 8-3917] design design_top has port cl_sh_id0[29] driven by constant 1
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_awready in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_wready in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_bid[15] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_bid[14] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_bid[13] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_bid[12] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_bid[11] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_bid[10] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_bid[9] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_bid[8] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_bid[7] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_bid[6] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_bid[5] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_bid[4] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_bid[3] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_bid[2] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_bid[1] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_bid[0] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_bresp[1] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_bresp[0] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_bvalid in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_arready in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rid[15] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rid[14] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rid[13] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rid[12] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rid[11] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rid[10] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rid[9] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rid[8] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rid[7] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rid[6] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rid[5] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rid[4] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rid[3] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rid[2] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rid[1] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rid[0] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[511] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[510] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[509] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[508] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[507] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[506] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[505] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[504] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[503] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[502] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[501] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[500] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[499] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[498] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[497] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[496] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[495] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[494] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[493] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[492] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[491] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[490] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[489] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[488] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[487] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[486] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[485] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[484] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[483] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[482] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[481] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[480] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[479] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[478] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[477] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[476] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[475] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[474] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[473] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[472] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[471] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[470] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[469] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[468] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[467] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[466] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[465] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[464] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[463] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[462] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[461] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[460] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[459] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[458] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[457] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[456] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[455] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[454] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[453] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[452] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[451] in module sh_ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_sh_ddr_axi_rdata[450] in module sh_ddr is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3428.941 ; gain = 691.219 ; free physical = 249116 ; free virtual = 262096
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3428.941 ; gain = 691.219 ; free physical = 249116 ; free virtual = 262096
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3428.941 ; gain = 691.219 ; free physical = 249116 ; free virtual = 262096
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3436.941 ; gain = 0.000 ; free physical = 249116 ; free virtual = 262095
INFO: [Netlist 29-17] Analyzing 91 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ubuntu/cs217-lab-3/design_top/build/constraints/generated_cl_clocks_aws.xdc]
Finished Parsing XDC File [/home/ubuntu/cs217-lab-3/design_top/build/constraints/generated_cl_clocks_aws.xdc]
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_mmcm_a'. The XDC file /home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/clk_mmcm_a/clk_mmcm_a_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_mmcm_a'. The XDC file /home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/clk_mmcm_a/clk_mmcm_a.xdc will not be read for any cell of this module.
Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_pins.xdc]
Finished Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_mmcm_a'. The XDC file /home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/clk_mmcm_a/clk_mmcm_a_late.xdc will not be read for any cell of this module.
Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/axi_register_slice_light_clocks.xdc] for cell 'AXIL_OCL_REG_SLC_BOT_SLR/inst'
Finished Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/axi_register_slice_light_clocks.xdc] for cell 'AXIL_OCL_REG_SLC_BOT_SLR/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/axi_register_slice_light_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_ddr_timing_aws.xdc]
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells -hierarchical -filter { NAME =~ *ram_reg*}] -filter {REF_PIN_NAME == CLK}'. [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_ddr_timing_aws.xdc:26]
WARNING: [Vivado 12-508] No pins matched '*'. [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_ddr_timing_aws.xdc:30]
Finished Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_ddr_timing_aws.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_ddr_timing_aws.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/ubuntu/cs217-lab-3/design_top/build/constraints/cl_synth_user.xdc]
Finished Parsing XDC File [/home/ubuntu/cs217-lab-3/design_top/build/constraints/cl_synth_user.xdc]
Parsing XDC File [/home/ubuntu/cs217-lab-3/design_top/build/constraints/cl_timing_user.xdc]
Finished Parsing XDC File [/home/ubuntu/cs217-lab-3/design_top/build/constraints/cl_timing_user.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3786.977 ; gain = 0.000 ; free physical = 248884 ; free virtual = 261906
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 91 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 18 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3786.977 ; gain = 0.000 ; free physical = 248883 ; free virtual = 261906
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 3786.977 ; gain = 1049.254 ; free physical = 248876 ; free virtual = 261899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu47p-fsvh2892-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 3794.980 ; gain = 1057.258 ; free physical = 248876 ; free virtual = 261899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for AXIL_OCL_REG_SLC_BOT_SLR. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for AXIL_OCL_REG_SLC_BOT_SLR/inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 3794.980 ; gain = 1057.258 ; free physical = 248876 ; free virtual = 261899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 3794.980 ; gain = 1057.258 ; free physical = 248873 ; free virtual = 261901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   40 Bit       Adders := 1     
	  16 Input   40 Bit       Adders := 1     
	   2 Input   37 Bit       Adders := 1     
	   6 Input   36 Bit       Adders := 1     
	   3 Input   34 Bit       Adders := 4     
	   2 Input   33 Bit       Adders := 2     
	   3 Input   28 Bit       Adders := 16    
	   2 Input   21 Bit       Adders := 1     
	   3 Input   18 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 18    
	   3 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 34    
	   3 Input    5 Bit       Adders := 32    
	   2 Input    5 Bit       Adders := 112   
	   2 Input    4 Bit       Adders := 96    
	   2 Input    2 Bit       Adders := 4     
	   3 Input    2 Bit       Adders := 2     
	   3 Input    1 Bit       Adders := 4     
+---XORs : 
	   2 Input     31 Bit         XORs := 32    
	   2 Input      2 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	              169 Bit    Registers := 2     
	              128 Bit    Registers := 31    
	               56 Bit    Registers := 64    
	               48 Bit    Registers := 16    
	               42 Bit    Registers := 3     
	               40 Bit    Registers := 37    
	               39 Bit    Registers := 2     
	               36 Bit    Registers := 8     
	               35 Bit    Registers := 3     
	               34 Bit    Registers := 5     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 135   
	               28 Bit    Registers := 32    
	               27 Bit    Registers := 245   
	               26 Bit    Registers := 5     
	               24 Bit    Registers := 3     
	               20 Bit    Registers := 3     
	               18 Bit    Registers := 16    
	               16 Bit    Registers := 62    
	               15 Bit    Registers := 16    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 28    
	                9 Bit    Registers := 43    
	                8 Bit    Registers := 181   
	                7 Bit    Registers := 42    
	                6 Bit    Registers := 38    
	                5 Bit    Registers := 64    
	                4 Bit    Registers := 102   
	                3 Bit    Registers := 68    
	                2 Bit    Registers := 154   
	                1 Bit    Registers := 1789  
+---Multipliers : 
	              33x40  Multipliers := 16    
	              27x40  Multipliers := 16    
+---RAMs : 
	             512K Bit	(4096 X 128 bit)          RAMs := 16    
+---Muxes : 
	   2 Input  128 Bit        Muxes := 7     
	   2 Input   42 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 15    
	   2 Input   39 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 4     
	   2 Input   35 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 85    
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 86    
	   2 Input   26 Bit        Muxes := 16    
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 18    
	   2 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   8 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 397   
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 3     
	   4 Input    7 Bit        Muxes := 10    
	   2 Input    6 Bit        Muxes := 7     
	   2 Input    5 Bit        Muxes := 128   
	   4 Input    5 Bit        Muxes := 16    
	   2 Input    4 Bit        Muxes := 215   
	   2 Input    3 Bit        Muxes := 8     
	   4 Input    3 Bit        Muxes := 14    
	   2 Input    2 Bit        Muxes := 109   
	   2 Input    1 Bit        Muxes := 399   
	   3 Input    1 Bit        Muxes := 4     
	   7 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP nl_ac_math_ac_reciprocal_pwl_AC_TRN_40_16_true_AC_TRN_AC_WRAP_40_16_true_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_reciprocal_pwl_AC_TRN_40_16_true_AC_TRN_AC_WRAP_40_16_true_AC_TRN_AC_WRAP_output_pwl_mul_psp_sva_mx0w0, operation Mode is: A*B.
DSP Report: operator nl_ac_math_ac_reciprocal_pwl_AC_TRN_40_16_true_AC_TRN_AC_WRAP_40_16_true_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_reciprocal_pwl_AC_TRN_40_16_true_AC_TRN_AC_WRAP_40_16_true_AC_TRN_AC_WRAP_output_pwl_mul_psp_sva_mx0w0 is absorbed into DSP nl_ac_math_ac_reciprocal_pwl_AC_TRN_40_16_true_AC_TRN_AC_WRAP_40_16_true_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_reciprocal_pwl_AC_TRN_40_16_true_AC_TRN_AC_WRAP_40_16_true_AC_TRN_AC_WRAP_output_pwl_mul_psp_sva_mx0w0.
DSP Report: Generating DSP ac_math_ac_sqrt_pwl_AC_TRN_40_16_AC_TRN_AC_WRAP_40_16_AC_TRN_AC_WRAP_normalized_output_ac_math_ac_sqrt_pwl_AC_TRN_40_16_AC_TRN_AC_WRAP_40_16_AC_TRN_AC_WRAP_normalized_output_mul_psp_sva_10, operation Mode is: A*B.
DSP Report: operator ac_math_ac_sqrt_pwl_AC_TRN_40_16_AC_TRN_AC_WRAP_40_16_AC_TRN_AC_WRAP_normalized_output_ac_math_ac_sqrt_pwl_AC_TRN_40_16_AC_TRN_AC_WRAP_40_16_AC_TRN_AC_WRAP_normalized_output_mul_psp_sva_10 is absorbed into DSP ac_math_ac_sqrt_pwl_AC_TRN_40_16_AC_TRN_AC_WRAP_40_16_AC_TRN_AC_WRAP_normalized_output_ac_math_ac_sqrt_pwl_AC_TRN_40_16_AC_TRN_AC_WRAP_40_16_AC_TRN_AC_WRAP_normalized_output_mul_psp_sva_10.
DSP Report: Generating DSP nl_ac_math_ac_sqrt_pwl_AC_TRN_40_16_AC_TRN_AC_WRAP_40_16_AC_TRN_AC_WRAP_normalized_output_temp_mul_nl, operation Mode is: A*(B:0x16a1).
DSP Report: operator nl_ac_math_ac_sqrt_pwl_AC_TRN_40_16_AC_TRN_AC_WRAP_40_16_AC_TRN_AC_WRAP_normalized_output_temp_mul_nl is absorbed into DSP nl_ac_math_ac_sqrt_pwl_AC_TRN_40_16_AC_TRN_AC_WRAP_40_16_AC_TRN_AC_WRAP_normalized_output_temp_mul_nl.
DSP Report: Generating DSP nl_ac_math_ac_reciprocal_pwl_AC_TRN_40_16_false_AC_TRN_AC_WRAP_40_16_true_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_reciprocal_pwl_AC_TRN_40_16_false_AC_TRN_AC_WRAP_40_16_true_AC_TRN_AC_WRAP_output_pwl_mul_psp_sva_1, operation Mode is: A*B.
DSP Report: operator nl_ac_math_ac_reciprocal_pwl_AC_TRN_40_16_false_AC_TRN_AC_WRAP_40_16_true_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_reciprocal_pwl_AC_TRN_40_16_false_AC_TRN_AC_WRAP_40_16_true_AC_TRN_AC_WRAP_output_pwl_mul_psp_sva_1 is absorbed into DSP nl_ac_math_ac_reciprocal_pwl_AC_TRN_40_16_false_AC_TRN_AC_WRAP_40_16_true_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_reciprocal_pwl_AC_TRN_40_16_false_AC_TRN_AC_WRAP_40_16_true_AC_TRN_AC_WRAP_output_pwl_mul_psp_sva_1.
DSP Report: Generating DSP ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_2_sva_1, operation Mode is: A*B.
DSP Report: operator ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_2_sva_1 is absorbed into DSP ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_2_sva_1.
DSP Report: Generating DSP ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_3_sva_1, operation Mode is: A*B.
DSP Report: operator ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_3_sva_1 is absorbed into DSP ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_3_sva_1.
DSP Report: Generating DSP ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_4_sva_1, operation Mode is: A*B.
DSP Report: operator ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_4_sva_1 is absorbed into DSP ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_4_sva_1.
DSP Report: Generating DSP ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_5_sva_1, operation Mode is: A*B.
DSP Report: operator ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_5_sva_1 is absorbed into DSP ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_5_sva_1.
DSP Report: Generating DSP ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_6_sva_1, operation Mode is: A*B.
DSP Report: operator ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_6_sva_1 is absorbed into DSP ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_6_sva_1.
DSP Report: Generating DSP ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_7_sva_1, operation Mode is: A*B.
DSP Report: operator ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_7_sva_1 is absorbed into DSP ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_7_sva_1.
DSP Report: Generating DSP ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_8_sva_1, operation Mode is: A*B.
DSP Report: operator ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_8_sva_1 is absorbed into DSP ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_8_sva_1.
DSP Report: Generating DSP ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_9_sva_1, operation Mode is: A*B.
DSP Report: operator ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_9_sva_1 is absorbed into DSP ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_9_sva_1.
DSP Report: Generating DSP ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_10_sva_1, operation Mode is: A*B.
DSP Report: operator ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_10_sva_1 is absorbed into DSP ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_10_sva_1.
DSP Report: Generating DSP ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_11_sva_1, operation Mode is: A*B.
DSP Report: operator ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_11_sva_1 is absorbed into DSP ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_11_sva_1.
DSP Report: Generating DSP ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_12_sva_1, operation Mode is: A*B.
DSP Report: operator ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_12_sva_1 is absorbed into DSP ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_12_sva_1.
DSP Report: Generating DSP ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_13_sva_1, operation Mode is: A*B.
DSP Report: operator ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_13_sva_1 is absorbed into DSP ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_13_sva_1.
DSP Report: Generating DSP ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_14_sva_1, operation Mode is: A*B.
DSP Report: operator ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_14_sva_1 is absorbed into DSP ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_14_sva_1.
DSP Report: Generating DSP ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_15_sva_1, operation Mode is: A*B.
DSP Report: operator ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_15_sva_1 is absorbed into DSP ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_15_sva_1.
DSP Report: Generating DSP ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_sva_1, operation Mode is: A*B.
DSP Report: operator ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_sva_1 is absorbed into DSP ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_sva_1.
DSP Report: Generating DSP ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_1_sva_1, operation Mode is: A*B.
DSP Report: operator ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_1_sva_1 is absorbed into DSP ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_1_sva_1.
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_15/POS_EDGE1.B2.b_reg_reg[0]' and it is trimmed from '28' to '1' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1899]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_14/POS_EDGE1.B2.b_reg_reg[0]' and it is trimmed from '28' to '1' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1899]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_13/POS_EDGE1.B2.b_reg_reg[0]' and it is trimmed from '28' to '1' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1899]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_12/POS_EDGE1.B2.b_reg_reg[0]' and it is trimmed from '28' to '1' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1899]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_11/POS_EDGE1.B2.b_reg_reg[0]' and it is trimmed from '28' to '1' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1899]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_10/POS_EDGE1.B2.b_reg_reg[0]' and it is trimmed from '28' to '1' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1899]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_9/POS_EDGE1.B2.b_reg_reg[0]' and it is trimmed from '28' to '1' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1899]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_8/POS_EDGE1.B2.b_reg_reg[0]' and it is trimmed from '28' to '1' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1899]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_7/POS_EDGE1.B2.b_reg_reg[0]' and it is trimmed from '28' to '1' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1899]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_6/POS_EDGE1.B2.b_reg_reg[0]' and it is trimmed from '28' to '1' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1899]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_5/POS_EDGE1.B2.b_reg_reg[0]' and it is trimmed from '28' to '1' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1899]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_4/POS_EDGE1.B2.b_reg_reg[0]' and it is trimmed from '28' to '1' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1899]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_3/POS_EDGE1.B2.b_reg_reg[0]' and it is trimmed from '28' to '1' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1899]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_2/POS_EDGE1.B2.b_reg_reg[0]' and it is trimmed from '28' to '1' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1899]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_1/POS_EDGE1.B2.b_reg_reg[0]' and it is trimmed from '28' to '1' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1899]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp/POS_EDGE1.B2.b_reg_reg[0]' and it is trimmed from '28' to '1' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1899]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '43' to '42' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_1/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '43' to '42' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_2/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '43' to '42' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_3/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '43' to '42' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_4/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '43' to '42' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_5/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '43' to '42' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_6/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '43' to '42' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_7/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '43' to '42' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_8/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '43' to '42' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_9/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '43' to '42' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_10/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '43' to '42' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_11/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '43' to '42' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_12/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '43' to '42' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_13/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '43' to '42' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_14/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '43' to '42' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_15/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '43' to '42' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '48' to '37' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '48' to '17' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_15/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '48' to '37' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_15/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '48' to '17' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_14/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '48' to '37' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_14/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '48' to '17' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_13/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '48' to '37' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_13/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '48' to '17' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_12/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '48' to '37' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_12/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '48' to '17' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_11/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '48' to '37' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_11/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '48' to '17' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_10/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '48' to '37' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_10/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '48' to '17' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_9/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '48' to '37' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_9/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '48' to '17' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_8/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '48' to '37' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_8/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '48' to '17' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_7/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '48' to '37' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_7/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '48' to '17' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_6/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '48' to '37' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_6/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '48' to '17' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_5/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '48' to '37' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_5/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '48' to '17' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_4/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '48' to '37' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_4/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '48' to '17' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_3/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '48' to '37' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_3/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '48' to '17' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_2/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '48' to '37' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_2/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '48' to '17' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_1/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '48' to '37' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
WARNING: [Synth 8-3936] Found unconnected internal register 'NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_1/POS_EDGE2.reg_array_reg[0]' and it is trimmed from '48' to '17' bits. [/home/ubuntu/cs217-lab-3/design_top/build/src_post_encryption/concat_GBModule.v:1969]
DSP Report: Generating DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp/POS_EDGE2.reg_array_reg[0], operation Mode is: ((C:0x2e2a)' or 0)+A2*(B:0x5c55)'.
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp/res is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp/res is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_1/POS_EDGE2.reg_array_reg[0], operation Mode is: ((C:0x2e2a)' or 0)+A2*(B:0x5c55)'.
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_1/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_1/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_1/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_1/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_1/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_1/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_1/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_1/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_1/res is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_1/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_1/res is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_1/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_2/POS_EDGE2.reg_array_reg[0], operation Mode is: ((C:0x2e2a)' or 0)+A2*(B:0x5c55)'.
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_2/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_2/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_2/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_2/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_2/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_2/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_2/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_2/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_2/res is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_2/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_2/res is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_2/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_3/POS_EDGE2.reg_array_reg[0], operation Mode is: ((C:0x2e2a)' or 0)+A2*(B:0x5c55)'.
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_3/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_3/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_3/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_3/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_3/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_3/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_3/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_3/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_3/res is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_3/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_3/res is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_3/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_4/POS_EDGE2.reg_array_reg[0], operation Mode is: ((C:0x2e2a)' or 0)+A2*(B:0x5c55)'.
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_4/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_4/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_4/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_4/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_4/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_4/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_4/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_4/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_4/res is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_4/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_4/res is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_4/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_5/POS_EDGE2.reg_array_reg[0], operation Mode is: ((C:0x2e2a)' or 0)+A2*(B:0x5c55)'.
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_5/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_5/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_5/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_5/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_5/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_5/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_5/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_5/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_5/res is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_5/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_5/res is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_5/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_6/POS_EDGE2.reg_array_reg[0], operation Mode is: ((C:0x2e2a)' or 0)+A2*(B:0x5c55)'.
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_6/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_6/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_6/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_6/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_6/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_6/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_6/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_6/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_6/res is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_6/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_6/res is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_6/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_7/POS_EDGE2.reg_array_reg[0], operation Mode is: ((C:0x2e2a)' or 0)+A2*(B:0x5c55)'.
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_7/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_7/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_7/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_7/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_7/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_7/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_7/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_7/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_7/res is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_7/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_7/res is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_7/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_8/POS_EDGE2.reg_array_reg[0], operation Mode is: ((C:0x2e2a)' or 0)+A2*(B:0x5c55)'.
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_8/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_8/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_8/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_8/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_8/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_8/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_8/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_8/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_8/res is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_8/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_8/res is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_8/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_9/POS_EDGE2.reg_array_reg[0], operation Mode is: ((C:0x2e2a)' or 0)+A2*(B:0x5c55)'.
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_9/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_9/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_9/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_9/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_9/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_9/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_9/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_9/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_9/res is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_9/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_9/res is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_9/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_10/POS_EDGE2.reg_array_reg[0], operation Mode is: ((C:0x2e2a)' or 0)+A2*(B:0x5c55)'.
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_10/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_10/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_10/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_10/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_10/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_10/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_10/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_10/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_10/res is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_10/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_10/res is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_10/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_11/POS_EDGE2.reg_array_reg[0], operation Mode is: ((C:0x2e2a)' or 0)+A2*(B:0x5c55)'.
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_11/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_11/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_11/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_11/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_11/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_11/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_11/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_11/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_11/res is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_11/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_11/res is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_11/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_12/POS_EDGE2.reg_array_reg[0], operation Mode is: ((C:0x2e2a)' or 0)+A2*(B:0x5c55)'.
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_12/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_12/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_12/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_12/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_12/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_12/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_12/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_12/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_12/res is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_12/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_12/res is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_12/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_13/POS_EDGE2.reg_array_reg[0], operation Mode is: ((C:0x2e2a)' or 0)+A2*(B:0x5c55)'.
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_13/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_13/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_13/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_13/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_13/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_13/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_13/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_13/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_13/res is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_13/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_13/res is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_13/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_14/POS_EDGE2.reg_array_reg[0], operation Mode is: ((C:0x2e2a)' or 0)+A2*(B:0x5c55)'.
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_14/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_14/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_14/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_14/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_14/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_14/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_14/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_14/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_14/res is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_14/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_14/res is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_14/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_15/POS_EDGE2.reg_array_reg[0], operation Mode is: ((C:0x2e2a)' or 0)+A2*(B:0x5c55)'.
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_15/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_15/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_15/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_15/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_15/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_15/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_15/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_15/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_15/res is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_15/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_15/res is absorbed into DSP NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_15/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp/res, operation Mode is: A2*B.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp/res.
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp/res, operation Mode is: A2*B2.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp/res.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp/res.
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_1/res, operation Mode is: A2*B.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_1/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_1/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_1/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_1/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_1/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_1/res.
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_1/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_1/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_1/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_1/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_1/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_1/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_1/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_1/res, operation Mode is: A2*B2.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_1/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_1/res.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_1/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_1/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_1/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_1/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_1/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_1/res.
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_1/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_1/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_1/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_1/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_1/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_1/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_1/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_1/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_1/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_2/res, operation Mode is: A2*B.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_2/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_2/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_2/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_2/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_2/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_2/res.
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_2/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_2/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_2/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_2/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_2/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_2/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_2/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_2/res, operation Mode is: A2*B2.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_2/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_2/res.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_2/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_2/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_2/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_2/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_2/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_2/res.
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_2/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_2/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_2/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_2/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_2/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_2/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_2/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_2/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_2/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_3/res, operation Mode is: A2*B.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_3/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_3/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_3/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_3/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_3/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_3/res.
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_3/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_3/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_3/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_3/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_3/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_3/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_3/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_3/res, operation Mode is: A2*B2.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_3/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_3/res.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_3/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_3/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_3/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_3/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_3/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_3/res.
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_3/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_3/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_3/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_3/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_3/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_3/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_3/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_3/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_3/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_4/res, operation Mode is: A2*B.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_4/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_4/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_4/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_4/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_4/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_4/res.
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_4/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_4/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_4/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_4/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_4/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_4/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_4/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_4/res, operation Mode is: A2*B2.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_4/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_4/res.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_4/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_4/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_4/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_4/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_4/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_4/res.
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_4/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_4/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_4/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_4/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_4/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_4/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_4/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_4/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_4/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_5/res, operation Mode is: A2*B.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_5/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_5/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_5/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_5/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_5/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_5/res.
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_5/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_5/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_5/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_5/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_5/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_5/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_5/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_5/res, operation Mode is: A2*B2.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_5/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_5/res.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_5/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_5/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_5/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_5/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_5/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_5/res.
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_5/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_5/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_5/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_5/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_5/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_5/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_5/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_5/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_5/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_6/res, operation Mode is: A2*B.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_6/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_6/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_6/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_6/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_6/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_6/res.
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_6/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_6/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_6/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_6/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_6/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_6/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_6/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_6/res, operation Mode is: A2*B2.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_6/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_6/res.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_6/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_6/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_6/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_6/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_6/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_6/res.
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_6/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_6/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_6/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_6/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_6/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_6/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_6/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_6/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_6/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_7/res, operation Mode is: A2*B.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_7/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_7/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_7/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_7/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_7/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_7/res.
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_7/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_7/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_7/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_7/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_7/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_7/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_7/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_7/res, operation Mode is: A2*B2.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_7/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_7/res.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_7/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_7/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_7/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_7/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_7/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_7/res.
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_7/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_7/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_7/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_7/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_7/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_7/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_7/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_7/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_7/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_8/res, operation Mode is: A2*B.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_8/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_8/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_8/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_8/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_8/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_8/res.
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_8/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_8/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_8/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_8/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_8/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_8/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_8/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_8/res, operation Mode is: A2*B2.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_8/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_8/res.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_8/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_8/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_8/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_8/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_8/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_8/res.
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_8/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_8/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_8/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_8/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_8/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_8/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_8/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_8/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_8/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_9/res, operation Mode is: A2*B.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_9/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_9/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_9/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_9/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_9/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_9/res.
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_9/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_9/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_9/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_9/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_9/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_9/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_9/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_9/res, operation Mode is: A2*B2.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_9/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_9/res.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_9/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_9/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_9/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_9/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_9/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_9/res.
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_9/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_9/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_9/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_9/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_9/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_9/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_9/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_9/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_9/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_10/res, operation Mode is: A2*B.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_10/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_10/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_10/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_10/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_10/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_10/res.
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_10/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_10/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_10/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_10/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_10/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_10/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_10/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_10/res, operation Mode is: A2*B2.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_10/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_10/res.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_10/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_10/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_10/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_10/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_10/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_10/res.
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_10/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_10/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_10/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_10/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_10/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_10/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_10/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_10/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_10/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_11/res, operation Mode is: A2*B.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_11/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_11/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_11/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_11/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_11/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_11/res.
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_11/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_11/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_11/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_11/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_11/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_11/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_11/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_11/res, operation Mode is: A2*B2.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_11/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_11/res.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_11/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_11/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_11/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_11/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_11/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_11/res.
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_11/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_11/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_11/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_11/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_11/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_11/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_11/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_11/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_11/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_12/res, operation Mode is: A2*B.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_12/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_12/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_12/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_12/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_12/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_12/res.
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_12/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_12/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_12/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_12/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_12/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_12/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_12/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_12/res, operation Mode is: A2*B2.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_12/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_12/res.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_12/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_12/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_12/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_12/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_12/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_12/res.
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_12/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_12/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_12/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_12/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_12/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_12/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_12/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_12/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_12/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_13/res, operation Mode is: A2*B.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_13/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_13/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_13/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_13/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_13/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_13/res.
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_13/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_13/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_13/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_13/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_13/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_13/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_13/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_13/res, operation Mode is: A2*B2.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_13/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_13/res.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_13/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_13/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_13/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_13/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_13/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_13/res.
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_13/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_13/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_13/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_13/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_13/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_13/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_13/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_13/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_13/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_14/res, operation Mode is: A2*B.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_14/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_14/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_14/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_14/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_14/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_14/res.
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_14/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_14/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_14/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_14/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_14/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_14/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_14/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_14/res, operation Mode is: A2*B2.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_14/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_14/res.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_14/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_14/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_14/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_14/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_14/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_14/res.
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_14/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_14/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_14/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_14/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_14/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_14/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_14/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_14/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_14/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_15/res, operation Mode is: A2*B.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_15/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_15/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_15/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_15/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_15/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_15/res.
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_15/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_15/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_15/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_15/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_15/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_15/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_15/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_15/res, operation Mode is: A2*B2.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_15/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_15/res.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_15/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_15/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_15/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_15/res.
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_15/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_15/res.
DSP Report: Generating DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_15/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_15/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_15/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_15/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_15/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_15/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_15/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_15/res is absorbed into DSP NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_15/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp/POS_EDGE2.reg_array_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp/POS_EDGE1.B2.a_reg_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp/res, operation Mode is: (PCIN>>17)+(A*B2)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp/res.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp/res.
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp/res.
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp/res.
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp/POS_EDGE2.reg_array_reg[1], operation Mode is: (PCIN>>17)+(A*B)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp/POS_EDGE2.reg_array_reg[1] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp/POS_EDGE2.reg_array_reg[1].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp/POS_EDGE2.reg_array_reg[1].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp/POS_EDGE2.reg_array_reg[1].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp/POS_EDGE2.reg_array_reg[1].
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_1/POS_EDGE2.reg_array_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_1/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_1/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_1/POS_EDGE1.B2.a_reg_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_1/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_1/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_1/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_1/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_1/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_1/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_1/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_1/res, operation Mode is: (PCIN>>17)+(A*B2)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_1/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_1/res.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_1/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_1/res.
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_1/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_1/res.
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_1/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_1/res.
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_1/POS_EDGE2.reg_array_reg[1], operation Mode is: (PCIN>>17)+(A*B)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_1/POS_EDGE2.reg_array_reg[1] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_1/POS_EDGE2.reg_array_reg[1].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_1/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_1/POS_EDGE2.reg_array_reg[1].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_1/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_1/POS_EDGE2.reg_array_reg[1].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_1/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_1/POS_EDGE2.reg_array_reg[1].
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_2/POS_EDGE2.reg_array_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_2/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_2/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_2/POS_EDGE1.B2.a_reg_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_2/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_2/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_2/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_2/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_2/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_2/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_2/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_2/res, operation Mode is: (PCIN>>17)+(A*B2)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_2/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_2/res.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_2/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_2/res.
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_2/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_2/res.
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_2/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_2/res.
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_2/POS_EDGE2.reg_array_reg[1], operation Mode is: (PCIN>>17)+(A*B)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_2/POS_EDGE2.reg_array_reg[1] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_2/POS_EDGE2.reg_array_reg[1].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_2/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_2/POS_EDGE2.reg_array_reg[1].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_2/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_2/POS_EDGE2.reg_array_reg[1].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_2/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_2/POS_EDGE2.reg_array_reg[1].
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_3/POS_EDGE2.reg_array_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_3/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_3/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_3/POS_EDGE1.B2.a_reg_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_3/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_3/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_3/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_3/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_3/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_3/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_3/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_3/res, operation Mode is: (PCIN>>17)+(A*B2)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_3/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_3/res.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_3/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_3/res.
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_3/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_3/res.
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_3/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_3/res.
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_3/POS_EDGE2.reg_array_reg[1], operation Mode is: (PCIN>>17)+(A*B)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_3/POS_EDGE2.reg_array_reg[1] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_3/POS_EDGE2.reg_array_reg[1].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_3/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_3/POS_EDGE2.reg_array_reg[1].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_3/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_3/POS_EDGE2.reg_array_reg[1].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_3/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_3/POS_EDGE2.reg_array_reg[1].
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_4/POS_EDGE2.reg_array_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_4/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_4/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_4/POS_EDGE1.B2.a_reg_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_4/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_4/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_4/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_4/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_4/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_4/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_4/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_4/res, operation Mode is: (PCIN>>17)+(A*B2)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_4/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_4/res.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_4/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_4/res.
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_4/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_4/res.
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_4/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_4/res.
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_4/POS_EDGE2.reg_array_reg[1], operation Mode is: (PCIN>>17)+(A*B)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_4/POS_EDGE2.reg_array_reg[1] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_4/POS_EDGE2.reg_array_reg[1].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_4/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_4/POS_EDGE2.reg_array_reg[1].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_4/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_4/POS_EDGE2.reg_array_reg[1].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_4/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_4/POS_EDGE2.reg_array_reg[1].
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_5/POS_EDGE2.reg_array_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_5/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_5/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_5/POS_EDGE1.B2.a_reg_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_5/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_5/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_5/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_5/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_5/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_5/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_5/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_5/res, operation Mode is: (PCIN>>17)+(A*B2)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_5/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_5/res.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_5/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_5/res.
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_5/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_5/res.
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_5/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_5/res.
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_5/POS_EDGE2.reg_array_reg[1], operation Mode is: (PCIN>>17)+(A*B)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_5/POS_EDGE2.reg_array_reg[1] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_5/POS_EDGE2.reg_array_reg[1].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_5/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_5/POS_EDGE2.reg_array_reg[1].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_5/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_5/POS_EDGE2.reg_array_reg[1].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_5/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_5/POS_EDGE2.reg_array_reg[1].
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_6/POS_EDGE2.reg_array_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_6/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_6/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_6/POS_EDGE1.B2.a_reg_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_6/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_6/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_6/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_6/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_6/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_6/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_6/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_6/res, operation Mode is: (PCIN>>17)+(A*B2)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_6/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_6/res.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_6/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_6/res.
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_6/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_6/res.
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_6/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_6/res.
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_6/POS_EDGE2.reg_array_reg[1], operation Mode is: (PCIN>>17)+(A*B)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_6/POS_EDGE2.reg_array_reg[1] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_6/POS_EDGE2.reg_array_reg[1].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_6/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_6/POS_EDGE2.reg_array_reg[1].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_6/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_6/POS_EDGE2.reg_array_reg[1].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_6/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_6/POS_EDGE2.reg_array_reg[1].
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_7/POS_EDGE2.reg_array_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_7/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_7/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_7/POS_EDGE1.B2.a_reg_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_7/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_7/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_7/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_7/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_7/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_7/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_7/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_7/res, operation Mode is: (PCIN>>17)+(A*B2)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_7/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_7/res.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_7/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_7/res.
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_7/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_7/res.
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_7/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_7/res.
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_7/POS_EDGE2.reg_array_reg[1], operation Mode is: (PCIN>>17)+(A*B)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_7/POS_EDGE2.reg_array_reg[1] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_7/POS_EDGE2.reg_array_reg[1].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_7/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_7/POS_EDGE2.reg_array_reg[1].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_7/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_7/POS_EDGE2.reg_array_reg[1].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_7/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_7/POS_EDGE2.reg_array_reg[1].
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_8/POS_EDGE2.reg_array_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_8/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_8/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_8/POS_EDGE1.B2.a_reg_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_8/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_8/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_8/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_8/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_8/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_8/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_8/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_8/res, operation Mode is: (PCIN>>17)+(A*B2)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_8/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_8/res.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_8/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_8/res.
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_8/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_8/res.
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_8/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_8/res.
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_8/POS_EDGE2.reg_array_reg[1], operation Mode is: (PCIN>>17)+(A*B)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_8/POS_EDGE2.reg_array_reg[1] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_8/POS_EDGE2.reg_array_reg[1].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_8/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_8/POS_EDGE2.reg_array_reg[1].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_8/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_8/POS_EDGE2.reg_array_reg[1].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_8/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_8/POS_EDGE2.reg_array_reg[1].
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_9/POS_EDGE2.reg_array_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_9/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_9/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_9/POS_EDGE1.B2.a_reg_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_9/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_9/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_9/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_9/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_9/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_9/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_9/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_9/res, operation Mode is: (PCIN>>17)+(A*B2)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_9/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_9/res.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_9/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_9/res.
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_9/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_9/res.
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_9/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_9/res.
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_9/POS_EDGE2.reg_array_reg[1], operation Mode is: (PCIN>>17)+(A*B)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_9/POS_EDGE2.reg_array_reg[1] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_9/POS_EDGE2.reg_array_reg[1].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_9/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_9/POS_EDGE2.reg_array_reg[1].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_9/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_9/POS_EDGE2.reg_array_reg[1].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_9/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_9/POS_EDGE2.reg_array_reg[1].
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_10/POS_EDGE2.reg_array_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_10/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_10/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_10/POS_EDGE1.B2.a_reg_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_10/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_10/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_10/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_10/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_10/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_10/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_10/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_10/res, operation Mode is: (PCIN>>17)+(A*B2)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_10/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_10/res.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_10/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_10/res.
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_10/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_10/res.
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_10/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_10/res.
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_10/POS_EDGE2.reg_array_reg[1], operation Mode is: (PCIN>>17)+(A*B)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_10/POS_EDGE2.reg_array_reg[1] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_10/POS_EDGE2.reg_array_reg[1].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_10/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_10/POS_EDGE2.reg_array_reg[1].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_10/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_10/POS_EDGE2.reg_array_reg[1].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_10/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_10/POS_EDGE2.reg_array_reg[1].
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_11/POS_EDGE2.reg_array_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_11/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_11/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_11/POS_EDGE1.B2.a_reg_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_11/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_11/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_11/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_11/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_11/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_11/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_11/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_11/res, operation Mode is: (PCIN>>17)+(A*B2)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_11/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_11/res.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_11/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_11/res.
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_11/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_11/res.
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_11/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_11/res.
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_11/POS_EDGE2.reg_array_reg[1], operation Mode is: (PCIN>>17)+(A*B)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_11/POS_EDGE2.reg_array_reg[1] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_11/POS_EDGE2.reg_array_reg[1].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_11/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_11/POS_EDGE2.reg_array_reg[1].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_11/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_11/POS_EDGE2.reg_array_reg[1].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_11/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_11/POS_EDGE2.reg_array_reg[1].
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_12/POS_EDGE2.reg_array_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_12/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_12/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_12/POS_EDGE1.B2.a_reg_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_12/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_12/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_12/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_12/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_12/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_12/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_12/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_12/res, operation Mode is: (PCIN>>17)+(A*B2)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_12/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_12/res.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_12/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_12/res.
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_12/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_12/res.
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_12/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_12/res.
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_12/POS_EDGE2.reg_array_reg[1], operation Mode is: (PCIN>>17)+(A*B)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_12/POS_EDGE2.reg_array_reg[1] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_12/POS_EDGE2.reg_array_reg[1].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_12/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_12/POS_EDGE2.reg_array_reg[1].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_12/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_12/POS_EDGE2.reg_array_reg[1].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_12/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_12/POS_EDGE2.reg_array_reg[1].
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_13/POS_EDGE2.reg_array_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_13/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_13/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_13/POS_EDGE1.B2.a_reg_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_13/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_13/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_13/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_13/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_13/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_13/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_13/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_13/res, operation Mode is: (PCIN>>17)+(A*B2)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_13/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_13/res.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_13/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_13/res.
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_13/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_13/res.
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_13/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_13/res.
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_13/POS_EDGE2.reg_array_reg[1], operation Mode is: (PCIN>>17)+(A*B)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_13/POS_EDGE2.reg_array_reg[1] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_13/POS_EDGE2.reg_array_reg[1].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_13/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_13/POS_EDGE2.reg_array_reg[1].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_13/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_13/POS_EDGE2.reg_array_reg[1].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_13/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_13/POS_EDGE2.reg_array_reg[1].
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_14/POS_EDGE2.reg_array_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_14/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_14/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_14/POS_EDGE1.B2.a_reg_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_14/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_14/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_14/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_14/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_14/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_14/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_14/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_14/res, operation Mode is: (PCIN>>17)+(A*B2)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_14/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_14/res.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_14/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_14/res.
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_14/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_14/res.
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_14/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_14/res.
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_14/POS_EDGE2.reg_array_reg[1], operation Mode is: (PCIN>>17)+(A*B)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_14/POS_EDGE2.reg_array_reg[1] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_14/POS_EDGE2.reg_array_reg[1].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_14/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_14/POS_EDGE2.reg_array_reg[1].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_14/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_14/POS_EDGE2.reg_array_reg[1].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_14/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_14/POS_EDGE2.reg_array_reg[1].
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_15/POS_EDGE2.reg_array_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_15/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_15/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_15/POS_EDGE1.B2.a_reg_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_15/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_15/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_15/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_15/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_15/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_15/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_15/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_15/res, operation Mode is: (PCIN>>17)+(A*B2)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_15/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_15/res.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_15/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_15/res.
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_15/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_15/res.
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_15/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_15/res.
DSP Report: Generating DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_15/POS_EDGE2.reg_array_reg[1], operation Mode is: (PCIN>>17)+(A*B)'.
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_15/POS_EDGE2.reg_array_reg[1] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_15/POS_EDGE2.reg_array_reg[1].
DSP Report: register NMP_ComputeRMSNormalize_for_1_mul_cmp_15/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_15/POS_EDGE2.reg_array_reg[1].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_15/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_15/POS_EDGE2.reg_array_reg[1].
DSP Report: operator NMP_ComputeRMSNormalize_for_1_mul_cmp_15/res is absorbed into DSP NMP_ComputeRMSNormalize_for_1_mul_cmp_15/POS_EDGE2.reg_array_reg[1].
DSP Report: Generating DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp/res, operation Mode is: A2*B2.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp/res.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp/POS_EDGE1.B2.b_reg_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp/res.
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp/res.
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp/res.
DSP Report: Generating DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp/POS_EDGE1.B2.b_reg_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_1/res, operation Mode is: A2*B2.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_1/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_1/res.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_1/POS_EDGE1.B2.b_reg_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_1/res.
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_1/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_1/res.
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_1/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_1/res.
DSP Report: Generating DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_1/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_1/POS_EDGE1.B2.b_reg_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_1/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_1/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_1/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_1/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_1/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_1/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_1/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_2/res, operation Mode is: A2*B2.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_2/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_2/res.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_2/POS_EDGE1.B2.b_reg_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_2/res.
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_2/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_2/res.
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_2/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_2/res.
DSP Report: Generating DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_2/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_2/POS_EDGE1.B2.b_reg_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_2/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_2/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_2/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_2/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_2/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_2/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_2/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_3/res, operation Mode is: A2*B2.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_3/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_3/res.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_3/POS_EDGE1.B2.b_reg_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_3/res.
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_3/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_3/res.
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_3/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_3/res.
DSP Report: Generating DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_3/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_3/POS_EDGE1.B2.b_reg_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_3/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_3/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_3/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_3/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_3/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_3/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_3/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_4/res, operation Mode is: A2*B2.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_4/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_4/res.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_4/POS_EDGE1.B2.b_reg_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_4/res.
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_4/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_4/res.
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_4/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_4/res.
DSP Report: Generating DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_4/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_4/POS_EDGE1.B2.b_reg_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_4/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_4/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_4/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_4/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_4/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_4/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_4/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_5/res, operation Mode is: A2*B2.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_5/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_5/res.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_5/POS_EDGE1.B2.b_reg_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_5/res.
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_5/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_5/res.
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_5/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_5/res.
DSP Report: Generating DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_5/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_5/POS_EDGE1.B2.b_reg_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_5/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_5/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_5/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_5/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_5/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_5/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_5/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_6/res, operation Mode is: A2*B2.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_6/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_6/res.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_6/POS_EDGE1.B2.b_reg_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_6/res.
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_6/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_6/res.
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_6/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_6/res.
DSP Report: Generating DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_6/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_6/POS_EDGE1.B2.b_reg_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_6/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_6/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_6/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_6/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_6/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_6/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_6/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_7/res, operation Mode is: A2*B2.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_7/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_7/res.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_7/POS_EDGE1.B2.b_reg_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_7/res.
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_7/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_7/res.
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_7/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_7/res.
DSP Report: Generating DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_7/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_7/POS_EDGE1.B2.b_reg_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_7/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_7/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_7/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_7/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_7/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_7/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_7/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_8/res, operation Mode is: A2*B2.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_8/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_8/res.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_8/POS_EDGE1.B2.b_reg_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_8/res.
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_8/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_8/res.
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_8/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_8/res.
DSP Report: Generating DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_8/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_8/POS_EDGE1.B2.b_reg_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_8/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_8/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_8/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_8/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_8/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_8/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_8/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_9/res, operation Mode is: A2*B2.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_9/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_9/res.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_9/POS_EDGE1.B2.b_reg_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_9/res.
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_9/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_9/res.
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_9/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_9/res.
DSP Report: Generating DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_9/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_9/POS_EDGE1.B2.b_reg_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_9/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_9/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_9/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_9/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_9/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_9/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_9/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_10/res, operation Mode is: A2*B2.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_10/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_10/res.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_10/POS_EDGE1.B2.b_reg_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_10/res.
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_10/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_10/res.
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_10/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_10/res.
DSP Report: Generating DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_10/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_10/POS_EDGE1.B2.b_reg_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_10/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_10/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_10/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_10/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_10/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_10/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_10/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_11/res, operation Mode is: A2*B2.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_11/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_11/res.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_11/POS_EDGE1.B2.b_reg_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_11/res.
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_11/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_11/res.
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_11/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_11/res.
DSP Report: Generating DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_11/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_11/POS_EDGE1.B2.b_reg_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_11/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_11/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_11/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_11/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_11/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_11/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_11/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_12/res, operation Mode is: A2*B2.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_12/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_12/res.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_12/POS_EDGE1.B2.b_reg_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_12/res.
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_12/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_12/res.
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_12/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_12/res.
DSP Report: Generating DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_12/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_12/POS_EDGE1.B2.b_reg_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_12/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_12/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_12/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_12/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_12/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_12/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_12/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_13/res, operation Mode is: A2*B2.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_13/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_13/res.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_13/POS_EDGE1.B2.b_reg_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_13/res.
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_13/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_13/res.
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_13/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_13/res.
DSP Report: Generating DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_13/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_13/POS_EDGE1.B2.b_reg_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_13/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_13/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_13/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_13/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_13/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_13/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_13/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_14/res, operation Mode is: A2*B2.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_14/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_14/res.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_14/POS_EDGE1.B2.b_reg_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_14/res.
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_14/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_14/res.
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_14/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_14/res.
DSP Report: Generating DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_14/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_14/POS_EDGE1.B2.b_reg_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_14/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_14/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_14/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_14/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_14/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_14/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_14/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_15/res, operation Mode is: A2*B2.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_15/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_15/res.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_15/POS_EDGE1.B2.b_reg_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_15/res.
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_15/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_15/res.
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_15/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_15/res.
DSP Report: Generating DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_15/POS_EDGE2.reg_array_reg[0], operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_15/POS_EDGE1.B2.b_reg_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_15/POS_EDGE2.reg_array_reg[0].
DSP Report: register NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_15/POS_EDGE2.reg_array_reg[0] is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_15/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_15/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_15/POS_EDGE2.reg_array_reg[0].
DSP Report: operator NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_15/res is absorbed into DSP NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_15/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP gbcore_inst/GBCore_SetLargeBuffer_1U_base_addr_acc_4_cmp/zz, operation Mode is: C+A*B.
DSP Report: operator gbcore_inst/GBCore_SetLargeBuffer_1U_base_addr_acc_4_cmp/zz is absorbed into DSP gbcore_inst/GBCore_SetLargeBuffer_1U_base_addr_acc_4_cmp/zz.
DSP Report: operator gbcore_inst/GBCore_SetLargeBuffer_1U_base_addr_acc_4_cmp/zz1 is absorbed into DSP gbcore_inst/GBCore_SetLargeBuffer_1U_base_addr_acc_4_cmp/zz.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 3794.980 ; gain = 1057.258 ; free physical = 248374 ; free virtual = 261405
---------------------------------------------------------------------------------
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp/POS_EDGE2.reg_array_reg[0]_18 : 0 0 : 3249 3249 : Used 1 time 100
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_1/POS_EDGE2.reg_array_reg[0]_1a : 0 0 : 3249 3249 : Used 1 time 100
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_10/POS_EDGE2.reg_array_reg[0]_23 : 0 0 : 3249 3249 : Used 1 time 100
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_11/POS_EDGE2.reg_array_reg[0]_24 : 0 0 : 3249 3249 : Used 1 time 100
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_12/POS_EDGE2.reg_array_reg[0]_25 : 0 0 : 3249 3249 : Used 1 time 100
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_13/POS_EDGE2.reg_array_reg[0]_26 : 0 0 : 3249 3249 : Used 1 time 100
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_14/POS_EDGE2.reg_array_reg[0]_27 : 0 0 : 3249 3249 : Used 1 time 100
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_15/POS_EDGE2.reg_array_reg[0]_28 : 0 0 : 3249 3249 : Used 1 time 100
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_2/POS_EDGE2.reg_array_reg[0]_1b : 0 0 : 3249 3249 : Used 1 time 100
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_3/POS_EDGE2.reg_array_reg[0]_1c : 0 0 : 3249 3249 : Used 1 time 100
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_4/POS_EDGE2.reg_array_reg[0]_1d : 0 0 : 3249 3249 : Used 1 time 100
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_5/POS_EDGE2.reg_array_reg[0]_1e : 0 0 : 3249 3249 : Used 1 time 100
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_6/POS_EDGE2.reg_array_reg[0]_1f : 0 0 : 3249 3249 : Used 1 time 100
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_7/POS_EDGE2.reg_array_reg[0]_20 : 0 0 : 3249 3249 : Used 1 time 100
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_8/POS_EDGE2.reg_array_reg[0]_21 : 0 0 : 3249 3249 : Used 1 time 100
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxExp_for_1_ac_math_ac_exp_pwl_11_AC_TRN_32_12_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_mul_cmp_9/POS_EDGE2.reg_array_reg[0]_22 : 0 0 : 3249 3249 : Used 1 time 100
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp/POS_EDGE2.reg_array_reg[0]_4d : 0 0 : 3791 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp/POS_EDGE2.reg_array_reg[0]_4d : 0 1 : 3519 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp/POS_EDGE2.reg_array_reg[0]_4d : 0 2 : 2019 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_1/POS_EDGE2.reg_array_reg[0]_51 : 0 0 : 3791 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_1/POS_EDGE2.reg_array_reg[0]_51 : 0 1 : 3519 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_1/POS_EDGE2.reg_array_reg[0]_51 : 0 2 : 2019 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_10/POS_EDGE2.reg_array_reg[0]_5a : 0 0 : 3791 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_10/POS_EDGE2.reg_array_reg[0]_5a : 0 1 : 3519 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_10/POS_EDGE2.reg_array_reg[0]_5a : 0 2 : 2019 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_11/POS_EDGE2.reg_array_reg[0]_5b : 0 0 : 3791 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_11/POS_EDGE2.reg_array_reg[0]_5b : 0 1 : 3519 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_11/POS_EDGE2.reg_array_reg[0]_5b : 0 2 : 2019 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_12/POS_EDGE2.reg_array_reg[0]_5c : 0 0 : 3791 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_12/POS_EDGE2.reg_array_reg[0]_5c : 0 1 : 3519 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_12/POS_EDGE2.reg_array_reg[0]_5c : 0 2 : 2019 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_13/POS_EDGE2.reg_array_reg[0]_5d : 0 0 : 3791 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_13/POS_EDGE2.reg_array_reg[0]_5d : 0 1 : 3519 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_13/POS_EDGE2.reg_array_reg[0]_5d : 0 2 : 2019 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_14/POS_EDGE2.reg_array_reg[0]_5e : 0 0 : 3791 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_14/POS_EDGE2.reg_array_reg[0]_5e : 0 1 : 3519 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_14/POS_EDGE2.reg_array_reg[0]_5e : 0 2 : 2019 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_15/POS_EDGE2.reg_array_reg[0]_5f : 0 0 : 3791 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_15/POS_EDGE2.reg_array_reg[0]_5f : 0 1 : 3519 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_15/POS_EDGE2.reg_array_reg[0]_5f : 0 2 : 2019 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_2/POS_EDGE2.reg_array_reg[0]_52 : 0 0 : 3791 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_2/POS_EDGE2.reg_array_reg[0]_52 : 0 1 : 3519 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_2/POS_EDGE2.reg_array_reg[0]_52 : 0 2 : 2019 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_3/POS_EDGE2.reg_array_reg[0]_53 : 0 0 : 3791 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_3/POS_EDGE2.reg_array_reg[0]_53 : 0 1 : 3519 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_3/POS_EDGE2.reg_array_reg[0]_53 : 0 2 : 2019 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_4/POS_EDGE2.reg_array_reg[0]_54 : 0 0 : 3791 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_4/POS_EDGE2.reg_array_reg[0]_54 : 0 1 : 3519 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_4/POS_EDGE2.reg_array_reg[0]_54 : 0 2 : 2019 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_5/POS_EDGE2.reg_array_reg[0]_55 : 0 0 : 3791 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_5/POS_EDGE2.reg_array_reg[0]_55 : 0 1 : 3519 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_5/POS_EDGE2.reg_array_reg[0]_55 : 0 2 : 2019 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_6/POS_EDGE2.reg_array_reg[0]_56 : 0 0 : 3791 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_6/POS_EDGE2.reg_array_reg[0]_56 : 0 1 : 3519 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_6/POS_EDGE2.reg_array_reg[0]_56 : 0 2 : 2019 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_7/POS_EDGE2.reg_array_reg[0]_57 : 0 0 : 3791 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_7/POS_EDGE2.reg_array_reg[0]_57 : 0 1 : 3519 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_7/POS_EDGE2.reg_array_reg[0]_57 : 0 2 : 2019 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_8/POS_EDGE2.reg_array_reg[0]_58 : 0 0 : 3791 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_8/POS_EDGE2.reg_array_reg[0]_58 : 0 1 : 3519 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_8/POS_EDGE2.reg_array_reg[0]_58 : 0 2 : 2019 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_9/POS_EDGE2.reg_array_reg[0]_59 : 0 0 : 3791 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_9/POS_EDGE2.reg_array_reg[0]_59 : 0 1 : 3519 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSNormalize_for_1_mul_cmp_9/POS_EDGE2.reg_array_reg[0]_59 : 0 2 : 2019 9329 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp/res_29 : 0 0 : 3137 6656 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp/res_29 : 0 1 : 3519 6656 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_1/res_2f : 0 0 : 3137 6656 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_1/res_2f : 0 1 : 3519 6656 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_10/res_41 : 0 0 : 3137 6656 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_10/res_41 : 0 1 : 3519 6656 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_11/res_43 : 0 0 : 3137 6656 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_11/res_43 : 0 1 : 3519 6656 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_12/res_45 : 0 0 : 3137 6656 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_12/res_45 : 0 1 : 3519 6656 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_13/res_47 : 0 0 : 3137 6656 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_13/res_47 : 0 1 : 3519 6656 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_14/res_49 : 0 0 : 3137 6656 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_14/res_49 : 0 1 : 3519 6656 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_15/res_4b : 0 0 : 3137 6656 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_15/res_4b : 0 1 : 3519 6656 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_2/res_31 : 0 0 : 3137 6656 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_2/res_31 : 0 1 : 3519 6656 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_3/res_33 : 0 0 : 3137 6656 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_3/res_33 : 0 1 : 3519 6656 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_4/res_35 : 0 0 : 3137 6656 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_4/res_35 : 0 1 : 3519 6656 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_5/res_37 : 0 0 : 3137 6656 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_5/res_37 : 0 1 : 3519 6656 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_6/res_39 : 0 0 : 3137 6656 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_6/res_39 : 0 1 : 3519 6656 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_7/res_3b : 0 0 : 3137 6656 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_7/res_3b : 0 1 : 3519 6656 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_8/res_3d : 0 0 : 3137 6656 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_8/res_3d : 0 1 : 3519 6656 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_9/res_3f : 0 0 : 3137 6656 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_9/res_3f : 0 1 : 3519 6656 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp/res_2c : 0 0 : 2777 5888 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp/res_2c : 0 1 : 3111 5888 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_1/res_30 : 0 0 : 2777 5888 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_1/res_30 : 0 1 : 3111 5888 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_10/res_42 : 0 0 : 2777 5888 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_10/res_42 : 0 1 : 3111 5888 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_11/res_44 : 0 0 : 2777 5888 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_11/res_44 : 0 1 : 3111 5888 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_12/res_46 : 0 0 : 2777 5888 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_12/res_46 : 0 1 : 3111 5888 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_13/res_48 : 0 0 : 2777 5888 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_13/res_48 : 0 1 : 3111 5888 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_14/res_4a : 0 0 : 2777 5888 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_14/res_4a : 0 1 : 3111 5888 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_15/res_4c : 0 0 : 2777 5888 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_15/res_4c : 0 1 : 3111 5888 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_2/res_32 : 0 0 : 2777 5888 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_2/res_32 : 0 1 : 3111 5888 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_3/res_34 : 0 0 : 2777 5888 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_3/res_34 : 0 1 : 3111 5888 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_4/res_36 : 0 0 : 2777 5888 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_4/res_36 : 0 1 : 3111 5888 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_5/res_38 : 0 0 : 2777 5888 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_5/res_38 : 0 1 : 3111 5888 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_6/res_3a : 0 0 : 2777 5888 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_6/res_3a : 0 1 : 3111 5888 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_7/res_3c : 0 0 : 2777 5888 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_7/res_3c : 0 1 : 3111 5888 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_8/res_3e : 0 0 : 2777 5888 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_8/res_3e : 0 1 : 3111 5888 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_9/res_40 : 0 0 : 2777 5888 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeSoftmaxNormalize_for_1_mul_cmp_9/res_40 : 0 1 : 3111 5888 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp/res_60 : 0 0 : 3663 5515 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp/res_60 : 0 1 : 1852 5515 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_1/res_63 : 0 0 : 3663 5515 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_1/res_63 : 0 1 : 1852 5515 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_10/res_6c : 0 0 : 3663 5515 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_10/res_6c : 0 1 : 1852 5515 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_11/res_6d : 0 0 : 3663 5515 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_11/res_6d : 0 1 : 1852 5515 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_12/res_6e : 0 0 : 3663 5515 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_12/res_6e : 0 1 : 1852 5515 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_13/res_6f : 0 0 : 3663 5515 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_13/res_6f : 0 1 : 1852 5515 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_14/res_70 : 0 0 : 3663 5515 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_14/res_70 : 0 1 : 1852 5515 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_15/res_71 : 0 0 : 3663 5515 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_15/res_71 : 0 1 : 1852 5515 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_2/res_64 : 0 0 : 3663 5515 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_2/res_64 : 0 1 : 1852 5515 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_3/res_65 : 0 0 : 3663 5515 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_3/res_65 : 0 1 : 1852 5515 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_4/res_66 : 0 0 : 3663 5515 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_4/res_66 : 0 1 : 1852 5515 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_5/res_67 : 0 0 : 3663 5515 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_5/res_67 : 0 1 : 1852 5515 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_6/res_68 : 0 0 : 3663 5515 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_6/res_68 : 0 1 : 1852 5515 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_7/res_69 : 0 0 : 3663 5515 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_7/res_69 : 0 1 : 1852 5515 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_8/res_6a : 0 0 : 3663 5515 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_8/res_6a : 0 1 : 1852 5515 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_9/res_6b : 0 0 : 3663 5515 : Used 1 time 0
 Sort Area is GBModule_NMP__GC0 NMP_ComputeRMSSumSq_for_1_NMP_ComputeRMSSumSq_for_mul_cmp_9/res_6b : 0 1 : 1852 5515 : Used 1 time 0
 Sort Area is GBModule__GC0 gbcore_inst/GBCore_SetLargeBuffer_1U_base_addr_acc_4_cmp/zz_72 : 0 0 : 1001 1001 : Used 1 time 0
 Sort Area is GBModule_NMP_NMPRun__GB0 nl_ac_math_ac_sqrt_pwl_AC_TRN_40_16_AC_TRN_AC_WRAP_40_16_AC_TRN_AC_WRAP_normalized_output_temp_mul_nl_4 : 0 0 : 984 984 : Used 1 time 0
 Sort Area is GBModule_NMP_NMPRun__GB0 nl_ac_math_ac_reciprocal_pwl_AC_TRN_40_16_false_AC_TRN_AC_WRAP_40_16_true_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_reciprocal_pwl_AC_TRN_40_16_false_AC_TRN_AC_WRAP_40_16_true_AC_TRN_AC_WRAP_output_pwl_mul_psp_sva_1_6 : 0 0 : 689 689 : Used 1 time 0
 Sort Area is GBModule_NMP_NMPRun__GB0 nl_ac_math_ac_reciprocal_pwl_AC_TRN_40_16_true_AC_TRN_AC_WRAP_40_16_true_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_reciprocal_pwl_AC_TRN_40_16_true_AC_TRN_AC_WRAP_40_16_true_AC_TRN_AC_WRAP_output_pwl_mul_psp_sva_mx0w0_0 : 0 0 : 689 689 : Used 1 time 0
 Sort Area is GBModule_NMP_NMPRun__GB0 ac_math_ac_sqrt_pwl_AC_TRN_40_16_AC_TRN_AC_WRAP_40_16_AC_TRN_AC_WRAP_normalized_output_ac_math_ac_sqrt_pwl_AC_TRN_40_16_AC_TRN_AC_WRAP_40_16_AC_TRN_AC_WRAP_normalized_output_mul_psp_sva_10_2 : 0 0 : 666 666 : Used 1 time 0
 Sort Area is GBModule_NMP_NMPRun__GB0 ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_10_sva_1_10 : 0 0 : 601 601 : Used 1 time 0
 Sort Area is GBModule_NMP_NMPRun__GB0 ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_11_sva_1_11 : 0 0 : 601 601 : Used 1 time 0
 Sort Area is GBModule_NMP_NMPRun__GB0 ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_12_sva_1_12 : 0 0 : 601 601 : Used 1 time 0
 Sort Area is GBModule_NMP_NMPRun__GB0 ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_13_sva_1_13 : 0 0 : 601 601 : Used 1 time 0
 Sort Area is GBModule_NMP_NMPRun__GB0 ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_14_sva_1_14 : 0 0 : 601 601 : Used 1 time 0
 Sort Area is GBModule_NMP_NMPRun__GB0 ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_15_sva_1_15 : 0 0 : 601 601 : Used 1 time 0
 Sort Area is GBModule_NMP_NMPRun__GB0 ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_1_sva_1_17 : 0 0 : 601 601 : Used 1 time 0
 Sort Area is GBModule_NMP_NMPRun__GB0 ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_2_sva_1_7 : 0 0 : 601 601 : Used 1 time 0
 Sort Area is GBModule_NMP_NMPRun__GB0 ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_3_sva_1_9 : 0 0 : 601 601 : Used 1 time 0
 Sort Area is GBModule_NMP_NMPRun__GB0 ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_4_sva_1_a : 0 0 : 601 601 : Used 1 time 0
 Sort Area is GBModule_NMP_NMPRun__GB0 ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_5_sva_1_b : 0 0 : 601 601 : Used 1 time 0
 Sort Area is GBModule_NMP_NMPRun__GB0 ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_6_sva_1_c : 0 0 : 601 601 : Used 1 time 0
 Sort Area is GBModule_NMP_NMPRun__GB0 ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_7_sva_1_d : 0 0 : 601 601 : Used 1 time 0
 Sort Area is GBModule_NMP_NMPRun__GB0 ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_8_sva_1_e : 0 0 : 601 601 : Used 1 time 0
 Sort Area is GBModule_NMP_NMPRun__GB0 ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_9_sva_1_f : 0 0 : 601 601 : Used 1 time 0
 Sort Area is GBModule_NMP_NMPRun__GB0 ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_sva_1_16 : 0 0 : 601 601 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+-----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object                                                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+-----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|design_top  | gbcore_inst/large_mem_banks_bank_a0_a0_a0_a0_a_rsc_comp/mem_reg | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 4,4,4,2,1       | 
|design_top  | gbcore_inst/large_mem_banks_bank_a0_a0_a0_a1_a_rsc_comp/mem_reg | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 4,4,4,2,1       | 
|design_top  | gbcore_inst/large_mem_banks_bank_a0_a0_a1_a0_a_rsc_comp/mem_reg | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 4,4,4,2,1       | 
|design_top  | gbcore_inst/large_mem_banks_bank_a0_a0_a1_a1_a_rsc_comp/mem_reg | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 4,4,4,2,1       | 
|design_top  | gbcore_inst/large_mem_banks_bank_a0_a1_a0_a0_a_rsc_comp/mem_reg | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 4,4,4,2,1       | 
|design_top  | gbcore_inst/large_mem_banks_bank_a0_a1_a0_a1_a_rsc_comp/mem_reg | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 4,4,4,2,1       | 
|design_top  | gbcore_inst/large_mem_banks_bank_a0_a1_a1_a0_a_rsc_comp/mem_reg | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 4,4,4,2,1       | 
|design_top  | gbcore_inst/large_mem_banks_bank_a0_a1_a1_a1_a_rsc_comp/mem_reg | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 4,4,4,2,1       | 
|design_top  | gbcore_inst/large_mem_banks_bank_a1_a0_a0_a0_a_rsc_comp/mem_reg | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 4,4,4,2,1       | 
|design_top  | gbcore_inst/large_mem_banks_bank_a1_a0_a0_a1_a_rsc_comp/mem_reg | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 4,4,4,2,1       | 
|design_top  | gbcore_inst/large_mem_banks_bank_a1_a0_a1_a0_a_rsc_comp/mem_reg | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 4,4,4,2,1       | 
|design_top  | gbcore_inst/large_mem_banks_bank_a1_a0_a1_a1_a_rsc_comp/mem_reg | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 4,4,4,2,1       | 
|design_top  | gbcore_inst/large_mem_banks_bank_a1_a1_a0_a0_a_rsc_comp/mem_reg | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 4,4,4,2,1       | 
|design_top  | gbcore_inst/large_mem_banks_bank_a1_a1_a0_a1_a_rsc_comp/mem_reg | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 4,4,4,2,1       | 
|design_top  | gbcore_inst/large_mem_banks_bank_a1_a1_a1_a0_a_rsc_comp/mem_reg | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 4,4,4,2,1       | 
|design_top  | gbcore_inst/large_mem_banks_bank_a1_a1_a1_a1_a_rsc_comp/mem_reg | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 4,4,4,2,1       | 
+------------+-----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name           | DSP Mapping                       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|GBModule_NMP_NMPRun   | A*B                               | 11     | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|GBModule_NMP_NMPRun   | A*B                               | 12     | 8      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|GBModule_NMP_NMPRun   | A*(B:0x16a1)                      | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|GBModule_NMP_NMPRun   | A*B                               | 11     | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|GBModule_NMP_NMPRun   | A*B                               | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|GBModule_NMP_NMPRun   | A*B                               | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|GBModule_NMP_NMPRun   | A*B                               | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|GBModule_NMP_NMPRun   | A*B                               | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|GBModule_NMP_NMPRun   | A*B                               | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|GBModule_NMP_NMPRun   | A*B                               | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|GBModule_NMP_NMPRun   | A*B                               | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|GBModule_NMP_NMPRun   | A*B                               | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|GBModule_NMP_NMPRun   | A*B                               | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|GBModule_NMP_NMPRun   | A*B                               | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|GBModule_NMP_NMPRun   | A*B                               | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|GBModule_NMP_NMPRun   | A*B                               | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|GBModule_NMP_NMPRun   | A*B                               | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|GBModule_NMP_NMPRun   | A*B                               | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|GBModule_NMP_NMPRun   | A*B                               | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|GBModule_NMP_NMPRun   | A*B                               | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|GBModule_mgc_mul_pipe | ((C:0x2e2a)' or 0)+A2*(B:0x5c55)' | 27     | 16     | 15     | -      | 42     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|GBModule_mgc_mul_pipe | ((C:0x2e2a)' or 0)+A2*(B:0x5c55)' | 27     | 16     | 15     | -      | 42     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|GBModule_mgc_mul_pipe | ((C:0x2e2a)' or 0)+A2*(B:0x5c55)' | 27     | 16     | 15     | -      | 42     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|GBModule_mgc_mul_pipe | ((C:0x2e2a)' or 0)+A2*(B:0x5c55)' | 27     | 16     | 15     | -      | 42     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|GBModule_mgc_mul_pipe | ((C:0x2e2a)' or 0)+A2*(B:0x5c55)' | 27     | 16     | 15     | -      | 42     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|GBModule_mgc_mul_pipe | ((C:0x2e2a)' or 0)+A2*(B:0x5c55)' | 27     | 16     | 15     | -      | 42     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|GBModule_mgc_mul_pipe | ((C:0x2e2a)' or 0)+A2*(B:0x5c55)' | 27     | 16     | 15     | -      | 42     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|GBModule_mgc_mul_pipe | ((C:0x2e2a)' or 0)+A2*(B:0x5c55)' | 27     | 16     | 15     | -      | 42     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|GBModule_mgc_mul_pipe | ((C:0x2e2a)' or 0)+A2*(B:0x5c55)' | 27     | 16     | 15     | -      | 42     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|GBModule_mgc_mul_pipe | ((C:0x2e2a)' or 0)+A2*(B:0x5c55)' | 27     | 16     | 15     | -      | 42     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|GBModule_mgc_mul_pipe | ((C:0x2e2a)' or 0)+A2*(B:0x5c55)' | 27     | 16     | 15     | -      | 42     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|GBModule_mgc_mul_pipe | ((C:0x2e2a)' or 0)+A2*(B:0x5c55)' | 27     | 16     | 15     | -      | 42     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|GBModule_mgc_mul_pipe | ((C:0x2e2a)' or 0)+A2*(B:0x5c55)' | 27     | 16     | 15     | -      | 42     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|GBModule_mgc_mul_pipe | ((C:0x2e2a)' or 0)+A2*(B:0x5c55)' | 27     | 16     | 15     | -      | 42     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|GBModule_mgc_mul_pipe | ((C:0x2e2a)' or 0)+A2*(B:0x5c55)' | 27     | 16     | 15     | -      | 42     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|GBModule_mgc_mul_pipe | ((C:0x2e2a)' or 0)+A2*(B:0x5c55)' | 27     | 16     | 15     | -      | 42     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|design_top            | A2*B                              | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17)+A*B                    | 23     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B2                             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17)+A*B2                   | 23     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B                              | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17)+A*B                    | 23     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B2                             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17)+A*B2                   | 23     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B                              | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17)+A*B                    | 23     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B2                             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17)+A*B2                   | 23     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B                              | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17)+A*B                    | 23     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B2                             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17)+A*B2                   | 23     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B                              | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17)+A*B                    | 23     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B2                             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17)+A*B2                   | 23     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B                              | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17)+A*B                    | 23     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B2                             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17)+A*B2                   | 23     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B                              | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17)+A*B                    | 23     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B2                             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17)+A*B2                   | 23     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B                              | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17)+A*B                    | 23     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B2                             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17)+A*B2                   | 23     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B                              | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17)+A*B                    | 23     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B2                             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17)+A*B2                   | 23     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B                              | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17)+A*B                    | 23     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B2                             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17)+A*B2                   | 23     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B                              | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17)+A*B                    | 23     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B2                             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17)+A*B2                   | 23     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B                              | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17)+A*B                    | 23     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B2                             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17)+A*B2                   | 23     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B                              | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17)+A*B                    | 23     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B2                             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17)+A*B2                   | 23     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B                              | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17)+A*B                    | 23     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B2                             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17)+A*B2                   | 23     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B                              | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17)+A*B                    | 23     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B2                             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17)+A*B2                   | 23     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B                              | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17)+A*B                    | 23     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B2                             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17)+A*B2                   | 23     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | (A2*B2)'                          | 27     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17)+(A*B2)'                | 23     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17)+(A*B)'                 | 23     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|design_top            | (A2*B2)'                          | 27     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17)+(A*B2)'                | 23     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17)+(A*B)'                 | 23     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|design_top            | (A2*B2)'                          | 27     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17)+(A*B2)'                | 23     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17)+(A*B)'                 | 23     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|design_top            | (A2*B2)'                          | 27     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17)+(A*B2)'                | 23     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17)+(A*B)'                 | 23     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|design_top            | (A2*B2)'                          | 27     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17)+(A*B2)'                | 23     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17)+(A*B)'                 | 23     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|design_top            | (A2*B2)'                          | 27     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17)+(A*B2)'                | 23     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17)+(A*B)'                 | 23     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|design_top            | (A2*B2)'                          | 27     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17)+(A*B2)'                | 23     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17)+(A*B)'                 | 23     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|design_top            | (A2*B2)'                          | 27     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17)+(A*B2)'                | 23     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17)+(A*B)'                 | 23     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|design_top            | (A2*B2)'                          | 27     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17)+(A*B2)'                | 23     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17)+(A*B)'                 | 23     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|design_top            | (A2*B2)'                          | 27     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17)+(A*B2)'                | 23     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17)+(A*B)'                 | 23     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|design_top            | (A2*B2)'                          | 27     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17)+(A*B2)'                | 23     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17)+(A*B)'                 | 23     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|design_top            | (A2*B2)'                          | 27     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17)+(A*B2)'                | 23     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17)+(A*B)'                 | 23     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|design_top            | (A2*B2)'                          | 27     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17)+(A*B2)'                | 23     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17)+(A*B)'                 | 23     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|design_top            | (A2*B2)'                          | 27     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17)+(A*B2)'                | 23     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17)+(A*B)'                 | 23     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|design_top            | (A2*B2)'                          | 27     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17)+(A*B2)'                | 23     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17)+(A*B)'                 | 23     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|design_top            | (A2*B2)'                          | 27     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17)+(A*B2)'                | 23     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17)+(A*B)'                 | 23     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|design_top            | A2*B2                             | 27     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GBModule_mgc_mul_pipe | (PCIN>>17)+A2*B                   | 27     | 10     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B2                             | 27     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GBModule_mgc_mul_pipe | (PCIN>>17)+A2*B                   | 27     | 10     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B2                             | 27     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GBModule_mgc_mul_pipe | (PCIN>>17)+A2*B                   | 27     | 10     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B2                             | 27     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GBModule_mgc_mul_pipe | (PCIN>>17)+A2*B                   | 27     | 10     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B2                             | 27     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GBModule_mgc_mul_pipe | (PCIN>>17)+A2*B                   | 27     | 10     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B2                             | 27     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GBModule_mgc_mul_pipe | (PCIN>>17)+A2*B                   | 27     | 10     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B2                             | 27     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GBModule_mgc_mul_pipe | (PCIN>>17)+A2*B                   | 27     | 10     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B2                             | 27     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GBModule_mgc_mul_pipe | (PCIN>>17)+A2*B                   | 27     | 10     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B2                             | 27     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GBModule_mgc_mul_pipe | (PCIN>>17)+A2*B                   | 27     | 10     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B2                             | 27     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GBModule_mgc_mul_pipe | (PCIN>>17)+A2*B                   | 27     | 10     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B2                             | 27     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GBModule_mgc_mul_pipe | (PCIN>>17)+A2*B                   | 27     | 10     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B2                             | 27     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GBModule_mgc_mul_pipe | (PCIN>>17)+A2*B                   | 27     | 10     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B2                             | 27     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GBModule_mgc_mul_pipe | (PCIN>>17)+A2*B                   | 27     | 10     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B2                             | 27     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GBModule_mgc_mul_pipe | (PCIN>>17)+A2*B                   | 27     | 10     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B2                             | 27     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GBModule_mgc_mul_pipe | (PCIN>>17)+A2*B                   | 27     | 10     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A2*B2                             | 27     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GBModule_mgc_mul_pipe | (PCIN>>17)+A2*B                   | 27     | 10     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|GBModule_mgc_muladd1  | C+A*B                             | 16     | 9      | 13     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+----------------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:35 ; elapsed = 00:01:38 . Memory (MB): peak = 3872.051 ; gain = 1134.328 ; free physical = 248306 ; free virtual = 261354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5582] The block RAM "design_top/gbcore_inst/large_mem_banks_bank_a0_a0_a0_a0_a_rsc_comp/mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "design_top/gbcore_inst/large_mem_banks_bank_a0_a0_a0_a1_a_rsc_comp/mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "design_top/gbcore_inst/large_mem_banks_bank_a0_a0_a1_a0_a_rsc_comp/mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "design_top/gbcore_inst/large_mem_banks_bank_a0_a0_a1_a1_a_rsc_comp/mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "design_top/gbcore_inst/large_mem_banks_bank_a0_a1_a0_a0_a_rsc_comp/mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "design_top/gbcore_inst/large_mem_banks_bank_a0_a1_a0_a1_a_rsc_comp/mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "design_top/gbcore_inst/large_mem_banks_bank_a0_a1_a1_a0_a_rsc_comp/mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "design_top/gbcore_inst/large_mem_banks_bank_a0_a1_a1_a1_a_rsc_comp/mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "design_top/gbcore_inst/large_mem_banks_bank_a1_a0_a0_a0_a_rsc_comp/mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "design_top/gbcore_inst/large_mem_banks_bank_a1_a0_a0_a1_a_rsc_comp/mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "design_top/gbcore_inst/large_mem_banks_bank_a1_a0_a1_a0_a_rsc_comp/mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "design_top/gbcore_inst/large_mem_banks_bank_a1_a0_a1_a1_a_rsc_comp/mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "design_top/gbcore_inst/large_mem_banks_bank_a1_a1_a0_a0_a_rsc_comp/mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "design_top/gbcore_inst/large_mem_banks_bank_a1_a1_a0_a1_a_rsc_comp/mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "design_top/gbcore_inst/large_mem_banks_bank_a1_a1_a1_a0_a_rsc_comp/mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "design_top/gbcore_inst/large_mem_banks_bank_a1_a1_a1_a1_a_rsc_comp/mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:43 ; elapsed = 00:01:46 . Memory (MB): peak = 4017.051 ; gain = 1279.328 ; free physical = 248158 ; free virtual = 261207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+-----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object                                                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+-----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|design_top  | gbcore_inst/large_mem_banks_bank_a0_a0_a0_a0_a_rsc_comp/mem_reg | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     |                 | 
|design_top  | gbcore_inst/large_mem_banks_bank_a0_a0_a0_a1_a_rsc_comp/mem_reg | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     |                 | 
|design_top  | gbcore_inst/large_mem_banks_bank_a0_a0_a1_a0_a_rsc_comp/mem_reg | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     |                 | 
|design_top  | gbcore_inst/large_mem_banks_bank_a0_a0_a1_a1_a_rsc_comp/mem_reg | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     |                 | 
|design_top  | gbcore_inst/large_mem_banks_bank_a0_a1_a0_a0_a_rsc_comp/mem_reg | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     |                 | 
|design_top  | gbcore_inst/large_mem_banks_bank_a0_a1_a0_a1_a_rsc_comp/mem_reg | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     |                 | 
|design_top  | gbcore_inst/large_mem_banks_bank_a0_a1_a1_a0_a_rsc_comp/mem_reg | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     |                 | 
|design_top  | gbcore_inst/large_mem_banks_bank_a0_a1_a1_a1_a_rsc_comp/mem_reg | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     |                 | 
|design_top  | gbcore_inst/large_mem_banks_bank_a1_a0_a0_a0_a_rsc_comp/mem_reg | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     |                 | 
|design_top  | gbcore_inst/large_mem_banks_bank_a1_a0_a0_a1_a_rsc_comp/mem_reg | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     |                 | 
|design_top  | gbcore_inst/large_mem_banks_bank_a1_a0_a1_a0_a_rsc_comp/mem_reg | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     |                 | 
|design_top  | gbcore_inst/large_mem_banks_bank_a1_a0_a1_a1_a_rsc_comp/mem_reg | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     |                 | 
|design_top  | gbcore_inst/large_mem_banks_bank_a1_a1_a0_a0_a_rsc_comp/mem_reg | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     |                 | 
|design_top  | gbcore_inst/large_mem_banks_bank_a1_a1_a0_a1_a_rsc_comp/mem_reg | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     |                 | 
|design_top  | gbcore_inst/large_mem_banks_bank_a1_a1_a1_a0_a_rsc_comp/mem_reg | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     |                 | 
|design_top  | gbcore_inst/large_mem_banks_bank_a1_a1_a1_a1_a_rsc_comp/mem_reg | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     |                 | 
+------------+-----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a0_a0_a_rsc_comp/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a0_a0_a_rsc_comp/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a0_a0_a_rsc_comp/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a0_a0_a_rsc_comp/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a0_a0_a_rsc_comp/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a0_a0_a_rsc_comp/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a0_a0_a_rsc_comp/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a0_a0_a_rsc_comp/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a0_a0_a_rsc_comp/mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a0_a0_a_rsc_comp/mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a0_a0_a_rsc_comp/mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a0_a0_a_rsc_comp/mem_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a0_a0_a_rsc_comp/mem_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a0_a0_a_rsc_comp/mem_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a0_a0_a_rsc_comp/mem_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a0_a1_a_rsc_comp/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a0_a1_a_rsc_comp/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a0_a1_a_rsc_comp/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a0_a1_a_rsc_comp/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a0_a1_a_rsc_comp/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a0_a1_a_rsc_comp/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a0_a1_a_rsc_comp/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a0_a1_a_rsc_comp/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a0_a1_a_rsc_comp/mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a0_a1_a_rsc_comp/mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a0_a1_a_rsc_comp/mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a0_a1_a_rsc_comp/mem_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a0_a1_a_rsc_comp/mem_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a0_a1_a_rsc_comp/mem_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a0_a1_a_rsc_comp/mem_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a1_a0_a_rsc_comp/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a1_a0_a_rsc_comp/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a1_a0_a_rsc_comp/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a1_a0_a_rsc_comp/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a1_a0_a_rsc_comp/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a1_a0_a_rsc_comp/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a1_a0_a_rsc_comp/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a1_a0_a_rsc_comp/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a1_a0_a_rsc_comp/mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a1_a0_a_rsc_comp/mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a1_a0_a_rsc_comp/mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a1_a0_a_rsc_comp/mem_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a1_a0_a_rsc_comp/mem_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a1_a0_a_rsc_comp/mem_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a1_a0_a_rsc_comp/mem_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a1_a1_a_rsc_comp/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a1_a1_a_rsc_comp/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a1_a1_a_rsc_comp/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a1_a1_a_rsc_comp/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a1_a1_a_rsc_comp/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a1_a1_a_rsc_comp/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a1_a1_a_rsc_comp/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a1_a1_a_rsc_comp/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a1_a1_a_rsc_comp/mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a1_a1_a_rsc_comp/mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a1_a1_a_rsc_comp/mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a1_a1_a_rsc_comp/mem_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a1_a1_a_rsc_comp/mem_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a1_a1_a_rsc_comp/mem_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a0_a1_a1_a_rsc_comp/mem_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a1_a0_a0_a_rsc_comp/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a1_a0_a0_a_rsc_comp/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a1_a0_a0_a_rsc_comp/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a1_a0_a0_a_rsc_comp/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a1_a0_a0_a_rsc_comp/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a1_a0_a0_a_rsc_comp/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a1_a0_a0_a_rsc_comp/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a1_a0_a0_a_rsc_comp/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a1_a0_a0_a_rsc_comp/mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a1_a0_a0_a_rsc_comp/mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a1_a0_a0_a_rsc_comp/mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a1_a0_a0_a_rsc_comp/mem_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a1_a0_a0_a_rsc_comp/mem_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a1_a0_a0_a_rsc_comp/mem_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a1_a0_a0_a_rsc_comp/mem_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a1_a0_a1_a_rsc_comp/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a1_a0_a1_a_rsc_comp/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a1_a0_a1_a_rsc_comp/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a1_a0_a1_a_rsc_comp/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a1_a0_a1_a_rsc_comp/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a1_a0_a1_a_rsc_comp/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a1_a0_a1_a_rsc_comp/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a1_a0_a1_a_rsc_comp/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a1_a0_a1_a_rsc_comp/mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a1_a0_a1_a_rsc_comp/mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a1_a0_a1_a_rsc_comp/mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a1_a0_a1_a_rsc_comp/mem_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a1_a0_a1_a_rsc_comp/mem_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a1_a0_a1_a_rsc_comp/mem_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a1_a0_a1_a_rsc_comp/mem_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a1_a1_a0_a_rsc_comp/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a1_a1_a0_a_rsc_comp/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a1_a1_a0_a_rsc_comp/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a1_a1_a0_a_rsc_comp/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a1_a1_a0_a_rsc_comp/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a1_a1_a0_a_rsc_comp/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a1_a1_a0_a_rsc_comp/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a1_a1_a0_a_rsc_comp/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a1_a1_a0_a_rsc_comp/mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gbmodule/gbcore_inst/large_mem_banks_bank_a0_a1_a1_a0_a_rsc_comp/mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:58 ; elapsed = 00:02:01 . Memory (MB): peak = 4105.457 ; gain = 1367.734 ; free physical = 248071 ; free virtual = 261118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:03 ; elapsed = 00:02:06 . Memory (MB): peak = 4105.457 ; gain = 1367.734 ; free physical = 248070 ; free virtual = 261118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:03 ; elapsed = 00:02:06 . Memory (MB): peak = 4105.457 ; gain = 1367.734 ; free physical = 248070 ; free virtual = 261118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:09 ; elapsed = 00:02:12 . Memory (MB): peak = 4105.457 ; gain = 1367.734 ; free physical = 248070 ; free virtual = 261118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:09 ; elapsed = 00:02:12 . Memory (MB): peak = 4105.457 ; gain = 1367.734 ; free physical = 248070 ; free virtual = 261118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:10 ; elapsed = 00:02:13 . Memory (MB): peak = 4105.457 ; gain = 1367.734 ; free physical = 248070 ; free virtual = 261118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:10 ; elapsed = 00:02:13 . Memory (MB): peak = 4105.457 ; gain = 1367.734 ; free physical = 248070 ; free virtual = 261118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name           | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|GBModule_mgc_muladd1  | (C+A*B)'             | 30     | 8      | 12     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|design_top            | (A'*B')'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | PCIN>>17+(A'*B')'    | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17+(A'*B')')' | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|design_top            | (A'*B')'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | PCIN>>17+(A'*B')'    | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17+(A'*B')')' | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|design_top            | (A'*B')'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | PCIN>>17+(A'*B')'    | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17+(A'*B')')' | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|design_top            | (A'*B')'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | PCIN>>17+(A'*B')'    | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17+(A'*B')')' | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|design_top            | (A'*B')'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | PCIN>>17+(A'*B')'    | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17+(A'*B')')' | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|design_top            | (A'*B')'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | PCIN>>17+(A'*B')'    | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17+(A'*B')')' | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|design_top            | (A'*B')'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | PCIN>>17+(A'*B')'    | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17+(A'*B')')' | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|design_top            | (A'*B')'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | PCIN>>17+(A'*B')'    | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17+(A'*B')')' | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|design_top            | (A'*B')'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | PCIN>>17+(A'*B')'    | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17+(A'*B')')' | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|design_top            | (A'*B')'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | PCIN>>17+(A'*B')'    | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17+(A'*B')')' | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|design_top            | (A'*B')'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | PCIN>>17+(A'*B')'    | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17+(A'*B')')' | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|design_top            | (A'*B')'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | PCIN>>17+(A'*B')'    | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17+(A'*B')')' | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|design_top            | (A'*B')'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | PCIN>>17+(A'*B')'    | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17+(A'*B')')' | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|design_top            | (A'*B')'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | PCIN>>17+(A'*B')'    | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17+(A'*B')')' | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|design_top            | (A'*B')'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | PCIN>>17+(A'*B')'    | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17+(A'*B')')' | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|design_top            | (A'*B')'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | PCIN>>17+(A'*B')'    | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|design_top            | (PCIN>>17+(A'*B')')' | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|design_top            | A'*B'                | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GBModule_mgc_mul_pipe | (PCIN>>17+A'*B')'    | 30     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GBModule_mgc_mul_pipe | (PCIN>>17+A'*B')'    | 30     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GBModule_mgc_mul_pipe | (PCIN>>17+A'*B')'    | 30     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GBModule_mgc_mul_pipe | (PCIN>>17+A'*B')'    | 30     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GBModule_mgc_mul_pipe | (PCIN>>17+A'*B')'    | 30     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GBModule_mgc_mul_pipe | (PCIN>>17+A'*B')'    | 30     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GBModule_mgc_mul_pipe | (PCIN>>17+A'*B')'    | 30     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GBModule_mgc_mul_pipe | (PCIN>>17+A'*B')'    | 30     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GBModule_mgc_mul_pipe | (PCIN>>17+A'*B')'    | 30     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GBModule_mgc_mul_pipe | (PCIN>>17+A'*B')'    | 30     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GBModule_mgc_mul_pipe | (PCIN>>17+A'*B')'    | 30     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GBModule_mgc_mul_pipe | (PCIN>>17+A'*B')'    | 30     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GBModule_mgc_mul_pipe | (PCIN>>17+A'*B')'    | 30     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GBModule_mgc_mul_pipe | (PCIN>>17+A'*B')'    | 30     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GBModule_mgc_mul_pipe | (PCIN>>17+A'*B')'    | 30     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GBModule_mgc_mul_pipe | (PCIN>>17+A'*B')'    | 30     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|GBModule_mgc_mul_pipe | Dynamic              | -      | -      | -      | -      | 42     | -    | -    | -    | -    | -     | 0    | 1    | 
|GBModule_mgc_mul_pipe | Dynamic              | -      | -      | -      | -      | 42     | -    | -    | -    | -    | -     | 0    | 1    | 
|GBModule_mgc_mul_pipe | Dynamic              | -      | -      | -      | -      | 42     | -    | -    | -    | -    | -     | 0    | 1    | 
|GBModule_mgc_mul_pipe | Dynamic              | -      | -      | -      | -      | 42     | -    | -    | -    | -    | -     | 0    | 1    | 
|GBModule_mgc_mul_pipe | Dynamic              | -      | -      | -      | -      | 42     | -    | -    | -    | -    | -     | 0    | 1    | 
|GBModule_mgc_mul_pipe | Dynamic              | -      | -      | -      | -      | 42     | -    | -    | -    | -    | -     | 0    | 1    | 
|GBModule_mgc_mul_pipe | Dynamic              | -      | -      | -      | -      | 42     | -    | -    | -    | -    | -     | 0    | 1    | 
|GBModule_mgc_mul_pipe | Dynamic              | -      | -      | -      | -      | 42     | -    | -    | -    | -    | -     | 0    | 1    | 
|GBModule_mgc_mul_pipe | Dynamic              | -      | -      | -      | -      | 42     | -    | -    | -    | -    | -     | 0    | 1    | 
|GBModule_mgc_mul_pipe | Dynamic              | -      | -      | -      | -      | 42     | -    | -    | -    | -    | -     | 0    | 1    | 
|GBModule_mgc_mul_pipe | Dynamic              | -      | -      | -      | -      | 42     | -    | -    | -    | -    | -     | 0    | 1    | 
|GBModule_mgc_mul_pipe | Dynamic              | -      | -      | -      | -      | 42     | -    | -    | -    | -    | -     | 0    | 1    | 
|GBModule_mgc_mul_pipe | Dynamic              | -      | -      | -      | -      | 42     | -    | -    | -    | -    | -     | 0    | 1    | 
|GBModule_mgc_mul_pipe | Dynamic              | -      | -      | -      | -      | 42     | -    | -    | -    | -    | -     | 0    | 1    | 
|GBModule_mgc_mul_pipe | Dynamic              | -      | -      | -      | -      | 42     | -    | -    | -    | -    | -     | 0    | 1    | 
|GBModule_mgc_mul_pipe | Dynamic              | -      | -      | -      | -      | 42     | -    | -    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17+A'*B)'     | 30     | 0      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17+A'*B')'    | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17+A'*B)'     | 30     | 0      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17+A'*B')'    | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17+A'*B)'     | 30     | 0      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17+A'*B')'    | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17+A'*B)'     | 30     | 0      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17+A'*B')'    | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17+A'*B)'     | 30     | 0      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17+A'*B')'    | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17+A'*B)'     | 30     | 0      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17+A'*B')'    | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17+A'*B)'     | 30     | 0      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17+A'*B')'    | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17+A'*B)'     | 30     | 0      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17+A'*B')'    | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17+A'*B)'     | 30     | 0      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17+A'*B')'    | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17+A'*B)'     | 30     | 0      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17+A'*B')'    | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17+A'*B)'     | 30     | 0      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17+A'*B')'    | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17+A'*B)'     | 30     | 0      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17+A'*B')'    | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17+A'*B)'     | 30     | 0      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17+A'*B')'    | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17+A'*B)'     | 30     | 0      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17+A'*B')'    | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17+A'*B)'     | 30     | 0      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17+A'*B')'    | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17+A'*B)'     | 30     | 0      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|design_top            | A'*B'                | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_top            | (PCIN>>17+A'*B')'    | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|GBModule_NMP_NMPRun   | A*B                  | 10     | 18     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|GBModule_NMP_NMPRun   | (A*B)'               | 12     | 8      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|GBModule_NMP_NMPRun   | A*B                  | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|GBModule_NMP_NMPRun   | A*B                  | 10     | 18     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|GBModule_NMP_NMPRun   | (A*B)'               | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|GBModule_NMP_NMPRun   | (A*B)'               | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|GBModule_NMP_NMPRun   | (A*B)'               | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|GBModule_NMP_NMPRun   | (A*B)'               | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|GBModule_NMP_NMPRun   | (A*B)'               | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|GBModule_NMP_NMPRun   | (A*B)'               | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|GBModule_NMP_NMPRun   | (A*B)'               | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|GBModule_NMP_NMPRun   | (A*B)'               | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|GBModule_NMP_NMPRun   | (A*B)'               | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|GBModule_NMP_NMPRun   | (A*B)'               | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|GBModule_NMP_NMPRun   | (A*B)'               | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|GBModule_NMP_NMPRun   | (A*B)'               | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|GBModule_NMP_NMPRun   | (A*B)'               | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|GBModule_NMP_NMPRun   | (A*B)'               | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|GBModule_NMP_NMPRun   | (A*B)'               | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|GBModule_NMP_NMPRun   | (A*B)'               | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+----------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   319|
|2     |DSP_ALU         |   181|
|5     |DSP_A_B_DATA    |   181|
|7     |DSP_C_DATA      |   181|
|9     |DSP_MULTIPLIER  |   181|
|10    |DSP_M_DATA      |   181|
|12    |DSP_OUTPUT      |   181|
|14    |DSP_PREADD      |   181|
|15    |DSP_PREADD_DATA |   181|
|16    |LUT1            |   167|
|17    |LUT2            |  2303|
|18    |LUT3            |  3349|
|19    |LUT4            |  3044|
|20    |LUT5            |  2581|
|21    |LUT6            |  7528|
|22    |MUXF7           |     2|
|23    |RAMB18E2        |    16|
|24    |RAMB36E2        |   224|
|25    |FDCE            | 17751|
|26    |FDPE            |   720|
|27    |FDRE            |  1092|
|28    |IBUFDS          |     1|
|29    |IOBUFDS         |    18|
|30    |IOBUFE3         |    72|
|31    |OBUF            |    35|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:10 ; elapsed = 00:02:13 . Memory (MB): peak = 4105.457 ; gain = 1367.734 ; free physical = 248070 ; free virtual = 261118
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4347 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:54 ; elapsed = 00:01:59 . Memory (MB): peak = 4105.457 ; gain = 1009.699 ; free physical = 248070 ; free virtual = 261118
Synthesis Optimization Complete : Time (s): cpu = 00:02:10 ; elapsed = 00:02:13 . Memory (MB): peak = 4105.457 ; gain = 1367.734 ; free physical = 248070 ; free virtual = 261118
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.43 . Memory (MB): peak = 4105.457 ; gain = 0.000 ; free physical = 248360 ; free virtual = 261408
INFO: [Netlist 29-17] Analyzing 593 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ubuntu/cs217-lab-3/design_top/build/constraints/generated_cl_clocks_aws.xdc]
Finished Parsing XDC File [/home/ubuntu/cs217-lab-3/design_top/build/constraints/generated_cl_clocks_aws.xdc]
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_mmcm_a'. The XDC file /home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/clk_mmcm_a/clk_mmcm_a_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_mmcm_a'. The XDC file /home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/clk_mmcm_a/clk_mmcm_a.xdc will not be read for any cell of this module.
Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_pins.xdc]
CRITICAL WARNING: [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_pins.xdc:205]
CRITICAL WARNING: [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_pins.xdc:223]
Finished Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_pins.xdc]
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_mmcm_a'. The XDC file /home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/clk_mmcm_a/clk_mmcm_a_late.xdc will not be read for any cell of this module.
Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/axi_register_slice_light_clocks.xdc] for cell 'AXIL_OCL_REG_SLC_BOT_SLR/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/axi_register_slice_light_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/axi_register_slice_light_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/axi_register_slice_light_clocks.xdc:16]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/axi_register_slice_light_clocks.xdc:19]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/axi_register_slice_light_clocks.xdc:22]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/axi_register_slice_light_clocks.xdc:25]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/axi_register_slice_light_clocks.xdc:28]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/axi_register_slice_light_clocks.xdc:31]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/axi_register_slice_light_clocks.xdc:34]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/axi_register_slice_light_clocks.xdc:38]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/axi_register_slice_light_clocks.xdc:41]
Finished Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/ip/cl_ip/cl_ip.gen/sources_1/ip/axi_register_slice_light/axi_register_slice_light_clocks.xdc] for cell 'AXIL_OCL_REG_SLC_BOT_SLR/inst'
Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_ddr_timing_aws.xdc]
WARNING: [Vivado 12-180] No cells matched '*'. [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_ddr_timing_aws.xdc:26]
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells -hierarchical -filter { NAME =~ *ram_reg*}] -filter {REF_PIN_NAME == CLK}'. [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_ddr_timing_aws.xdc:26]
WARNING: [Vivado 12-180] No cells matched '*'. [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_ddr_timing_aws.xdc:26]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_pins -of_objects [get_cells -hierarchical -filter { NAME =~ *ram_reg*}] -filter {REF_PIN_NAME == CLK}]'. [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_ddr_timing_aws.xdc:26]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched '*'. [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_ddr_timing_aws.xdc:30]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_ddr_timing_aws.xdc:30]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins -hierarchical -filter NAME=~*SH_DDR/genblk1.IS_DDR_PRESENT.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0]'. [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_ddr_timing_aws.xdc:30]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_ddr_timing_aws.xdc:30]
get_clocks: Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 4563.148 ; gain = 429.352 ; free physical = 248036 ; free virtual = 261086
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -of_objects [get_pins -hierarchical -filter NAME=~*SH_DDR/genblk1.IS_DDR_PRESENT.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0]]'. [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_ddr_timing_aws.xdc:30]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_ddr_timing_aws.xdc:30]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains. [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_ddr_timing_aws.xdc:30]
Finished Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/cl_ddr_timing_aws.xdc]
Parsing XDC File [/home/ubuntu/cs217-lab-3/design_top/build/constraints/cl_synth_user.xdc]
Finished Parsing XDC File [/home/ubuntu/cs217-lab-3/design_top/build/constraints/cl_synth_user.xdc]
Parsing XDC File [/home/ubuntu/cs217-lab-3/design_top/build/constraints/cl_timing_user.xdc]
Finished Parsing XDC File [/home/ubuntu/cs217-lab-3/design_top/build/constraints/cl_timing_user.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 15 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4563.148 ; gain = 0.000 ; free physical = 248033 ; free virtual = 261084
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 272 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 181 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 18 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances

Synth Design complete | Checksum: ebe0d39f
INFO: [Common 17-83] Releasing license: Synthesis
343 Infos, 289 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:04 ; elapsed = 00:02:52 . Memory (MB): peak = 4563.148 ; gain = 3155.035 ; free physical = 248033 ; free virtual = 261084
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3924.630; main = 3924.630; forked = 451.065
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5129.219; main = 4563.152; forked = 1023.758
## print "Connecting debug network"

AWS FPGA: (20:48:18): Connecting debug network

## source ${HDK_SHELL_DIR}/build/scripts/synth_cl_footer.tcl
### print "Writing post-synth design checkpoint"

AWS FPGA: (20:48:18): Writing post-synth design checkpoint

### write_checkpoint -force ${checkpoints_dir}/${CL}.${TAG}.post_synth.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4595.164 ; gain = 0.000 ; free physical = 248020 ; free virtual = 261071
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4595.164 ; gain = 0.000 ; free physical = 248020 ; free virtual = 261071
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4595.164 ; gain = 0.000 ; free physical = 248018 ; free virtual = 261071
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4595.164 ; gain = 0.000 ; free physical = 248018 ; free virtual = 261071
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4595.164 ; gain = 0.000 ; free physical = 248018 ; free virtual = 261071
Wrote Device Cache: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4595.164 ; gain = 0.000 ; free physical = 248016 ; free virtual = 261072
Write Physdb Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4595.164 ; gain = 0.000 ; free physical = 248015 ; free virtual = 261072
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/cs217-lab-3/design_top/build/checkpoints/design_top.2026_02_05-204511.post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 4595.164 ; gain = 32.016 ; free physical = 247998 ; free virtual = 261060
### source ${HDK_SHELL_DIR}/build/scripts/check_ddr_bram.tcl
#### print "Checking if MiG BRAM is initialized"

AWS FPGA: (20:48:28): Checking if MiG BRAM is initialized

WARNING: [Vivado 12-180] No cells matched '*'.
#### set ram_inst [get_cells -hierarchical -filter \
####   {NAME=~*mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram}
#### ]
#### if {$ram_inst != ""} {
####   set bram_value_0 "256'h0000000000000000000000000000000000000000000000000000000000000000"
####   set bram_init_value [get_property INIT_2C $ram_inst]
#### 
####   if {$bram_init_value == $bram_value_0} {
####       print "CRITICAL WARNING: MiG BRAM is not populated with ELF file. This results in Calibration Failure!!"
####   } else {
####       print "MiG BRAM is initialized. INIT_2C = $bram_init_value"
####   }
#### 
#### } else {
####   print "Skip DDR calibration check"
#### }

AWS FPGA: (20:48:28): Skip DDR calibration check

### close_project
### set_param sta.enableAutoGenClkNamePersistence 1
## set AWS_DCP_DIR "${HDK_SHELL_DIR}/build/checkpoints/from_aws/"
## print "Start linking customer design ${CL}"

AWS FPGA: (20:48:29): Start linking customer design design_top

## add_files ${AWS_DCP_DIR}/cl_bb_routed.${SHELL_MODE}.dcp
## add_files ${checkpoints_dir}/${CL}.${TAG}.post_synth.dcp
## set_property SCOPED_TO_CELLS {WRAPPER/CL} \
##              [get_files ${checkpoints_dir}/${CL}.${TAG}.post_synth.dcp]
## link_design -mode default \
##             -reconfig_partitions {WRAPPER/CL} \
##             -top top
Command: link_design -mode default -reconfig_partitions WRAPPER/CL -top top
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to dcp part: xcvu47p-fsvh2892-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/cs217-lab-3/design_top/build/checkpoints/design_top.2026_02_05-204511.post_synth.dcp' for cell 'WRAPPER/CL'
Netlist sorting complete. Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.49 . Memory (MB): peak = 4595.164 ; gain = 0.000 ; free physical = 247998 ; free virtual = 261055
INFO: [Netlist 29-17] Analyzing 758 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'WRAPPER/IO_SHIM/rst_dimm_en' is not directly connected to top level port. 'DRIVE' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'WRAPPER/IO_SHIM/rst_dimm_en' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'WRAPPER/IO_SHIM/spi_cs_n' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'WRAPPER/IO_SHIM/spi_miso' is not directly connected to top level port. 'DRIVE' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'WRAPPER/IO_SHIM/spi_miso' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'WRAPPER/IO_SHIM/spi_miso_ts' is not directly connected to top level port. 'DRIVE' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'WRAPPER/IO_SHIM/spi_miso_ts' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'WRAPPER/IO_SHIM/spi_mosi' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'WRAPPER/IO_SHIM/spi_sck' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'WRAPPER/IO_SHIM/uc_pcie_perst_n' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'WRAPPER/IO_SHIM/vr_alert_n' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/checkpoints/from_aws/cl_bb_routed.small_shell/top_board.xdc]
Finished Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/checkpoints/from_aws/cl_bb_routed.small_shell/top_board.xdc]
Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/checkpoints/from_aws/cl_bb_routed.small_shell/top_early.xdc]
WARNING: [Constraints 18-619] A clock with name 'CLK_DIMM_DP' already exists, overwriting the previous clock with the same name. [/proj/chiron/zhcz/F2/2024_1/f2/design/ip/cl_ip/cl_ip.gen/sources_1/ip/cl_ddr4/par/cl_ddr4.xdc:7]
Finished Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/checkpoints/from_aws/cl_bb_routed.small_shell/top_early.xdc]
Parsing XDC File [/home/ubuntu/cs217-lab-3/design_top/build/checkpoints/design_top.2026_02_05-204511.post_synth/design_top_early.xdc] for cell 'WRAPPER/CL'
Finished Parsing XDC File [/home/ubuntu/cs217-lab-3/design_top/build/checkpoints/design_top.2026_02_05-204511.post_synth/design_top_early.xdc] for cell 'WRAPPER/CL'
Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/checkpoints/from_aws/cl_bb_routed.small_shell/top.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/floorplan/small_shell/level_1_fp_cl.xdc:18]
INFO: [Constraints 18-4421] A LAGUNA range, without usable sites, was added to DERIVED_RANGES for purposes of keeping the Programmable Unit together within the reconfigurable pblock. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/floorplan/small_shell/level_1_fp_cl.xdc:18]
Finished Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/checkpoints/from_aws/cl_bb_routed.small_shell/top.xdc]
Parsing XDC File [/home/ubuntu/cs217-lab-3/design_top/build/checkpoints/design_top.2026_02_05-204511.post_synth/design_top.xdc] for cell 'WRAPPER/CL'
Finished Parsing XDC File [/home/ubuntu/cs217-lab-3/design_top/build/checkpoints/design_top.2026_02_05-204511.post_synth/design_top.xdc] for cell 'WRAPPER/CL'
Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/checkpoints/from_aws/cl_bb_routed.small_shell/top_late.xdc]
INFO: [Vivado 12-24630] Instance: 'WRAPPER/CL' is a DFX HD.RECONFIGURABLE module.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:20]
INFO: [Timing 38-2] Deriving generated clocks [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:20]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout0'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:20]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout1'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:20]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout2'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:20]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout3'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:20]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout4'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:20]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout5'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:20]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout6'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:20]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[0]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:20]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[1]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:20]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[2]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:20]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[0]_DIV'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:20]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[2]_DIV'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:20]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[1]_DIV'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:20]
get_clocks: Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 4595.164 ; gain = 0.000 ; free physical = 247987 ; free virtual = 261045
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout0'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:21]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout1'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:21]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout2'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:21]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout3'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:21]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout4'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:21]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout5'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:21]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout6'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:21]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[0]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:21]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[1]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:21]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[2]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:21]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[0]_DIV'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:21]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[2]_DIV'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:21]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[1]_DIV'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:21]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout0'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:23]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout1'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:23]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout2'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:23]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout3'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:23]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout4'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:23]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout5'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:23]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout6'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:23]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[0]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:23]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[1]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:23]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[2]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:23]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[0]_DIV'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:23]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[2]_DIV'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:23]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[1]_DIV'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:23]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout0'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:24]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout1'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:24]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout2'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:24]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout3'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:24]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout4'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:24]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout5'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:24]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout6'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:24]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[0]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:24]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[1]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:24]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[2]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:24]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[0]_DIV'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:24]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[2]_DIV'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:24]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[1]_DIV'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:24]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout0'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:26]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout1'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:26]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout2'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:26]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout3'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:26]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout4'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:26]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout5'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:26]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout6'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:26]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[0]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:26]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[1]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:26]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[2]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:26]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[0]_DIV'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:26]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[2]_DIV'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:26]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[1]_DIV'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:26]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout0'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:27]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout1'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:27]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout2'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:27]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout3'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:27]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout4'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:27]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout5'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:27]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout6'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:27]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[0]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:27]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[1]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:27]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[2]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:27]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[0]_DIV'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:27]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[2]_DIV'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:27]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[1]_DIV'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:27]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout0'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:50]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout1'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:50]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout2'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:50]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout3'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:50]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout4'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:50]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout5'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:50]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout6'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:50]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[0]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:50]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[1]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:50]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[2]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:50]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[0]_DIV'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:50]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[2]_DIV'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:50]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[1]_DIV'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:50]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout0'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:51]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout1'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:51]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout2'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:51]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout3'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:51]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout4'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:51]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout5'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:51]
WARNING: [Vivado 12-627] No clocks matched 'mmcm_clkout6'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:51]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[0]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:51]
WARNING: [Vivado 12-627] No clocks matched 'pll_clk[1]'. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:51]
INFO: [Common 17-14] Message 'Vivado 12-627' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/proj/chiron/zhcz/scratch/F2_BUILD_2024_Vivado_2024-10-21-15-03-11299/build/hpr_AltSpreadLogic_low_AggressiveExplore/constraints/timing/io_timing.xdc:51]
Finished Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/checkpoints/from_aws/cl_bb_routed.small_shell/top_late.xdc]
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4595.164 ; gain = 0.000 ; free physical = 247987 ; free virtual = 261045
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4595.164 ; gain = 0.000 ; free physical = 247987 ; free virtual = 261045
Read PlaceDB: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.28 . Memory (MB): peak = 4595.164 ; gain = 0.000 ; free physical = 247987 ; free virtual = 261045
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4595.164 ; gain = 0.000 ; free physical = 247987 ; free virtual = 261045
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4595.164 ; gain = 0.000 ; free physical = 247987 ; free virtual = 261045
Read Physdb Files: Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.51 . Memory (MB): peak = 4595.164 ; gain = 0.000 ; free physical = 247987 ; free virtual = 261045
Restored from archive | CPU: 0.700000 secs | Memory: 16.967087 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.71 . Memory (MB): peak = 4595.164 ; gain = 0.000 ; free physical = 247987 ; free virtual = 261045
WARNING: [Constraints 18-4434] Global Clock Buffer 'SL/UC_PCIE4_BRIDGE/inst/pcie4_ip_i/inst/bufg_gt_sysclk' is LOCed to site 'BUFG_GT_X1Y120'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER/IO_SHIM/BUFG_CLK_125' is LOCed to site 'BUFGCE_X0Y122'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER/IO_SHIM/BUFG_CLK_HBM_EXT' is LOCed to site 'BUFGCE_X0Y70'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER/IO_SHIM/BUFG_CLK_HBM_INT' is LOCed to site 'BUFGCE_X0Y65'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER/IO_SHIM/PLL_CLK_CORE/inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y56'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER/IO_SHIM/PLL_CLK_CORE/inst/clkout2_buf' is LOCed to site 'BUFGCE_X0Y58'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER/IO_SHIM/RL_CLKS/BUFG_CLK_A_EXT' is LOCed to site 'BUFGCE_X0Y135'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER/IO_SHIM/RL_CLKS/BUFG_CLK_A_INT' is LOCed to site 'BUFGCE_X0Y136'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER/RL/HOST_PCIE4C/inst/bufg_gt_sysclk' is LOCed to site 'BUFG_GT_X1Y78'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Parsing XDC File [/home/ubuntu/cs217-lab-3/design_top/build/checkpoints/design_top.2026_02_05-204511.post_synth/design_top_late.xdc] for cell 'WRAPPER/CL'
Finished Parsing XDC File [/home/ubuntu/cs217-lab-3/design_top/build/checkpoints/design_top.2026_02_05-204511.post_synth/design_top_late.xdc] for cell 'WRAPPER/CL'
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4595.164 ; gain = 0.000 ; free physical = 247987 ; free virtual = 261045
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4595.164 ; gain = 0.000 ; free physical = 247987 ; free virtual = 261045
CRITICAL WARNING: [Constraints 18-4866] Site IOB_X0Y207 had a top level port PCIE_RP_PERSTN on sitetype net OUTBUF_O which was overwritten!
CRITICAL WARNING: [Constraints 18-4866] Site IOB_X0Y207 had a top level port PCIE_RP_PERSTN on sitetype net PULL_PAD which was overwritten!
CRITICAL WARNING: [Constraints 18-4866] Site IOB_X0Y207 had a top level port PCIE_RP_PERSTN on sitetype net IO which was overwritten!
CRITICAL WARNING: [Constraints 18-4866] Site IOB_X0Y181 had a top level port PCIE_EP_PERSTN on sitetype net OUTBUF_O which was overwritten!
CRITICAL WARNING: [Constraints 18-4866] Site IOB_X0Y181 had a top level port PCIE_EP_PERSTN on sitetype net PULL_PAD which was overwritten!
CRITICAL WARNING: [Constraints 18-4866] Site IOB_X0Y181 had a top level port PCIE_EP_PERSTN on sitetype net IO which was overwritten!
Read PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4595.164 ; gain = 0.000 ; free physical = 247987 ; free virtual = 261045
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4595.164 ; gain = 0.000 ; free physical = 247987 ; free virtual = 261045
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4595.164 ; gain = 0.000 ; free physical = 247987 ; free virtual = 261045
Read Physdb Files: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4595.164 ; gain = 0.000 ; free physical = 247987 ; free virtual = 261045
Restored from archive | CPU: 0.060000 secs | Memory: 0.004349 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4595.164 ; gain = 0.000 ; free physical = 247987 ; free virtual = 261045
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4595.164 ; gain = 0.000 ; free physical = 247982 ; free virtual = 261040
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 281 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 181 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 6 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 18 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances

14 Infos, 121 Warnings, 6 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:09 . Memory (MB): peak = 4595.164 ; gain = 0.000 ; free physical = 247982 ; free virtual = 261040
## print "Writing post-link design checkpoint"

AWS FPGA: (20:49:38): Writing post-link design checkpoint

## write_checkpoint -force ${checkpoints_dir}/${CL}.${TAG}.post_link.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4603.168 ; gain = 0.000 ; free physical = 247967 ; free virtual = 261040
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 4603.168 ; gain = 0.000 ; free physical = 247944 ; free virtual = 261049
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4603.168 ; gain = 0.000 ; free physical = 247943 ; free virtual = 261050
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4603.168 ; gain = 0.000 ; free physical = 247937 ; free virtual = 261048
Wrote Netlist Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4603.168 ; gain = 0.000 ; free physical = 247936 ; free virtual = 261048
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4603.168 ; gain = 0.000 ; free physical = 247933 ; free virtual = 261047
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 4603.168 ; gain = 0.000 ; free physical = 247933 ; free virtual = 261048
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/cs217-lab-3/design_top/build/checkpoints/design_top.2026_02_05-204511.post_link.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4619.176 ; gain = 24.012 ; free physical = 247961 ; free virtual = 261039
## source $HDK_SHELL_DIR/build/scripts/aws_clock_properties.tcl
### proc proc_set_mmcm {mmcm_cell clkfbout_mult_f divclk_divide clkout0_divide_f {clkout1_divide 1} {clkout2_divide 1}} {
###     set cell_name [get_cells -quiet $mmcm_cell]
###     if {$cell_name != ""} {
###         set_property CLKFBOUT_MULT_F  $clkfbout_mult_f  $cell_name
###         set_property DIVCLK_DIVIDE    $divclk_divide    $cell_name
###         set_property CLKOUT0_DIVIDE_F $clkout0_divide_f $cell_name
###         set_property CLKOUT1_DIVIDE   $clkout1_divide   $cell_name
###         set_property CLKOUT2_DIVIDE   $clkout2_divide   $cell_name
###     } else {
###         puts "\nCRITICAL WARNING: $mmcm_cell cell not found. Clock recipe for this MMCM not applied.\n"
###     }
### }
### set RL_A0_MMCM "WRAPPER/IO_SHIM/RL_CLKS/MMCM_CLK_MAIN_A/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst"
### set GRP_A_MMCM "WRAPPER/CL/AWS_CLK_GEN/CLK_GRP_A_EN_I.CLK_MMCM_A_I/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst"
### set GRP_B_MMCM "WRAPPER/CL/AWS_CLK_GEN/CLK_GRP_B_EN_I.CLK_MMCM_B_I/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst"
### set GRP_C_MMCM "WRAPPER/CL/AWS_CLK_GEN/CLK_GRP_C_EN_I.CLK_MMCM_C_I/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst"
### set GRP_H_MMCM "WRAPPER/CL/AWS_CLK_GEN/CLK_HBM_EN_I.CLK_MMCM_HBM_I/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst"
### if {[string compare $clock_recipe_a "A1"] == 0} {
###     #
###     # clk_main_a0
###     #
###     set CLKFBOUT_MULT_F  9.5
###     set DIVCLK_DIVIDE    1
###     set CLKOUT0_DIVIDE_F 4.750
###     proc_set_mmcm $RL_A0_MMCM $CLKFBOUT_MULT_F $DIVCLK_DIVIDE $CLKOUT0_DIVIDE_F
### 
###     #
###     # clk_extra_a1, clk_extra_a2, clk_extra_a3
###     #
###     set CLKFBOUT_MULT_F  15
###     set DIVCLK_DIVIDE    1
###     set CLKOUT0_DIVIDE_F 12
###     set CLKOUT1_DIVIDE   4
###     set CLKOUT2_DIVIDE   3
###     proc_set_mmcm $GRP_A_MMCM $CLKFBOUT_MULT_F $DIVCLK_DIVIDE $CLKOUT0_DIVIDE_F $CLKOUT1_DIVIDE $CLKOUT2_DIVIDE
### 
### } elseif {[string compare $clock_recipe_a "A2"] == 0} {
###     #
###     # clk_main_a0
###     #
###     #NOT SUPPORTED# set CLKFBOUT_MULT_F  63.625
###     #NOT SUPPORTED# set DIVCLK_DIVIDE    8
###     #NOT SUPPORTED# set CLKOUT0_DIVIDE_F 63.625
###     set CLKFBOUT_MULT_F  9.5
###     set DIVCLK_DIVIDE    1
###     set CLKOUT0_DIVIDE_F 4.750
###     proc_set_mmcm $RL_A0_MMCM $CLKFBOUT_MULT_F $DIVCLK_DIVIDE $CLKOUT0_DIVIDE_F
### 
###     #
###     # clk_extra_a1, clk_extra_a2, clk_extra_a3
###     #
###     set CLKFBOUT_MULT_F  12.500
###     set DIVCLK_DIVIDE    1
###     set CLKOUT0_DIVIDE_F 80
###     set CLKOUT1_DIVIDE   10
###     set CLKOUT2_DIVIDE   20
###     proc_set_mmcm $GRP_A_MMCM $CLKFBOUT_MULT_F $DIVCLK_DIVIDE $CLKOUT0_DIVIDE_F $CLKOUT1_DIVIDE $CLKOUT2_DIVIDE
### 
### } else { #A0
###     #
###     # clk_main_a0
###     #
###     #NOT SUPPORTED# set CLKFBOUT_MULT_F  9.625
###     #NOT SUPPORTED# set DIVCLK_DIVIDE    1
###     #NOT SUPPORTED# set CLKOUT0_DIVIDE_F 9.625
###     set CLKFBOUT_MULT_F  9.5
###     set DIVCLK_DIVIDE    1
###     set CLKOUT0_DIVIDE_F 4.750
###     proc_set_mmcm $RL_A0_MMCM $CLKFBOUT_MULT_F $DIVCLK_DIVIDE $CLKOUT0_DIVIDE_F
### 
###     #
###     # clk_extra_a1, clk_extra_a2, clk_extra_a3
###     #
###     set CLKFBOUT_MULT_F  15
###     set DIVCLK_DIVIDE    1
###     set CLKOUT0_DIVIDE_F 24
###     set CLKOUT1_DIVIDE   8
###     set CLKOUT2_DIVIDE   6
###     proc_set_mmcm $GRP_A_MMCM $CLKFBOUT_MULT_F $DIVCLK_DIVIDE $CLKOUT0_DIVIDE_F $CLKOUT1_DIVIDE $CLKOUT2_DIVIDE
### }

CRITICAL WARNING: WRAPPER/CL/AWS_CLK_GEN/CLK_GRP_A_EN_I.CLK_MMCM_A_I/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst cell not found. Clock recipe for this MMCM not applied.

### if {[string compare $clock_recipe_b "B1"] == 0} {
###     set CLKFBOUT_MULT_F  11.875
###     set DIVCLK_DIVIDE    1
###     set CLKOUT0_DIVIDE_F 9.5
###     set CLKOUT1_DIVIDE   19
### } elseif {[string compare $clock_recipe_b "B2"] == 0} {
###     set CLKFBOUT_MULT_F  11.250
###     set DIVCLK_DIVIDE    1
###     set CLKOUT0_DIVIDE_F 2.5
###     set CLKOUT1_DIVIDE   5
### } elseif {[string compare $clock_recipe_b "B3"] == 0} {
###     set CLKFBOUT_MULT_F  11.875
###     set DIVCLK_DIVIDE    1
###     set CLKOUT0_DIVIDE_F 4.750
###     set CLKOUT1_DIVIDE   19
### } elseif {[string compare $clock_recipe_b "B4"] == 0} {
###     set CLKFBOUT_MULT_F  12
###     set DIVCLK_DIVIDE    1
###     set CLKOUT0_DIVIDE_F 4
###     set CLKOUT1_DIVIDE   16
### } elseif {[string compare $clock_recipe_b "B5"] == 0} {
###     set CLKFBOUT_MULT_F  12
###     set DIVCLK_DIVIDE    1
###     set CLKOUT0_DIVIDE_F 3
###     set CLKOUT1_DIVIDE   12
### } else { #B0
###     set CLKFBOUT_MULT_F  12.5
###     set DIVCLK_DIVIDE    1
###     set CLKOUT0_DIVIDE_F 5
###     set CLKOUT1_DIVIDE   10
### }
### proc_set_mmcm $GRP_B_MMCM $CLKFBOUT_MULT_F $DIVCLK_DIVIDE $CLKOUT0_DIVIDE_F $CLKOUT1_DIVIDE

CRITICAL WARNING: WRAPPER/CL/AWS_CLK_GEN/CLK_GRP_B_EN_I.CLK_MMCM_B_I/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst cell not found. Clock recipe for this MMCM not applied.

### if {[string compare $clock_recipe_c "C1"] == 0} {
###     set CLKFBOUT_MULT_F  12
###     set DIVCLK_DIVIDE    1
###     set CLKOUT0_DIVIDE_F 8
###     set CLKOUT1_DIVIDE   6
### } elseif {[string compare $clock_recipe_c "C2"] == 0} {
###     set CLKFBOUT_MULT_F  12
###     set DIVCLK_DIVIDE    1
###     set CLKOUT0_DIVIDE_F 16
###     set CLKOUT1_DIVIDE   12
### } elseif {[string compare $clock_recipe_c "C3"] == 0} {
###     set CLKFBOUT_MULT_F  8
###     set DIVCLK_DIVIDE    1
###     set CLKOUT0_DIVIDE_F 4
###     set CLKOUT1_DIVIDE   3
### } else { #C0
###     set CLKFBOUT_MULT_F  12
###     set DIVCLK_DIVIDE    1
###     set CLKOUT0_DIVIDE_F 4
###     set CLKOUT1_DIVIDE   3
### }
### proc_set_mmcm $GRP_C_MMCM $CLKFBOUT_MULT_F $DIVCLK_DIVIDE $CLKOUT0_DIVIDE_F $CLKOUT1_DIVIDE

CRITICAL WARNING: WRAPPER/CL/AWS_CLK_GEN/CLK_GRP_C_EN_I.CLK_MMCM_C_I/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst cell not found. Clock recipe for this MMCM not applied.

### if {[string compare $clock_recipe_hbm "H1"] == 0} {
###     set CLKFBOUT_MULT_F  11.875
###     set DIVCLK_DIVIDE    1
###     set CLKOUT0_DIVIDE_F 9.5
### } elseif {[string compare $clock_recipe_hbm "H2"] == 0} {
###     set CLKFBOUT_MULT_F  11.250
###     set DIVCLK_DIVIDE    1
###     set CLKOUT0_DIVIDE_F 2.5
### } elseif {[string compare $clock_recipe_hbm "H3"] == 0} {
###     set CLKFBOUT_MULT_F  12
###     set DIVCLK_DIVIDE    1
###     set CLKOUT0_DIVIDE_F 4
### } elseif {[string compare $clock_recipe_hbm "H4"] == 0} {
###     set CLKFBOUT_MULT_F  12
###     set DIVCLK_DIVIDE    1
###     set CLKOUT0_DIVIDE_F 3
### } else { #H0
###     set CLKFBOUT_MULT_F  12.5
###     set DIVCLK_DIVIDE    1
###     set CLKOUT0_DIVIDE_F 5
### }
### proc_set_mmcm $GRP_H_MMCM $CLKFBOUT_MULT_F $DIVCLK_DIVIDE $CLKOUT0_DIVIDE_F $CLKOUT1_DIVIDE

CRITICAL WARNING: WRAPPER/CL/AWS_CLK_GEN/CLK_HBM_EN_I.CLK_MMCM_HBM_I/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst cell not found. Clock recipe for this MMCM not applied.

### puts "INFO: aws_clock_properties.tcl successfully applied clock recipes to MMCMs"
INFO: aws_clock_properties.tcl successfully applied clock recipes to MMCMs
## read_xdc ${HDK_SHELL_DIR}/build/constraints/${SHELL_MODE}_level_1_fp_cl.xdc
Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/small_shell_level_1_fp_cl.xdc]
CRITICAL WARNING: [Vivado 12-795] Pblock 'pblock_CL' already exists. [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/small_shell_level_1_fp_cl.xdc:28]
Finished Parsing XDC File [/home/ubuntu/aws-fpga/hdk/common/shell_stable/build/constraints/small_shell_level_1_fp_cl.xdc]
read_xdc: Time (s): cpu = 00:01:36 ; elapsed = 00:01:36 . Memory (MB): peak = 4619.176 ; gain = 0.000 ; free physical = 247958 ; free virtual = 261037
## read_xdc ${constraints_dir}/${SHELL_MODE}_cl_pnr_user.xdc
Parsing XDC File [/home/ubuntu/cs217-lab-3/design_top/build/constraints/small_shell_cl_pnr_user.xdc]
Finished Parsing XDC File [/home/ubuntu/cs217-lab-3/design_top/build/constraints/small_shell_cl_pnr_user.xdc]
## source ${HDK_SHELL_DIR}/build/scripts/ddr_io_train.tcl
WARNING: [Vivado 12-180] No cells matched 'WRAPPER/CL/SH_DDR/genblk1.IS_DDR_PRESENT.DDR4_0'.
### set DDR_CELL [get_cells WRAPPER/CL/SH_DDR/genblk1.IS_DDR_PRESENT.DDR4_0]
### if {$DDR_CELL != ""} {
###     set_property MIG_FLOORPLAN_MODE FULL [get_cells WRAPPER/CL/SH_DDR/genblk1.IS_DDR_PRESENT.DDR4_0]
### } else {
###     print "Skipped ddr_io_train.tcl. No DDR Core in the design"
### }

AWS FPGA: (20:51:19): Skipped ddr_io_train.tcl. No DDR Core in the design

## print "Start optimizing customer design ${CL}"

AWS FPGA: (20:51:19): Start optimizing customer design design_top

## opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu47p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu47p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4746.367 ; gain = 127.191 ; free physical = 247845 ; free virtual = 260934

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1351fce80

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 4746.367 ; gain = 0.000 ; free physical = 247845 ; free virtual = 260934

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1351fce80

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4864.258 ; gain = 0.000 ; free physical = 247681 ; free virtual = 260771

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1351fce80

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4864.258 ; gain = 0.000 ; free physical = 247681 ; free virtual = 260771
Phase 1 Initialization | Checksum: 1351fce80

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4864.258 ; gain = 0.000 ; free physical = 247681 ; free virtual = 260771

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1351fce80

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4864.258 ; gain = 0.000 ; free physical = 247681 ; free virtual = 260771

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1351fce80

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4880.258 ; gain = 16.000 ; free physical = 247660 ; free virtual = 260750
Phase 2 Timer Update And Timing Data Collection | Checksum: 1351fce80

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4880.258 ; gain = 16.000 ; free physical = 247660 ; free virtual = 260750

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 38 inverters resulting in an inversion of 180 pins
INFO: [Opt 31-138] Pushed 6 inverter(s) to 18473 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 17cbb1edd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 4880.258 ; gain = 16.000 ; free physical = 247660 ; free virtual = 260750
Retarget | Checksum: 17cbb1edd
INFO: [Opt 31-389] Phase Retarget created 3 cells and removed 47 cells
INFO: [Opt 31-1021] In phase Retarget, 2226 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 125670465

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4880.258 ; gain = 16.000 ; free physical = 247660 ; free virtual = 260750
Constant propagation | Checksum: 125670465
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 10 cells
INFO: [Opt 31-1021] In phase Constant propagation, 5331 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1b91a43cc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 4880.258 ; gain = 16.000 ; free physical = 247660 ; free virtual = 260750
Sweep | Checksum: 1b91a43cc
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 52 cells
INFO: [Opt 31-1021] In phase Sweep, 80152 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 1b91a43cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4880.258 ; gain = 16.000 ; free physical = 248079 ; free virtual = 261170
BUFG optimization | Checksum: 1b91a43cc
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b91a43cc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 4880.258 ; gain = 16.000 ; free physical = 248079 ; free virtual = 261170
Shift Register Optimization | Checksum: 1b91a43cc
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b91a43cc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 4880.258 ; gain = 16.000 ; free physical = 248080 ; free virtual = 261170
Post Processing Netlist | Checksum: 1b91a43cc
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 3581 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1617a8f33

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 4880.258 ; gain = 16.000 ; free physical = 248080 ; free virtual = 261170

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4880.258 ; gain = 0.000 ; free physical = 248080 ; free virtual = 261170
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1617a8f33

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 4880.258 ; gain = 16.000 ; free physical = 248080 ; free virtual = 261170
Phase 9 Finalization | Checksum: 1617a8f33

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 4880.258 ; gain = 16.000 ; free physical = 248080 ; free virtual = 261170
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               3  |              47  |                                           2226  |
|  Constant propagation         |               0  |              10  |                                           5331  |
|  Sweep                        |               0  |              52  |                                          80152  |
|  BUFG optimization            |               0  |               0  |                                             27  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                           3581  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1617a8f33

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 4880.258 ; gain = 16.000 ; free physical = 248080 ; free virtual = 261170

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 240 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 1617a8f33

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:01 . Memory (MB): peak = 5072.258 ; gain = 192.000 ; free physical = 247941 ; free virtual = 261035

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1617a8f33

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5072.258 ; gain = 0.000 ; free physical = 247941 ; free virtual = 261035

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5072.258 ; gain = 0.000 ; free physical = 247941 ; free virtual = 261035
Ending Netlist Obfuscation Task | Checksum: 1617a8f33

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.09 . Memory (MB): peak = 5072.258 ; gain = 0.000 ; free physical = 247941 ; free virtual = 261035
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 5072.258 ; gain = 453.082 ; free physical = 247941 ; free virtual = 261035
## print "Writing post-opt design checkpoint and report"

AWS FPGA: (20:51:39): Writing post-opt design checkpoint and report

## write_checkpoint -force ${checkpoints_dir}/${CL}.${TAG}.post_opt.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5080.262 ; gain = 0.000 ; free physical = 247928 ; free virtual = 261037
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 5080.262 ; gain = 0.000 ; free physical = 247921 ; free virtual = 261044
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5080.262 ; gain = 0.000 ; free physical = 247921 ; free virtual = 261045
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.27 . Memory (MB): peak = 5080.262 ; gain = 0.000 ; free physical = 247918 ; free virtual = 261046
Wrote Netlist Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5080.262 ; gain = 0.000 ; free physical = 247916 ; free virtual = 261046
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5080.262 ; gain = 0.000 ; free physical = 247913 ; free virtual = 261046
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.68 . Memory (MB): peak = 5080.262 ; gain = 0.000 ; free physical = 247912 ; free virtual = 261045
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/cs217-lab-3/design_top/build/checkpoints/design_top.2026_02_05-204511.post_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 5096.270 ; gain = 24.012 ; free physical = 247920 ; free virtual = 261028
## report_timing -delay_type max \
##               -path_type full_clock_expanded \
##               -max_paths 10 \
##               -nworst 1 \
##               -input_pins \
##               -slice_pins \
##               -sort_by group \
##               -significant_digits 3 \
##               -file ${reports_dir}/${CL}.${TAG}.post_opt_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_BUFG
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_LEAF
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by group.
report_timing: Time (s): cpu = 00:01:03 ; elapsed = 00:00:34 . Memory (MB): peak = 5458.797 ; gain = 362.527 ; free physical = 247346 ; free virtual = 260588
## print "Start placing customer design ${CL}"

AWS FPGA: (20:52:18): Start placing customer design design_top

## place_design -directive $PLACE_DIRECT -no_bufg_opt
Command: place_design -directive SSI_SpreadLogic_high -no_bufg_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcvu47p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu47p'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Vivado_Tcl 4-2302] The placer was invoked with the 'SSI_SpreadLogic_high' directive.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5490.812 ; gain = 0.000 ; free physical = 247342 ; free virtual = 260586
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9d984f43

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.18 . Memory (MB): peak = 5490.812 ; gain = 0.000 ; free physical = 247342 ; free virtual = 260586
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5490.812 ; gain = 0.000 ; free physical = 247342 ; free virtual = 260586
WARNING: [Constraints 18-5648] For reconfigurable module WRAPPER/CL, the top/bottom edges of its PBLOCK pblock_CL are aligned with clock regions. With this type of floorplan, it has limited routability at PBLOCK top/bottom edges due to routing containment requirement. The edge tiles (only listed 10) are CLEM_X112Y480 CLEL_R_X112Y480 CLEL_R_X113Y480 CLEM_X114Y480 CLEM_X115Y480 CLEL_R_X115Y480 CLEM_X117Y480 CLEL_R_X118Y480 CLEM_X119Y480 CLEM_X120Y480 : . Tool will infer PROHIBIT on those tiles to enhancement routability at the edges of PBLOCK. You may also make the PBLOCK not aligned to clock region at top/bottom edges as a solution. Please refer 'Design Consideration' in UG909 for guidelines. 
INFO: [Constraints 18-12184] Site SLICE_X176Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X112Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X177Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X112Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X178Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X113Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X179Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X114Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X180Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X115Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X181Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X115Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X184Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X117Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X185Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X118Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X186Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X119Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X187Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X120Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X188Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X120Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X189Y480 is prohibited due to Sites belong to FSR edge tile CLEL_L_X121Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X190Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X121Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X191Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X122Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X192Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X123Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X193Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X123Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X196Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X125Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X197Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X126Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X198Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X126Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X199Y480 is prohibited due to Sites belong to FSR edge tile CLEL_L_X127Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X200Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X127Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X201Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X128Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X202Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X128Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X203Y480 is prohibited due to Sites belong to FSR edge tile CLEL_L_X129Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X204Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X129Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X205Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X130Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X206Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X131Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X207Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X131Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X208Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X132Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X209Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X132Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X210Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X133Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X211Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X133Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X212Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X134Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X213Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X134Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X216Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X136Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X217Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X137Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X218Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X137Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X219Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X138Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X220Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X139Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X221Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X140Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X222Y480 is prohibited due to Sites belong to FSR edge tile CLEM_R_X141Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X223Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X141Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X224Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X142Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X227Y480 is prohibited due to Sites belong to FSR edge tile CLEM_R_X144Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X228Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X144Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X229Y480 is prohibited due to Sites belong to FSR edge tile CLEM_R_X145Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X230Y480 is prohibited due to Sites belong to FSR edge tile CLEM_R_X146Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X231Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X146Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X232Y480 is prohibited due to Sites belong to FSR edge tile CLEM_R_X147Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X176Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X112Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X177Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X112Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X178Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X113Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X179Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X114Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X180Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X115Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X181Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X115Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X182Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X116Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X183Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X116Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X184Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X117Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X185Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X118Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X186Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X119Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X187Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X120Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X188Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X120Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X189Y119 is prohibited due to Sites belong to FSR edge tile CLEL_L_X121Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X190Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X121Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X191Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X122Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X192Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X123Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X193Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X123Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X194Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X124Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X195Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X124Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X196Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X125Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X197Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X126Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X198Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X126Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X199Y119 is prohibited due to Sites belong to FSR edge tile CLEL_L_X127Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X200Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X127Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X201Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X128Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X202Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X128Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X203Y119 is prohibited due to Sites belong to FSR edge tile CLEL_L_X129Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X204Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X129Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X205Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X130Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X206Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X131Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X207Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X131Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X208Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X132Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X209Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X132Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X210Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X133Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X211Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X133Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X212Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X134Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X213Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X134Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X214Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X135Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X215Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X135Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X216Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X136Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X217Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X137Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X218Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X137Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X219Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X138Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X221Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X140Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X222Y119 is prohibited due to Sites belong to FSR edge tile CLEM_R_X141Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X223Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X141Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X224Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X142Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X225Y119 is prohibited due to Sites belong to FSR edge tile CLEM_R_X143Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X226Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X143Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X227Y119 is prohibited due to Sites belong to FSR edge tile CLEM_R_X144Y119 of Pblock pblock_CL
INFO: [Common 17-14] Message 'Constraints 18-12184' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7f708374

Time (s): cpu = 00:01:42 ; elapsed = 00:01:40 . Memory (MB): peak = 5490.812 ; gain = 0.000 ; free physical = 247340 ; free virtual = 260589

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: be1a4fb9

Time (s): cpu = 00:02:19 ; elapsed = 00:01:58 . Memory (MB): peak = 5948.238 ; gain = 457.426 ; free physical = 246893 ; free virtual = 260145

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: be1a4fb9

Time (s): cpu = 00:02:19 ; elapsed = 00:01:58 . Memory (MB): peak = 5948.238 ; gain = 457.426 ; free physical = 246893 ; free virtual = 260145
Phase 1 Placer Initialization | Checksum: be1a4fb9

Time (s): cpu = 00:02:20 ; elapsed = 00:02:00 . Memory (MB): peak = 5948.238 ; gain = 457.426 ; free physical = 246893 ; free virtual = 260145

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: b0c27bc7

Time (s): cpu = 00:02:50 ; elapsed = 00:02:13 . Memory (MB): peak = 5948.238 ; gain = 457.426 ; free physical = 246879 ; free virtual = 260132

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 9c8c0198

Time (s): cpu = 00:02:58 ; elapsed = 00:02:22 . Memory (MB): peak = 6005.441 ; gain = 514.629 ; free physical = 246792 ; free virtual = 260045

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 9c8c0198

Time (s): cpu = 00:03:23 ; elapsed = 00:02:29 . Memory (MB): peak = 6406.441 ; gain = 915.629 ; free physical = 245959 ; free virtual = 259640

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 976c3182

Time (s): cpu = 00:03:27 ; elapsed = 00:02:30 . Memory (MB): peak = 6438.457 ; gain = 947.645 ; free physical = 245959 ; free virtual = 259640

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 976c3182

Time (s): cpu = 00:03:27 ; elapsed = 00:02:30 . Memory (MB): peak = 6438.457 ; gain = 947.645 ; free physical = 245959 ; free virtual = 259640
Phase 2.1.1 Partition Driven Placement | Checksum: 976c3182

Time (s): cpu = 00:03:27 ; elapsed = 00:02:31 . Memory (MB): peak = 6438.457 ; gain = 947.645 ; free physical = 245959 ; free virtual = 259640
Phase 2.1 Floorplanning | Checksum: 16c19d68a

Time (s): cpu = 00:03:27 ; elapsed = 00:02:31 . Memory (MB): peak = 6438.457 ; gain = 947.645 ; free physical = 245959 ; free virtual = 259640

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 6438.457 ; gain = 0.000 ; free physical = 245958 ; free virtual = 259640

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: 16c19d68a

Time (s): cpu = 00:03:27 ; elapsed = 00:02:31 . Memory (MB): peak = 6438.457 ; gain = 947.645 ; free physical = 245958 ; free virtual = 259640

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: 144f18f44

Time (s): cpu = 00:03:28 ; elapsed = 00:02:32 . Memory (MB): peak = 6438.457 ; gain = 947.645 ; free physical = 245957 ; free virtual = 259640

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: 14ec407d1

Time (s): cpu = 00:03:28 ; elapsed = 00:02:32 . Memory (MB): peak = 6438.457 ; gain = 947.645 ; free physical = 245957 ; free virtual = 259640

Phase 2.5 Global Placement Core

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 15830edcc

Time (s): cpu = 00:06:32 ; elapsed = 00:03:50 . Memory (MB): peak = 7076.500 ; gain = 1585.688 ; free physical = 245266 ; free virtual = 258949

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 62 LUTNM shape to break, 597 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 23, two critical 39, total 62, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 341 nets or LUTs. Breaked 62 LUTs, combined 279 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 26 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 24 nets.  Re-placed 353 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 24 nets or cells. Created 0 new cell, deleted 7 existing cells and moved 353 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 7076.500 ; gain = 0.000 ; free physical = 245266 ; free virtual = 258949
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 3 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell WRAPPER/CL/u_gbmodule/gbcore_inst/GBCore_SetLargeBuffer_1U_base_addr_acc_4_cmp/zz. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell WRAPPER/CL/u_gbmodule/nmp_inst/NMP_NMPRun_inst/ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_7_sva_1. 19 registers were pushed out.
INFO: [Physopt 32-665] Processed cell WRAPPER/CL/u_gbmodule/nmp_inst/NMP_NMPRun_inst/ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_ac_math_ac_pow2_pwl_AC_TRN_33_13_true_AC_TRN_AC_WRAP_32_12_AC_TRN_AC_WRAP_output_pwl_mul_psp_11_sva_1. 19 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 3 nets or cells. Created 54 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 7076.500 ; gain = 0.000 ; free physical = 245266 ; free virtual = 258949
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7076.500 ; gain = 0.000 ; free physical = 245266 ; free virtual = 258949

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           62  |            279  |                   341  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              7  |                    24  |           0  |           1  |  00:00:11  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |           54  |              0  |                     3  |           0  |           1  |  00:00:01  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          116  |            286  |                   368  |           0  |          10  |  00:00:12  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1478e5ed6

Time (s): cpu = 00:06:49 ; elapsed = 00:04:06 . Memory (MB): peak = 7076.500 ; gain = 1585.688 ; free physical = 245266 ; free virtual = 258949
Phase 2.5 Global Placement Core | Checksum: 10efdbc6b

Time (s): cpu = 00:07:49 ; elapsed = 00:04:26 . Memory (MB): peak = 7076.500 ; gain = 1585.688 ; free physical = 245265 ; free virtual = 258949
Phase 2 Global Placement | Checksum: 10efdbc6b

Time (s): cpu = 00:07:49 ; elapsed = 00:04:26 . Memory (MB): peak = 7076.500 ; gain = 1585.688 ; free physical = 245265 ; free virtual = 258949

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18da94705

Time (s): cpu = 00:08:22 ; elapsed = 00:04:37 . Memory (MB): peak = 7076.500 ; gain = 1585.688 ; free physical = 245264 ; free virtual = 258948

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12f8dc999

Time (s): cpu = 00:08:26 ; elapsed = 00:04:39 . Memory (MB): peak = 7076.500 ; gain = 1585.688 ; free physical = 245264 ; free virtual = 258948

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1daa4b50e

Time (s): cpu = 00:09:22 ; elapsed = 00:04:57 . Memory (MB): peak = 7076.500 ; gain = 1585.688 ; free physical = 245261 ; free virtual = 258945

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 166233bb1

Time (s): cpu = 00:09:27 ; elapsed = 00:05:01 . Memory (MB): peak = 7076.500 ; gain = 1585.688 ; free physical = 245261 ; free virtual = 258945
Phase 3.3.2 Slice Area Swap | Checksum: 143d50037

Time (s): cpu = 00:09:30 ; elapsed = 00:05:03 . Memory (MB): peak = 7076.500 ; gain = 1585.688 ; free physical = 245260 ; free virtual = 258944
Phase 3.3 Small Shape DP | Checksum: 195ebe4c5

Time (s): cpu = 00:09:39 ; elapsed = 00:05:07 . Memory (MB): peak = 7076.500 ; gain = 1585.688 ; free physical = 245260 ; free virtual = 258944

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1842bb47c

Time (s): cpu = 00:09:41 ; elapsed = 00:05:08 . Memory (MB): peak = 7076.500 ; gain = 1585.688 ; free physical = 245260 ; free virtual = 258944

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1842bb47c

Time (s): cpu = 00:09:42 ; elapsed = 00:05:10 . Memory (MB): peak = 7076.500 ; gain = 1585.688 ; free physical = 245260 ; free virtual = 258944

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 22c91b675

Time (s): cpu = 00:10:17 ; elapsed = 00:05:21 . Memory (MB): peak = 7076.500 ; gain = 1585.688 ; free physical = 245263 ; free virtual = 258947
Phase 3 Detail Placement | Checksum: 22c91b675

Time (s): cpu = 00:10:18 ; elapsed = 00:05:22 . Memory (MB): peak = 7076.500 ; gain = 1585.688 ; free physical = 245263 ; free virtual = 258947

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization

Phase 4.1.1.1 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, moved BUFGs: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.1 BUFG Replication | Checksum: 2463d15e6

Time (s): cpu = 00:11:40 ; elapsed = 00:05:52 . Memory (MB): peak = 7076.500 ; gain = 1585.688 ; free physical = 245305 ; free virtual = 258989

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.091. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 204ea382d

Time (s): cpu = 00:12:52 ; elapsed = 00:07:01 . Memory (MB): peak = 7076.500 ; gain = 1585.688 ; free physical = 245304 ; free virtual = 258989

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=0.091. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 204ea382d

Time (s): cpu = 00:12:53 ; elapsed = 00:07:02 . Memory (MB): peak = 7076.500 ; gain = 1585.688 ; free physical = 245304 ; free virtual = 258989

Time (s): cpu = 00:12:53 ; elapsed = 00:07:02 . Memory (MB): peak = 7076.500 ; gain = 1585.688 ; free physical = 245304 ; free virtual = 258989
Phase 4.1 Post Commit Optimization | Checksum: 204ea382d

Time (s): cpu = 00:12:53 ; elapsed = 00:07:02 . Memory (MB): peak = 7076.500 ; gain = 1585.688 ; free physical = 245304 ; free virtual = 258989
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7157.715 ; gain = 0.000 ; free physical = 245183 ; free virtual = 258867

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 283d68bb4

Time (s): cpu = 00:13:40 ; elapsed = 00:07:28 . Memory (MB): peak = 7157.715 ; gain = 1666.902 ; free physical = 245183 ; free virtual = 258867

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

SLR0:
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

SLR1:
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

SLR2:
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 283d68bb4

Time (s): cpu = 00:13:41 ; elapsed = 00:07:29 . Memory (MB): peak = 7157.715 ; gain = 1666.902 ; free physical = 245183 ; free virtual = 258867
Phase 4.3 Placer Reporting | Checksum: 283d68bb4

Time (s): cpu = 00:13:41 ; elapsed = 00:07:29 . Memory (MB): peak = 7157.715 ; gain = 1666.902 ; free physical = 245183 ; free virtual = 258867

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7157.715 ; gain = 0.000 ; free physical = 245183 ; free virtual = 258867

Time (s): cpu = 00:13:41 ; elapsed = 00:07:29 . Memory (MB): peak = 7157.715 ; gain = 1666.902 ; free physical = 245183 ; free virtual = 258867
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 25280f662

Time (s): cpu = 00:13:41 ; elapsed = 00:07:29 . Memory (MB): peak = 7157.715 ; gain = 1666.902 ; free physical = 245183 ; free virtual = 258867
Ending Placer Task | Checksum: 174b98b2e

Time (s): cpu = 00:13:42 ; elapsed = 00:07:30 . Memory (MB): peak = 7157.715 ; gain = 1666.902 ; free physical = 245183 ; free virtual = 258867
144 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:13:58 ; elapsed = 00:07:37 . Memory (MB): peak = 7157.715 ; gain = 1698.918 ; free physical = 245183 ; free virtual = 258867
## print "Writing post-place design checkpoint and report"

AWS FPGA: (20:59:55): Writing post-place design checkpoint and report

## write_checkpoint -force ${checkpoints_dir}/${CL}.${TAG}.post_place.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7157.715 ; gain = 0.000 ; free physical = 245161 ; free virtual = 258866
Wrote PlaceDB: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 7157.715 ; gain = 0.000 ; free physical = 245073 ; free virtual = 258863
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7157.715 ; gain = 0.000 ; free physical = 245072 ; free virtual = 258863
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.24 . Memory (MB): peak = 7157.715 ; gain = 0.000 ; free physical = 245071 ; free virtual = 258863
Wrote Netlist Cache: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 7157.715 ; gain = 0.000 ; free physical = 245061 ; free virtual = 258863
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7157.715 ; gain = 0.000 ; free physical = 245058 ; free virtual = 258863
Write Physdb Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 7157.715 ; gain = 0.000 ; free physical = 245058 ; free virtual = 258863
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/cs217-lab-3/design_top/build/checkpoints/design_top.2026_02_05-204511.post_place.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 7157.715 ; gain = 0.000 ; free physical = 245140 ; free virtual = 258850
## report_timing -delay_type max \
##               -path_type full_clock_expanded \
##               -max_paths 10 \
##               -nworst 1 \
##               -input_pins \
##               -slice_pins \
##               -sort_by group \
##               -significant_digits 3 \
##               -file $reports_dir/${CL}.${TAG}.post_place_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by group.
report_timing: Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 7157.715 ; gain = 0.000 ; free physical = 245123 ; free virtual = 258832
## print "Start physical-optimizing customer design ${CL}"

AWS FPGA: (21:00:15): Start physical-optimizing customer design design_top

## phys_opt_design -directive $PHY_OPT_DIRECT
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xcvu47p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu47p'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
INFO: [Vivado_Tcl 4-2280] Estimated Timing Summary | WNS= 0.094 | TNS= 0.000 | WHS= -0.176 |
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-2291] Design worst hold slack (WHS) is greater than or equal to -0.250 ns. Hold fix optimization will be skipped.
 
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
## print "Writing post-phy_opt design checkpoint and report"

AWS FPGA: (21:00:16): Writing post-phy_opt design checkpoint and report

## write_checkpoint -force ${checkpoints_dir}/${CL}.${TAG}.post_phys_opt.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7157.715 ; gain = 0.000 ; free physical = 245110 ; free virtual = 258840
Wrote PlaceDB: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 7157.715 ; gain = 0.000 ; free physical = 245025 ; free virtual = 258841
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7157.715 ; gain = 0.000 ; free physical = 245024 ; free virtual = 258841
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.25 . Memory (MB): peak = 7157.715 ; gain = 0.000 ; free physical = 245022 ; free virtual = 258840
Wrote Netlist Cache: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 7157.715 ; gain = 0.000 ; free physical = 245012 ; free virtual = 258839
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7157.715 ; gain = 0.000 ; free physical = 245010 ; free virtual = 258839
Write Physdb Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 7157.715 ; gain = 0.000 ; free physical = 245010 ; free virtual = 258839
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/cs217-lab-3/design_top/build/checkpoints/design_top.2026_02_05-204511.post_phys_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 7157.715 ; gain = 0.000 ; free physical = 245107 ; free virtual = 258842
## report_timing -delay_type max \
##               -path_type full_clock_expanded \
##               -max_paths 10 \
##               -nworst 1 \
##               -input_pins \
##               -slice_pins \
##               -sort_by group \
##               -significant_digits 3 \
##               -file $reports_dir/${CL}.${TAG}.post_phy_opt_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by group.
## print "Start routing customer design ${CL}"

AWS FPGA: (21:00:21): Start routing customer design design_top

## route_design -directive $ROUTE_DIRECT -tns_cleanup
Command: route_design -directive AggressiveExplore -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xcvu47p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu47p'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'AggressiveExplore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 52b123e4 ConstDB: 0 ShapeSum: 59f59524 RouteDB: c812d226
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 7165.719 ; gain = 0.000 ; free physical = 245106 ; free virtual = 258850
INFO: [Route 35-375] Restored and blocked 360 bleed over nodes.
Post Restoration Checksum: NetGraph: df7dd195 | NumContArr: df1645c7 | Constraints: 820213a9 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 3033f25a2

Time (s): cpu = 00:00:45 ; elapsed = 00:00:14 . Memory (MB): peak = 7165.719 ; gain = 0.000 ; free physical = 245105 ; free virtual = 258851

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 3033f25a2

Time (s): cpu = 00:00:47 ; elapsed = 00:00:14 . Memory (MB): peak = 7165.719 ; gain = 0.000 ; free physical = 245105 ; free virtual = 258851

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 3033f25a2

Time (s): cpu = 00:00:49 ; elapsed = 00:00:15 . Memory (MB): peak = 7165.719 ; gain = 0.000 ; free physical = 245105 ; free virtual = 258851

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 22e801dfe

Time (s): cpu = 00:00:58 ; elapsed = 00:00:18 . Memory (MB): peak = 7523.609 ; gain = 357.891 ; free physical = 244724 ; free virtual = 258470

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 20eb36429

Time (s): cpu = 00:01:14 ; elapsed = 00:00:22 . Memory (MB): peak = 7523.609 ; gain = 357.891 ; free physical = 244724 ; free virtual = 258470
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.241  | TNS=0.000  | WHS=-0.089 | THS=-3.862 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 46163
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 36021
  Number of Partially Routed Nets     = 10142
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1e49b844b

Time (s): cpu = 00:01:55 ; elapsed = 00:00:33 . Memory (MB): peak = 7589.359 ; gain = 423.641 ; free physical = 244664 ; free virtual = 258411

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1e49b844b

Time (s): cpu = 00:01:57 ; elapsed = 00:00:33 . Memory (MB): peak = 7589.359 ; gain = 423.641 ; free physical = 244664 ; free virtual = 258411

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1d16b44d8

Time (s): cpu = 00:05:29 ; elapsed = 00:03:45 . Memory (MB): peak = 10225.359 ; gain = 3059.641 ; free physical = 242223 ; free virtual = 255970
Phase 4 Initial Routing | Checksum: 23df3aae9

Time (s): cpu = 00:05:31 ; elapsed = 00:03:45 . Memory (MB): peak = 10225.359 ; gain = 3059.641 ; free physical = 242223 ; free virtual = 255970

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 8000
 Number of Nodes with overlaps = 1285
 Number of Nodes with overlaps = 338
 Number of Nodes with overlaps = 140
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_100_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.412 | TNS=-22.802| WHS=-0.025 | THS=-0.619 |

Phase 5.1 Global Iteration 0 | Checksum: 22a5c2c9c

Time (s): cpu = 00:08:14 ; elapsed = 00:04:57 . Memory (MB): peak = 10225.359 ; gain = 3059.641 ; free physical = 242222 ; free virtual = 255970

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 193
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.199 | TNS=-8.134 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2d3b2e120

Time (s): cpu = 00:09:04 ; elapsed = 00:05:26 . Memory (MB): peak = 10225.359 ; gain = 3059.641 ; free physical = 242223 ; free virtual = 255970

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.121 | TNS=-2.661 | WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 1bdd3cae3

Time (s): cpu = 00:09:43 ; elapsed = 00:05:49 . Memory (MB): peak = 10225.359 ; gain = 3059.641 ; free physical = 242221 ; free virtual = 255969

Phase 5.4 Global Iteration 3
 Number of Nodes with overlaps = 155
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.043 | TNS=-0.581 | WHS=N/A    | THS=N/A    |

Phase 5.4 Global Iteration 3 | Checksum: 30dc73873

Time (s): cpu = 00:10:04 ; elapsed = 00:06:00 . Memory (MB): peak = 10225.359 ; gain = 3059.641 ; free physical = 242221 ; free virtual = 255969

Phase 5.5 Global Iteration 4
 Number of Nodes with overlaps = 98
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.009 | TNS=-0.046 | WHS=N/A    | THS=N/A    |

Phase 5.5 Global Iteration 4 | Checksum: 259778c38

Time (s): cpu = 00:10:22 ; elapsed = 00:06:10 . Memory (MB): peak = 10225.359 ; gain = 3059.641 ; free physical = 242221 ; free virtual = 255969

Phase 5.6 Global Iteration 5
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.018 | TNS=-0.144 | WHS=N/A    | THS=N/A    |

Phase 5.6 Global Iteration 5 | Checksum: 1d6079917

Time (s): cpu = 00:10:33 ; elapsed = 00:06:16 . Memory (MB): peak = 10225.359 ; gain = 3059.641 ; free physical = 242221 ; free virtual = 255969
Phase 5 Rip-up And Reroute | Checksum: 1d6079917

Time (s): cpu = 00:10:34 ; elapsed = 00:06:16 . Memory (MB): peak = 10225.359 ; gain = 3059.641 ; free physical = 242221 ; free virtual = 255969

Phase 6 Delay and Skew Optimization

Phase 6.1 TNS Cleanup

Phase 6.1.1 Delay CleanUp
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.009 | TNS=-0.043 | WHS=0.010  | THS=0.000  |

INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.009 | TNS=-0.043 | WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.009 | TNS=-0.043 | WHS=0.010  | THS=0.000  |

Phase 6.1.1 Delay CleanUp | Checksum: 21d39b6ac

Time (s): cpu = 00:10:54 ; elapsed = 00:06:21 . Memory (MB): peak = 10225.359 ; gain = 3059.641 ; free physical = 242221 ; free virtual = 255969
Phase 6.1 TNS Cleanup | Checksum: 21d39b6ac

Time (s): cpu = 00:10:56 ; elapsed = 00:06:21 . Memory (MB): peak = 10225.359 ; gain = 3059.641 ; free physical = 242221 ; free virtual = 255969

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 21d39b6ac

Time (s): cpu = 00:10:57 ; elapsed = 00:06:22 . Memory (MB): peak = 10225.359 ; gain = 3059.641 ; free physical = 242221 ; free virtual = 255969
Phase 6 Delay and Skew Optimization | Checksum: 21d39b6ac

Time (s): cpu = 00:10:59 ; elapsed = 00:06:22 . Memory (MB): peak = 10225.359 ; gain = 3059.641 ; free physical = 242221 ; free virtual = 255969

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.009 | TNS=-0.043 | WHS=0.010  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2a013730b

Time (s): cpu = 00:11:12 ; elapsed = 00:06:26 . Memory (MB): peak = 10225.359 ; gain = 3059.641 ; free physical = 242221 ; free virtual = 255969
Phase 7 Post Hold Fix | Checksum: 2a013730b

Time (s): cpu = 00:11:14 ; elapsed = 00:06:26 . Memory (MB): peak = 10225.359 ; gain = 3059.641 ; free physical = 242221 ; free virtual = 255969

Phase 8 Timing Verification

Phase 8.1 Update Timing
Phase 8.1 Update Timing | Checksum: 1ff0ee9a0

Time (s): cpu = 00:11:32 ; elapsed = 00:06:31 . Memory (MB): peak = 10225.359 ; gain = 3059.641 ; free physical = 242221 ; free virtual = 255969
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.009 | TNS=-0.043 | WHS=0.010  | THS=0.000  |

Phase 8 Timing Verification | Checksum: 1ff0ee9a0

Time (s): cpu = 00:11:34 ; elapsed = 00:06:31 . Memory (MB): peak = 10225.359 ; gain = 3059.641 ; free physical = 242221 ; free virtual = 255969

Phase 9 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.798521 %
  Global Horizontal Routing Utilization  = 0.736848 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 64.6226%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 74.8815%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 69.2308%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 73.0769%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 9 Route finalize | Checksum: 1ff0ee9a0

Time (s): cpu = 00:11:39 ; elapsed = 00:06:32 . Memory (MB): peak = 10225.359 ; gain = 3059.641 ; free physical = 242221 ; free virtual = 255969

Phase 10 Verifying routed nets

 Verification completed successfully
Phase 10 Verifying routed nets | Checksum: 1ff0ee9a0

Time (s): cpu = 00:11:41 ; elapsed = 00:06:33 . Memory (MB): peak = 10225.359 ; gain = 3059.641 ; free physical = 242221 ; free virtual = 255969

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: 1ff0ee9a0

Time (s): cpu = 00:11:46 ; elapsed = 00:06:35 . Memory (MB): peak = 10225.359 ; gain = 3059.641 ; free physical = 242221 ; free virtual = 255969

Phase 12 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 10225.359 ; gain = 0.000 ; free physical = 242221 ; free virtual = 255969
WARNING: [Constraints 18-5648] For reconfigurable module WRAPPER/CL, the top/bottom edges of its PBLOCK pblock_CL are aligned with clock regions. With this type of floorplan, it has limited routability at PBLOCK top/bottom edges due to routing containment requirement. The edge tiles (only listed 10) are CLEM_X112Y480 CLEL_R_X112Y480 CLEL_R_X113Y480 CLEM_X114Y480 CLEM_X115Y480 CLEL_R_X115Y480 CLEM_X117Y480 CLEL_R_X118Y480 CLEM_X119Y480 CLEM_X120Y480 : . Tool will infer PROHIBIT on those tiles to enhancement routability at the edges of PBLOCK. You may also make the PBLOCK not aligned to clock region at top/bottom edges as a solution. Please refer 'Design Consideration' in UG909 for guidelines. 
INFO: [Constraints 18-12184] Site SLICE_X176Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X112Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X177Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X112Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X178Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X113Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X179Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X114Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X180Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X115Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X181Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X115Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X184Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X117Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X185Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X118Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X186Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X119Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X187Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X120Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X188Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X120Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X189Y480 is prohibited due to Sites belong to FSR edge tile CLEL_L_X121Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X190Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X121Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X191Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X122Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X192Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X123Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X193Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X123Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X196Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X125Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X197Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X126Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X198Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X126Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X199Y480 is prohibited due to Sites belong to FSR edge tile CLEL_L_X127Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X200Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X127Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X201Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X128Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X202Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X128Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X203Y480 is prohibited due to Sites belong to FSR edge tile CLEL_L_X129Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X204Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X129Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X205Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X130Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X206Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X131Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X207Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X131Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X208Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X132Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X209Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X132Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X210Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X133Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X211Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X133Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X212Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X134Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X213Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X134Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X216Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X136Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X217Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X137Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X218Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X137Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X219Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X138Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X220Y480 is prohibited due to Sites belong to FSR edge tile CLEM_X139Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X221Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X140Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X222Y480 is prohibited due to Sites belong to FSR edge tile CLEM_R_X141Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X223Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X141Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X224Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X142Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X227Y480 is prohibited due to Sites belong to FSR edge tile CLEM_R_X144Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X228Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X144Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X229Y480 is prohibited due to Sites belong to FSR edge tile CLEM_R_X145Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X230Y480 is prohibited due to Sites belong to FSR edge tile CLEM_R_X146Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X231Y480 is prohibited due to Sites belong to FSR edge tile CLEL_R_X146Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X232Y480 is prohibited due to Sites belong to FSR edge tile CLEM_R_X147Y480 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X176Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X112Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X177Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X112Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X178Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X113Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X179Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X114Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X180Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X115Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X181Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X115Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X182Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X116Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X183Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X116Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X184Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X117Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X185Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X118Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X186Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X119Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X187Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X120Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X188Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X120Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X189Y119 is prohibited due to Sites belong to FSR edge tile CLEL_L_X121Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X190Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X121Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X191Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X122Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X192Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X123Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X193Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X123Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X194Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X124Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X195Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X124Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X196Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X125Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X197Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X126Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X198Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X126Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X199Y119 is prohibited due to Sites belong to FSR edge tile CLEL_L_X127Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X200Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X127Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X201Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X128Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X202Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X128Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X203Y119 is prohibited due to Sites belong to FSR edge tile CLEL_L_X129Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X204Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X129Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X205Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X130Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X206Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X131Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X207Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X131Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X208Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X132Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X209Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X132Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X210Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X133Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X211Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X133Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X212Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X134Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X213Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X134Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X214Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X135Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X215Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X135Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X216Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X136Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X217Y119 is prohibited due to Sites belong to FSR edge tile CLEM_X137Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X218Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X137Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X219Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X138Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X221Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X140Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X222Y119 is prohibited due to Sites belong to FSR edge tile CLEM_R_X141Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X223Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X141Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X224Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X142Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X225Y119 is prohibited due to Sites belong to FSR edge tile CLEM_R_X143Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X226Y119 is prohibited due to Sites belong to FSR edge tile CLEL_R_X143Y119 of Pblock pblock_CL
INFO: [Constraints 18-12184] Site SLICE_X227Y119 is prohibited due to Sites belong to FSR edge tile CLEM_R_X144Y119 of Pblock pblock_CL
INFO: [Common 17-14] Message 'Constraints 18-12184' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.014. For the most accurate timing information please run report_timing.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 10257.375 ; gain = 0.000 ; free physical = 242139 ; free virtual = 255887
Ending IncrPlace Task | Checksum: 1427822c4

Time (s): cpu = 00:02:02 ; elapsed = 00:01:38 . Memory (MB): peak = 10257.375 ; gain = 32.016 ; free physical = 242139 ; free virtual = 255887
Phase 12 Incr Placement Change | Checksum: 1427822c4

Time (s): cpu = 00:13:50 ; elapsed = 00:08:14 . Memory (MB): peak = 10257.375 ; gain = 3091.656 ; free physical = 242139 ; free virtual = 255887

Phase 13 Build RT Design
Checksum: PlaceDB: 2eb8001a ConstDB: 0 ShapeSum: 80ee7d80 RouteDB: 92d1a52a
INFO: [Route 35-375] Restored and blocked 360 bleed over nodes.
Post Restoration Checksum: NetGraph: 76b71b3e | NumContArr: ec23bd7a | Constraints: 8e3da60a | Timing: c2a8fa9d
Phase 13 Build RT Design | Checksum: 2b3c1795f

Time (s): cpu = 00:14:30 ; elapsed = 00:08:24 . Memory (MB): peak = 10257.375 ; gain = 3091.656 ; free physical = 242142 ; free virtual = 255890

Phase 14 Router Initialization

Phase 14.1 Fix Topology Constraints
Phase 14.1 Fix Topology Constraints | Checksum: 2b3c1795f

Time (s): cpu = 00:14:32 ; elapsed = 00:08:25 . Memory (MB): peak = 10257.375 ; gain = 3091.656 ; free physical = 242142 ; free virtual = 255890

Phase 14.2 Pre Route Cleanup
Phase 14.2 Pre Route Cleanup | Checksum: 29e70f9f5

Time (s): cpu = 00:14:34 ; elapsed = 00:08:25 . Memory (MB): peak = 10257.375 ; gain = 3091.656 ; free physical = 242142 ; free virtual = 255890

Phase 14.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 14.3 Global Clock Net Routing | Checksum: 1af1db025

Time (s): cpu = 00:14:44 ; elapsed = 00:08:28 . Memory (MB): peak = 10257.375 ; gain = 3091.656 ; free physical = 242142 ; free virtual = 255890

Phase 14.4 Update Timing
Phase 14.4 Update Timing | Checksum: 1abc7dc00

Time (s): cpu = 00:15:02 ; elapsed = 00:08:33 . Memory (MB): peak = 10257.375 ; gain = 3091.656 ; free physical = 242142 ; free virtual = 255890
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.003  | TNS=0.000  | WHS=-0.089 | THS=-3.747 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.798302 %
  Global Horizontal Routing Utilization  = 0.736476 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 126
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 24
  Number of Partially Routed Nets     = 102
  Number of Node Overlaps             = 0

Phase 14 Router Initialization | Checksum: 1e227f3f9

Time (s): cpu = 00:15:43 ; elapsed = 00:08:44 . Memory (MB): peak = 10257.375 ; gain = 3091.656 ; free physical = 242142 ; free virtual = 255890

Phase 15 Global Routing
Phase 15 Global Routing | Checksum: 1e227f3f9

Time (s): cpu = 00:15:45 ; elapsed = 00:08:44 . Memory (MB): peak = 10257.375 ; gain = 3091.656 ; free physical = 242142 ; free virtual = 255890

Phase 16 Initial Routing

Phase 16.1 Initial Net Routing Pass
Phase 16.1 Initial Net Routing Pass | Checksum: e444e6fc

Time (s): cpu = 00:15:56 ; elapsed = 00:08:48 . Memory (MB): peak = 10257.375 ; gain = 3091.656 ; free physical = 242142 ; free virtual = 255890
Phase 16 Initial Routing | Checksum: 1578e190f

Time (s): cpu = 00:15:59 ; elapsed = 00:08:48 . Memory (MB): peak = 10257.375 ; gain = 3091.656 ; free physical = 242142 ; free virtual = 255890

Phase 17 Rip-up And Reroute

Phase 17.1 Global Iteration 0
 Number of Nodes with overlaps = 372
 Number of Nodes with overlaps = 96
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_100_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_140_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.121 | TNS=-3.140 | WHS=0.010  | THS=0.000  |

Phase 17.1 Global Iteration 0 | Checksum: 14edc2db9

Time (s): cpu = 00:18:06 ; elapsed = 00:10:05 . Memory (MB): peak = 10257.375 ; gain = 3091.656 ; free physical = 242142 ; free virtual = 255890

Phase 17.2 Global Iteration 1
 Number of Nodes with overlaps = 213
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.157 | TNS=-3.797 | WHS=N/A    | THS=N/A    |

Phase 17.2 Global Iteration 1 | Checksum: 29ce68fa9

Time (s): cpu = 00:18:31 ; elapsed = 00:10:16 . Memory (MB): peak = 10257.375 ; gain = 3091.656 ; free physical = 242142 ; free virtual = 255890

Phase 17.3 Additional Iteration for Hold
Phase 17.3 Additional Iteration for Hold | Checksum: 1c072775a

Time (s): cpu = 00:18:34 ; elapsed = 00:10:17 . Memory (MB): peak = 10257.375 ; gain = 3091.656 ; free physical = 242143 ; free virtual = 255891
Phase 17 Rip-up And Reroute | Checksum: 1c072775a

Time (s): cpu = 00:18:36 ; elapsed = 00:10:17 . Memory (MB): peak = 10257.375 ; gain = 3091.656 ; free physical = 242143 ; free virtual = 255891

Phase 18 Delay and Skew Optimization

Phase 18.1 TNS Cleanup

Phase 18.1.1 Delay CleanUp
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.121 | TNS=-3.140 | WHS=0.010  | THS=0.000  |

INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.121 | TNS=-3.140 | WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.121 | TNS=-3.140 | WHS=0.010  | THS=0.000  |

Phase 18.1.1 Delay CleanUp | Checksum: 22ab7b65c

Time (s): cpu = 00:18:55 ; elapsed = 00:10:22 . Memory (MB): peak = 10257.375 ; gain = 3091.656 ; free physical = 242143 ; free virtual = 255891
Phase 18.1 TNS Cleanup | Checksum: 22ab7b65c

Time (s): cpu = 00:18:56 ; elapsed = 00:10:23 . Memory (MB): peak = 10257.375 ; gain = 3091.656 ; free physical = 242143 ; free virtual = 255891

Phase 18.2 Clock Skew Optimization
Phase 18.2 Clock Skew Optimization | Checksum: 22ab7b65c

Time (s): cpu = 00:18:58 ; elapsed = 00:10:23 . Memory (MB): peak = 10257.375 ; gain = 3091.656 ; free physical = 242143 ; free virtual = 255891
Phase 18 Delay and Skew Optimization | Checksum: 22ab7b65c

Time (s): cpu = 00:19:00 ; elapsed = 00:10:23 . Memory (MB): peak = 10257.375 ; gain = 3091.656 ; free physical = 242143 ; free virtual = 255891

Phase 19 Post Hold Fix

Phase 19.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.121 | TNS=-3.140 | WHS=0.010  | THS=0.000  |

Phase 19.1 Hold Fix Iter | Checksum: 26bf2269e

Time (s): cpu = 00:19:13 ; elapsed = 00:10:27 . Memory (MB): peak = 10257.375 ; gain = 3091.656 ; free physical = 242143 ; free virtual = 255891
Phase 19 Post Hold Fix | Checksum: 26bf2269e

Time (s): cpu = 00:19:15 ; elapsed = 00:10:27 . Memory (MB): peak = 10257.375 ; gain = 3091.656 ; free physical = 242143 ; free virtual = 255891

Phase 20 Timing Verification

Phase 20.1 Update Timing
Phase 20.1 Update Timing | Checksum: 217e651ed

Time (s): cpu = 00:19:33 ; elapsed = 00:10:32 . Memory (MB): peak = 10257.375 ; gain = 3091.656 ; free physical = 242143 ; free virtual = 255891
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.121 | TNS=-3.140 | WHS=0.010  | THS=0.000  |

Phase 20 Timing Verification | Checksum: 217e651ed

Time (s): cpu = 00:19:35 ; elapsed = 00:10:32 . Memory (MB): peak = 10257.375 ; gain = 3091.656 ; free physical = 242143 ; free virtual = 255891

Phase 21 Reset Design
INFO: [Route 35-375] Restored and blocked 360 bleed over nodes.
INFO: [Route 35-307] 83447 nets already restored were skipped.
Post Restoration Checksum: NetGraph: ba31a13f | NumContArr: 57d1a627 | Constraints: d7c3af27 | Timing: 1547f313

Phase 21.1 Create Timer
Phase 21.1 Create Timer | Checksum: 1ff0ee9a0

Time (s): cpu = 00:19:40 ; elapsed = 00:10:34 . Memory (MB): peak = 10257.375 ; gain = 3091.656 ; free physical = 242143 ; free virtual = 255891
Phase 21 Reset Design | Checksum: 1ff0ee9a0

Time (s): cpu = 00:20:03 ; elapsed = 00:10:41 . Memory (MB): peak = 10257.375 ; gain = 3091.656 ; free physical = 242143 ; free virtual = 255891
INFO: [Route 72-16] Aggressive Explore Summary
+======+========+=====+=======+=====+========+==============+===================+
| Pass |  WNS   | TNS |  WHS  | THS | Status | Elapsed Time | Solution Selected |
+======+========+=====+=======+=====+========+==============+===================+
|  1   | -0.009 |  -  | 0.010 |  -  |  Pass  |   00:06:21   |         x         |
|  2   | -0.121 |  -  | 0.010 |  -  |  Fail  |   00:02:07   |                   |
+------+--------+-----+-------+-----+--------+--------------+-------------------+


Phase 22 Leaf Clock Prog Delay Opt

Phase 22.1 Optimize Skews

Phase 22.1.1 Leaf ClockOpt Init
Phase 22.1.1 Leaf ClockOpt Init | Checksum: 22e137039

Time (s): cpu = 00:20:52 ; elapsed = 00:10:51 . Memory (MB): peak = 10257.375 ; gain = 3091.656 ; free physical = 242142 ; free virtual = 255890
Phase 22.1 Optimize Skews | Checksum: 20b3f0d6e

Time (s): cpu = 00:20:54 ; elapsed = 00:10:52 . Memory (MB): peak = 10257.375 ; gain = 3091.656 ; free physical = 242142 ; free virtual = 255890

Phase 22.2 Post SkewOpt Delay Cleanup

Phase 22.2.1 Delay CleanUp
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.035  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.035  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 22.2.1 Delay CleanUp | Checksum: 235056534

Time (s): cpu = 00:21:14 ; elapsed = 00:10:56 . Memory (MB): peak = 10257.375 ; gain = 3091.656 ; free physical = 242142 ; free virtual = 255890
Phase 22.2 Post SkewOpt Delay Cleanup | Checksum: 235056534

Time (s): cpu = 00:21:16 ; elapsed = 00:10:57 . Memory (MB): peak = 10257.375 ; gain = 3091.656 ; free physical = 242142 ; free virtual = 255890

Phase 22.3 Post SkewOpt Hold Fix

Phase 22.3.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.035  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 22.3.1 Hold Fix Iter | Checksum: 2c34aa46e

Time (s): cpu = 00:21:32 ; elapsed = 00:11:00 . Memory (MB): peak = 10257.375 ; gain = 3091.656 ; free physical = 242142 ; free virtual = 255890
Phase 22.3 Post SkewOpt Hold Fix | Checksum: 227ee6854

Time (s): cpu = 00:21:49 ; elapsed = 00:11:04 . Memory (MB): peak = 10257.375 ; gain = 3091.656 ; free physical = 242142 ; free virtual = 255890
Phase 22 Leaf Clock Prog Delay Opt | Checksum: 1dc2abffa

Time (s): cpu = 00:22:06 ; elapsed = 00:11:08 . Memory (MB): peak = 10257.375 ; gain = 3091.656 ; free physical = 242142 ; free virtual = 255890

Phase 23 Depositing Routes
Phase 23 Depositing Routes | Checksum: 1dc2abffa

Time (s): cpu = 00:22:11 ; elapsed = 00:11:10 . Memory (MB): peak = 10257.375 ; gain = 3091.656 ; free physical = 242142 ; free virtual = 255890

Phase 24 Resolve XTalk
Phase 24 Resolve XTalk | Checksum: 1dc2abffa

Time (s): cpu = 00:22:13 ; elapsed = 00:11:11 . Memory (MB): peak = 10257.375 ; gain = 3091.656 ; free physical = 242142 ; free virtual = 255890

Phase 25 Post Process Routing
Phase 25 Post Process Routing | Checksum: 1dc2abffa

Time (s): cpu = 00:22:15 ; elapsed = 00:11:12 . Memory (MB): peak = 10257.375 ; gain = 3091.656 ; free physical = 242142 ; free virtual = 255890

Phase 26 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.035  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 26 Post Router Timing | Checksum: 2216ad379

Time (s): cpu = 00:23:00 ; elapsed = 00:11:27 . Memory (MB): peak = 10257.375 ; gain = 3091.656 ; free physical = 242142 ; free virtual = 255890
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 9.75353e-12 .
Time taken to check if laguna hold fix is required (in secs): 0
Skip PhysOpt in Router because non-negative WNS value: 3.50191e-11 .

Phase 27 Route finalize
Phase 27 Route finalize | Checksum: 2216ad379

Time (s): cpu = 00:23:02 ; elapsed = 00:11:27 . Memory (MB): peak = 10257.375 ; gain = 3091.656 ; free physical = 242142 ; free virtual = 255890
INFO: [Route 35-61] The design met the timing requirement.
Total Elapsed time in route_design: 687.59 secs

Phase 28 Post-Route Event Processing
INFO: [Constraints 18-12546] INFO: Running DFX DRC before completing route_design
INFO: [Constraints 18-12545] INFO: DFX DRC finished with 0 Errors
Phase 28 Post-Route Event Processing | Checksum: 17b2701c4

Time (s): cpu = 00:23:13 ; elapsed = 00:11:38 . Memory (MB): peak = 10257.375 ; gain = 3091.656 ; free physical = 242142 ; free virtual = 255890
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 17b2701c4

Time (s): cpu = 00:23:13 ; elapsed = 00:11:39 . Memory (MB): peak = 10257.375 ; gain = 3091.656 ; free physical = 242142 ; free virtual = 255890

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
145 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:23:32 ; elapsed = 00:11:49 . Memory (MB): peak = 10257.375 ; gain = 3099.660 ; free physical = 242142 ; free virtual = 255890
## print "Writing post-route design checkpoint and report"

AWS FPGA: (21:12:11): Writing post-route design checkpoint and report

WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
WARNING: [Vivado 12-975] No timing paths matched 'get_timing_paths -max_paths 1 -slack_lesser_than 0 -setup'.
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
WARNING: [Vivado 12-975] No timing paths matched 'get_timing_paths -max_paths 1 -slack_lesser_than 0 -hold'.

AWS FPGA: (21:12:11): Checking the negative slack path of the existing design


AWS FPGA: (21:12:11): SUCCESS: Design has no negative slack path

## set failPath [check_timing_path]
## if {$failPath>0} {
##     write_checkpoint -force ${checkpoints_dir}/${CL}.${TAG}.post_route.VIOLATED.dcp
## } else {
##     write_checkpoint -force ${checkpoints_dir}/${CL}.${TAG}.post_route.dcp
## }
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.05 . Memory (MB): peak = 10257.375 ; gain = 0.000 ; free physical = 242125 ; free virtual = 255893
Wrote PlaceDB: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 10257.375 ; gain = 0.000 ; free physical = 242041 ; free virtual = 255896
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10257.375 ; gain = 0.000 ; free physical = 242040 ; free virtual = 255895
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.55 . Memory (MB): peak = 10257.375 ; gain = 0.000 ; free physical = 242031 ; free virtual = 255897
Wrote Netlist Cache: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.1 . Memory (MB): peak = 10257.375 ; gain = 0.000 ; free physical = 242021 ; free virtual = 255896
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10257.375 ; gain = 0.000 ; free physical = 242019 ; free virtual = 255896
Write Physdb Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 10257.375 ; gain = 0.000 ; free physical = 242019 ; free virtual = 255896
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/cs217-lab-3/design_top/build/checkpoints/design_top.2026_02_05-204511.post_route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 10257.375 ; gain = 0.000 ; free physical = 242109 ; free virtual = 255886
## report_timing -delay_type max \
##               -path_type full_clock_expanded \
##               -max_paths 10 \
##               -nworst 1 \
##               -input_pins \
##               -slice_pins \
##               -sort_by group \
##               -significant_digits 3 \
##               -file ${reports_dir}/${CL}.${TAG}.post_route_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by group.
## write_debug_probes -no_partial_ltxfile -force ${checkpoints_dir}/${TAG}.debug_probes.ltx
## print "Finished building design checkpoints for customer design ${CL}"

AWS FPGA: (21:12:18): Finished building design checkpoints for customer design design_top

## close_design
INFO: [Common 17-206] Exiting Vivado at Thu Feb  5 21:12:19 2026...
166a35941103f18f2e90d056d656b7e83aac563553e2287c56cc242cca6b31f7  /home/ubuntu/cs217-lab-3/design_top/build/checkpoints/design_top.2026_02_05-204511.post_route.dcp


AWS FPGA: 2026-02-05 21:12:22 - Build completes


AWS FPGA: Build Time = 0:27:10.722277. 

