// Seed: 189672218
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  input id_3;
  output id_2;
  output id_1;
  logic id_4;
  assign id_1 = 1;
  assign id_4 = id_4;
  logic id_5 = (1);
  assign id_1 = id_3 & ~1;
endmodule
