attribute \generator "rust-hdl"
attribute \src "$FILE:$LINE-14.9"
module \top
  wire width 1 input 0 \io.cd.clk
  wire width 1 input 1 \io.cd.rst
  wire width 1 input 2 \io.input.a
  wire width 8 input 3 \io.input.b[0]
  wire width 8 input 4 \io.input.b[1]
  wire width 8 input 5 \io.input.b[2]
  wire width 1 output 6 \io.wire_output.a
  wire width 8 output 7 \io.wire_output.b[0]
  wire width 8 output 8 \io.wire_output.b[1]
  wire width 8 output 9 \io.wire_output.b[2]
  wire width 1 output 10 \io.reg_output.a
  wire width 8 output 11 \io.reg_output.b[0]
  wire width 8 output 12 \io.reg_output.b[1]
  wire width 8 output 13 \io.reg_output.b[2]
  wire width 1 \wire.a
  wire width 8 \wire.b[0]
  wire width 8 \wire.b[1]
  wire width 8 \wire.b[2]
  wire width 1 \reg.a
  wire width 8 \reg.b[0]
  wire width 8 \reg.b[1]
  wire width 8 \reg.b[2]
end
