(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "transmit")
  (DATE "Tue Mar 28 12:29:03 2017")
  (VENDOR "Xilinx")
  (PROGRAM "Xilinx SDF Writer")
  (VERSION "P.68d")
  (DIVIDER /)
  (VOLTAGE 0.97)
  (TEMPERATURE 85)
  (TIMESCALE 1 ps)
  (CELL (CELLTYPE "X_CKBUF")
    (INSTANCE clock_divider_inst\/clk_track_BUFG)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (26:93:93)(26:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_CKBUF")
    (INSTANCE clicks_BUFGP\/BUFG)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (26:93:93)(26:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_CKBUF")
    (INSTANCE clk_undiv_BUFG)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (26:93:93)(26:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE timer_inst\/r_reg_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (33:97:97)(33:97:97))
          (PORT CLK (35:84:84)(35:84:84))
          (PORT I (18:38:38)(18:38:38))
          (PORT SRST (25:53:53)(25:53:53))
          (IOPATH CLK O (83:175:175)(83:175:175))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(negedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(posedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(negedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(posedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
        (SETUPHOLD(negedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE timer_inst\/r_reg\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE timer_inst\/Madd_r_nxt_lut\<7\>_13\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE timer_inst\/r_reg_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (33:97:97)(33:97:97))
          (PORT CLK (35:84:84)(35:84:84))
          (PORT I (18:38:38)(18:38:38))
          (PORT SRST (25:53:53)(25:53:53))
          (IOPATH CLK O (83:175:175)(83:175:175))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(negedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(posedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(negedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(posedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
        (SETUPHOLD(negedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE timer_inst\/Mcount_r_reg_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (2:10:10)(2:10:10))
          (PORT DI[1] (3:12:12)(3:12:12))
          (PORT DI[2] (2:9:9)(2:9:9))
          (PORT DI[3] (2:9:9)(2:9:9))
          (PORT S[0] (3:8:8)(3:8:8))
          (PORT S[1] (3:7:7)(3:7:7))
          (PORT S[2] (3:6:6)(3:6:6))
          (PORT S[3] (3:6:6)(3:6:6))
          (IOPATH CYINIT CO[0] (122:293:293)(122:293:293))
          (IOPATH CYINIT CO[1] (119:262:262)(119:262:262))
          (IOPATH CYINIT CO[2] (139:302:302)(139:302:302))
          (IOPATH CYINIT CO[3] (136:297:297)(136:297:297))
          (IOPATH CYINIT O[0] (124:262:262)(124:262:262))
          (IOPATH CYINIT O[1] (134:327:327)(134:327:327))
          (IOPATH CYINIT O[2] (139:304:304)(139:304:304))
          (IOPATH CYINIT O[3] (154:336:336)(154:336:336))
          (IOPATH DI[0] CO[0] (50:124:124)(50:124:124))
          (IOPATH DI[0] CO[1] (84:201:201)(84:201:201))
          (IOPATH DI[0] CO[2] (101:241:241)(101:241:241))
          (IOPATH DI[0] CO[3] (95:221:221)(95:221:221))
          (IOPATH DI[0] O[1] (62:151:151)(62:151:151))
          (IOPATH DI[0] O[2] (103:234:234)(103:234:234))
          (IOPATH DI[0] O[3] (116:266:266)(116:266:266))
          (IOPATH DI[1] CO[1] (72:181:181)(72:181:181))
          (IOPATH DI[1] CO[2] (87:224:224)(87:224:224))
          (IOPATH DI[1] CO[3] (82:195:195)(82:195:195))
          (IOPATH DI[1] O[2] (91:216:216)(91:216:216))
          (IOPATH DI[1] O[3] (103:244:244)(103:244:244))
          (IOPATH DI[2] CO[2] (53:138:138)(53:138:138))
          (IOPATH DI[2] CO[3] (60:146:146)(60:146:146))
          (IOPATH DI[2] O[3] (71:173:173)(71:173:173))
          (IOPATH DI[3] CO[3] (63:141:141)(63:141:141))
          (IOPATH S[0] CO[0] (68:183:183)(68:183:183))
          (IOPATH S[0] CO[1] (92:220:220)(92:220:220))
          (IOPATH S[0] CO[2] (113:262:262)(113:262:262))
          (IOPATH S[0] CO[3] (103:238:238)(103:238:238))
          (IOPATH S[0] O[0] (47:112:112)(47:112:112))
          (IOPATH S[0] O[1] (74:209:209)(74:209:209))
          (IOPATH S[0] O[2] (110:253:253)(110:253:253))
          (IOPATH S[0] O[3] (124:284:284)(124:284:284))
          (IOPATH S[1] CO[1] (93:238:238)(93:238:238))
          (IOPATH S[1] CO[2] (115:281:281)(115:281:281))
          (IOPATH S[1] CO[3] (105:249:249)(105:249:249))
          (IOPATH S[1] O[1] (44:103:103)(44:103:103))
          (IOPATH S[1] O[2] (109:271:271)(109:271:271))
          (IOPATH S[1] O[3] (121:301:301)(121:301:301))
          (IOPATH S[2] CO[2] (54:137:137)(54:137:137))
          (IOPATH S[2] CO[3] (76:177:177)(76:177:177))
          (IOPATH S[2] O[2] (44:108:108)(44:108:108))
          (IOPATH S[2] O[3] (70:166:166)(70:166:166))
          (IOPATH S[3] CO[3] (74:174:174)(74:174:174))
          (IOPATH S[3] O[3] (43:108:108)(43:108:108))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE timer_inst\/r_reg\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE timer_inst\/Madd_r_nxt_lut\<7\>_12\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE timer_inst\/r_reg_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (33:97:97)(33:97:97))
          (PORT CLK (35:84:84)(35:84:84))
          (PORT I (18:38:38)(18:38:38))
          (PORT SRST (25:53:53)(25:53:53))
          (IOPATH CLK O (83:175:175)(83:175:175))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(negedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(posedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(negedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(posedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
        (SETUPHOLD(negedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE timer_inst\/r_reg\<1\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE timer_inst\/Madd_r_nxt_lut\<7\>_11\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE timer_inst\/r_reg_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (33:97:97)(33:97:97))
          (PORT CLK (35:84:84)(35:84:84))
          (PORT I (18:38:38)(18:38:38))
          (PORT SRST (25:53:53)(25:53:53))
          (IOPATH CLK O (83:175:175)(83:175:175))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(negedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(posedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(negedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(posedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
        (SETUPHOLD(negedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE timer_inst\/Mcount_r_reg_lut\<0\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE seq_3\<3\>_2\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE timer_inst\/r_reg_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (33:97:97)(33:97:97))
          (PORT CLK (35:84:84)(35:84:84))
          (PORT I (18:38:38)(18:38:38))
          (PORT SRST (25:53:53)(25:53:53))
          (IOPATH CLK O (83:175:175)(83:175:175))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(negedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(posedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(negedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(posedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
        (SETUPHOLD(negedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE timer_inst\/Mcount_r_reg_xor\<6\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] (2:10:10)(2:10:10))
          (PORT DI[1] (3:12:12)(3:12:12))
          (PORT S[0] (3:8:8)(3:8:8))
          (PORT S[1] (3:7:7)(3:7:7))
          (PORT S[2] (3:6:6)(3:6:6))
          (IOPATH CI CO[0] (45:133:133)(45:133:133))
          (IOPATH CI CO[1] (36:76:76)(36:76:76))
          (IOPATH CI CO[2] (48:110:110)(48:110:110))
          (IOPATH CI CO[3] (27:54:54)(27:54:54))
          (IOPATH CI O[0] (41:108:108)(41:108:108))
          (IOPATH CI O[1] (60:165:165)(60:165:165))
          (IOPATH CI O[2] (53:112:112)(53:112:112))
          (IOPATH CI O[3] (68:151:151)(68:151:151))
          (IOPATH DI[0] CO[0] (50:124:124)(50:124:124))
          (IOPATH DI[0] CO[1] (84:201:201)(84:201:201))
          (IOPATH DI[0] CO[2] (101:241:241)(101:241:241))
          (IOPATH DI[0] CO[3] (95:221:221)(95:221:221))
          (IOPATH DI[0] O[1] (62:151:151)(62:151:151))
          (IOPATH DI[0] O[2] (103:234:234)(103:234:234))
          (IOPATH DI[0] O[3] (116:266:266)(116:266:266))
          (IOPATH DI[1] CO[1] (72:181:181)(72:181:181))
          (IOPATH DI[1] CO[2] (87:224:224)(87:224:224))
          (IOPATH DI[1] CO[3] (82:195:195)(82:195:195))
          (IOPATH DI[1] O[2] (91:216:216)(91:216:216))
          (IOPATH DI[1] O[3] (103:244:244)(103:244:244))
          (IOPATH S[0] CO[0] (68:183:183)(68:183:183))
          (IOPATH S[0] CO[1] (92:220:220)(92:220:220))
          (IOPATH S[0] CO[2] (113:262:262)(113:262:262))
          (IOPATH S[0] CO[3] (103:238:238)(103:238:238))
          (IOPATH S[0] O[0] (47:112:112)(47:112:112))
          (IOPATH S[0] O[1] (74:209:209)(74:209:209))
          (IOPATH S[0] O[2] (110:253:253)(110:253:253))
          (IOPATH S[0] O[3] (124:284:284)(124:284:284))
          (IOPATH S[1] CO[1] (93:238:238)(93:238:238))
          (IOPATH S[1] CO[2] (115:281:281)(115:281:281))
          (IOPATH S[1] CO[3] (105:249:249)(105:249:249))
          (IOPATH S[1] O[1] (44:103:103)(44:103:103))
          (IOPATH S[1] O[2] (109:271:271)(109:271:271))
          (IOPATH S[1] O[3] (121:301:301)(121:301:301))
          (IOPATH S[2] CO[2] (54:137:137)(54:137:137))
          (IOPATH S[2] CO[3] (76:177:177)(76:177:177))
          (IOPATH S[2] O[2] (44:108:108)(44:108:108))
          (IOPATH S[2] O[3] (70:166:166)(70:166:166))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE timer_inst\/r_reg\<6\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE timer_inst\/r_reg_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (33:97:97)(33:97:97))
          (PORT CLK (35:84:84)(35:84:84))
          (PORT I (18:38:38)(18:38:38))
          (PORT SRST (25:53:53)(25:53:53))
          (IOPATH CLK O (83:175:175)(83:175:175))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(negedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(posedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(negedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(posedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
        (SETUPHOLD(negedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE timer_inst\/r_reg\<5\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE timer_inst\/Madd_r_nxt_lut\<7\>_15\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE timer_inst\/r_reg_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (33:97:97)(33:97:97))
          (PORT CLK (35:84:84)(35:84:84))
          (PORT I (18:38:38)(18:38:38))
          (PORT SRST (25:53:53)(25:53:53))
          (IOPATH CLK O (83:175:175)(83:175:175))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(negedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(posedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(negedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(posedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
        (SETUPHOLD(negedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE timer_inst\/r_reg\<4\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE timer_inst\/Madd_r_nxt_lut\<7\>_14\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE clock_divider_inst\/Mcount_r_reg_cy\<3\>\/clock_divider_inst\/Mcount_r_reg_cy\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (40:77:77)(40:77:77))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE clock_divider_inst\/Mcount_r_reg_cy\<3\>\/clock_divider_inst\/Mcount_r_reg_cy\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (43:84:84)(43:84:84))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE clock_divider_inst\/Mcount_r_reg_cy\<3\>\/clock_divider_inst\/Mcount_r_reg_cy\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (40:82:82)(40:82:82))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE clock_divider_inst\/Mcount_r_reg_cy\<3\>\/clock_divider_inst\/Mcount_r_reg_cy\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (38:80:80)(38:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE clock_divider_inst\/r_reg\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE timer_inst\/Madd_r_nxt_lut\<7\>_20\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE clock_divider_inst\/Mcount_r_reg_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (2:10:10)(2:10:10))
          (PORT DI[1] (3:12:12)(3:12:12))
          (PORT DI[2] (2:9:9)(2:9:9))
          (PORT DI[3] (2:9:9)(2:9:9))
          (PORT S[0] (3:8:8)(3:8:8))
          (PORT S[1] (3:7:7)(3:7:7))
          (PORT S[2] (3:6:6)(3:6:6))
          (PORT S[3] (3:6:6)(3:6:6))
          (IOPATH CYINIT CO[0] (122:293:293)(122:293:293))
          (IOPATH CYINIT CO[1] (119:262:262)(119:262:262))
          (IOPATH CYINIT CO[2] (139:302:302)(139:302:302))
          (IOPATH CYINIT CO[3] (136:297:297)(136:297:297))
          (IOPATH CYINIT O[0] (124:262:262)(124:262:262))
          (IOPATH CYINIT O[1] (134:326:326)(134:326:326))
          (IOPATH CYINIT O[2] (140:302:302)(140:302:302))
          (IOPATH CYINIT O[3] (155:337:337)(155:337:337))
          (IOPATH DI[0] CO[0] (50:124:124)(50:124:124))
          (IOPATH DI[0] CO[1] (84:201:201)(84:201:201))
          (IOPATH DI[0] CO[2] (101:241:241)(101:241:241))
          (IOPATH DI[0] CO[3] (95:221:221)(95:221:221))
          (IOPATH DI[0] O[1] (62:151:151)(62:151:151))
          (IOPATH DI[0] O[2] (103:234:234)(103:234:234))
          (IOPATH DI[0] O[3] (116:266:266)(116:266:266))
          (IOPATH DI[1] CO[1] (72:181:181)(72:181:181))
          (IOPATH DI[1] CO[2] (87:224:224)(87:224:224))
          (IOPATH DI[1] CO[3] (82:195:195)(82:195:195))
          (IOPATH DI[1] O[2] (91:216:216)(91:216:216))
          (IOPATH DI[1] O[3] (103:244:244)(103:244:244))
          (IOPATH DI[2] CO[2] (53:138:138)(53:138:138))
          (IOPATH DI[2] CO[3] (60:146:146)(60:146:146))
          (IOPATH DI[2] O[3] (71:173:173)(71:173:173))
          (IOPATH DI[3] CO[3] (63:141:141)(63:141:141))
          (IOPATH S[0] CO[0] (68:183:183)(68:183:183))
          (IOPATH S[0] CO[1] (92:220:220)(92:220:220))
          (IOPATH S[0] CO[2] (113:262:262)(113:262:262))
          (IOPATH S[0] CO[3] (103:238:238)(103:238:238))
          (IOPATH S[0] O[0] (47:112:112)(47:112:112))
          (IOPATH S[0] O[1] (74:209:209)(74:209:209))
          (IOPATH S[0] O[2] (110:253:253)(110:253:253))
          (IOPATH S[0] O[3] (124:284:284)(124:284:284))
          (IOPATH S[1] CO[1] (93:238:238)(93:238:238))
          (IOPATH S[1] CO[2] (115:281:281)(115:281:281))
          (IOPATH S[1] CO[3] (105:249:249)(105:249:249))
          (IOPATH S[1] O[1] (44:103:103)(44:103:103))
          (IOPATH S[1] O[2] (109:271:271)(109:271:271))
          (IOPATH S[1] O[3] (121:301:301)(121:301:301))
          (IOPATH S[2] CO[2] (54:137:137)(54:137:137))
          (IOPATH S[2] CO[3] (76:177:177)(76:177:177))
          (IOPATH S[2] O[2] (44:108:108)(44:108:108))
          (IOPATH S[2] O[3] (70:166:166)(70:166:166))
          (IOPATH S[3] CO[3] (74:174:174)(74:174:174))
          (IOPATH S[3] O[3] (43:108:108)(43:108:108))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE clock_divider_inst\/r_reg\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE timer_inst\/Madd_r_nxt_lut\<7\>_19\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE clock_divider_inst\/r_reg\<1\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE timer_inst\/Madd_r_nxt_lut\<7\>_18\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE clock_divider_inst\/Mcount_r_reg_lut\<0\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE seq_3\<3\>_3\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE clock_divider_inst\/r_reg\<7\>\/clock_divider_inst\/r_reg\<7\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (40:82:82)(40:82:82))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE clock_divider_inst\/r_reg\<7\>\/clock_divider_inst\/r_reg\<7\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (38:80:80)(38:80:80))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE clock_divider_inst\/r_reg_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (35:84:84)(35:84:84))
          (PORT I (18:38:38)(18:38:38))
          (PORT SRST (25:53:53)(25:53:53))
          (IOPATH CLK O (83:175:175)(83:175:175))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(negedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(posedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
        (SETUPHOLD(negedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
        (SETUPHOLD(posedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(negedge CE) (posedge CLK) (98:148:148)(19:34:34))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE clock_divider_inst\/r_reg\<7\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE timer_inst\/Madd_r_nxt_lut\<7\>_24\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE clock_divider_inst\/r_reg_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (35:84:84)(35:84:84))
          (PORT I (18:38:38)(18:38:38))
          (PORT SRST (25:53:53)(25:53:53))
          (IOPATH CLK O (83:175:175)(83:175:175))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(negedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(posedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
        (SETUPHOLD(negedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
        (SETUPHOLD(posedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(negedge CE) (posedge CLK) (98:148:148)(19:34:34))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE clock_divider_inst\/Mcount_r_reg_cy\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] (2:10:10)(2:10:10))
          (PORT DI[1] (3:12:12)(3:12:12))
          (PORT DI[2] (2:9:9)(2:9:9))
          (PORT DI[3] (2:9:9)(2:9:9))
          (PORT S[0] (3:8:8)(3:8:8))
          (PORT S[1] (3:7:7)(3:7:7))
          (PORT S[2] (3:6:6)(3:6:6))
          (PORT S[3] (3:6:6)(3:6:6))
          (IOPATH CI CO[0] (45:133:133)(45:133:133))
          (IOPATH CI CO[1] (36:76:76)(36:76:76))
          (IOPATH CI CO[2] (48:110:110)(48:110:110))
          (IOPATH CI CO[3] (27:54:54)(27:54:54))
          (IOPATH CI O[0] (41:108:108)(41:108:108))
          (IOPATH CI O[1] (61:165:165)(61:165:165))
          (IOPATH CI O[2] (53:112:112)(53:112:112))
          (IOPATH CI O[3] (67:150:150)(67:150:150))
          (IOPATH DI[0] CO[0] (50:124:124)(50:124:124))
          (IOPATH DI[0] CO[1] (84:201:201)(84:201:201))
          (IOPATH DI[0] CO[2] (101:241:241)(101:241:241))
          (IOPATH DI[0] CO[3] (95:221:221)(95:221:221))
          (IOPATH DI[0] O[1] (62:151:151)(62:151:151))
          (IOPATH DI[0] O[2] (103:234:234)(103:234:234))
          (IOPATH DI[0] O[3] (116:266:266)(116:266:266))
          (IOPATH DI[1] CO[1] (72:181:181)(72:181:181))
          (IOPATH DI[1] CO[2] (87:224:224)(87:224:224))
          (IOPATH DI[1] CO[3] (82:195:195)(82:195:195))
          (IOPATH DI[1] O[2] (91:216:216)(91:216:216))
          (IOPATH DI[1] O[3] (103:244:244)(103:244:244))
          (IOPATH DI[2] CO[2] (53:138:138)(53:138:138))
          (IOPATH DI[2] CO[3] (60:146:146)(60:146:146))
          (IOPATH DI[2] O[3] (71:173:173)(71:173:173))
          (IOPATH DI[3] CO[3] (63:141:141)(63:141:141))
          (IOPATH S[0] CO[0] (68:183:183)(68:183:183))
          (IOPATH S[0] CO[1] (92:220:220)(92:220:220))
          (IOPATH S[0] CO[2] (113:262:262)(113:262:262))
          (IOPATH S[0] CO[3] (103:238:238)(103:238:238))
          (IOPATH S[0] O[0] (47:112:112)(47:112:112))
          (IOPATH S[0] O[1] (74:209:209)(74:209:209))
          (IOPATH S[0] O[2] (110:253:253)(110:253:253))
          (IOPATH S[0] O[3] (124:284:284)(124:284:284))
          (IOPATH S[1] CO[1] (93:238:238)(93:238:238))
          (IOPATH S[1] CO[2] (115:281:281)(115:281:281))
          (IOPATH S[1] CO[3] (105:249:249)(105:249:249))
          (IOPATH S[1] O[1] (44:103:103)(44:103:103))
          (IOPATH S[1] O[2] (109:271:271)(109:271:271))
          (IOPATH S[1] O[3] (121:301:301)(121:301:301))
          (IOPATH S[2] CO[2] (54:137:137)(54:137:137))
          (IOPATH S[2] CO[3] (76:177:177)(76:177:177))
          (IOPATH S[2] O[2] (44:108:108)(44:108:108))
          (IOPATH S[2] O[3] (70:166:166)(70:166:166))
          (IOPATH S[3] CO[3] (74:174:174)(74:174:174))
          (IOPATH S[3] O[3] (43:108:108)(43:108:108))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE clock_divider_inst\/r_reg\<6\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE timer_inst\/Madd_r_nxt_lut\<7\>_23\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE clock_divider_inst\/r_reg\<5\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE timer_inst\/Madd_r_nxt_lut\<7\>_22\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE clock_divider_inst\/r_reg\<4\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE timer_inst\/Madd_r_nxt_lut\<7\>_21\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE counter_inst\/clicks_count_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (33:97:97)(33:97:97))
          (PORT CLK (35:84:84)(35:84:84))
          (PORT I (18:38:38)(18:38:38))
          (PORT SRST (25:53:53)(25:53:53))
          (IOPATH CLK O (83:175:175)(83:175:175))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(negedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(posedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(negedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(posedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
        (SETUPHOLD(negedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE counter_inst\/clicks_count\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE timer_inst\/Madd_r_nxt_lut\<7\>_5\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE counter_inst\/clicks_count_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (33:97:97)(33:97:97))
          (PORT CLK (35:84:84)(35:84:84))
          (PORT I (18:38:38)(18:38:38))
          (PORT SRST (25:53:53)(25:53:53))
          (IOPATH CLK O (83:175:175)(83:175:175))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(negedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(posedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(negedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(posedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
        (SETUPHOLD(negedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE counter_inst\/Mcount_clicks_count_cy\<3\>)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (2:10:10)(2:10:10))
          (PORT DI[1] (3:12:12)(3:12:12))
          (PORT DI[2] (2:9:9)(2:9:9))
          (PORT DI[3] (2:9:9)(2:9:9))
          (PORT S[0] (3:8:8)(3:8:8))
          (PORT S[1] (3:7:7)(3:7:7))
          (PORT S[2] (3:6:6)(3:6:6))
          (PORT S[3] (3:6:6)(3:6:6))
          (IOPATH CYINIT CO[0] (122:293:293)(122:293:293))
          (IOPATH CYINIT CO[1] (119:262:262)(119:262:262))
          (IOPATH CYINIT CO[2] (139:302:302)(139:302:302))
          (IOPATH CYINIT CO[3] (136:297:297)(136:297:297))
          (IOPATH CYINIT O[0] (124:262:262)(124:262:262))
          (IOPATH CYINIT O[1] (134:327:327)(134:327:327))
          (IOPATH CYINIT O[2] (139:304:304)(139:304:304))
          (IOPATH CYINIT O[3] (154:336:336)(154:336:336))
          (IOPATH DI[0] CO[0] (50:124:124)(50:124:124))
          (IOPATH DI[0] CO[1] (84:201:201)(84:201:201))
          (IOPATH DI[0] CO[2] (101:241:241)(101:241:241))
          (IOPATH DI[0] CO[3] (95:221:221)(95:221:221))
          (IOPATH DI[0] O[1] (62:151:151)(62:151:151))
          (IOPATH DI[0] O[2] (103:234:234)(103:234:234))
          (IOPATH DI[0] O[3] (116:266:266)(116:266:266))
          (IOPATH DI[1] CO[1] (72:181:181)(72:181:181))
          (IOPATH DI[1] CO[2] (87:224:224)(87:224:224))
          (IOPATH DI[1] CO[3] (82:195:195)(82:195:195))
          (IOPATH DI[1] O[2] (91:216:216)(91:216:216))
          (IOPATH DI[1] O[3] (103:244:244)(103:244:244))
          (IOPATH DI[2] CO[2] (53:138:138)(53:138:138))
          (IOPATH DI[2] CO[3] (60:146:146)(60:146:146))
          (IOPATH DI[2] O[3] (71:173:173)(71:173:173))
          (IOPATH DI[3] CO[3] (63:141:141)(63:141:141))
          (IOPATH S[0] CO[0] (68:183:183)(68:183:183))
          (IOPATH S[0] CO[1] (92:220:220)(92:220:220))
          (IOPATH S[0] CO[2] (113:262:262)(113:262:262))
          (IOPATH S[0] CO[3] (103:238:238)(103:238:238))
          (IOPATH S[0] O[0] (47:112:112)(47:112:112))
          (IOPATH S[0] O[1] (74:209:209)(74:209:209))
          (IOPATH S[0] O[2] (110:253:253)(110:253:253))
          (IOPATH S[0] O[3] (124:284:284)(124:284:284))
          (IOPATH S[1] CO[1] (93:238:238)(93:238:238))
          (IOPATH S[1] CO[2] (115:281:281)(115:281:281))
          (IOPATH S[1] CO[3] (105:249:249)(105:249:249))
          (IOPATH S[1] O[1] (44:103:103)(44:103:103))
          (IOPATH S[1] O[2] (109:271:271)(109:271:271))
          (IOPATH S[1] O[3] (121:301:301)(121:301:301))
          (IOPATH S[2] CO[2] (54:137:137)(54:137:137))
          (IOPATH S[2] CO[3] (76:177:177)(76:177:177))
          (IOPATH S[2] O[2] (44:108:108)(44:108:108))
          (IOPATH S[2] O[3] (70:166:166)(70:166:166))
          (IOPATH S[3] CO[3] (74:174:174)(74:174:174))
          (IOPATH S[3] O[3] (43:108:108)(43:108:108))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE counter_inst\/clicks_count\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE timer_inst\/Madd_r_nxt_lut\<7\>_4\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE counter_inst\/clicks_count_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (33:97:97)(33:97:97))
          (PORT CLK (35:84:84)(35:84:84))
          (PORT I (18:38:38)(18:38:38))
          (PORT SRST (25:53:53)(25:53:53))
          (IOPATH CLK O (83:175:175)(83:175:175))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(negedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(posedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(negedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(posedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
        (SETUPHOLD(negedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE counter_inst\/clicks_count\<1\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE timer_inst\/Madd_r_nxt_lut\<7\>_3\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE counter_inst\/clicks_count_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (33:97:97)(33:97:97))
          (PORT CLK (35:84:84)(35:84:84))
          (PORT I (18:38:38)(18:38:38))
          (PORT SRST (25:53:53)(25:53:53))
          (IOPATH CLK O (83:175:175)(83:175:175))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(negedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(posedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(negedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(posedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
        (SETUPHOLD(negedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE counter_inst\/Mcount_clicks_count_lut\<0\>_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE seq_3\<3\>\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE counter_inst\/clicks_count_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (33:97:97)(33:97:97))
          (PORT CLK (35:84:84)(35:84:84))
          (PORT I (18:38:38)(18:38:38))
          (PORT SRST (25:53:53)(25:53:53))
          (IOPATH CLK O (83:175:175)(83:175:175))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(negedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(posedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(negedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(posedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
        (SETUPHOLD(negedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE counter_inst\/clicks_count\<7\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE counter_inst\/clicks_count_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (33:97:97)(33:97:97))
          (PORT CLK (35:84:84)(35:84:84))
          (PORT I (18:38:38)(18:38:38))
          (PORT SRST (25:53:53)(25:53:53))
          (IOPATH CLK O (83:175:175)(83:175:175))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(negedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(posedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(negedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(posedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
        (SETUPHOLD(negedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE counter_inst\/Mcount_clicks_count_xor\<7\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] (2:10:10)(2:10:10))
          (PORT DI[1] (3:12:12)(3:12:12))
          (PORT DI[2] (2:9:9)(2:9:9))
          (PORT S[0] (3:8:8)(3:8:8))
          (PORT S[1] (3:7:7)(3:7:7))
          (PORT S[2] (3:6:6)(3:6:6))
          (PORT S[3] (3:6:6)(3:6:6))
          (IOPATH CI CO[0] (45:133:133)(45:133:133))
          (IOPATH CI CO[1] (36:76:76)(36:76:76))
          (IOPATH CI CO[2] (48:110:110)(48:110:110))
          (IOPATH CI CO[3] (27:54:54)(27:54:54))
          (IOPATH CI O[0] (41:108:108)(41:108:108))
          (IOPATH CI O[1] (60:165:165)(60:165:165))
          (IOPATH CI O[2] (53:112:112)(53:112:112))
          (IOPATH CI O[3] (67:150:150)(67:150:150))
          (IOPATH DI[0] CO[0] (50:124:124)(50:124:124))
          (IOPATH DI[0] CO[1] (84:201:201)(84:201:201))
          (IOPATH DI[0] CO[2] (101:241:241)(101:241:241))
          (IOPATH DI[0] CO[3] (95:221:221)(95:221:221))
          (IOPATH DI[0] O[1] (62:151:151)(62:151:151))
          (IOPATH DI[0] O[2] (103:234:234)(103:234:234))
          (IOPATH DI[0] O[3] (116:266:266)(116:266:266))
          (IOPATH DI[1] CO[1] (72:181:181)(72:181:181))
          (IOPATH DI[1] CO[2] (87:224:224)(87:224:224))
          (IOPATH DI[1] CO[3] (82:195:195)(82:195:195))
          (IOPATH DI[1] O[2] (91:216:216)(91:216:216))
          (IOPATH DI[1] O[3] (103:244:244)(103:244:244))
          (IOPATH DI[2] CO[2] (53:138:138)(53:138:138))
          (IOPATH DI[2] CO[3] (60:146:146)(60:146:146))
          (IOPATH DI[2] O[3] (71:173:173)(71:173:173))
          (IOPATH S[0] CO[0] (68:183:183)(68:183:183))
          (IOPATH S[0] CO[1] (92:220:220)(92:220:220))
          (IOPATH S[0] CO[2] (113:262:262)(113:262:262))
          (IOPATH S[0] CO[3] (103:238:238)(103:238:238))
          (IOPATH S[0] O[0] (47:112:112)(47:112:112))
          (IOPATH S[0] O[1] (74:209:209)(74:209:209))
          (IOPATH S[0] O[2] (110:253:253)(110:253:253))
          (IOPATH S[0] O[3] (124:284:284)(124:284:284))
          (IOPATH S[1] CO[1] (93:238:238)(93:238:238))
          (IOPATH S[1] CO[2] (115:281:281)(115:281:281))
          (IOPATH S[1] CO[3] (105:249:249)(105:249:249))
          (IOPATH S[1] O[1] (44:103:103)(44:103:103))
          (IOPATH S[1] O[2] (109:271:271)(109:271:271))
          (IOPATH S[1] O[3] (121:301:301)(121:301:301))
          (IOPATH S[2] CO[2] (54:137:137)(54:137:137))
          (IOPATH S[2] CO[3] (76:177:177)(76:177:177))
          (IOPATH S[2] O[2] (44:108:108)(44:108:108))
          (IOPATH S[2] O[3] (70:166:166)(70:166:166))
          (IOPATH S[3] CO[3] (74:174:174)(74:174:174))
          (IOPATH S[3] O[3] (43:108:108)(43:108:108))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE counter_inst\/clicks_count\<6\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE timer_inst\/Madd_r_nxt_lut\<7\>_8\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE counter_inst\/clicks_count_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (33:97:97)(33:97:97))
          (PORT CLK (35:84:84)(35:84:84))
          (PORT I (18:38:38)(18:38:38))
          (PORT SRST (25:53:53)(25:53:53))
          (IOPATH CLK O (83:175:175)(83:175:175))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(negedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(posedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(negedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(posedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
        (SETUPHOLD(negedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE counter_inst\/clicks_count\<5\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE timer_inst\/Madd_r_nxt_lut\<7\>_7\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE counter_inst\/clicks_count_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (33:97:97)(33:97:97))
          (PORT CLK (35:84:84)(35:84:84))
          (PORT I (18:38:38)(18:38:38))
          (PORT SRST (25:53:53)(25:53:53))
          (IOPATH CLK O (83:175:175)(83:175:175))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(negedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(posedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(negedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(posedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
        (SETUPHOLD(negedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE counter_inst\/clicks_count\<4\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE timer_inst\/Madd_r_nxt_lut\<7\>_6\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE counterr_5_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1192:2100:2100)(1192:2100:2100))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE counterr_6_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1205:2113:2113)(1205:2113:2113))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE counterr_7_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1197:2105:2105)(1197:2105:2105))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE transmission_status_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1214:2122:2122)(1214:2122:2122))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE initialization_status_0_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1206:2114:2114)(1206:2114:2114))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE initialization_status_1_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1216:2124:2124)(1216:2124:2124))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE status_0_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1182:2090:2090)(1182:2090:2090))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE status_1_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1193:2101:2101)(1193:2101:2101))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE IBUFDS_inst\/SLAVEBUF\.DIFFIN)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_IBUFDS_IBUFDISABLE_TPWRGT")
    (INSTANCE IBUFDS_inst\/IBUFDS)
      (DELAY
        (ABSOLUTE
          (PORT IB ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (IOPATH IB O (436:954:954)(436:954:954))
          (IOPATH I O (436:954:954)(436:954:954))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE ser_done_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1193:2101:2101)(1193:2101:2101))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE tim_done_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1216:2124:2124)(1216:2124:2124))
        )
      )
  )
  (CELL (CELLTYPE "X_IBUF_INTERMDISABLE_TPWRGT")
    (INSTANCE start_IBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (218:712:712)(218:712:712))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE data_out_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1115:2022:2022)(1115:2022:2022))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE termination_status_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1226:2134:2134)(1226:2134:2134))
        )
      )
  )
  (CELL (CELLTYPE "X_IBUF_INTERMDISABLE_TPWRGT")
    (INSTANCE reset_IBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (223:717:717)(223:717:717))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE counterr_0_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1185:2092:2092)(1185:2092:2092))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE counterr_1_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1190:2098:2098)(1190:2098:2098))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE counterr_2_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1205:2113:2113)(1205:2113:2113))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE counterr_3_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1202:2110:2110)(1202:2110:2110))
        )
      )
  )
  (CELL (CELLTYPE "X_IBUF_INTERMDISABLE_TPWRGT")
    (INSTANCE clicks_BUFGP\/IBUFG)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (112:605:605)(112:605:605))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE counterr_4_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1204:2112:2112)(1204:2112:2112))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE timer_inst\/GND_3_o_GND_3_o_equal_3_o\<9\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE timer_inst\/GND_3_o_GND_3_o_equal_3_o_inv)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (28:43:43)(28:43:43))
          (IOPATH ADR1 O (28:43:43)(28:43:43))
          (IOPATH ADR2 O (28:43:43)(28:43:43))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE serializer_inst\/counter\<2\>\/serializer_inst\/counter\<2\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (38:83:83)(38:83:83))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE serializer_inst\/counter_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (33:97:97)(33:97:97))
          (PORT CLK (35:84:84)(35:84:84))
          (PORT I (23:49:49)(23:49:49))
          (PORT SRST (25:53:53)(25:53:53))
          (IOPATH CLK O (83:175:175)(83:175:175))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(negedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(posedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(negedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(posedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
        (SETUPHOLD(negedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE serializer_inst\/Mcount_counter_xor\<2\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (28:43:43)(28:43:43))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE serializer_inst\/Mcount_counter_xor\<1\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR2 O (30:53:53)(30:53:53))
          (IOPATH ADR4 O (32:51:51)(32:51:51))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE serializer_inst\/counter_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (33:97:97)(33:97:97))
          (PORT CLK (35:84:84)(35:84:84))
          (PORT I (15:31:31)(15:31:31))
          (PORT SRST (25:53:53)(25:53:53))
          (IOPATH CLK O (72:152:152)(72:152:152))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (750))
        (PERIOD (posedge CLK) (750))
        (SETUPHOLD(posedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(negedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(posedge I) (posedge CLK) (-50)(67:133:133))
        (SETUPHOLD(negedge I) (posedge CLK) (-50)(67:133:133))
        (SETUPHOLD(posedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
        (SETUPHOLD(negedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE serializer_inst\/counter_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (33:97:97)(33:97:97))
          (PORT CLK (35:84:84)(35:84:84))
          (PORT I (23:50:50)(23:50:50))
          (PORT SRST (25:53:53)(25:53:53))
          (IOPATH CLK O (83:175:175)(83:175:175))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(negedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(posedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(negedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(posedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
        (SETUPHOLD(negedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE serializer_inst\/Mcount_counter_xor\<0\>11_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE serializer_inst\/done)
      (DELAY
        (ABSOLUTE
          (PORT CLK (35:84:84)(35:84:84))
          (PORT I (18:43:43)(18:43:43))
          (PORT SRST (25:53:53)(25:53:53))
          (IOPATH CLK O (83:175:175)(83:175:175))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(negedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(posedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
        (SETUPHOLD(negedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
        (SETUPHOLD(posedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(negedge CE) (posedge CLK) (98:148:148)(19:34:34))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE status_d_FSM_FFd2\-In_SW0_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE serializer_inst\/done_glue_set)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (IOPATH ADR1 O (30:51:51)(30:51:51))
          (IOPATH ADR2 O (30:53:53)(30:53:53))
          (IOPATH ADR3 O (32:53:53)(32:53:53))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE serializer_inst\/done_flag)
      (DELAY
        (ABSOLUTE
          (PORT CLK (35:84:84)(35:84:84))
          (PORT I (23:50:50)(23:50:50))
          (PORT SRST (25:53:53)(25:53:53))
          (IOPATH CLK O (83:175:175)(83:175:175))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(negedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(posedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
        (SETUPHOLD(negedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
        (SETUPHOLD(posedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(negedge CE) (posedge CLK) (98:148:148)(19:34:34))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE serializer_inst\/done_flag_glue_set)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (28:43:43)(28:43:43))
          (IOPATH ADR2 O (28:43:43)(28:43:43))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE serializer_start)
      (DELAY
        (ABSOLUTE
          (PORT CLK (35:84:84)(35:84:84))
          (PORT I (23:50:50)(23:50:50))
          (PORT SRST (25:53:53)(25:53:53))
          (IOPATH CLK O (83:175:175)(83:175:175))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(negedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(posedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
        (SETUPHOLD(negedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
        (SETUPHOLD(posedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(negedge CE) (posedge CLK) (98:148:148)(19:34:34))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE serializer_start_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (28:43:43)(28:43:43))
          (IOPATH ADR1 O (28:43:43)(28:43:43))
          (IOPATH ADR2 O (28:43:43)(28:43:43))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE serializer_data_in\<5\>\/serializer_data_in\<5\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (36:81:81)(36:81:81))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE serializer_data_in_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (33:97:97)(33:97:97))
          (PORT CLK (35:84:84)(35:84:84))
          (PORT I (17:40:40)(17:40:40))
          (IOPATH CLK O (83:175:175)(83:175:175))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(negedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(posedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(negedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (RECREM(negedge RST) (posedge CLK) (83:168:168)(-69:-148:-148))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE timer_reset_rstpot_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (28:43:43)(28:43:43))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE serializer_data_in_5_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O (27:47:47)(27:47:47))
          (IOPATH ADR1 O (26:47:47)(26:47:47))
          (IOPATH ADR2 O (26:51:51)(26:51:51))
          (IOPATH ADR3 O (29:50:50)(29:50:50))
          (IOPATH ADR4 O (30:46:46)(30:46:46))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE serializer_data_in_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (33:97:97)(33:97:97))
          (PORT CLK (35:84:84)(35:84:84))
          (PORT I (23:48:48)(23:48:48))
          (IOPATH CLK O (83:175:175)(83:175:175))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(negedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(posedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(negedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (RECREM(negedge RST) (posedge CLK) (83:168:168)(-69:-148:-148))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE serializer_data_in_1_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (28:43:43)(28:43:43))
          (IOPATH ADR2 O (28:43:43)(28:43:43))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE serializer_data_in_3_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O (26:46:46)(26:46:46))
          (IOPATH ADR1 O (26:46:46)(26:46:46))
          (IOPATH ADR2 O (26:50:50)(26:50:50))
          (IOPATH ADR4 O (29:45:45)(29:45:45))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE serializer_data_in_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (33:97:97)(33:97:97))
          (PORT CLK (35:84:84)(35:84:84))
          (PORT I (15:31:31)(15:31:31))
          (IOPATH CLK O (72:152:152)(72:152:152))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (750))
        (PERIOD (posedge CLK) (750))
        (SETUPHOLD(posedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(negedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(posedge I) (posedge CLK) (-50)(67:133:133))
        (SETUPHOLD(negedge I) (posedge CLK) (-50)(67:133:133))
        (RECREM(negedge RST) (posedge CLK) (106:201:201)(-69:-148:-148))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE serializer_data_in_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (33:97:97)(33:97:97))
          (PORT CLK (35:84:84)(35:84:84))
          (PORT I (23:49:49)(23:49:49))
          (IOPATH CLK O (83:175:175)(83:175:175))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(negedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(posedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(negedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (RECREM(negedge RST) (posedge CLK) (83:168:168)(-69:-148:-148))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE serializer_data_in_0_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (28:43:43)(28:43:43))
          (IOPATH ADR2 O (28:43:43)(28:43:43))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE _n0265_inv3_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (28:43:43)(28:43:43))
          (IOPATH ADR1 O (28:43:43)(28:43:43))
          (IOPATH ADR2 O (28:43:43)(28:43:43))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE serializer_reset\/serializer_reset_AMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (40:91:91)(40:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE _n0337_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (28:43:43)(28:43:43))
          (IOPATH ADR2 O (28:43:43)(28:43:43))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE serializer_reset)
      (DELAY
        (ABSOLUTE
          (PORT CLK (35:84:84)(35:84:84))
          (PORT I (23:49:49)(23:49:49))
          (PORT SSET (25:53:53)(25:53:53))
          (IOPATH CLK O (83:175:175)(83:175:175))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(negedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(posedge SSET) (posedge CLK) (108:295:295)(-13:17:17))
        (SETUPHOLD(negedge SSET) (posedge CLK) (108:295:295)(-13:17:17))
        (SETUPHOLD(posedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(negedge CE) (posedge CLK) (98:148:148)(19:34:34))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE serializer_reset_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (28:43:43)(28:43:43))
          (IOPATH ADR1 O (28:43:43)(28:43:43))
          (IOPATH ADR2 O (28:43:43)(28:43:43))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE _n01941)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE _n0265_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR2 O (27:51:51)(27:51:51))
          (IOPATH ADR3 O (29:51:51)(29:51:51))
          (IOPATH ADR4 O (30:47:47)(30:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE counter_inst\/count_flag)
      (DELAY
        (ABSOLUTE
          (PORT CLK (35:84:84)(35:84:84))
          (PORT I (23:50:50)(23:50:50))
          (IOPATH CLK O (83:175:175)(83:175:175))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(negedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(posedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(negedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (RECREM(negedge RST) (posedge CLK) (83:168:168)(-69:-148:-148))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE counter_inst\/Mcount_count_flag_xor\<0\>11_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE serializer_inst\/Mmux_counter\[2\]_data_in\[7\]_Mux_2_o_41)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (28:43:43)(28:43:43))
          (IOPATH ADR2 O (28:43:43)(28:43:43))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE serializer_inst\/data_out)
      (DELAY
        (ABSOLUTE
          (PORT CLK (21:58:58)(21:58:58))
          (PORT I (27:52:52)(27:52:52))
          (IOPATH CLK O (79:165:165)(79:165:165))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge I) (posedge CLK) (-44:-40:-40)(62:136:136))
        (SETUPHOLD(negedge I) (posedge CLK) (-44:-40:-40)(62:136:136))
        (SETUPHOLD(posedge CE) (posedge CLK) (96:148:148)(19:49:49))
        (SETUPHOLD(negedge CE) (posedge CLK) (96:148:148)(19:49:49))
        (RECREM(negedge RST) (posedge CLK) (109:207:207)(-72:-157:-157))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE serializer_inst\/data_out_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (28:43:43)(28:43:43))
          (IOPATH ADR2 O (28:43:43)(28:43:43))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE serializer_inst\/Mmux_counter\[2\]_data_in\[7\]_Mux_2_o_31)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (28:43:43)(28:43:43))
          (IOPATH ADR2 O (28:43:43)(28:43:43))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE init_status_FSM_FFd2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (21:58:58)(21:58:58))
          (PORT I (27:52:52)(27:52:52))
          (PORT SRST (23:51:51)(23:51:51))
          (IOPATH CLK O (79:165:165)(79:165:165))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge I) (posedge CLK) (-44:-40:-40)(62:136:136))
        (SETUPHOLD(negedge I) (posedge CLK) (-44:-40:-40)(62:136:136))
        (SETUPHOLD(posedge SRST) (posedge CLK) (110:299:299)(-17:9:9))
        (SETUPHOLD(negedge SRST) (posedge CLK) (110:299:299)(-17:9:9))
        (SETUPHOLD(posedge CE) (posedge CLK) (96:148:148)(19:49:49))
        (SETUPHOLD(negedge CE) (posedge CLK) (96:148:148)(19:49:49))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE init_status_FSM_FFd2\-In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (28:43:43)(28:43:43))
          (IOPATH ADR1 O (28:43:43)(28:43:43))
          (IOPATH ADR2 O (28:43:43)(28:43:43))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE status_d_FSM_FFd2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (21:58:58)(21:58:58))
          (PORT I (28:53:53)(28:53:53))
          (PORT SRST (23:51:51)(23:51:51))
          (IOPATH CLK O (79:165:165)(79:165:165))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge I) (posedge CLK) (-44:-40:-40)(62:136:136))
        (SETUPHOLD(negedge I) (posedge CLK) (-44:-40:-40)(62:136:136))
        (SETUPHOLD(posedge SRST) (posedge CLK) (110:299:299)(-17:9:9))
        (SETUPHOLD(negedge SRST) (posedge CLK) (110:299:299)(-17:9:9))
        (SETUPHOLD(posedge CE) (posedge CLK) (96:148:148)(19:49:49))
        (SETUPHOLD(negedge CE) (posedge CLK) (96:148:148)(19:49:49))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE status_d_FSM_FFd2\-In)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (28:43:43)(28:43:43))
          (IOPATH ADR1 O (28:43:43)(28:43:43))
          (IOPATH ADR2 O (28:43:43)(28:43:43))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE init_status_FSM_FFd1\/init_status_FSM_FFd1_DMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (41:92:92)(41:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE serializer_inst\/_n0046_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (28:43:43)(28:43:43))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE serializer_inst\/_n00311)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (IOPATH ADR2 O (30:53:53)(30:53:53))
          (IOPATH ADR3 O (30:53:53)(30:53:53))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE init_status_FSM_FFd1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (21:58:58)(21:58:58))
          (PORT I (27:52:52)(27:52:52))
          (PORT SRST (23:51:51)(23:51:51))
          (IOPATH CLK O (79:165:165)(79:165:165))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge I) (posedge CLK) (-44:-40:-40)(62:136:136))
        (SETUPHOLD(negedge I) (posedge CLK) (-44:-40:-40)(62:136:136))
        (SETUPHOLD(posedge SRST) (posedge CLK) (110:299:299)(-17:9:9))
        (SETUPHOLD(negedge SRST) (posedge CLK) (110:299:299)(-17:9:9))
        (SETUPHOLD(posedge CE) (posedge CLK) (96:148:148)(19:49:49))
        (SETUPHOLD(negedge CE) (posedge CLK) (96:148:148)(19:49:49))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE init_status_FSM_FFd1\-In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (28:43:43)(28:43:43))
          (IOPATH ADR1 O (28:43:43)(28:43:43))
          (IOPATH ADR2 O (28:43:43)(28:43:43))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE status_d_FSM_FFd1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (21:58:58)(21:58:58))
          (PORT I (18:42:42)(18:42:42))
          (PORT SRST (23:51:51)(23:51:51))
          (IOPATH CLK O (79:165:165)(79:165:165))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge I) (posedge CLK) (-44:-40:-40)(62:136:136))
        (SETUPHOLD(negedge I) (posedge CLK) (-44:-40:-40)(62:136:136))
        (SETUPHOLD(posedge SRST) (posedge CLK) (110:299:299)(-17:9:9))
        (SETUPHOLD(negedge SRST) (posedge CLK) (110:299:299)(-17:9:9))
        (SETUPHOLD(posedge CE) (posedge CLK) (96:148:148)(19:49:49))
        (SETUPHOLD(negedge CE) (posedge CLK) (96:148:148)(19:49:49))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE status_d_status\[0\]1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE status_d_FSM_FFd1\-In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O (31:49:49)(31:49:49))
          (IOPATH ADR1 O (31:51:51)(31:51:51))
          (IOPATH ADR2 O (29:51:51)(29:51:51))
          (IOPATH ADR3 O (30:52:52)(30:52:52))
          (IOPATH ADR4 O (30:49:49)(30:49:49))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE trans_status\/trans_status_BMUX_Delay)
      (DELAY
        (PATHPULSE (50))
        (ABSOLUTE
          (IOPATH I O (41:94:94)(41:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE trans_status_glue_set_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (28:43:43)(28:43:43))
          (IOPATH ADR1 O (28:43:43)(28:43:43))
          (IOPATH ADR2 O (28:43:43)(28:43:43))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE trans_status)
      (DELAY
        (ABSOLUTE
          (PORT CLK (21:58:58)(21:58:58))
          (PORT I (27:52:52)(27:52:52))
          (PORT SRST (23:51:51)(23:51:51))
          (IOPATH CLK O (79:165:165)(79:165:165))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge I) (posedge CLK) (-44:-40:-40)(62:136:136))
        (SETUPHOLD(negedge I) (posedge CLK) (-44:-40:-40)(62:136:136))
        (SETUPHOLD(posedge SRST) (posedge CLK) (110:299:299)(-17:9:9))
        (SETUPHOLD(negedge SRST) (posedge CLK) (110:299:299)(-17:9:9))
        (SETUPHOLD(posedge CE) (posedge CLK) (96:148:148)(19:49:49))
        (SETUPHOLD(negedge CE) (posedge CLK) (96:148:148)(19:49:49))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE trans_status_glue_set)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (28:43:43)(28:43:43))
          (IOPATH ADR1 O (28:43:43)(28:43:43))
          (IOPATH ADR2 O (28:43:43)(28:43:43))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE status_d_FSM_FFd2\-In1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (28:43:43)(28:43:43))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE _n0337_inv2_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (IOPATH ADR0 O (33:54:54)(33:54:54))
          (IOPATH ADR1 O (33:54:54)(33:54:54))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE status_d_FSM_FFd2\-In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (28:43:43)(28:43:43))
          (IOPATH ADR1 O (28:43:43)(28:43:43))
          (IOPATH ADR2 O (28:43:43)(28:43:43))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_serializer_reset_serializer_reset_MUX_98_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (28:43:43)(28:43:43))
          (IOPATH ADR2 O (28:43:43)(28:43:43))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE termin_status)
      (DELAY
        (ABSOLUTE
          (PORT CLK (21:58:58)(21:58:58))
          (PORT I (28:53:53)(28:53:53))
          (PORT SRST (23:51:51)(23:51:51))
          (IOPATH CLK O (79:165:165)(79:165:165))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge I) (posedge CLK) (-44:-40:-40)(62:136:136))
        (SETUPHOLD(negedge I) (posedge CLK) (-44:-40:-40)(62:136:136))
        (SETUPHOLD(posedge SRST) (posedge CLK) (110:299:299)(-17:9:9))
        (SETUPHOLD(negedge SRST) (posedge CLK) (110:299:299)(-17:9:9))
        (SETUPHOLD(posedge CE) (posedge CLK) (96:148:148)(19:49:49))
        (SETUPHOLD(negedge CE) (posedge CLK) (96:148:148)(19:49:49))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE termin_status_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (28:43:43)(28:43:43))
          (IOPATH ADR1 O (28:43:43)(28:43:43))
          (IOPATH ADR2 O (28:43:43)(28:43:43))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE timer_reset)
      (DELAY
        (ABSOLUTE
          (PORT CLK (21:58:58)(21:58:58))
          (PORT I (28:52:52)(28:52:52))
          (PORT SSET (23:51:51)(23:51:51))
          (IOPATH CLK O (79:165:165)(79:165:165))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge I) (posedge CLK) (-44:-40:-40)(62:136:136))
        (SETUPHOLD(negedge I) (posedge CLK) (-44:-40:-40)(62:136:136))
        (SETUPHOLD(posedge SSET) (posedge CLK) (110:299:299)(-17:9:9))
        (SETUPHOLD(negedge SSET) (posedge CLK) (110:299:299)(-17:9:9))
        (SETUPHOLD(posedge CE) (posedge CLK) (96:148:148)(19:49:49))
        (SETUPHOLD(negedge CE) (posedge CLK) (96:148:148)(19:49:49))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE timer_reset_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (28:43:43)(28:43:43))
          (IOPATH ADR1 O (28:43:43)(28:43:43))
          (IOPATH ADR2 O (28:43:43)(28:43:43))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE serializer_data_in_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (35:99:99)(35:99:99))
          (PORT CLK (21:58:58)(21:58:58))
          (PORT I (28:52:52)(28:52:52))
          (IOPATH CLK O (79:165:165)(79:165:165))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge CE) (posedge CLK) (96:148:148)(19:49:49))
        (SETUPHOLD(negedge CE) (posedge CLK) (96:148:148)(19:49:49))
        (SETUPHOLD(posedge I) (posedge CLK) (-44:-40:-40)(62:136:136))
        (SETUPHOLD(negedge I) (posedge CLK) (-44:-40:-40)(62:136:136))
        (RECREM(negedge RST) (posedge CLK) (109:207:207)(-72:-157:-157))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE serializer_data_in_4_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (28:43:43)(28:43:43))
          (IOPATH ADR2 O (28:43:43)(28:43:43))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE timer_inst\/GND_3_o_GND_3_o_equal_3_o\<9\>_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE timer_inst\/timeout)
      (DELAY
        (ABSOLUTE
          (PORT CLK (21:58:58)(21:58:58))
          (PORT I (28:52:52)(28:52:52))
          (IOPATH CLK O (79:165:165)(79:165:165))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge I) (posedge CLK) (-44:-40:-40)(62:136:136))
        (SETUPHOLD(negedge I) (posedge CLK) (-44:-40:-40)(62:136:136))
        (SETUPHOLD(posedge CE) (posedge CLK) (96:148:148)(19:49:49))
        (SETUPHOLD(negedge CE) (posedge CLK) (96:148:148)(19:49:49))
        (RECREM(negedge RST) (posedge CLK) (109:207:207)(-72:-157:-157))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE timer_inst\/timeout_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (28:43:43)(28:43:43))
          (IOPATH ADR1 O (28:43:43)(28:43:43))
          (IOPATH ADR2 O (28:43:43)(28:43:43))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE counter_inst\/count_flag_prev)
      (DELAY
        (ABSOLUTE
          (PORT CLK (21:58:58)(21:58:58))
          (PORT I (18:42:42)(18:42:42))
          (IOPATH CLK O (79:165:165)(79:165:165))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge I) (posedge CLK) (-44:-40:-40)(62:136:136))
        (SETUPHOLD(negedge I) (posedge CLK) (-44:-40:-40)(62:136:136))
        (SETUPHOLD(posedge CE) (posedge CLK) (96:148:148)(19:49:49))
        (SETUPHOLD(negedge CE) (posedge CLK) (96:148:148)(19:49:49))
        (RECREM(negedge RST) (posedge CLK) (109:207:207)(-72:-157:-157))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE counter_inst\/Mxor_count_flag_prev_count_flag_XOR_37_o_xo\<0\>1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE counter_inst\/count_flag_prev_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR2 O (29:51:51)(29:51:51))
          (IOPATH ADR3 O (30:52:52)(30:52:52))
          (IOPATH ADR4 O (30:49:49)(30:49:49))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE init_status_initialization_status\[0\]1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE clock_divider_inst\/r_reg_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (21:58:58)(21:58:58))
          (PORT I (28:53:53)(28:53:53))
          (IOPATH CLK O (79:165:165)(79:165:165))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge I) (posedge CLK) (-44:-40:-40)(62:136:136))
        (SETUPHOLD(negedge I) (posedge CLK) (-44:-40:-40)(62:136:136))
        (SETUPHOLD(posedge CE) (posedge CLK) (96:148:148)(19:49:49))
        (SETUPHOLD(negedge CE) (posedge CLK) (96:148:148)(19:49:49))
        (RECREM(negedge RST) (posedge CLK) (109:207:207)(-72:-157:-157))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE clock_divider_inst\/r_reg_1_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE clock_divider_inst\/r_reg_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (21:58:58)(21:58:58))
          (PORT I (27:52:52)(27:52:52))
          (IOPATH CLK O (79:165:165)(79:165:165))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge I) (posedge CLK) (-44:-40:-40)(62:136:136))
        (SETUPHOLD(negedge I) (posedge CLK) (-44:-40:-40)(62:136:136))
        (SETUPHOLD(posedge CE) (posedge CLK) (96:148:148)(19:49:49))
        (SETUPHOLD(negedge CE) (posedge CLK) (96:148:148)(19:49:49))
        (RECREM(negedge RST) (posedge CLK) (109:207:207)(-72:-157:-157))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE clock_divider_inst\/r_reg_5_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE clock_divider_inst\/r_reg_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (21:58:58)(21:58:58))
          (PORT I (28:52:52)(28:52:52))
          (IOPATH CLK O (79:165:165)(79:165:165))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge I) (posedge CLK) (-44:-40:-40)(62:136:136))
        (SETUPHOLD(negedge I) (posedge CLK) (-44:-40:-40)(62:136:136))
        (SETUPHOLD(posedge CE) (posedge CLK) (96:148:148)(19:49:49))
        (SETUPHOLD(negedge CE) (posedge CLK) (96:148:148)(19:49:49))
        (RECREM(negedge RST) (posedge CLK) (109:207:207)(-72:-157:-157))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE clock_divider_inst\/r_reg_3_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE clock_divider_inst\/r_reg_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (21:58:58)(21:58:58))
          (PORT I (27:52:52)(27:52:52))
          (IOPATH CLK O (79:165:165)(79:165:165))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge I) (posedge CLK) (-44:-40:-40)(62:136:136))
        (SETUPHOLD(negedge I) (posedge CLK) (-44:-40:-40)(62:136:136))
        (SETUPHOLD(posedge CE) (posedge CLK) (96:148:148)(19:49:49))
        (SETUPHOLD(negedge CE) (posedge CLK) (96:148:148)(19:49:49))
        (RECREM(negedge RST) (posedge CLK) (109:207:207)(-72:-157:-157))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE clock_divider_inst\/r_reg_2_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE clock_divider_inst\/r_reg_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (21:58:58)(21:58:58))
          (PORT I (27:52:52)(27:52:52))
          (IOPATH CLK O (79:165:165)(79:165:165))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge I) (posedge CLK) (-44:-40:-40)(62:136:136))
        (SETUPHOLD(negedge I) (posedge CLK) (-44:-40:-40)(62:136:136))
        (SETUPHOLD(posedge CE) (posedge CLK) (96:148:148)(19:49:49))
        (SETUPHOLD(negedge CE) (posedge CLK) (96:148:148)(19:49:49))
        (RECREM(negedge RST) (posedge CLK) (109:207:207)(-72:-157:-157))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE clock_divider_inst\/r_reg_4_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE clock_divider_inst\/GND_6_o_GND_6_o_equal_3_o\<10\>)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (28:43:43)(28:43:43))
          (IOPATH ADR1 O (28:43:43)(28:43:43))
          (IOPATH ADR2 O (28:43:43)(28:43:43))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE clock_divider_inst\/r_reg_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (21:58:58)(21:58:58))
          (PORT I (28:52:52)(28:52:52))
          (IOPATH CLK O (79:165:165)(79:165:165))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge I) (posedge CLK) (-44:-40:-40)(62:136:136))
        (SETUPHOLD(negedge I) (posedge CLK) (-44:-40:-40)(62:136:136))
        (SETUPHOLD(posedge CE) (posedge CLK) (96:148:148)(19:49:49))
        (SETUPHOLD(negedge CE) (posedge CLK) (96:148:148)(19:49:49))
        (RECREM(negedge RST) (posedge CLK) (109:207:207)(-72:-157:-157))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE clock_divider_inst\/r_reg_0_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE clock_divider_inst\/GND_6_o_GND_6_o_equal_3_o\<10\>_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (28:43:43)(28:43:43))
          (IOPATH ADR1 O (28:43:43)(28:43:43))
          (IOPATH ADR2 O (28:43:43)(28:43:43))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE clock_divider_inst\/r_reg_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (35:84:84)(35:84:84))
          (PORT I (18:38:38)(18:38:38))
          (PORT SRST (25:53:53)(25:53:53))
          (IOPATH CLK O (83:175:175)(83:175:175))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(negedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(posedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
        (SETUPHOLD(negedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
        (SETUPHOLD(posedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(negedge CE) (posedge CLK) (98:148:148)(19:34:34))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE clock_divider_inst\/Mcount_r_reg_xor\<10\>)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] (2:10:10)(2:10:10))
          (PORT DI[1] (3:12:12)(3:12:12))
          (PORT S[0] (3:8:8)(3:8:8))
          (PORT S[1] (3:7:7)(3:7:7))
          (PORT S[2] (3:6:6)(3:6:6))
          (IOPATH CI CO[0] (45:133:133)(45:133:133))
          (IOPATH CI CO[1] (36:76:76)(36:76:76))
          (IOPATH CI CO[2] (48:110:110)(48:110:110))
          (IOPATH CI CO[3] (27:54:54)(27:54:54))
          (IOPATH CI O[0] (41:108:108)(41:108:108))
          (IOPATH CI O[1] (60:165:165)(60:165:165))
          (IOPATH CI O[2] (53:112:112)(53:112:112))
          (IOPATH CI O[3] (68:151:151)(68:151:151))
          (IOPATH DI[0] CO[0] (50:124:124)(50:124:124))
          (IOPATH DI[0] CO[1] (84:201:201)(84:201:201))
          (IOPATH DI[0] CO[2] (101:241:241)(101:241:241))
          (IOPATH DI[0] CO[3] (95:221:221)(95:221:221))
          (IOPATH DI[0] O[1] (62:151:151)(62:151:151))
          (IOPATH DI[0] O[2] (103:234:234)(103:234:234))
          (IOPATH DI[0] O[3] (116:266:266)(116:266:266))
          (IOPATH DI[1] CO[1] (72:181:181)(72:181:181))
          (IOPATH DI[1] CO[2] (87:224:224)(87:224:224))
          (IOPATH DI[1] CO[3] (82:195:195)(82:195:195))
          (IOPATH DI[1] O[2] (91:216:216)(91:216:216))
          (IOPATH DI[1] O[3] (103:244:244)(103:244:244))
          (IOPATH S[0] CO[0] (68:183:183)(68:183:183))
          (IOPATH S[0] CO[1] (92:220:220)(92:220:220))
          (IOPATH S[0] CO[2] (113:262:262)(113:262:262))
          (IOPATH S[0] CO[3] (103:238:238)(103:238:238))
          (IOPATH S[0] O[0] (47:112:112)(47:112:112))
          (IOPATH S[0] O[1] (74:209:209)(74:209:209))
          (IOPATH S[0] O[2] (110:253:253)(110:253:253))
          (IOPATH S[0] O[3] (124:284:284)(124:284:284))
          (IOPATH S[1] CO[1] (93:238:238)(93:238:238))
          (IOPATH S[1] CO[2] (115:281:281)(115:281:281))
          (IOPATH S[1] CO[3] (105:249:249)(105:249:249))
          (IOPATH S[1] O[1] (44:103:103)(44:103:103))
          (IOPATH S[1] O[2] (109:271:271)(109:271:271))
          (IOPATH S[1] O[3] (121:301:301)(121:301:301))
          (IOPATH S[2] CO[2] (54:137:137)(54:137:137))
          (IOPATH S[2] CO[3] (76:177:177)(76:177:177))
          (IOPATH S[2] O[2] (44:108:108)(44:108:108))
          (IOPATH S[2] O[3] (70:166:166)(70:166:166))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE clock_divider_inst\/r_reg\<10\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE clock_divider_inst\/r_reg_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (35:84:84)(35:84:84))
          (PORT I (18:38:38)(18:38:38))
          (PORT SRST (25:53:53)(25:53:53))
          (IOPATH CLK O (83:175:175)(83:175:175))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(negedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(posedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
        (SETUPHOLD(negedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
        (SETUPHOLD(posedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(negedge CE) (posedge CLK) (98:148:148)(19:34:34))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE clock_divider_inst\/r_reg\<9\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE timer_inst\/Madd_r_nxt_lut\<7\>_26\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE clock_divider_inst\/r_reg_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (35:84:84)(35:84:84))
          (PORT I (18:38:38)(18:38:38))
          (PORT SRST (25:53:53)(25:53:53))
          (IOPATH CLK O (83:175:175)(83:175:175))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(negedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(posedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
        (SETUPHOLD(negedge SRST) (posedge CLK) (108:295:295)(-13:17:17))
        (SETUPHOLD(posedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(negedge CE) (posedge CLK) (98:148:148)(19:34:34))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE clock_divider_inst\/r_reg\<8\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE timer_inst\/Madd_r_nxt_lut\<7\>_25\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE clock_divider_inst\/GND_6_o_GND_6_o_equal_3_o\<10\>_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE clock_divider_inst\/clk_track)
      (DELAY
        (ABSOLUTE
          (PORT CLK (35:84:84)(35:84:84))
          (PORT I (23:50:50)(23:50:50))
          (IOPATH CLK O (83:175:175)(83:175:175))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (700))
        (PERIOD (posedge CLK) (700))
        (SETUPHOLD(posedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(negedge I) (posedge CLK) (-48:-47:-47)(66:143:143))
        (SETUPHOLD(posedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (SETUPHOLD(negedge CE) (posedge CLK) (98:148:148)(19:34:34))
        (RECREM(negedge RST) (posedge CLK) (83:168:168)(-69:-148:-148))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE clock_divider_inst\/clk_track_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (28:43:43)(28:43:43))
          (IOPATH ADR1 O (28:43:43)(28:43:43))
          (IOPATH ADR2 O (28:43:43)(28:43:43))
          (IOPATH ADR3 O (28:43:43)(28:43:43))
          (IOPATH ADR4 O (28:43:43)(28:43:43))
          (IOPATH ADR5 O (28:43:43)(28:43:43))
        )
      )
  )
)
