# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# Date created = 04:37:51  September 23, 2025
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		MasterSoC_DE1SoC_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEMA5F31C6
set_global_assignment -name TOP_LEVEL_ENTITY ipm_ipMasterSoC_3pAIP
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "04:37:51  SEPTEMBER 23, 2025"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VERILOG_FILE MasterSoC_Controller/master_nios_multiple_slave/synthesis/master_nios_multiple_slave.v
set_global_assignment -name VERILOG_FILE MasterSoC_Controller/master_nios_multiple_slave/synthesis/submodules/master_nios_multiple_slave_uart_0.v
set_global_assignment -name VERILOG_FILE MasterSoC_Controller/master_nios_multiple_slave/synthesis/submodules/master_nios_multiple_slave_timer_0.v
set_global_assignment -name VERILOG_FILE MasterSoC_Controller/master_nios_multiple_slave/synthesis/submodules/master_nios_multiple_slave_start_uP.v
set_global_assignment -name VERILOG_FILE MasterSoC_Controller/master_nios_multiple_slave/synthesis/submodules/master_nios_multiple_slave_spi_0.v
set_global_assignment -name VERILOG_FILE MasterSoC_Controller/master_nios_multiple_slave/synthesis/submodules/master_nios_multiple_slave_nios2_gen2_0_cpu_test_bench.v
set_global_assignment -name VERILOG_FILE MasterSoC_Controller/master_nios_multiple_slave/synthesis/submodules/master_nios_multiple_slave_nios2_gen2_0_cpu_debug_slave_wrapper.v
set_global_assignment -name VERILOG_FILE MasterSoC_Controller/master_nios_multiple_slave/synthesis/submodules/master_nios_multiple_slave_nios2_gen2_0_cpu_debug_slave_tck.v
set_global_assignment -name VERILOG_FILE MasterSoC_Controller/master_nios_multiple_slave/synthesis/submodules/master_nios_multiple_slave_nios2_gen2_0_cpu_debug_slave_sysclk.v
set_global_assignment -name VERILOG_FILE MasterSoC_Controller/master_nios_multiple_slave/synthesis/submodules/master_nios_multiple_slave_nios2_gen2_0_cpu.v
set_global_assignment -name VERILOG_FILE MasterSoC_Controller/master_nios_multiple_slave/synthesis/submodules/master_nios_multiple_slave_nios2_gen2_0.v
set_global_assignment -name SYSTEMVERILOG_FILE MasterSoC_Controller/master_nios_multiple_slave/synthesis/submodules/master_nios_multiple_slave_mm_interconnect_0_rsp_mux_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE MasterSoC_Controller/master_nios_multiple_slave/synthesis/submodules/master_nios_multiple_slave_mm_interconnect_0_rsp_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE MasterSoC_Controller/master_nios_multiple_slave/synthesis/submodules/master_nios_multiple_slave_mm_interconnect_0_rsp_demux.sv
set_global_assignment -name SYSTEMVERILOG_FILE MasterSoC_Controller/master_nios_multiple_slave/synthesis/submodules/master_nios_multiple_slave_mm_interconnect_0_router_015.sv
set_global_assignment -name SYSTEMVERILOG_FILE MasterSoC_Controller/master_nios_multiple_slave/synthesis/submodules/master_nios_multiple_slave_mm_interconnect_0_router_007.sv
set_global_assignment -name SYSTEMVERILOG_FILE MasterSoC_Controller/master_nios_multiple_slave/synthesis/submodules/master_nios_multiple_slave_mm_interconnect_0_router_002.sv
set_global_assignment -name SYSTEMVERILOG_FILE MasterSoC_Controller/master_nios_multiple_slave/synthesis/submodules/master_nios_multiple_slave_mm_interconnect_0_router_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE MasterSoC_Controller/master_nios_multiple_slave/synthesis/submodules/master_nios_multiple_slave_mm_interconnect_0_router.sv
set_global_assignment -name SYSTEMVERILOG_FILE MasterSoC_Controller/master_nios_multiple_slave/synthesis/submodules/master_nios_multiple_slave_mm_interconnect_0_cmd_mux_005.sv
set_global_assignment -name SYSTEMVERILOG_FILE MasterSoC_Controller/master_nios_multiple_slave/synthesis/submodules/master_nios_multiple_slave_mm_interconnect_0_cmd_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE MasterSoC_Controller/master_nios_multiple_slave/synthesis/submodules/master_nios_multiple_slave_mm_interconnect_0_cmd_demux_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE MasterSoC_Controller/master_nios_multiple_slave/synthesis/submodules/master_nios_multiple_slave_mm_interconnect_0_cmd_demux.sv
set_global_assignment -name SYSTEMVERILOG_FILE MasterSoC_Controller/master_nios_multiple_slave/synthesis/submodules/master_nios_multiple_slave_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
set_global_assignment -name VERILOG_FILE MasterSoC_Controller/master_nios_multiple_slave/synthesis/submodules/master_nios_multiple_slave_mm_interconnect_0_avalon_st_adapter.v
set_global_assignment -name VERILOG_FILE MasterSoC_Controller/master_nios_multiple_slave/synthesis/submodules/master_nios_multiple_slave_mm_interconnect_0.v
set_global_assignment -name VERILOG_FILE MasterSoC_Controller/master_nios_multiple_slave/synthesis/submodules/master_nios_multiple_slave_mem_program.v
set_global_assignment -name VERILOG_FILE MasterSoC_Controller/master_nios_multiple_slave/synthesis/submodules/master_nios_multiple_slave_mem_data.v
set_global_assignment -name VERILOG_FILE MasterSoC_Controller/master_nios_multiple_slave/synthesis/submodules/master_nios_multiple_slave_leds.v
set_global_assignment -name VERILOG_FILE MasterSoC_Controller/master_nios_multiple_slave/synthesis/submodules/master_nios_multiple_slave_jtag_uart_0.v
set_global_assignment -name SYSTEMVERILOG_FILE MasterSoC_Controller/master_nios_multiple_slave/synthesis/submodules/master_nios_multiple_slave_irq_mapper.sv
set_global_assignment -name VERILOG_FILE MasterSoC_Controller/master_nios_multiple_slave/synthesis/submodules/master_nios_multiple_slave_int_IP_s0.v
set_global_assignment -name VERILOG_FILE MasterSoC_Controller/master_nios_multiple_slave/synthesis/submodules/avalon_aip_avalon_interface.v
set_global_assignment -name VERILOG_FILE MasterSoC_Controller/master_nios_multiple_slave/synthesis/submodules/avalon_aip.v
set_global_assignment -name VERILOG_FILE MasterSoC_Controller/master_nios_multiple_slave/synthesis/submodules/altera_reset_synchronizer.v
set_global_assignment -name VERILOG_FILE MasterSoC_Controller/master_nios_multiple_slave/synthesis/submodules/altera_reset_controller.v
set_global_assignment -name SYSTEMVERILOG_FILE MasterSoC_Controller/master_nios_multiple_slave/synthesis/submodules/altera_merlin_slave_translator.sv
set_global_assignment -name SYSTEMVERILOG_FILE MasterSoC_Controller/master_nios_multiple_slave/synthesis/submodules/altera_merlin_slave_agent.sv
set_global_assignment -name SYSTEMVERILOG_FILE MasterSoC_Controller/master_nios_multiple_slave/synthesis/submodules/altera_merlin_master_translator.sv
set_global_assignment -name SYSTEMVERILOG_FILE MasterSoC_Controller/master_nios_multiple_slave/synthesis/submodules/altera_merlin_master_agent.sv
set_global_assignment -name SYSTEMVERILOG_FILE MasterSoC_Controller/master_nios_multiple_slave/synthesis/submodules/altera_merlin_burst_uncompressor.sv
set_global_assignment -name SYSTEMVERILOG_FILE MasterSoC_Controller/master_nios_multiple_slave/synthesis/submodules/altera_merlin_arbitrator.sv
set_global_assignment -name VERILOG_FILE MasterSoC_Controller/master_nios_multiple_slave/synthesis/submodules/altera_avalon_sc_fifo.v
set_global_assignment -name VERILOG_FILE basicblocks/memories/simple_dual_port_ram_single_clk.v
set_global_assignment -name VERILOG_FILE basicblocks/ipm/ipm_register.v
set_global_assignment -name VERILOG_FILE basicblocks/ipm/ipm.v
set_global_assignment -name VERILOG_FILE basicblocks/aip/aipModules.v
set_global_assignment -name VERILOG_FILE ID00001001/hdl/src/ID00001001_dummyCtrl.v
set_global_assignment -name VERILOG_FILE ID00001001/hdl/src/ID00001001_dummyCore.v
set_global_assignment -name VERILOG_FILE ID00001001/hdl/src/ID00001001_dummy.v
set_global_assignment -name VERILOG_FILE ID00001001/hdl/src/ID00001001_aip.v
set_global_assignment -name VERILOG_FILE MasterSoC_Controller/AIP_Coprocessor/aipCoprocessor.v
set_global_assignment -name VERILOG_FILE MasterSoC_Controller/ip_master_soc_controller.v
set_global_assignment -name VERILOG_FILE MasterSoC_Controller/avalon_aip_avalon_interface.v
set_global_assignment -name VERILOG_FILE MasterSoC_Controller/avalon_aip.v
set_global_assignment -name VERILOG_FILE ipm_ipMasterSoC_3pAIP.v
set_location_assignment PIN_AA14 -to rst
set_location_assignment PIN_AH20 -to rstMCU
set_global_assignment -name TCL_SCRIPT_FILE ../../../Downloads/de1Soc_pins.tcl
set_location_assignment PIN_AH18 -to addressMCU[0]
set_location_assignment PIN_AG16 -to addressMCU[1]
set_location_assignment PIN_AF16 -to addressMCU[2]
set_location_assignment PIN_AA18 -to addressMCU[3]
set_location_assignment PIN_AD20 -to dataMCU[7]
set_location_assignment PIN_AK21 -to dataMCU[6]
set_location_assignment PIN_AJ20 -to dataMCU[5]
set_location_assignment PIN_AC20 -to dataMCU[4]
set_location_assignment PIN_AA19 -to dataMCU[3]
set_location_assignment PIN_AG17 -to dataMCU[2]
set_location_assignment PIN_AE16 -to dataMCU[1]
set_location_assignment PIN_AH17 -to dataMCU[0]
set_location_assignment PIN_AD19 -to intMCU
set_location_assignment PIN_AE17 -to rdMCU
set_location_assignment PIN_AH19 -to wrMCU
set_location_assignment PIN_V16 -to leds[0]
set_location_assignment PIN_W16 -to leds[1]
set_location_assignment PIN_V17 -to leds[2]
set_location_assignment PIN_V18 -to leds[3]
set_location_assignment PIN_W17 -to leds[4]
set_location_assignment PIN_W19 -to leds[5]
set_location_assignment PIN_Y19 -to leds[6]
set_location_assignment PIN_W20 -to leds[7]
set_location_assignment PIN_W21 -to leds[8]
set_location_assignment PIN_Y21 -to leds[9]
set_location_assignment PIN_AF14 -to clk
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top