0.6
2018.2
Jun 14 2018
20:41:02
F:/Tools/Xilinx/Projects/UART_RX/UART_RX.srcs/sim_1/new/mem_tb.vhd,1541974374,vhdl,,,,mem_tb,,,,,,,,
F:/Tools/Xilinx/Projects/UART_RX/UART_RX.srcs/sources_1/new/MEM.vhd,1541971276,vhdl,,,,mem,,,,,,,,
