<!doctype html>
<html>
<head>
<title>DX8SL0PLLCR1 (DDR_PHY) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddr_phy.html")>DDR_PHY Module</a> &gt; DX8SL0PLLCR1 (DDR_PHY) Register</p><h1>DX8SL0PLLCR1 (DDR_PHY) Register</h1>
<h2>DX8SL0PLLCR1 (DDR_PHY) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>DX8SL0PLLCR1</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000001408</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD081408 (DDR_PHY)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>DAXT8 0-1 PLL Control Register 1 (Type B PLL Only)</td></tr>
</table>
<p></p>
<h2>DX8SL0PLLCR1 (DDR_PHY) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:22</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved. Return zeroes on reads</td></tr>
<tr valign=top><td>PLLPROG</td><td class="center">21:6</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Connects to the PLL PLL_PROG bus. Reserved. Set to 0x0000.</td></tr>
<tr valign=top><td>BYPVREGCP</td><td class="center"> 5</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Bypass PLL vreg_cp</td></tr>
<tr valign=top><td>BYPVREGDIG</td><td class="center"> 4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Bypass PLL vreg_dig.</td></tr>
<tr valign=top><td>LOCKPS</td><td class="center"> 2</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Lock Detector Phase Select. Connects to pin LOCK_PHASE_SEL<br/>on the PLL.</td></tr>
<tr valign=top><td>LOCKCS</td><td class="center"> 1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Lock Detector Counter Select. Connects to pin<br/>LOCK_COUNT_SEL on the PLL.</td></tr>
<tr valign=top><td>LOCKDS</td><td class="center"> 0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Lock Detector Select. Connects to pin LOCK_DET_SEL on the<br/>PLL on the PLL.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>