==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg225-1'
INFO: [HLS 200-10] Analyzing design file 'readBlocks/src/readBlocks.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 104.082 ; gain = 46.051
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 104.102 ; gain = 46.070
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'readPixFromCol' into 'writePix' (readBlocks/src/readBlocks.cpp:44).
INFO: [XFORM 203-603] Inlining function 'writePixToCol' into 'writePix' (readBlocks/src/readBlocks.cpp:48).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 121.379 ; gain = 63.348
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] readBlocks/src/readBlocks.cpp:20: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'writePix' (readBlocks/src/readBlocks.cpp:34) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 124.645 ; gain = 66.613
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'writePix' (readBlocks/src/readBlocks.cpp:18:57).
INFO: [XFORM 203-501] Unrolling loop 'readWiderBitsLoop' (readBlocks/src/readBlocks.cpp:19) in function 'writePix' completely.
INFO: [XFORM 203-501] Unrolling loop 'writeWiderBitsLoop' (readBlocks/src/readBlocks.cpp:29) in function 'writePix' completely.
INFO: [XFORM 203-101] Partitioning array 'glPLSlices.V'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 151.281 ; gain = 93.250
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.2'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.1'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 152.551 ; gain = 94.520
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'writePix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writePix'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'writePix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.166 seconds; current allocated memory: 99.704 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 99.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writePix'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'writePix/x_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'writePix/y_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'writePix/sliceIdx_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'writePix' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'writePix_glPLSlices_V_0' to 'writePix_glPLSlicbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'writePix_glPLSlices_V_1' to 'writePix_glPLSliccud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'writePix_glPLSlices_V_2' to 'writePix_glPLSlicdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'writePix_mux_32_64_1_1' to 'writePix_mux_32_6eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'writePix_mux_32_6eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'writePix'.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 100.390 MB.
INFO: [RTMG 210-278] Implementing memory 'writePix_glPLSlicbkb_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 152.551 ; gain = 94.520
INFO: [SYSC 207-301] Generating SystemC RTL for writePix.
INFO: [VHDL 208-304] Generating VHDL RTL for writePix.
INFO: [VLOG 209-307] Generating Verilog RTL for writePix.
INFO: [HLS 200-112] Total elapsed time: 17.455 seconds; peak allocated memory: 100.390 MB.
