#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Nov  7 00:01:44 2023
# Process ID: 70095
# Current directory: /mnt/hgfs/shared_folder/LAB4_2
# Command line: vivado
# Log file: /mnt/hgfs/shared_folder/LAB4_2/vivado.log
# Journal file: /mnt/hgfs/shared_folder/LAB4_2/vivado.jou
# Running On: ubuntu, OS: Linux, CPU Frequency: 2496.000 MHz, CPU Physical cores: 8, Host memory: 16729 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project project_1 /mnt/hgfs/shared_folder/LAB4_2/project_1 -part xc7z020clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
add_files {/mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/header/defines.v /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/gpio_defaults_block.v /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebug.v /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/mgmt_core.v /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/gpio_control_block.v /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_project_wrapper.v /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/pads.v /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.gcd.v /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/header/user_defines.v /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/debug_regs.v /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/wb2axi.v /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/housekeeping.v /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/mgmt_core_wrapper.v /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/bram.v /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/bram12.v /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/bram11.v /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/caravel.v /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/chip_io.v /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/mprj_io.v /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/housekeeping_spi.v /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/fir.v /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.counter.v /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebugCache.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
WARNING: [HDL 9-3756] overwriting previous definition of module 'VexRiscv' [/mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebugCache.v:46]
WARNING: [HDL 9-3756] overwriting previous definition of module 'user_proj_example' [/mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.gcd.v:38]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'VexRiscv()' found in library 'xil_defaultlib'
Duplicate found at line 46 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebug.v
	(Active) Duplicate found at line 46 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebugCache.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'user_proj_example()' found in library 'xil_defaultlib'
Duplicate found at line 40 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.counter.v
	(Active) Duplicate found at line 38 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.gcd.v
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Nov  7 00:04:23 2023] Launched synth_1...
Run output will be captured here: /mnt/hgfs/shared_folder/LAB4_2/project_1/project_1.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [HDL 9-3756] overwriting previous definition of module 'VexRiscv' [/mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebugCache.v:46]
WARNING: [HDL 9-3756] overwriting previous definition of module 'user_proj_example' [/mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.gcd.v:38]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'VexRiscv()' found in library 'xil_defaultlib'
Duplicate found at line 46 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebug.v
	(Active) Duplicate found at line 46 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebugCache.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'user_proj_example()' found in library 'xil_defaultlib'
Duplicate found at line 40 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.counter.v
	(Active) Duplicate found at line 38 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.gcd.v
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Nov  7 00:08:20 2023] Launched synth_1...
Run output will be captured here: /mnt/hgfs/shared_folder/LAB4_2/project_1/project_1.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [HDL 9-3756] overwriting previous definition of module 'VexRiscv' [/mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebugCache.v:46]
WARNING: [HDL 9-3756] overwriting previous definition of module 'user_proj_example' [/mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.gcd.v:38]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'VexRiscv()' found in library 'xil_defaultlib'
Duplicate found at line 46 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebug.v
	(Active) Duplicate found at line 46 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebugCache.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'user_proj_example()' found in library 'xil_defaultlib'
Duplicate found at line 40 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.counter.v
	(Active) Duplicate found at line 38 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.gcd.v
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Nov  7 00:24:57 2023] Launched synth_1...
Run output will be captured here: /mnt/hgfs/shared_folder/LAB4_2/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [HDL 9-3756] overwriting previous definition of module 'VexRiscv' [/mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebugCache.v:46]
WARNING: [HDL 9-3756] overwriting previous definition of module 'user_proj_example' [/mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.gcd.v:38]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'VexRiscv()' found in library 'xil_defaultlib'
Duplicate found at line 46 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebug.v
	(Active) Duplicate found at line 46 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebugCache.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'user_proj_example()' found in library 'xil_defaultlib'
Duplicate found at line 40 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.counter.v
	(Active) Duplicate found at line 38 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.gcd.v
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Nov  7 00:26:04 2023] Launched synth_1...
Run output will be captured here: /mnt/hgfs/shared_folder/LAB4_2/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [HDL 9-3756] overwriting previous definition of module 'VexRiscv' [/mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebugCache.v:46]
WARNING: [HDL 9-3756] overwriting previous definition of module 'user_proj_example' [/mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.gcd.v:38]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'VexRiscv()' found in library 'xil_defaultlib'
Duplicate found at line 46 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebug.v
	(Active) Duplicate found at line 46 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebugCache.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'user_proj_example()' found in library 'xil_defaultlib'
Duplicate found at line 40 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.counter.v
	(Active) Duplicate found at line 38 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.gcd.v
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Nov  7 00:26:50 2023] Launched synth_1...
Run output will be captured here: /mnt/hgfs/shared_folder/LAB4_2/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [HDL 9-3756] overwriting previous definition of module 'VexRiscv' [/mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebugCache.v:46]
WARNING: [HDL 9-3756] overwriting previous definition of module 'user_proj_example' [/mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.gcd.v:38]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'VexRiscv()' found in library 'xil_defaultlib'
Duplicate found at line 46 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebug.v
	(Active) Duplicate found at line 46 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebugCache.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'user_proj_example()' found in library 'xil_defaultlib'
Duplicate found at line 40 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.counter.v
	(Active) Duplicate found at line 38 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.gcd.v
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Nov  7 00:31:01 2023] Launched synth_1...
Run output will be captured here: /mnt/hgfs/shared_folder/LAB4_2/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [HDL 9-3756] overwriting previous definition of module 'VexRiscv' [/mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebugCache.v:46]
WARNING: [HDL 9-3756] overwriting previous definition of module 'user_proj_example' [/mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.gcd.v:38]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'VexRiscv()' found in library 'xil_defaultlib'
Duplicate found at line 46 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebug.v
	(Active) Duplicate found at line 46 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebugCache.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'user_proj_example()' found in library 'xil_defaultlib'
Duplicate found at line 40 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.counter.v
	(Active) Duplicate found at line 38 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.gcd.v
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Nov  7 00:32:26 2023] Launched synth_1...
Run output will be captured here: /mnt/hgfs/shared_folder/LAB4_2/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [HDL 9-3756] overwriting previous definition of module 'VexRiscv' [/mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebugCache.v:46]
WARNING: [HDL 9-3756] overwriting previous definition of module 'user_proj_example' [/mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.gcd.v:38]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'VexRiscv()' found in library 'xil_defaultlib'
Duplicate found at line 46 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebug.v
	(Active) Duplicate found at line 46 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebugCache.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'user_proj_example()' found in library 'xil_defaultlib'
Duplicate found at line 40 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.counter.v
	(Active) Duplicate found at line 38 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.gcd.v
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Nov  7 00:35:37 2023] Launched synth_1...
Run output will be captured here: /mnt/hgfs/shared_folder/LAB4_2/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [HDL 9-3756] overwriting previous definition of module 'VexRiscv' [/mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebugCache.v:46]
WARNING: [HDL 9-3756] overwriting previous definition of module 'user_proj_example' [/mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.gcd.v:38]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'VexRiscv()' found in library 'xil_defaultlib'
Duplicate found at line 46 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebug.v
	(Active) Duplicate found at line 46 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebugCache.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'user_proj_example()' found in library 'xil_defaultlib'
Duplicate found at line 40 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.counter.v
	(Active) Duplicate found at line 38 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.gcd.v
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Nov  7 00:45:29 2023] Launched synth_1...
Run output will be captured here: /mnt/hgfs/shared_folder/LAB4_2/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [HDL 9-3756] overwriting previous definition of module 'VexRiscv' [/mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebugCache.v:46]
WARNING: [HDL 9-3756] overwriting previous definition of module 'user_proj_example' [/mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.gcd.v:38]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'VexRiscv()' found in library 'xil_defaultlib'
Duplicate found at line 46 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebug.v
	(Active) Duplicate found at line 46 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebugCache.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'user_proj_example()' found in library 'xil_defaultlib'
Duplicate found at line 40 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.counter.v
	(Active) Duplicate found at line 38 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.gcd.v
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Nov  7 00:47:06 2023] Launched synth_1...
Run output will be captured here: /mnt/hgfs/shared_folder/LAB4_2/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [HDL 9-3756] overwriting previous definition of module 'VexRiscv' [/mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebugCache.v:46]
WARNING: [HDL 9-3756] overwriting previous definition of module 'user_proj_example' [/mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.gcd.v:38]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'VexRiscv()' found in library 'xil_defaultlib'
Duplicate found at line 46 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebug.v
	(Active) Duplicate found at line 46 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebugCache.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'user_proj_example()' found in library 'xil_defaultlib'
Duplicate found at line 40 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.counter.v
	(Active) Duplicate found at line 38 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.gcd.v
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Nov  7 00:52:37 2023] Launched synth_1...
Run output will be captured here: /mnt/hgfs/shared_folder/LAB4_2/project_1/project_1.runs/synth_1/runme.log
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
lab-exmem_fir
patternGenerate
project_1
vivado.jou
vivado.log
vivado_pid70095.str
cd project_1
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
project_1.cache
project_1.hw
project_1.ip_user_files
project_1.runs
project_1.sim
project_1.xpr
cd project_runs
couldn't change working directory to "project_runs": no such file or directory
cd
add_files -norecurse {/mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/vip/RAM128.v /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/vip/RAM256.v}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [HDL 9-3756] overwriting previous definition of module 'VexRiscv' [/mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebugCache.v:46]
WARNING: [HDL 9-3756] overwriting previous definition of module 'user_proj_example' [/mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.gcd.v:38]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'VexRiscv()' found in library 'xil_defaultlib'
Duplicate found at line 46 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebug.v
	(Active) Duplicate found at line 46 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebugCache.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'user_proj_example()' found in library 'xil_defaultlib'
Duplicate found at line 40 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.counter.v
	(Active) Duplicate found at line 38 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.gcd.v
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Nov  7 00:58:31 2023] Launched synth_1...
Run output will be captured here: /mnt/hgfs/shared_folder/LAB4_2/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [HDL 9-3756] overwriting previous definition of module 'VexRiscv' [/mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebugCache.v:46]
WARNING: [HDL 9-3756] overwriting previous definition of module 'user_proj_example' [/mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.gcd.v:38]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'VexRiscv()' found in library 'xil_defaultlib'
Duplicate found at line 46 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebug.v
	(Active) Duplicate found at line 46 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebugCache.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'user_proj_example()' found in library 'xil_defaultlib'
Duplicate found at line 40 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.counter.v
	(Active) Duplicate found at line 38 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.gcd.v
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Nov  7 01:01:57 2023] Launched synth_1...
Run output will be captured here: /mnt/hgfs/shared_folder/LAB4_2/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [HDL 9-3756] overwriting previous definition of module 'VexRiscv' [/mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebugCache.v:46]
WARNING: [HDL 9-3756] overwriting previous definition of module 'user_proj_example' [/mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.gcd.v:38]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'VexRiscv()' found in library 'xil_defaultlib'
Duplicate found at line 46 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebug.v
	(Active) Duplicate found at line 46 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebugCache.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'user_proj_example()' found in library 'xil_defaultlib'
Duplicate found at line 40 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.counter.v
	(Active) Duplicate found at line 38 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.gcd.v
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Nov  7 01:02:52 2023] Launched synth_1...
Run output will be captured here: /mnt/hgfs/shared_folder/LAB4_2/project_1/project_1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 8535.383 ; gain = 0.000 ; free physical = 2267 ; free virtual = 12144
INFO: [Netlist 29-17] Analyzing 382 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8591.410 ; gain = 0.000 ; free physical = 2180 ; free virtual = 12056
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 42 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 38 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 8631.430 ; gain = 96.047 ; free physical = 2109 ; free virtual = 11988
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
create_clock -period 10.000 -name clock -waveform {0.000 5.000} [get_ports clock]
save_constraints_as constrs_2 -target_constrs_file dream_team.xdc
INFO: [Project 1-239] Creating target file '/mnt/hgfs/shared_folder/LAB4_2/project_1/project_1.srcs/constrs_2/new/dream_team.xdc' for the 'constrs_2' constraints set.
INFO: [Project 1-96] Target constrs file set to '/mnt/hgfs/shared_folder/LAB4_2/project_1/project_1.srcs/constrs_2/new/dream_team.xdc' for the 'constrs_2' constraints set.
set_property constrset constrs_2 [get_runs synth_1]
set_property constrset constrs_2 [get_runs impl_1]
reset_run synth_1
INFO: [Project 1-1160] Copying file /mnt/hgfs/shared_folder/LAB4_2/project_1/project_1.runs/synth_1/caravel.dcp to /mnt/hgfs/shared_folder/LAB4_2/project_1/project_1.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 4
WARNING: [HDL 9-3756] overwriting previous definition of module 'VexRiscv' [/mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebugCache.v:46]
WARNING: [HDL 9-3756] overwriting previous definition of module 'user_proj_example' [/mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.gcd.v:38]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'VexRiscv()' found in library 'xil_defaultlib'
Duplicate found at line 46 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebug.v
	(Active) Duplicate found at line 46 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebugCache.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'user_proj_example()' found in library 'xil_defaultlib'
Duplicate found at line 40 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.counter.v
	(Active) Duplicate found at line 38 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.gcd.v
[Tue Nov  7 01:10:08 2023] Launched synth_1...
Run output will be captured here: /mnt/hgfs/shared_folder/LAB4_2/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov  7 01:12:14 2023] Launched impl_1...
Run output will be captured here: /mnt/hgfs/shared_folder/LAB4_2/project_1/project_1.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 9074.562 ; gain = 0.000 ; free physical = 2149 ; free virtual = 10705
INFO: [Netlist 29-17] Analyzing 382 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/hgfs/shared_folder/LAB4_2/project_1/project_1.srcs/constrs_2/new/dream_team.xdc]
Finished Parsing XDC File [/mnt/hgfs/shared_folder/LAB4_2/project_1/project_1.srcs/constrs_2/new/dream_team.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 9082.461 ; gain = 0.000 ; free physical = 2584 ; free virtual = 11160
INFO: [Netlist 29-17] Analyzing 382 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.32 . Memory (MB): peak = 9320.664 ; gain = 0.000 ; free physical = 2411 ; free virtual = 10987
Restored from archive | CPU: 0.300000 secs | Memory: 7.881363 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.32 . Memory (MB): peak = 9320.664 ; gain = 0.000 ; free physical = 2411 ; free virtual = 10987
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9320.664 ; gain = 0.000 ; free physical = 2410 ; free virtual = 10986
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 42 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 38 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

current_design synth_1
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/hgfs/shared_folder/LAB4_2/project_1/project_1.srcs/constrs_2/new/dream_team.xdc]
Finished Parsing XDC File [/mnt/hgfs/shared_folder/LAB4_2/project_1/project_1.srcs/constrs_2/new/dream_team.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/hgfs/shared_folder/LAB4_2/project_1/project_1.srcs/utils_1/imports/synth_1/caravel.dcp with file /mnt/hgfs/shared_folder/LAB4_2/project_1/project_1.runs/synth_1/caravel.dcp
launch_runs synth_1 -jobs 6
WARNING: [HDL 9-3756] overwriting previous definition of module 'VexRiscv' [/mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebugCache.v:46]
WARNING: [HDL 9-3756] overwriting previous definition of module 'user_proj_example' [/mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.gcd.v:38]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'VexRiscv()' found in library 'xil_defaultlib'
Duplicate found at line 46 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebug.v
	(Active) Duplicate found at line 46 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebugCache.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'user_proj_example()' found in library 'xil_defaultlib'
Duplicate found at line 40 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.counter.v
	(Active) Duplicate found at line 38 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.gcd.v
[Tue Nov  7 01:22:33 2023] Launched synth_1...
Run output will be captured here: /mnt/hgfs/shared_folder/LAB4_2/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov  7 01:24:28 2023] Launched impl_1...
Run output will be captured here: /mnt/hgfs/shared_folder/LAB4_2/project_1/project_1.runs/impl_1/runme.log
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
reset_run impl_1 -prev_step 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/hgfs/shared_folder/LAB4_2/project_1/project_1.srcs/utils_1/imports/synth_1/caravel.dcp with file /mnt/hgfs/shared_folder/LAB4_2/project_1/project_1.runs/synth_1/caravel.dcp
launch_runs synth_1 -jobs 6
WARNING: [HDL 9-3756] overwriting previous definition of module 'VexRiscv' [/mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebugCache.v:46]
WARNING: [HDL 9-3756] overwriting previous definition of module 'user_proj_example' [/mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.gcd.v:38]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'VexRiscv()' found in library 'xil_defaultlib'
Duplicate found at line 46 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebug.v
	(Active) Duplicate found at line 46 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebugCache.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'user_proj_example()' found in library 'xil_defaultlib'
Duplicate found at line 40 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.counter.v
	(Active) Duplicate found at line 38 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.gcd.v
[Tue Nov  7 01:25:18 2023] Launched synth_1...
Run output will be captured here: /mnt/hgfs/shared_folder/LAB4_2/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov  7 01:27:14 2023] Launched impl_1...
Run output will be captured here: /mnt/hgfs/shared_folder/LAB4_2/project_1/project_1.runs/impl_1/runme.log
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 9502.520 ; gain = 0.000 ; free physical = 939 ; free virtual = 8877
INFO: [Netlist 29-17] Analyzing 382 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/hgfs/shared_folder/LAB4_2/project_1/project_1.srcs/constrs_2/new/dream_team.xdc]
Finished Parsing XDC File [/mnt/hgfs/shared_folder/LAB4_2/project_1/project_1.srcs/constrs_2/new/dream_team.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/hgfs/shared_folder/LAB4_2/project_1/project_1.srcs/constrs_2/new/dream_team.xdc]
Finished Parsing XDC File [/mnt/hgfs/shared_folder/LAB4_2/project_1/project_1.srcs/constrs_2/new/dream_team.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/hgfs/shared_folder/LAB4_2/project_1/project_1.srcs/constrs_2/new/dream_team.xdc]
Finished Parsing XDC File [/mnt/hgfs/shared_folder/LAB4_2/project_1/project_1.srcs/constrs_2/new/dream_team.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/hgfs/shared_folder/LAB4_2/project_1/project_1.srcs/utils_1/imports/synth_1/caravel.dcp with file /mnt/hgfs/shared_folder/LAB4_2/project_1/project_1.runs/synth_1/caravel.dcp
launch_runs synth_1 -jobs 6
WARNING: [HDL 9-3756] overwriting previous definition of module 'VexRiscv' [/mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebugCache.v:46]
WARNING: [HDL 9-3756] overwriting previous definition of module 'user_proj_example' [/mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.gcd.v:38]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'VexRiscv()' found in library 'xil_defaultlib'
Duplicate found at line 46 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebug.v
	(Active) Duplicate found at line 46 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/soc/VexRiscv_MinDebugCache.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'user_proj_example()' found in library 'xil_defaultlib'
Duplicate found at line 40 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.counter.v
	(Active) Duplicate found at line 38 of file /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.gcd.v
[Tue Nov  7 01:34:18 2023] Launched synth_1...
Run output will be captured here: /mnt/hgfs/shared_folder/LAB4_2/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov  7 01:36:13 2023] Launched impl_1...
Run output will be captured here: /mnt/hgfs/shared_folder/LAB4_2/project_1/project_1.runs/impl_1/runme.log
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
