TimeQuest Timing Analyzer report for top
Tue Dec 17 21:18:15 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Hold: 'CLOCK_50'
 13. Slow Model Recovery: 'CLOCK_50'
 14. Slow Model Removal: 'CLOCK_50'
 15. Slow Model Minimum Pulse Width: 'CLOCK_50'
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'CLOCK_50'
 24. Fast Model Hold: 'CLOCK_50'
 25. Fast Model Recovery: 'CLOCK_50'
 26. Fast Model Removal: 'CLOCK_50'
 27. Fast Model Minimum Pulse Width: 'CLOCK_50'
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Setup Transfers
 34. Hold Transfers
 35. Recovery Transfers
 36. Removal Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; top                                                               ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 54.59 MHz ; 54.59 MHz       ; CLOCK_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow Model Setup Summary           ;
+----------+---------+---------------+
; Clock    ; Slack   ; End Point TNS ;
+----------+---------+---------------+
; CLOCK_50 ; -17.318 ; -16988.069    ;
+----------+---------+---------------+


+----------------------------------+
; Slow Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.445 ; 0.000         ;
+----------+-------+---------------+


+-----------------------------------+
; Slow Model Recovery Summary       ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -2.856 ; -4553.221     ;
+----------+--------+---------------+


+----------------------------------+
; Slow Model Removal Summary       ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 1.968 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -2.064 ; -6800.039          ;
+----------+--------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                ;
+---------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                 ; To Node                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -17.318 ; riscv_core:rv32i|register:ID_EX|out[49]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 18.349     ;
; -17.076 ; riscv_core:rv32i|register:EX_MEM|out[40]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 18.107     ;
; -17.037 ; riscv_core:rv32i|register:EX_MEM|out[38]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 18.068     ;
; -16.910 ; riscv_core:rv32i|register:MEM_WB|out[96]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 17.941     ;
; -16.884 ; riscv_core:rv32i|register:ID_EX|out[42]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 17.915     ;
; -16.876 ; riscv_core:rv32i|register:EX_MEM|out[39]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 17.907     ;
; -16.868 ; riscv_core:rv32i|register:ID_EX|out[48]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 17.899     ;
; -16.800 ; riscv_core:rv32i|register:ID_EX|out[44]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 17.831     ;
; -16.752 ; riscv_core:rv32i|register:ID_EX|out[45]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 17.783     ;
; -16.696 ; riscv_core:rv32i|register:EX_MEM|out[36]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 17.727     ;
; -16.685 ; riscv_core:rv32i|register:MEM_WB|out[99]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 17.716     ;
; -16.622 ; riscv_core:rv32i|register:EX_MEM|out[40]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 17.634     ;
; -16.591 ; riscv_core:rv32i|register:ID_EX|out[47]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 17.622     ;
; -16.587 ; riscv_core:rv32i|register:EX_MEM|out[37]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 17.618     ;
; -16.581 ; riscv_core:rv32i|register:MEM_WB|out[97]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 17.612     ;
; -16.578 ; riscv_core:rv32i|register:MEM_WB|out[98]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 17.609     ;
; -16.567 ; riscv_core:rv32i|register:ID_EX|out[49]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 17.579     ;
; -16.561 ; riscv_core:rv32i|register:ID_EX|out[49]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.018     ; 17.581     ;
; -16.559 ; riscv_core:rv32i|register:ID_EX|out[49]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.018     ; 17.579     ;
; -16.538 ; riscv_core:rv32i|register:ID_EX|out[43]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 17.569     ;
; -16.537 ; riscv_core:rv32i|register:ID_EX|out[46]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 17.568     ;
; -16.491 ; riscv_core:rv32i|register:ID_EX|out[50]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 17.522     ;
; -16.454 ; riscv_core:rv32i|register:ID_EX|out[49]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 17.466     ;
; -16.430 ; riscv_core:rv32i|register:ID_EX|out[42]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 17.442     ;
; -16.422 ; riscv_core:rv32i|register:EX_MEM|out[39]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 17.434     ;
; -16.381 ; riscv_core:rv32i|register:EX_MEM|out[38]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 17.393     ;
; -16.346 ; riscv_core:rv32i|register:ID_EX|out[44]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 17.358     ;
; -16.331 ; riscv_core:rv32i|register:ID_EX|out[49]   ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a4~portb_address_reg4                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.113      ; 17.404     ;
; -16.324 ; riscv_core:rv32i|register:EX_MEM|out[40]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.018     ; 17.344     ;
; -16.322 ; riscv_core:rv32i|register:ID_EX|out[49]   ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a8~portb_address_reg4                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.117      ; 17.399     ;
; -16.322 ; riscv_core:rv32i|register:EX_MEM|out[40]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.018     ; 17.342     ;
; -16.298 ; riscv_core:rv32i|register:ID_EX|out[45]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 17.310     ;
; -16.286 ; riscv_core:rv32i|register:EX_MEM|out[40]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 17.298     ;
; -16.285 ; riscv_core:rv32i|register:MEM_WB|out[100] ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 17.316     ;
; -16.284 ; riscv_core:rv32i|register:EX_MEM|out[40]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 17.296     ;
; -16.280 ; riscv_core:rv32i|register:EX_MEM|out[38]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.018     ; 17.300     ;
; -16.278 ; riscv_core:rv32i|register:EX_MEM|out[38]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.018     ; 17.298     ;
; -16.250 ; riscv_core:rv32i|register:EX_MEM|out[40]  ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a4~portb_address_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.113      ; 17.323     ;
; -16.250 ; riscv_core:rv32i|register:ID_EX|out[49]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 17.262     ;
; -16.248 ; riscv_core:rv32i|register:ID_EX|out[49]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 17.260     ;
; -16.247 ; riscv_core:rv32i|register:EX_MEM|out[40]  ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.115      ; 17.322     ;
; -16.242 ; riscv_core:rv32i|register:EX_MEM|out[36]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 17.254     ;
; -16.240 ; riscv_core:rv32i|register:EX_MEM|out[40]  ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a4~portb_address_reg4                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.113      ; 17.313     ;
; -16.231 ; riscv_core:rv32i|register:EX_MEM|out[40]  ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a8~portb_address_reg4                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.117      ; 17.308     ;
; -16.219 ; riscv_core:rv32i|register:EX_MEM|out[40]  ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a5~portb_address_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.117      ; 17.296     ;
; -16.218 ; riscv_core:rv32i|register:EX_MEM|out[40]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 17.243     ;
; -16.217 ; riscv_core:rv32i|register:EX_MEM|out[40]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 17.229     ;
; -16.212 ; riscv_core:rv32i|register:EX_MEM|out[40]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 17.237     ;
; -16.205 ; riscv_core:rv32i|register:ID_EX|out[49]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.012     ; 17.231     ;
; -16.202 ; riscv_core:rv32i|register:ID_EX|out[51]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 17.233     ;
; -16.188 ; riscv_core:rv32i|register:EX_MEM|out[40]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 17.199     ;
; -16.187 ; riscv_core:rv32i|register:EX_MEM|out[40]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 17.198     ;
; -16.173 ; riscv_core:rv32i|register:EX_MEM|out[38]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 17.185     ;
; -16.165 ; riscv_core:rv32i|register:ID_EX|out[49]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.012     ; 17.191     ;
; -16.161 ; riscv_core:rv32i|register:ID_EX|out[49]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.012     ; 17.187     ;
; -16.160 ; riscv_core:rv32i|register:EX_MEM|out[40]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.012     ; 17.186     ;
; -16.159 ; riscv_core:rv32i|register:MEM_WB|out[96]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 17.171     ;
; -16.157 ; riscv_core:rv32i|register:EX_MEM|out[40]  ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a5~portb_address_reg3                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.117      ; 17.234     ;
; -16.156 ; riscv_core:rv32i|register:EX_MEM|out[40]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.018     ; 17.176     ;
; -16.156 ; riscv_core:rv32i|register:EX_MEM|out[40]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.018     ; 17.176     ;
; -16.153 ; riscv_core:rv32i|register:MEM_WB|out[96]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.018     ; 17.173     ;
; -16.152 ; riscv_core:rv32i|register:ID_EX|out[49]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 17.163     ;
; -16.151 ; riscv_core:rv32i|register:MEM_WB|out[96]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.018     ; 17.171     ;
; -16.151 ; riscv_core:rv32i|register:ID_EX|out[49]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 17.162     ;
; -16.149 ; riscv_core:rv32i|register:ID_EX|out[49]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 17.161     ;
; -16.148 ; riscv_core:rv32i|register:ID_EX|out[49]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 17.160     ;
; -16.145 ; riscv_core:rv32i|register:ID_EX|out[49]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 17.157     ;
; -16.141 ; riscv_core:rv32i|register:ID_EX|out[49]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.018     ; 17.161     ;
; -16.135 ; riscv_core:rv32i|register:EX_MEM|out[40]  ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg3                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.115      ; 17.210     ;
; -16.134 ; riscv_core:rv32i|register:EX_MEM|out[40]  ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a8~portb_address_reg3                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.117      ; 17.211     ;
; -16.134 ; riscv_core:rv32i|register:ID_EX|out[49]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.018     ; 17.154     ;
; -16.133 ; riscv_core:rv32i|register:EX_MEM|out[37]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 17.145     ;
; -16.132 ; riscv_core:rv32i|register:ID_EX|out[42]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.018     ; 17.152     ;
; -16.130 ; riscv_core:rv32i|register:ID_EX|out[42]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.018     ; 17.150     ;
; -16.126 ; riscv_core:rv32i|register:ID_EX|out[49]   ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a8~portb_address_reg6                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.117      ; 17.203     ;
; -16.124 ; riscv_core:rv32i|register:EX_MEM|out[39]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.018     ; 17.144     ;
; -16.122 ; riscv_core:rv32i|register:EX_MEM|out[39]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.018     ; 17.142     ;
; -16.121 ; riscv_core:rv32i|register:ID_EX|out[49]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 17.132     ;
; -16.117 ; riscv_core:rv32i|register:ID_EX|out[48]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 17.129     ;
; -16.111 ; riscv_core:rv32i|register:ID_EX|out[48]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.018     ; 17.131     ;
; -16.109 ; riscv_core:rv32i|register:ID_EX|out[48]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.018     ; 17.129     ;
; -16.097 ; riscv_core:rv32i|register:ID_EX|out[49]   ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a5~portb_address_reg6                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.117      ; 17.174     ;
; -16.094 ; riscv_core:rv32i|register:ID_EX|out[42]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 17.106     ;
; -16.094 ; riscv_core:rv32i|register:ID_EX|out[49]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 17.119     ;
; -16.092 ; riscv_core:rv32i|register:ID_EX|out[42]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 17.104     ;
; -16.090 ; riscv_core:rv32i|register:ID_EX|out[49]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.018     ; 17.110     ;
; -16.090 ; riscv_core:rv32i|register:ID_EX|out[49]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.018     ; 17.110     ;
; -16.088 ; riscv_core:rv32i|register:ID_EX|out[49]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 17.113     ;
; -16.086 ; riscv_core:rv32i|register:EX_MEM|out[39]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 17.098     ;
; -16.084 ; riscv_core:rv32i|register:ID_EX|out[43]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 17.096     ;
; -16.084 ; riscv_core:rv32i|register:EX_MEM|out[39]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 17.096     ;
; -16.083 ; riscv_core:rv32i|register:ID_EX|out[46]   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 17.095     ;
; -16.079 ; riscv_core:rv32i|register:EX_MEM|out[40]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.012     ; 17.105     ;
; -16.078 ; riscv_core:rv32i|register:ID_EX|out[49]   ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a4~portb_address_reg6                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.113      ; 17.151     ;
; -16.075 ; riscv_core:rv32i|register:EX_MEM|out[40]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.012     ; 17.101     ;
; -16.063 ; riscv_core:rv32i|register:EX_MEM|out[40]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 17.075     ;
; -16.062 ; riscv_core:rv32i|register:ID_EX|out[49]   ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a4~portb_address_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.113      ; 17.135     ;
; -16.062 ; riscv_core:rv32i|register:EX_MEM|out[40]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 17.074     ;
; -16.059 ; riscv_core:rv32i|register:ID_EX|out[49]   ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.115      ; 17.134     ;
; -16.059 ; riscv_core:rv32i|register:EX_MEM|out[40]  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 17.071     ;
+---------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.612 ; riscv_core:rv32i|register:IF_ID|out[65]                                                                                                                                                                                                   ; riscv_core:rv32i|register:ID_EX|out[89]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff5c[1]                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff7c[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_0[6]                                                                                 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[6]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_0[4]                                                                                 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[4]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[34]                                                                       ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[34]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|add_1_adder1_reg[0]                                                                                           ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|result_reg[0]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.898      ;
; 0.613 ; riscv_core:rv32i|register:IF_ID|out[67]                                                                                                                                                                                                   ; riscv_core:rv32i|register:ID_EX|out[91]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|sign_pipe_dffe_1                                                                             ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|sign_pipe_dffe_2                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[0]                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff5c[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff10[0]                                                                                                                ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff11[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.899      ;
; 0.614 ; riscv_core:rv32i|register:IF_ID|out[69]                                                                                                                                                                                                   ; riscv_core:rv32i|register:ID_EX|out[93]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; riscv_core:rv32i|register:ID_EX|out[12]                                                                                                                                                                                                   ; riscv_core:rv32i|register:EX_MEM|out[12]                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_add_adder|add_sub_fjd:auto_generated|pipeline_dffe[6]                                                           ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|exp_add_p1[6]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff1c[0]                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff5c[0]                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff7c[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff7c[1]                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff9c[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff9c[9]                                                                           ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff9c[11]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_0[9]                                                                                 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[9]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_rounding_ff[6]                                                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_result_ff[6]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.900      ;
; 0.615 ; riscv_core:rv32i|register:IF_ID|out[73]                                                                                                                                                                                                   ; riscv_core:rv32i|register:ID_EX|out[97]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; riscv_core:rv32i|register:IF_ID|out[86]                                                                                                                                                                                                   ; riscv_core:rv32i|register:ID_EX|out[110]                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff4[0]                                                                                                                 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff5[0]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff5[0]                                                                                                                 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff6[0]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; riscv_core:rv32i|register:ID_EX|out[23]                                                                                                                                                                                                   ; riscv_core:rv32i|register:EX_MEM|out[23]                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; riscv_core:rv32i|register:ID_EX|out[29]                                                                                                                                                                                                   ; riscv_core:rv32i|register:EX_MEM|out[29]                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; riscv_core:rv32i|register:IF_ID|out[71]                                                                                                                                                                                                   ; riscv_core:rv32i|register:ID_EX|out[95]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.901      ;
; 0.616 ; riscv_core:rv32i|register:IF_ID|out[66]                                                                                                                                                                                                   ; riscv_core:rv32i|register:ID_EX|out[90]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.902      ;
; 0.616 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_0[12]                                                                                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[12]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.902      ;
; 0.616 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|mantissa_pre_round_reg[16]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|result_reg[16]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.902      ;
; 0.616 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|sign_node_ff6[0]                                                                                                                ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|sign_node_ff7[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.902      ;
; 0.617 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff8[0]                                                                                                                 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff9[0]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_0[0]                                                                                 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[0]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; riscv_core:rv32i|register:IF_ID|out[15]                                                                                                                                                                                                   ; riscv_core:rv32i|register:ID_EX|out[15]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; riscv_core:rv32i|register:IF_ID|out[0]                                                                                                                                                                                                    ; riscv_core:rv32i|register:ID_EX|out[0]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.903      ;
; 0.618 ; riscv_core:rv32i|register:EX_MEM|out[13]                                                                                                                                                                                                  ; riscv_core:rv32i|register:MEM_WB|out[13]                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff6[0]                                                                                                                 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff7[0]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff7[0]                                                                                                                 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff8[0]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; riscv_core:rv32i|register:ID_EX|out[21]                                                                                                                                                                                                   ; riscv_core:rv32i|register:EX_MEM|out[21]                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.904      ;
; 0.619 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|cntr_ikf:cntr1|safe_q[0] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|cntr_ikf:cntr1|safe_q[0]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; riscv_core:rv32i|register:EX_MEM|out[7]                                                                                                                                                                                                   ; riscv_core:rv32i|register:MEM_WB|out[7]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.905      ;
; 0.620 ; riscv_core:rv32i|register:pc|out[10]                                                                                                                                                                                                      ; riscv_core:rv32i|register:IF_ID|out[74]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[13]                                                                        ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff5c[13]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff19c[6]                                                                          ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff19c[8]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|added_power2_reg[4]                                   ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|max_shift_reg                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|infinity_magnitude_sub_dffe3                                                                                  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|infinity_magnitude_sub_dffe4                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; riscv_core:rv32i|register:IF_ID|out[6]                                                                                                                                                                                                    ; riscv_core:rv32i|register:ID_EX|out[6]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[28]                                             ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|mantissa_pre_round_reg[21]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[20]                                             ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|mantissa_pre_round_reg[13]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; riscv_core:rv32i|register:ID_EX|out[31]                                                                                                                                                                                                   ; riscv_core:rv32i|register:EX_MEM|out[31]                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; riscv_core:rv32i|register:IF_ID|out[3]                                                                                                                                                                                                    ; riscv_core:rv32i|register:ID_EX|out[3]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.906      ;
; 0.621 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff11[0]                                                                                                                ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff12[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.907      ;
; 0.622 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|nan_pipe_dffe_0                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|nan_pipe_dffe_1                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[13]                                             ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[13]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|input_is_nan_dffe3                                                                                            ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|input_is_nan_dffe4                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; riscv_core:rv32i|register:ID_EX|out[22]                                                                                                                                                                                                   ; riscv_core:rv32i|register:EX_MEM|out[22]                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; riscv_core:rv32i|register:pc|out[29]                                                                                                                                                                                                      ; riscv_core:rv32i|register:IF_ID|out[93]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.908      ;
; 0.623 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|priority_encoder_reg[4]                                                                                       ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sel_pipec4r1d                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.909      ;
; 0.624 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sel_pipec3r1d                                                ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[15]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|infinite_output_sign_dffe4                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_out_dffe5                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; riscv_core:rv32i|register:EX_MEM|out[31]                                                                                                                                                                                                  ; riscv_core:rv32i|register:MEM_WB|out[31]                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.910      ;
; 0.625 ; riscv_core:rv32i|register:pc|out[23]                                                                                                                                                                                                      ; riscv_core:rv32i|register:IF_ID|out[87]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|need_complement_dffe2                                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|man_add_sub_res_sign_dffe21                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; riscv_core:rv32i|register:ID_EX|out[24]                                                                                                                                                                                                   ; riscv_core:rv32i|register:EX_MEM|out[24]                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[11]                                             ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|mantissa_pre_round_reg[4]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; riscv_core:rv32i|register:pc|out[31]                                                                                                                                                                                                      ; riscv_core:rv32i|register:IF_ID|out[95]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.911      ;
; 0.626 ; riscv_core:rv32i|register:pc|out[19]                                                                                                                                                                                                      ; riscv_core:rv32i|register:IF_ID|out[83]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.912      ;
; 0.626 ; riscv_core:rv32i|register:pc|out[27]                                                                                                                                                                                                      ; riscv_core:rv32i|register:IF_ID|out[91]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.912      ;
; 0.627 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|result_reg[31]                                                                                                ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|sign_node_ff6[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.913      ;
; 0.628 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[24]                                             ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|mantissa_pre_round_reg[17]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.914      ;
; 0.629 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[10]                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[12]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|mantissa_pre_round_reg[19]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|result_reg[19]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.631 ; riscv_core:rv32i|register:pc|out[12]                                                                                                                                                                                                      ; riscv_core:rv32i|register:IF_ID|out[76]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.917      ;
; 0.631 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|power2_value_reg[5]                                   ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sel_pipec5r1d ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.917      ;
; 0.631 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|power2_value_reg[5]                                   ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|added_power2_reg[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.917      ;
; 0.637 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub7|add_sub_bsi:auto_generated|lcell_ffa[0]                                                  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|infinite_res_dffe3                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.923      ;
; 0.639 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[19]                                             ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|add_1_adder2_reg[0]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.925      ;
; 0.640 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[19]                                             ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|mantissa_pre_round_reg[12]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.926      ;
; 0.646 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|add_1_reg                                                                                                     ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|result_reg[12]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.932      ;
; 0.649 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[22]                                         ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff1c[22]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.935      ;
; 0.650 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|add_1_reg                                                                                                     ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|result_reg[20]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.936      ;
; 0.652 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|int_or_reg3                                           ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|man_or_reg4                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.938      ;
; 0.654 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[22]                                         ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff1c[23]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.940      ;
; 0.668 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|sign_input_reg4                                       ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|integer_result_reg[11]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.954      ;
; 0.669 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|sign_input_reg4                                       ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|integer_result_reg[0]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.955      ;
; 0.681 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|man_leading_zeros_dffe31[2]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[11]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.967      ;
; 0.712 ; riscv_core:rv32i|DRAM:dmem|MEM~0                                                                                                                                                                                                          ; riscv_core:rv32i|register:MEM_WB|out[71]                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.998      ;
; 0.713 ; riscv_core:rv32i|DRAM:dmem|MEM~0                                                                                                                                                                                                          ; riscv_core:rv32i|register:MEM_WB|out[67]                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.999      ;
; 0.721 ; riscv_core:rv32i|register:ID_EX|out[20]                                                                                                                                                                                                   ; riscv_core:rv32i|register:EX_MEM|out[20]                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.007      ;
; 0.723 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|added_power2_reg[5]                                   ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|max_shift_reg                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.009      ;
; 0.727 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|sign_node_ff7[0]                                                                                                                ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|sign_node_ff8[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.013      ;
; 0.729 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[23]                                             ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|mantissa_pre_round_reg[16]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.015      ;
; 0.730 ; riscv_core:rv32i|register:pc|out[20]                                                                                                                                                                                                      ; riscv_core:rv32i|register:IF_ID|out[84]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.016      ;
; 0.730 ; riscv_core:rv32i|register:pc|out[0]                                                                                                                                                                                                       ; riscv_core:rv32i|register:IF_ID|out[64]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.016      ;
; 0.730 ; riscv_core:rv32i|register:pc|out[30]                                                                                                                                                                                                      ; riscv_core:rv32i|register:IF_ID|out[94]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.016      ;
; 0.733 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[26]                                             ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|mantissa_pre_round_reg[19]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.019      ;
; 0.735 ; riscv_core:rv32i|register:pc|out[16]                                                                                                                                                                                                      ; riscv_core:rv32i|register:IF_ID|out[80]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.021      ;
; 0.736 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[27]                                             ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|mantissa_pre_round_reg[20]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.022      ;
; 0.741 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub7|add_sub_bsi:auto_generated|lcell_ffa[8]                                                  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|denormal_res_dffe3                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.027      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.856 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0|mult_n8s:auto_generated|result[17]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.188      ; 3.990      ;
; -2.856 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0|mult_n8s:auto_generated|result[16]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.188      ; 3.990      ;
; -2.856 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0|mult_n8s:auto_generated|result[18]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.188      ; 3.990      ;
; -2.856 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0|mult_n8s:auto_generated|result[19]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.188      ; 3.990      ;
; -2.856 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0|mult_n8s:auto_generated|result[20]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.188      ; 3.990      ;
; -2.856 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0|mult_n8s:auto_generated|result[21]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.188      ; 3.990      ;
; -2.856 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0|mult_n8s:auto_generated|result[22]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.188      ; 3.990      ;
; -2.856 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0|mult_n8s:auto_generated|result[23]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.188      ; 3.990      ;
; -2.856 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0|mult_n8s:auto_generated|result[24]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.188      ; 3.990      ;
; -2.856 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0|mult_n8s:auto_generated|result[25]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.188      ; 3.990      ;
; -2.856 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0|mult_n8s:auto_generated|result[26]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.188      ; 3.990      ;
; -2.856 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0|mult_n8s:auto_generated|result[27]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.188      ; 3.990      ;
; -2.856 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0|mult_n8s:auto_generated|result[28]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.188      ; 3.990      ;
; -2.856 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0|mult_n8s:auto_generated|result[29]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.188      ; 3.990      ;
; -2.856 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0|mult_n8s:auto_generated|result[30]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.188      ; 3.990      ;
; -2.856 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0|mult_n8s:auto_generated|result[31]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.188      ; 3.990      ;
; -2.856 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0|mult_n8s:auto_generated|result[32]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.188      ; 3.990      ;
; -2.855 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|mac_out4                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.196      ; 3.997      ;
; -2.855 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|mac_out4~DATAOUT1           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.196      ; 3.997      ;
; -2.855 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|mac_out4~DATAOUT2           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.196      ; 3.997      ;
; -2.855 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|mac_out4~DATAOUT3           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.196      ; 3.997      ;
; -2.855 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|mac_out4~DATAOUT4           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.196      ; 3.997      ;
; -2.855 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|mac_out4~DATAOUT5           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.196      ; 3.997      ;
; -2.855 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|mac_out4~DATAOUT6           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.196      ; 3.997      ;
; -2.855 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|mac_out4~DATAOUT7           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.196      ; 3.997      ;
; -2.855 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|mac_out4~DATAOUT8           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.196      ; 3.997      ;
; -2.855 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|mac_out4~DATAOUT9           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.196      ; 3.997      ;
; -2.855 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|mac_out4~DATAOUT10          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.196      ; 3.997      ;
; -2.855 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|mac_out4~DATAOUT11          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.196      ; 3.997      ;
; -2.855 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|mac_out4~DATAOUT12          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.196      ; 3.997      ;
; -2.855 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|mac_out4~DATAOUT13          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.196      ; 3.997      ;
; -2.855 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|mac_out4~DATAOUT14          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.196      ; 3.997      ;
; -2.855 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated|mac_out4~DATAOUT15          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.196      ; 3.997      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|w257w[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.202      ; 4.002      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|w257w[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.202      ; 4.002      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|w257w[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.202      ; 4.002      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|w257w[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.202      ; 4.002      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|w257w[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.202      ; 4.002      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|w257w[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.202      ; 4.002      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|w257w[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.202      ; 4.002      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|w257w[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.202      ; 4.002      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|w257w[8]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.202      ; 4.002      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|w257w[9]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.202      ; 4.002      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|w257w[10]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.202      ; 4.002      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|w257w[11]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.202      ; 4.002      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|w257w[12]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.202      ; 4.002      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|w257w[13]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.202      ; 4.002      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|w257w[14]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.202      ; 4.002      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|w257w[15]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.202      ; 4.002      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|w257w[16]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.202      ; 4.002      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|w257w[17]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.202      ; 4.002      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT18 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.202      ; 4.002      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT19 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.202      ; 4.002      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT20 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.202      ; 4.002      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT21 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.202      ; 4.002      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT22 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.202      ; 4.002      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT23 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.202      ; 4.002      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT24 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.202      ; 4.002      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT25 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.202      ; 4.002      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT26 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.202      ; 4.002      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT27 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.202      ; 4.002      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT28 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.202      ; 4.002      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT29 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.202      ; 4.002      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT30 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.202      ; 4.002      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT31 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.202      ; 4.002      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT32 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.202      ; 4.002      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT33 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.202      ; 4.002      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out2~DATAOUT34 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.202      ; 4.002      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.207      ; 4.007      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT1  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.207      ; 4.007      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT2  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.207      ; 4.007      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT3  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.207      ; 4.007      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.207      ; 4.007      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT5  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.207      ; 4.007      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT6  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.207      ; 4.007      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT7  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.207      ; 4.007      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT8  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.207      ; 4.007      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT9  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.207      ; 4.007      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT10 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.207      ; 4.007      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT11 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.207      ; 4.007      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT12 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.207      ; 4.007      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT13 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.207      ; 4.007      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT14 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.207      ; 4.007      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT15 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.207      ; 4.007      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT16 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.207      ; 4.007      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT17 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.207      ; 4.007      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[22]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.210      ; 4.010      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[18]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.210      ; 4.010      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[16]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.210      ; 4.010      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[17]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.210      ; 4.010      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[21]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.210      ; 4.010      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[20]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.210      ; 4.010      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[19]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.210      ; 4.010      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[23]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.210      ; 4.010      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[24]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.210      ; 4.010      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[25]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.210      ; 4.010      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[26]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.210      ; 4.010      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[27]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.210      ; 4.010      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[28]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.210      ; 4.010      ;
; -2.854 ; riscv_core:rv32i|register:ID_EX|out[138] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated|result[29]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.210      ; 4.010      ;
+--------+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.968 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|dffe4                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a9                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.282      ;
; 1.968 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|dffe4                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a8                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.282      ;
; 1.968 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|dffe4                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a7                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.282      ;
; 1.968 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|dffe4                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a6                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.282      ;
; 1.968 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|dffe4                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a5                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.282      ;
; 1.968 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|dffe4                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a4                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.282      ;
; 1.968 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|dffe4                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a3                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.282      ;
; 1.968 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|dffe4                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a2                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.282      ;
; 1.968 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|dffe4                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a1                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.282      ;
; 1.968 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|dffe4                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a0                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.282      ;
; 2.280 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a11 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.589      ;
; 2.280 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a10 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.589      ;
; 2.280 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.589      ;
; 2.280 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.589      ;
; 2.280 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.589      ;
; 2.280 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.589      ;
; 2.280 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.589      ;
; 2.280 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.589      ;
; 2.280 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.589      ;
; 2.280 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.589      ;
; 2.280 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.589      ;
; 2.280 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.589      ;
; 2.303 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a38                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.613      ;
; 2.303 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a37                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.613      ;
; 2.303 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a36                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.613      ;
; 2.317 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a35                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.625      ;
; 2.317 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a34                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.625      ;
; 2.317 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a33                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.625      ;
; 2.317 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a32                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.625      ;
; 2.317 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a31                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.625      ;
; 2.317 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a30                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.625      ;
; 2.317 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a29                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.625      ;
; 2.317 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a28                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.625      ;
; 2.317 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a27                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.625      ;
; 2.317 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a26                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.625      ;
; 2.317 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a25                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.625      ;
; 2.317 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a24                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.625      ;
; 2.317 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a23                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.625      ;
; 2.317 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a22                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.625      ;
; 2.317 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a21                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.625      ;
; 2.317 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a20                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.625      ;
; 2.317 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a19                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.625      ;
; 2.317 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a18                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.625      ;
; 2.317 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a17                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.625      ;
; 2.317 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a16                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.625      ;
; 2.317 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a15                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.625      ;
; 2.317 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a14                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.625      ;
; 2.317 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a13                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.625      ;
; 2.317 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a12                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.625      ;
; 2.317 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a11                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.625      ;
; 2.317 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a10                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.625      ;
; 2.317 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a9                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.625      ;
; 2.317 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a8                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.625      ;
; 2.317 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a7                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.625      ;
; 2.317 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a6                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.625      ;
; 2.317 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a5                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.625      ;
; 2.317 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a4                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.625      ;
; 2.317 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a3                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.625      ;
; 2.317 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a2                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.625      ;
; 2.317 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a1                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.625      ;
; 2.317 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a0                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.625      ;
; 2.670 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|dffe27                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 2.942      ;
; 2.670 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|dffe29                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 2.942      ;
; 2.670 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|dffe31                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 2.942      ;
; 2.670 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|dffe33                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 2.942      ;
; 2.670 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|dffe35                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 2.942      ;
; 2.670 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|dffe37                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 2.942      ;
; 2.670 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|dffe39                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 2.942      ;
; 2.670 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|dffe41                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 2.942      ;
; 2.670 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|dffe43                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 2.942      ;
; 2.670 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|dffe49                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 2.942      ;
; 2.670 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|dffe51                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 2.942      ;
; 2.670 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|dffe53                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 2.942      ;
; 2.670 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|dffe55                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 2.942      ;
; 2.670 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|delay_man_product_msb                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 2.943      ;
; 2.670 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lsb_dffe                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 2.943      ;
; 2.670 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|round_dffe                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 2.943      ;
; 2.670 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|dffe26                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 2.943      ;
; 2.670 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|dffe24                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 2.943      ;
; 2.670 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|dffe25                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 2.943      ;
; 2.670 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|dffe9                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 2.943      ;
; 2.670 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|sticky_dffe                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 2.943      ;
; 2.670 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|man_round_p[1]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 2.939      ;
; 2.670 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|man_round_p[2]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 2.939      ;
; 2.670 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|man_round_p[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 2.939      ;
; 2.670 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|man_round_p[4]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 2.939      ;
; 2.670 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|man_round_p[5]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 2.939      ;
; 2.670 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|man_round_p[6]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 2.939      ;
; 2.670 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|man_round_p[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 2.939      ;
; 2.670 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|man_round_p[8]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 2.939      ;
; 2.670 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|man_round_p[9]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 2.939      ;
; 2.670 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|man_result_ff[21]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 2.944      ;
; 2.670 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|man_result_ff[20]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 2.944      ;
; 2.670 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|man_result_ff[19]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 2.944      ;
; 2.670 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|man_result_ff[18]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 2.944      ;
; 2.670 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|man_result_ff[16]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 2.944      ;
; 2.670 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|man_result_ff[15]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 2.944      ;
; 2.670 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|man_result_ff[14]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 2.944      ;
; 2.670 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|man_result_ff[12]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 2.944      ;
; 2.670 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|man_round_p2[11]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 2.943      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_address_reg8 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_address_reg8 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg8 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg8 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a29~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX0[*]   ; CLOCK_50   ; 8.628 ; 8.628 ; Rise       ; CLOCK_50        ;
;  HEX0[0]  ; CLOCK_50   ; 8.436 ; 8.436 ; Rise       ; CLOCK_50        ;
;  HEX0[1]  ; CLOCK_50   ; 8.335 ; 8.335 ; Rise       ; CLOCK_50        ;
;  HEX0[2]  ; CLOCK_50   ; 8.380 ; 8.380 ; Rise       ; CLOCK_50        ;
;  HEX0[3]  ; CLOCK_50   ; 8.318 ; 8.318 ; Rise       ; CLOCK_50        ;
;  HEX0[4]  ; CLOCK_50   ; 8.408 ; 8.408 ; Rise       ; CLOCK_50        ;
;  HEX0[5]  ; CLOCK_50   ; 8.628 ; 8.628 ; Rise       ; CLOCK_50        ;
;  HEX0[6]  ; CLOCK_50   ; 8.373 ; 8.373 ; Rise       ; CLOCK_50        ;
; HEX1[*]   ; CLOCK_50   ; 8.751 ; 8.751 ; Rise       ; CLOCK_50        ;
;  HEX1[0]  ; CLOCK_50   ; 8.359 ; 8.359 ; Rise       ; CLOCK_50        ;
;  HEX1[1]  ; CLOCK_50   ; 8.655 ; 8.655 ; Rise       ; CLOCK_50        ;
;  HEX1[2]  ; CLOCK_50   ; 8.644 ; 8.644 ; Rise       ; CLOCK_50        ;
;  HEX1[3]  ; CLOCK_50   ; 8.649 ; 8.649 ; Rise       ; CLOCK_50        ;
;  HEX1[4]  ; CLOCK_50   ; 8.667 ; 8.667 ; Rise       ; CLOCK_50        ;
;  HEX1[5]  ; CLOCK_50   ; 8.680 ; 8.680 ; Rise       ; CLOCK_50        ;
;  HEX1[6]  ; CLOCK_50   ; 8.751 ; 8.751 ; Rise       ; CLOCK_50        ;
; HEX2[*]   ; CLOCK_50   ; 9.089 ; 9.089 ; Rise       ; CLOCK_50        ;
;  HEX2[0]  ; CLOCK_50   ; 8.717 ; 8.717 ; Rise       ; CLOCK_50        ;
;  HEX2[1]  ; CLOCK_50   ; 8.759 ; 8.759 ; Rise       ; CLOCK_50        ;
;  HEX2[2]  ; CLOCK_50   ; 8.879 ; 8.879 ; Rise       ; CLOCK_50        ;
;  HEX2[3]  ; CLOCK_50   ; 8.756 ; 8.756 ; Rise       ; CLOCK_50        ;
;  HEX2[4]  ; CLOCK_50   ; 8.752 ; 8.752 ; Rise       ; CLOCK_50        ;
;  HEX2[5]  ; CLOCK_50   ; 8.837 ; 8.837 ; Rise       ; CLOCK_50        ;
;  HEX2[6]  ; CLOCK_50   ; 9.089 ; 9.089 ; Rise       ; CLOCK_50        ;
; HEX3[*]   ; CLOCK_50   ; 9.042 ; 9.042 ; Rise       ; CLOCK_50        ;
;  HEX3[0]  ; CLOCK_50   ; 8.675 ; 8.675 ; Rise       ; CLOCK_50        ;
;  HEX3[1]  ; CLOCK_50   ; 8.929 ; 8.929 ; Rise       ; CLOCK_50        ;
;  HEX3[2]  ; CLOCK_50   ; 8.893 ; 8.893 ; Rise       ; CLOCK_50        ;
;  HEX3[3]  ; CLOCK_50   ; 8.321 ; 8.321 ; Rise       ; CLOCK_50        ;
;  HEX3[4]  ; CLOCK_50   ; 8.540 ; 8.540 ; Rise       ; CLOCK_50        ;
;  HEX3[5]  ; CLOCK_50   ; 8.708 ; 8.708 ; Rise       ; CLOCK_50        ;
;  HEX3[6]  ; CLOCK_50   ; 9.042 ; 9.042 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX0[*]   ; CLOCK_50   ; 7.820 ; 7.820 ; Rise       ; CLOCK_50        ;
;  HEX0[0]  ; CLOCK_50   ; 7.820 ; 7.820 ; Rise       ; CLOCK_50        ;
;  HEX0[1]  ; CLOCK_50   ; 7.927 ; 7.927 ; Rise       ; CLOCK_50        ;
;  HEX0[2]  ; CLOCK_50   ; 7.982 ; 7.982 ; Rise       ; CLOCK_50        ;
;  HEX0[3]  ; CLOCK_50   ; 7.939 ; 7.939 ; Rise       ; CLOCK_50        ;
;  HEX0[4]  ; CLOCK_50   ; 8.002 ; 8.002 ; Rise       ; CLOCK_50        ;
;  HEX0[5]  ; CLOCK_50   ; 7.836 ; 7.836 ; Rise       ; CLOCK_50        ;
;  HEX0[6]  ; CLOCK_50   ; 7.971 ; 7.971 ; Rise       ; CLOCK_50        ;
; HEX1[*]   ; CLOCK_50   ; 7.981 ; 7.981 ; Rise       ; CLOCK_50        ;
;  HEX1[0]  ; CLOCK_50   ; 7.981 ; 7.981 ; Rise       ; CLOCK_50        ;
;  HEX1[1]  ; CLOCK_50   ; 8.280 ; 8.280 ; Rise       ; CLOCK_50        ;
;  HEX1[2]  ; CLOCK_50   ; 8.302 ; 8.302 ; Rise       ; CLOCK_50        ;
;  HEX1[3]  ; CLOCK_50   ; 8.052 ; 8.052 ; Rise       ; CLOCK_50        ;
;  HEX1[4]  ; CLOCK_50   ; 8.094 ; 8.094 ; Rise       ; CLOCK_50        ;
;  HEX1[5]  ; CLOCK_50   ; 8.107 ; 8.107 ; Rise       ; CLOCK_50        ;
;  HEX1[6]  ; CLOCK_50   ; 8.125 ; 8.125 ; Rise       ; CLOCK_50        ;
; HEX2[*]   ; CLOCK_50   ; 8.131 ; 8.131 ; Rise       ; CLOCK_50        ;
;  HEX2[0]  ; CLOCK_50   ; 8.341 ; 8.341 ; Rise       ; CLOCK_50        ;
;  HEX2[1]  ; CLOCK_50   ; 8.385 ; 8.385 ; Rise       ; CLOCK_50        ;
;  HEX2[2]  ; CLOCK_50   ; 8.131 ; 8.131 ; Rise       ; CLOCK_50        ;
;  HEX2[3]  ; CLOCK_50   ; 8.385 ; 8.385 ; Rise       ; CLOCK_50        ;
;  HEX2[4]  ; CLOCK_50   ; 8.377 ; 8.377 ; Rise       ; CLOCK_50        ;
;  HEX2[5]  ; CLOCK_50   ; 8.464 ; 8.464 ; Rise       ; CLOCK_50        ;
;  HEX2[6]  ; CLOCK_50   ; 8.470 ; 8.470 ; Rise       ; CLOCK_50        ;
; HEX3[*]   ; CLOCK_50   ; 7.714 ; 7.714 ; Rise       ; CLOCK_50        ;
;  HEX3[0]  ; CLOCK_50   ; 8.082 ; 8.082 ; Rise       ; CLOCK_50        ;
;  HEX3[1]  ; CLOCK_50   ; 8.540 ; 8.540 ; Rise       ; CLOCK_50        ;
;  HEX3[2]  ; CLOCK_50   ; 8.518 ; 8.518 ; Rise       ; CLOCK_50        ;
;  HEX3[3]  ; CLOCK_50   ; 7.941 ; 7.941 ; Rise       ; CLOCK_50        ;
;  HEX3[4]  ; CLOCK_50   ; 7.714 ; 7.714 ; Rise       ; CLOCK_50        ;
;  HEX3[5]  ; CLOCK_50   ; 8.109 ; 8.109 ; Rise       ; CLOCK_50        ;
;  HEX3[6]  ; CLOCK_50   ; 8.443 ; 8.443 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------+
; Fast Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -5.929 ; -5190.983     ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.215 ; 0.000         ;
+----------+-------+---------------+


+-----------------------------------+
; Fast Model Recovery Summary       ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -0.983 ; -1680.586     ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Removal Summary       ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.972 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -1.880 ; -5684.480          ;
+----------+--------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                             ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.929 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0                 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 6.888      ;
; -5.929 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1                 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 6.888      ;
; -5.929 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2                 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 6.888      ;
; -5.929 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3                 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 6.888      ;
; -5.929 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4                 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 6.888      ;
; -5.925 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__2|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg0 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a4~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.924      ;
; -5.925 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__2|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg1 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a4~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.924      ;
; -5.925 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__2|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg2 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a4~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.924      ;
; -5.925 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__2|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg3 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a4~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.924      ;
; -5.925 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__2|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg4 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a4~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.924      ;
; -5.919 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__2|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg0 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 6.920      ;
; -5.919 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__2|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg1 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 6.920      ;
; -5.919 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__2|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg2 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 6.920      ;
; -5.919 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__2|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg3 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 6.920      ;
; -5.919 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__2|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg4 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 6.920      ;
; -5.910 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg0 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 6.870      ;
; -5.910 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg1 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 6.870      ;
; -5.910 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg2 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 6.870      ;
; -5.910 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg3 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 6.870      ;
; -5.910 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg4 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 6.870      ;
; -5.905 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0                 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 6.866      ;
; -5.905 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a4~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 6.907      ;
; -5.905 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1                 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 6.866      ;
; -5.905 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2                 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 6.866      ;
; -5.905 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3                 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 6.866      ;
; -5.905 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4                 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 6.866      ;
; -5.905 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a4~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 6.907      ;
; -5.905 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a4~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 6.907      ;
; -5.905 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a4~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 6.907      ;
; -5.905 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a4~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 6.907      ;
; -5.899 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 6.903      ;
; -5.899 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 6.903      ;
; -5.899 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 6.903      ;
; -5.899 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 6.903      ;
; -5.899 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 6.903      ;
; -5.898 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__2|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg0 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a5~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 6.901      ;
; -5.898 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__2|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg1 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a5~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 6.901      ;
; -5.898 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__2|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg2 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a5~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 6.901      ;
; -5.898 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__2|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg3 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a5~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 6.901      ;
; -5.898 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__2|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg4 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a5~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 6.901      ;
; -5.878 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a5~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 6.884      ;
; -5.878 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a5~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 6.884      ;
; -5.878 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a5~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 6.884      ;
; -5.878 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a5~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 6.884      ;
; -5.878 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a5~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 6.884      ;
; -5.772 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__3|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg0 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 6.733      ;
; -5.772 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__3|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg1 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 6.733      ;
; -5.772 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__3|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg2 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 6.733      ;
; -5.772 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__3|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg3 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 6.733      ;
; -5.772 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__3|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg4 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 6.733      ;
; -5.771 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg0 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a4~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 6.772      ;
; -5.771 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg1 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a4~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 6.772      ;
; -5.771 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg2 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a4~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 6.772      ;
; -5.771 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg3 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a4~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 6.772      ;
; -5.771 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg4 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a4~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 6.772      ;
; -5.765 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg0 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 6.768      ;
; -5.765 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__2|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg0 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 6.723      ;
; -5.765 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg1 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 6.768      ;
; -5.765 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg2 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 6.768      ;
; -5.765 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg3 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 6.768      ;
; -5.765 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg4 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 6.768      ;
; -5.765 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__2|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg1 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 6.723      ;
; -5.765 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__2|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg2 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 6.723      ;
; -5.765 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__2|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg3 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 6.723      ;
; -5.765 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__2|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg4 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 6.723      ;
; -5.755 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__2|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg0 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a8~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 6.758      ;
; -5.755 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__2|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg1 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a8~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 6.758      ;
; -5.755 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__2|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg2 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a8~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 6.758      ;
; -5.755 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__2|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg3 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a8~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 6.758      ;
; -5.755 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__2|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg4 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a8~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 6.758      ;
; -5.744 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg0 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a5~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 6.749      ;
; -5.744 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg1 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a5~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 6.749      ;
; -5.744 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg2 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a5~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 6.749      ;
; -5.744 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg3 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a5~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 6.749      ;
; -5.744 ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg4 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a5~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 6.749      ;
; -5.742 ; riscv_core:rv32i|register:ID_EX|out[49]                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 6.768      ;
; -5.735 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a8~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 6.741      ;
; -5.735 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a8~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 6.741      ;
; -5.735 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a8~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 6.741      ;
; -5.735 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a8~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 6.741      ;
; -5.735 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a8~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 6.741      ;
; -5.728 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a5~portb_address_reg3                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 6.734      ;
; -5.728 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a5~portb_address_reg3                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 6.734      ;
; -5.728 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a5~portb_address_reg3                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 6.734      ;
; -5.728 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a5~portb_address_reg3                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 6.734      ;
; -5.728 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a5~portb_address_reg3                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 6.734      ;
; -5.725 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a4~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 6.725      ;
; -5.725 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a4~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 6.725      ;
; -5.725 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a4~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 6.725      ;
; -5.725 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a4~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 6.725      ;
; -5.725 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a4~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 6.725      ;
; -5.719 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 6.721      ;
; -5.719 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 6.721      ;
; -5.719 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 6.721      ;
; -5.719 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 6.721      ;
; -5.719 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a0~portb_address_reg0                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 6.721      ;
; -5.718 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a8~portb_address_reg3                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 6.724      ;
; -5.718 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a8~portb_address_reg3                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 6.724      ;
; -5.718 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a8~portb_address_reg3                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 6.724      ;
; -5.718 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3                 ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_mth1:auto_generated|ram_block1a8~portb_address_reg3                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 6.724      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_0[6]                                                                                 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[6]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_0[4]                                                                                 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[4]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|add_1_adder1_reg[0]                                                                                           ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|result_reg[0]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; riscv_core:rv32i|register:IF_ID|out[65]                                                                                                                                                                                                   ; riscv_core:rv32i|register:ID_EX|out[89]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; riscv_core:rv32i|register:IF_ID|out[67]                                                                                                                                                                                                   ; riscv_core:rv32i|register:ID_EX|out[91]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_add_adder|add_sub_fjd:auto_generated|pipeline_dffe[6]                                                           ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|exp_add_p1[6]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|sign_pipe_dffe_1                                                                             ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|sign_pipe_dffe_2                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff1c[0]                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[0]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[0]                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff5c[0]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff5c[1]                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff7c[1]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff7c[1]                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff9c[1]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff10[0]                                                                                                                ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff11[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_0[9]                                                                                 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[9]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[34]                                                                       ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[34]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; riscv_core:rv32i|register:IF_ID|out[69]                                                                                                                                                                                                   ; riscv_core:rv32i|register:ID_EX|out[93]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; riscv_core:rv32i|register:ID_EX|out[12]                                                                                                                                                                                                   ; riscv_core:rv32i|register:EX_MEM|out[12]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff5c[0]                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff7c[0]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff19c[6]                                                                          ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff19c[8]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff9c[9]                                                                           ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff9c[11]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff5[0]                                                                                                                 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff6[0]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_rounding_ff[6]                                                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|man_result_ff[6]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; riscv_core:rv32i|register:ID_EX|out[29]                                                                                                                                                                                                   ; riscv_core:rv32i|register:EX_MEM|out[29]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; riscv_core:rv32i|register:IF_ID|out[71]                                                                                                                                                                                                   ; riscv_core:rv32i|register:ID_EX|out[95]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|mantissa_pre_round_reg[16]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|result_reg[16]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[20]                                             ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|mantissa_pre_round_reg[13]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; riscv_core:rv32i|register:IF_ID|out[66]                                                                                                                                                                                                   ; riscv_core:rv32i|register:ID_EX|out[90]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|register:EX_MEM|out[13]                                                                                                                                                                                                  ; riscv_core:rv32i|register:MEM_WB|out[13]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|register:pc|out[10]                                                                                                                                                                                                      ; riscv_core:rv32i|register:IF_ID|out[74]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|register:IF_ID|out[73]                                                                                                                                                                                                   ; riscv_core:rv32i|register:ID_EX|out[97]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|register:IF_ID|out[86]                                                                                                                                                                                                   ; riscv_core:rv32i|register:ID_EX|out[110]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff4[0]                                                                                                                 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff5[0]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff8[0]                                                                                                                 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff9[0]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_0[12]                                                                                ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[12]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_0[0]                                                                                 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|e1_dffe_1[0]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[13]                                             ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[13]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[28]                                             ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|mantissa_pre_round_reg[21]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|register:ID_EX|out[23]                                                                                                                                                                                                   ; riscv_core:rv32i|register:EX_MEM|out[23]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|register:IF_ID|out[15]                                                                                                                                                                                                   ; riscv_core:rv32i|register:ID_EX|out[15]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|sign_node_ff6[0]                                                                                                                ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|sign_node_ff7[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|register:IF_ID|out[0]                                                                                                                                                                                                    ; riscv_core:rv32i|register:ID_EX|out[0]                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff6[0]                                                                                                                 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff7[0]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff7[0]                                                                                                                 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff8[0]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sel_pipec3r1d                                                ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[15]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; riscv_core:rv32i|register:ID_EX|out[21]                                                                                                                                                                                                   ; riscv_core:rv32i|register:EX_MEM|out[21]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; riscv_core:rv32i|register:pc|out[29]                                                                                                                                                                                                      ; riscv_core:rv32i|register:IF_ID|out[93]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; riscv_core:rv32i|register:EX_MEM|out[7]                                                                                                                                                                                                   ; riscv_core:rv32i|register:MEM_WB|out[7]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; riscv_core:rv32i|register:pc|out[23]                                                                                                                                                                                                      ; riscv_core:rv32i|register:IF_ID|out[87]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|infinity_magnitude_sub_dffe3                                                                                  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|infinity_magnitude_sub_dffe4                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; riscv_core:rv32i|register:IF_ID|out[6]                                                                                                                                                                                                    ; riscv_core:rv32i|register:ID_EX|out[6]                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; riscv_core:rv32i|register:ID_EX|out[22]                                                                                                                                                                                                   ; riscv_core:rv32i|register:EX_MEM|out[22]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[11]                                             ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|mantissa_pre_round_reg[4]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; riscv_core:rv32i|register:pc|out[31]                                                                                                                                                                                                      ; riscv_core:rv32i|register:IF_ID|out[95]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; riscv_core:rv32i|register:ID_EX|out[31]                                                                                                                                                                                                   ; riscv_core:rv32i|register:EX_MEM|out[31]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; riscv_core:rv32i|register:IF_ID|out[3]                                                                                                                                                                                                    ; riscv_core:rv32i|register:ID_EX|out[3]                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; riscv_core:rv32i|register:pc|out[19]                                                                                                                                                                                                      ; riscv_core:rv32i|register:IF_ID|out[83]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; riscv_core:rv32i|register:pc|out[27]                                                                                                                                                                                                      ; riscv_core:rv32i|register:IF_ID|out[91]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|nan_pipe_dffe_0                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|nan_pipe_dffe_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|added_power2_reg[4]                                   ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|max_shift_reg                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|input_is_nan_dffe3                                                                                            ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|input_is_nan_dffe4                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff11[0]                                                                                                                ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|zero_exp_ff12[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|result_reg[31]                                                                                                ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|sign_node_ff6[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|infinite_output_sign_dffe4                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sign_out_dffe5                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; riscv_core:rv32i|register:EX_MEM|out[31]                                                                                                                                                                                                  ; riscv_core:rv32i|register:MEM_WB|out[31]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff1[5]                                                                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a0~porta_datain_reg4                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.452      ;
; 0.244 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[24]                                             ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|mantissa_pre_round_reg[17]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; riscv_core:rv32i|register:ID_EX|out[24]                                                                                                                                                                                                   ; riscv_core:rv32i|register:EX_MEM|out[24]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; riscv_core:rv32i|register:pc|out[12]                                                                                                                                                                                                      ; riscv_core:rv32i|register:IF_ID|out[76]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|need_complement_dffe2                                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|man_add_sub_res_sign_dffe21                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[10]                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[12]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff1[0]                                                                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a0~porta_datain_reg9                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.453      ;
; 0.245 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff1[2]                                                                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a0~porta_datain_reg7                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.453      ;
; 0.245 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff1[3]                                                                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a0~porta_datain_reg6                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.453      ;
; 0.245 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff1[4]                                                                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a0~porta_datain_reg5                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.453      ;
; 0.247 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|power2_value_reg[5]                                   ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6|sel_pipec5r1d             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|power2_value_reg[5]                                   ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|added_power2_reg[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|mantissa_pre_round_reg[19]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|result_reg[19]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.249 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff1[6]                                                                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a0~porta_datain_reg3                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.457      ;
; 0.249 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub7|add_sub_bsi:auto_generated|lcell_ffa[0]                                                  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|infinite_res_dffe3                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|exp_ff1[7]                                                                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a0~porta_datain_reg0                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.458      ;
; 0.250 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[19]                                             ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|mantissa_pre_round_reg[12]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|add_1_reg                                                                                                     ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|result_reg[12]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.402      ;
; 0.254 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[22]                                         ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff1c[22]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.406      ;
; 0.254 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|add_1_reg                                                                                                     ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|result_reg[20]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.406      ;
; 0.256 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|int_or_reg3                                           ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|man_or_reg4                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.408      ;
; 0.258 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|cntr_ikf:cntr1|safe_q[0] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|cntr_ikf:cntr1|safe_q[0]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.410      ;
; 0.258 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[22]                                         ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff1c[23]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.410      ;
; 0.260 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|priority_encoder_reg[4]                                                                                       ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sel_pipec4r1d                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.412      ;
; 0.261 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[13]                                                                        ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff5c[13]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.413      ;
; 0.262 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|sign_input_reg4                                       ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|integer_result_reg[11]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.414      ;
; 0.264 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|sign_input_reg4                                       ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|integer_result_reg[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.416      ;
; 0.270 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[19]                                             ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|add_1_adder2_reg[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.422      ;
; 0.271 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|man_leading_zeros_dffe31[2]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[11]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.423      ;
; 0.279 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe3a[0]                                       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a36~portb_address_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.487      ;
; 0.284 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|cntr_ikf:cntr1|safe_q[0] ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.493      ;
; 0.284 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|cntr_5mf:cntr1|safe_q[3]                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a0~portb_address_reg3                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.491      ;
; 0.284 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|cntr_5mf:cntr1|safe_q[2]                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a0~portb_address_reg2                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.491      ;
; 0.285 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a36~porta_address_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 0.489      ;
; 0.287 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|mantissa_pre_round_reg[11]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|result_reg[11]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.439      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLOCK_50'                                                                                                                                     ;
+--------+-------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[134] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.995      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[127] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.995      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[34]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.995      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[35]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.995      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[136] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.995      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[132] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.995      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[52]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.986      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[138] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 2.005      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[137] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 2.000      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[58]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.995      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[54]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 1.989      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[53]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.986      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[122] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.995      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[59]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.995      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[71]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.986      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[66]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.982      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[90]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.982      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[57]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.995      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[85]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 1.989      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[77]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 1.989      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[62]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 1.989      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[74]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.986      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[67]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.982      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[91]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.982      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[61]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 1.989      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[69]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.986      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[68]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.986      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[70]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.986      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[84]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 1.989      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[75]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.986      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[80]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 1.989      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[78]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 1.989      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[79]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 1.989      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[81]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 1.989      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[88]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 1.988      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[82]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 1.989      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[89]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 1.988      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[83]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 1.989      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[27]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 1.988      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[81]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 1.988      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[17]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 1.988      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[73]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.986      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[16]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 1.988      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[72]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.986      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[26]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 1.988      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[86]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 1.989      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[56]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.995      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[25]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 1.988      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[19]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 1.988      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[92]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 1.988      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[126] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.995      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[70]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.982      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[21]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 1.988      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[23]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 1.988      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[23]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 1.990      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[29]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 1.988      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[29]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 1.990      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[20]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 1.988      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[24]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 1.988      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[31]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 1.988      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[33]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.995      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[133] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.995      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|IRAM:imem|MEM~0         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.986      ;
; -0.983 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[36]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.995      ;
; -0.982 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[32]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.021     ; 1.993      ;
; -0.982 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[124] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 2.000      ;
; -0.982 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[135] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.994      ;
; -0.982 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[123] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 2.000      ;
; -0.982 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[60]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.021     ; 1.993      ;
; -0.982 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[130] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 2.000      ;
; -0.982 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[76]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.021     ; 1.993      ;
; -0.982 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[128] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 2.000      ;
; -0.982 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[129] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 2.000      ;
; -0.982 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[69]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.994      ;
; -0.982 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[93]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.994      ;
; -0.982 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[63]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.021     ; 1.993      ;
; -0.982 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[75]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.994      ;
; -0.982 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[99]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.021     ; 1.993      ;
; -0.982 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[67]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.021     ; 1.993      ;
; -0.982 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[77]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.994      ;
; -0.982 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[101] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.021     ; 1.993      ;
; -0.982 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[83]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 1.988      ;
; -0.982 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[84]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 1.987      ;
; -0.982 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[86]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.021     ; 1.993      ;
; -0.982 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[110] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.021     ; 1.993      ;
; -0.982 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[87]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 1.987      ;
; -0.982 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[111] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.021     ; 1.993      ;
; -0.982 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[112] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.994      ;
; -0.982 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[90]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.994      ;
; -0.982 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[114] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.021     ; 1.993      ;
; -0.982 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[91]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 1.987      ;
; -0.982 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[115] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.021     ; 1.993      ;
; -0.982 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[27]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.985      ;
; -0.982 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[80]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 1.988      ;
; -0.982 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[66]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.021     ; 1.993      ;
; -0.982 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[65]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.021     ; 1.993      ;
; -0.982 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[64]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.021     ; 1.993      ;
; -0.982 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:ID_EX|out[87]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.021     ; 1.993      ;
; -0.982 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[28]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 1.987      ;
; -0.982 ; riscv_core:rv32i|register:EX_MEM|out[152] ; riscv_core:rv32i|register:IF_ID|out[82]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.994      ;
+--------+-------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.972 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|dffe4                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a9                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.165      ;
; 0.972 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|dffe4                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a8                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.165      ;
; 0.972 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|dffe4                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a7                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.165      ;
; 0.972 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|dffe4                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a6                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.165      ;
; 0.972 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|dffe4                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a5                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.165      ;
; 0.972 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|dffe4                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a4                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.165      ;
; 0.972 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|dffe4                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a3                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.165      ;
; 0.972 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|dffe4                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a2                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.165      ;
; 0.972 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|dffe4                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a1                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.165      ;
; 0.972 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|dffe4                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_7hm:auto_generated|altsyncram_40b1:altsyncram2|ram_block5a0                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.165      ;
; 1.097 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a11 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.286      ;
; 1.097 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a10 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.286      ;
; 1.097 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.286      ;
; 1.097 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.286      ;
; 1.097 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.286      ;
; 1.097 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.286      ;
; 1.097 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.286      ;
; 1.097 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.286      ;
; 1.097 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.286      ;
; 1.097 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.286      ;
; 1.097 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.286      ;
; 1.097 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|dffe4 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_pfm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.286      ;
; 1.107 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a38                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.296      ;
; 1.107 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a37                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.296      ;
; 1.107 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a36                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.296      ;
; 1.114 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a35                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.301      ;
; 1.114 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a34                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.301      ;
; 1.114 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a33                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.301      ;
; 1.114 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a32                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.301      ;
; 1.114 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a31                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.301      ;
; 1.114 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a30                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.301      ;
; 1.114 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a29                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.301      ;
; 1.114 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a28                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.301      ;
; 1.114 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a27                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.301      ;
; 1.114 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a26                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.301      ;
; 1.114 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a25                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.301      ;
; 1.114 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a24                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.301      ;
; 1.114 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a23                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.301      ;
; 1.114 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a22                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.301      ;
; 1.114 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a21                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.301      ;
; 1.114 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a20                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.301      ;
; 1.114 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a19                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.301      ;
; 1.114 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a18                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.301      ;
; 1.114 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a17                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.301      ;
; 1.114 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a16                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.301      ;
; 1.114 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a15                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.301      ;
; 1.114 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a14                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.301      ;
; 1.114 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a13                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.301      ;
; 1.114 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a12                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.301      ;
; 1.114 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a11                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.301      ;
; 1.114 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a10                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.301      ;
; 1.114 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a9                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.301      ;
; 1.114 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a8                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.301      ;
; 1.114 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a7                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.301      ;
; 1.114 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a6                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.301      ;
; 1.114 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a5                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.301      ;
; 1.114 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a4                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.301      ;
; 1.114 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a3                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.301      ;
; 1.114 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a2                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.301      ;
; 1.114 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a1                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.301      ;
; 1.114 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|dffe6                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_1gm:auto_generated|altsyncram_p461:altsyncram4|ram_block7a0                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.301      ;
; 1.611 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|delay_exp2_bias[0]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.763      ;
; 1.611 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|dffe28                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.759      ;
; 1.611 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|dffe30                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.759      ;
; 1.611 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|dffe32                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.759      ;
; 1.611 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|dffe34                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.759      ;
; 1.611 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|dffe36                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.759      ;
; 1.611 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|dffe38                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.759      ;
; 1.611 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|dffe40                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.759      ;
; 1.611 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|dffe42                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.759      ;
; 1.611 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|dffe44                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.759      ;
; 1.611 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|dffe45                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.759      ;
; 1.611 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|dffe46                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.759      ;
; 1.611 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|dffe48                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.759      ;
; 1.611 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated|dffe50                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.759      ;
; 1.611 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|delay_exp2_bias[1]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.763      ;
; 1.611 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|delay_exp2_bias[2]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.763      ;
; 1.611 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|delay_exp2_bias[3]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.763      ;
; 1.611 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|delay_exp2_bias[4]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.763      ;
; 1.611 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|delay_exp2_bias[5]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.763      ;
; 1.611 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|delay_exp2_bias[6]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.763      ;
; 1.611 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|delay_exp2_bias[7]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.763      ;
; 1.611 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|delay_exp2_bias[8]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.763      ;
; 1.611 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|delay_exp2_bias[9]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.763      ;
; 1.611 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|exp_result_ff[0]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.763      ;
; 1.611 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|exp_result_ff[1]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.763      ;
; 1.611 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|exp_result_ff[2]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.763      ;
; 1.611 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|exp_result_ff[3]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.763      ;
; 1.611 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|sticky_bit_dffe1                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.762      ;
; 1.611 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[10]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.752      ;
; 1.611 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[10]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.752      ;
; 1.611 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[12]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.752      ;
; 1.611 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[12]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.752      ;
; 1.611 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[20]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.752      ;
; 1.611 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[20]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.752      ;
; 1.611 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|datab_man_dffe1[21]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.752      ;
; 1.611 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|dataa_man_dffe1[21]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.752      ;
; 1.611 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff7c[3]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.756      ;
; 1.611 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff7c[4]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.760      ;
; 1.611 ; riscv_core:rv32i|register:ID_EX|out[138]                                                                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|dataa_reg[7]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.759      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated|ram_block1a15~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX0[*]   ; CLOCK_50   ; 4.371 ; 4.371 ; Rise       ; CLOCK_50        ;
;  HEX0[0]  ; CLOCK_50   ; 4.298 ; 4.298 ; Rise       ; CLOCK_50        ;
;  HEX0[1]  ; CLOCK_50   ; 4.252 ; 4.252 ; Rise       ; CLOCK_50        ;
;  HEX0[2]  ; CLOCK_50   ; 4.278 ; 4.278 ; Rise       ; CLOCK_50        ;
;  HEX0[3]  ; CLOCK_50   ; 4.262 ; 4.262 ; Rise       ; CLOCK_50        ;
;  HEX0[4]  ; CLOCK_50   ; 4.298 ; 4.298 ; Rise       ; CLOCK_50        ;
;  HEX0[5]  ; CLOCK_50   ; 4.371 ; 4.371 ; Rise       ; CLOCK_50        ;
;  HEX0[6]  ; CLOCK_50   ; 4.277 ; 4.277 ; Rise       ; CLOCK_50        ;
; HEX1[*]   ; CLOCK_50   ; 4.441 ; 4.441 ; Rise       ; CLOCK_50        ;
;  HEX1[0]  ; CLOCK_50   ; 4.281 ; 4.281 ; Rise       ; CLOCK_50        ;
;  HEX1[1]  ; CLOCK_50   ; 4.363 ; 4.363 ; Rise       ; CLOCK_50        ;
;  HEX1[2]  ; CLOCK_50   ; 4.382 ; 4.382 ; Rise       ; CLOCK_50        ;
;  HEX1[3]  ; CLOCK_50   ; 4.370 ; 4.370 ; Rise       ; CLOCK_50        ;
;  HEX1[4]  ; CLOCK_50   ; 4.392 ; 4.392 ; Rise       ; CLOCK_50        ;
;  HEX1[5]  ; CLOCK_50   ; 4.410 ; 4.410 ; Rise       ; CLOCK_50        ;
;  HEX1[6]  ; CLOCK_50   ; 4.441 ; 4.441 ; Rise       ; CLOCK_50        ;
; HEX2[*]   ; CLOCK_50   ; 4.567 ; 4.567 ; Rise       ; CLOCK_50        ;
;  HEX2[0]  ; CLOCK_50   ; 4.405 ; 4.405 ; Rise       ; CLOCK_50        ;
;  HEX2[1]  ; CLOCK_50   ; 4.428 ; 4.428 ; Rise       ; CLOCK_50        ;
;  HEX2[2]  ; CLOCK_50   ; 4.478 ; 4.478 ; Rise       ; CLOCK_50        ;
;  HEX2[3]  ; CLOCK_50   ; 4.447 ; 4.447 ; Rise       ; CLOCK_50        ;
;  HEX2[4]  ; CLOCK_50   ; 4.444 ; 4.444 ; Rise       ; CLOCK_50        ;
;  HEX2[5]  ; CLOCK_50   ; 4.483 ; 4.483 ; Rise       ; CLOCK_50        ;
;  HEX2[6]  ; CLOCK_50   ; 4.567 ; 4.567 ; Rise       ; CLOCK_50        ;
; HEX3[*]   ; CLOCK_50   ; 4.564 ; 4.564 ; Rise       ; CLOCK_50        ;
;  HEX3[0]  ; CLOCK_50   ; 4.385 ; 4.385 ; Rise       ; CLOCK_50        ;
;  HEX3[1]  ; CLOCK_50   ; 4.564 ; 4.564 ; Rise       ; CLOCK_50        ;
;  HEX3[2]  ; CLOCK_50   ; 4.553 ; 4.553 ; Rise       ; CLOCK_50        ;
;  HEX3[3]  ; CLOCK_50   ; 4.242 ; 4.242 ; Rise       ; CLOCK_50        ;
;  HEX3[4]  ; CLOCK_50   ; 4.314 ; 4.314 ; Rise       ; CLOCK_50        ;
;  HEX3[5]  ; CLOCK_50   ; 4.414 ; 4.414 ; Rise       ; CLOCK_50        ;
;  HEX3[6]  ; CLOCK_50   ; 4.534 ; 4.534 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX0[*]   ; CLOCK_50   ; 4.108 ; 4.108 ; Rise       ; CLOCK_50        ;
;  HEX0[0]  ; CLOCK_50   ; 4.109 ; 4.109 ; Rise       ; CLOCK_50        ;
;  HEX0[1]  ; CLOCK_50   ; 4.108 ; 4.108 ; Rise       ; CLOCK_50        ;
;  HEX0[2]  ; CLOCK_50   ; 4.143 ; 4.143 ; Rise       ; CLOCK_50        ;
;  HEX0[3]  ; CLOCK_50   ; 4.117 ; 4.117 ; Rise       ; CLOCK_50        ;
;  HEX0[4]  ; CLOCK_50   ; 4.159 ; 4.159 ; Rise       ; CLOCK_50        ;
;  HEX0[5]  ; CLOCK_50   ; 4.138 ; 4.138 ; Rise       ; CLOCK_50        ;
;  HEX0[6]  ; CLOCK_50   ; 4.142 ; 4.142 ; Rise       ; CLOCK_50        ;
; HEX1[*]   ; CLOCK_50   ; 4.153 ; 4.153 ; Rise       ; CLOCK_50        ;
;  HEX1[0]  ; CLOCK_50   ; 4.153 ; 4.153 ; Rise       ; CLOCK_50        ;
;  HEX1[1]  ; CLOCK_50   ; 4.242 ; 4.242 ; Rise       ; CLOCK_50        ;
;  HEX1[2]  ; CLOCK_50   ; 4.247 ; 4.247 ; Rise       ; CLOCK_50        ;
;  HEX1[3]  ; CLOCK_50   ; 4.191 ; 4.191 ; Rise       ; CLOCK_50        ;
;  HEX1[4]  ; CLOCK_50   ; 4.218 ; 4.218 ; Rise       ; CLOCK_50        ;
;  HEX1[5]  ; CLOCK_50   ; 4.236 ; 4.236 ; Rise       ; CLOCK_50        ;
;  HEX1[6]  ; CLOCK_50   ; 4.250 ; 4.250 ; Rise       ; CLOCK_50        ;
; HEX2[*]   ; CLOCK_50   ; 4.254 ; 4.254 ; Rise       ; CLOCK_50        ;
;  HEX2[0]  ; CLOCK_50   ; 4.274 ; 4.274 ; Rise       ; CLOCK_50        ;
;  HEX2[1]  ; CLOCK_50   ; 4.304 ; 4.304 ; Rise       ; CLOCK_50        ;
;  HEX2[2]  ; CLOCK_50   ; 4.254 ; 4.254 ; Rise       ; CLOCK_50        ;
;  HEX2[3]  ; CLOCK_50   ; 4.323 ; 4.323 ; Rise       ; CLOCK_50        ;
;  HEX2[4]  ; CLOCK_50   ; 4.313 ; 4.313 ; Rise       ; CLOCK_50        ;
;  HEX2[5]  ; CLOCK_50   ; 4.359 ; 4.359 ; Rise       ; CLOCK_50        ;
;  HEX2[6]  ; CLOCK_50   ; 4.379 ; 4.379 ; Rise       ; CLOCK_50        ;
; HEX3[*]   ; CLOCK_50   ; 4.058 ; 4.058 ; Rise       ; CLOCK_50        ;
;  HEX3[0]  ; CLOCK_50   ; 4.216 ; 4.216 ; Rise       ; CLOCK_50        ;
;  HEX3[1]  ; CLOCK_50   ; 4.433 ; 4.433 ; Rise       ; CLOCK_50        ;
;  HEX3[2]  ; CLOCK_50   ; 4.423 ; 4.423 ; Rise       ; CLOCK_50        ;
;  HEX3[3]  ; CLOCK_50   ; 4.112 ; 4.112 ; Rise       ; CLOCK_50        ;
;  HEX3[4]  ; CLOCK_50   ; 4.058 ; 4.058 ; Rise       ; CLOCK_50        ;
;  HEX3[5]  ; CLOCK_50   ; 4.231 ; 4.231 ; Rise       ; CLOCK_50        ;
;  HEX3[6]  ; CLOCK_50   ; 4.359 ; 4.359 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                               ;
+------------------+------------+-------+-----------+---------+---------------------+
; Clock            ; Setup      ; Hold  ; Recovery  ; Removal ; Minimum Pulse Width ;
+------------------+------------+-------+-----------+---------+---------------------+
; Worst-case Slack ; -17.318    ; 0.215 ; -2.856    ; 0.972   ; -2.064              ;
;  CLOCK_50        ; -17.318    ; 0.215 ; -2.856    ; 0.972   ; -2.064              ;
; Design-wide TNS  ; -16988.069 ; 0.0   ; -4553.221 ; 0.0     ; -6800.039           ;
;  CLOCK_50        ; -16988.069 ; 0.000 ; -4553.221 ; 0.000   ; -6800.039           ;
+------------------+------------+-------+-----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX0[*]   ; CLOCK_50   ; 8.628 ; 8.628 ; Rise       ; CLOCK_50        ;
;  HEX0[0]  ; CLOCK_50   ; 8.436 ; 8.436 ; Rise       ; CLOCK_50        ;
;  HEX0[1]  ; CLOCK_50   ; 8.335 ; 8.335 ; Rise       ; CLOCK_50        ;
;  HEX0[2]  ; CLOCK_50   ; 8.380 ; 8.380 ; Rise       ; CLOCK_50        ;
;  HEX0[3]  ; CLOCK_50   ; 8.318 ; 8.318 ; Rise       ; CLOCK_50        ;
;  HEX0[4]  ; CLOCK_50   ; 8.408 ; 8.408 ; Rise       ; CLOCK_50        ;
;  HEX0[5]  ; CLOCK_50   ; 8.628 ; 8.628 ; Rise       ; CLOCK_50        ;
;  HEX0[6]  ; CLOCK_50   ; 8.373 ; 8.373 ; Rise       ; CLOCK_50        ;
; HEX1[*]   ; CLOCK_50   ; 8.751 ; 8.751 ; Rise       ; CLOCK_50        ;
;  HEX1[0]  ; CLOCK_50   ; 8.359 ; 8.359 ; Rise       ; CLOCK_50        ;
;  HEX1[1]  ; CLOCK_50   ; 8.655 ; 8.655 ; Rise       ; CLOCK_50        ;
;  HEX1[2]  ; CLOCK_50   ; 8.644 ; 8.644 ; Rise       ; CLOCK_50        ;
;  HEX1[3]  ; CLOCK_50   ; 8.649 ; 8.649 ; Rise       ; CLOCK_50        ;
;  HEX1[4]  ; CLOCK_50   ; 8.667 ; 8.667 ; Rise       ; CLOCK_50        ;
;  HEX1[5]  ; CLOCK_50   ; 8.680 ; 8.680 ; Rise       ; CLOCK_50        ;
;  HEX1[6]  ; CLOCK_50   ; 8.751 ; 8.751 ; Rise       ; CLOCK_50        ;
; HEX2[*]   ; CLOCK_50   ; 9.089 ; 9.089 ; Rise       ; CLOCK_50        ;
;  HEX2[0]  ; CLOCK_50   ; 8.717 ; 8.717 ; Rise       ; CLOCK_50        ;
;  HEX2[1]  ; CLOCK_50   ; 8.759 ; 8.759 ; Rise       ; CLOCK_50        ;
;  HEX2[2]  ; CLOCK_50   ; 8.879 ; 8.879 ; Rise       ; CLOCK_50        ;
;  HEX2[3]  ; CLOCK_50   ; 8.756 ; 8.756 ; Rise       ; CLOCK_50        ;
;  HEX2[4]  ; CLOCK_50   ; 8.752 ; 8.752 ; Rise       ; CLOCK_50        ;
;  HEX2[5]  ; CLOCK_50   ; 8.837 ; 8.837 ; Rise       ; CLOCK_50        ;
;  HEX2[6]  ; CLOCK_50   ; 9.089 ; 9.089 ; Rise       ; CLOCK_50        ;
; HEX3[*]   ; CLOCK_50   ; 9.042 ; 9.042 ; Rise       ; CLOCK_50        ;
;  HEX3[0]  ; CLOCK_50   ; 8.675 ; 8.675 ; Rise       ; CLOCK_50        ;
;  HEX3[1]  ; CLOCK_50   ; 8.929 ; 8.929 ; Rise       ; CLOCK_50        ;
;  HEX3[2]  ; CLOCK_50   ; 8.893 ; 8.893 ; Rise       ; CLOCK_50        ;
;  HEX3[3]  ; CLOCK_50   ; 8.321 ; 8.321 ; Rise       ; CLOCK_50        ;
;  HEX3[4]  ; CLOCK_50   ; 8.540 ; 8.540 ; Rise       ; CLOCK_50        ;
;  HEX3[5]  ; CLOCK_50   ; 8.708 ; 8.708 ; Rise       ; CLOCK_50        ;
;  HEX3[6]  ; CLOCK_50   ; 9.042 ; 9.042 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX0[*]   ; CLOCK_50   ; 4.108 ; 4.108 ; Rise       ; CLOCK_50        ;
;  HEX0[0]  ; CLOCK_50   ; 4.109 ; 4.109 ; Rise       ; CLOCK_50        ;
;  HEX0[1]  ; CLOCK_50   ; 4.108 ; 4.108 ; Rise       ; CLOCK_50        ;
;  HEX0[2]  ; CLOCK_50   ; 4.143 ; 4.143 ; Rise       ; CLOCK_50        ;
;  HEX0[3]  ; CLOCK_50   ; 4.117 ; 4.117 ; Rise       ; CLOCK_50        ;
;  HEX0[4]  ; CLOCK_50   ; 4.159 ; 4.159 ; Rise       ; CLOCK_50        ;
;  HEX0[5]  ; CLOCK_50   ; 4.138 ; 4.138 ; Rise       ; CLOCK_50        ;
;  HEX0[6]  ; CLOCK_50   ; 4.142 ; 4.142 ; Rise       ; CLOCK_50        ;
; HEX1[*]   ; CLOCK_50   ; 4.153 ; 4.153 ; Rise       ; CLOCK_50        ;
;  HEX1[0]  ; CLOCK_50   ; 4.153 ; 4.153 ; Rise       ; CLOCK_50        ;
;  HEX1[1]  ; CLOCK_50   ; 4.242 ; 4.242 ; Rise       ; CLOCK_50        ;
;  HEX1[2]  ; CLOCK_50   ; 4.247 ; 4.247 ; Rise       ; CLOCK_50        ;
;  HEX1[3]  ; CLOCK_50   ; 4.191 ; 4.191 ; Rise       ; CLOCK_50        ;
;  HEX1[4]  ; CLOCK_50   ; 4.218 ; 4.218 ; Rise       ; CLOCK_50        ;
;  HEX1[5]  ; CLOCK_50   ; 4.236 ; 4.236 ; Rise       ; CLOCK_50        ;
;  HEX1[6]  ; CLOCK_50   ; 4.250 ; 4.250 ; Rise       ; CLOCK_50        ;
; HEX2[*]   ; CLOCK_50   ; 4.254 ; 4.254 ; Rise       ; CLOCK_50        ;
;  HEX2[0]  ; CLOCK_50   ; 4.274 ; 4.274 ; Rise       ; CLOCK_50        ;
;  HEX2[1]  ; CLOCK_50   ; 4.304 ; 4.304 ; Rise       ; CLOCK_50        ;
;  HEX2[2]  ; CLOCK_50   ; 4.254 ; 4.254 ; Rise       ; CLOCK_50        ;
;  HEX2[3]  ; CLOCK_50   ; 4.323 ; 4.323 ; Rise       ; CLOCK_50        ;
;  HEX2[4]  ; CLOCK_50   ; 4.313 ; 4.313 ; Rise       ; CLOCK_50        ;
;  HEX2[5]  ; CLOCK_50   ; 4.359 ; 4.359 ; Rise       ; CLOCK_50        ;
;  HEX2[6]  ; CLOCK_50   ; 4.379 ; 4.379 ; Rise       ; CLOCK_50        ;
; HEX3[*]   ; CLOCK_50   ; 4.058 ; 4.058 ; Rise       ; CLOCK_50        ;
;  HEX3[0]  ; CLOCK_50   ; 4.216 ; 4.216 ; Rise       ; CLOCK_50        ;
;  HEX3[1]  ; CLOCK_50   ; 4.433 ; 4.433 ; Rise       ; CLOCK_50        ;
;  HEX3[2]  ; CLOCK_50   ; 4.423 ; 4.423 ; Rise       ; CLOCK_50        ;
;  HEX3[3]  ; CLOCK_50   ; 4.112 ; 4.112 ; Rise       ; CLOCK_50        ;
;  HEX3[4]  ; CLOCK_50   ; 4.058 ; 4.058 ; Rise       ; CLOCK_50        ;
;  HEX3[5]  ; CLOCK_50   ; 4.231 ; 4.231 ; Rise       ; CLOCK_50        ;
;  HEX3[6]  ; CLOCK_50   ; 4.359 ; 4.359 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------+
; Setup Transfers                                                    ;
+------------+----------+-----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+-----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 105889751 ; 0        ; 2315     ; 160      ;
+------------+----------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Hold Transfers                                                     ;
+------------+----------+-----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+-----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 105889751 ; 0        ; 2315     ; 160      ;
+------------+----------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 2581     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 2581     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 537   ; 537  ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 112   ; 112  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Dec 17 21:18:12 2019
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -17.318
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -17.318    -16988.069 CLOCK_50 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -2.856
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.856     -4553.221 CLOCK_50 
Info (332146): Worst-case removal slack is 1.968
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.968         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064     -6800.039 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.929
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.929     -5190.983 CLOCK_50 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -0.983
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.983     -1680.586 CLOCK_50 
Info (332146): Worst-case removal slack is 0.972
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.972         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880     -5684.480 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4615 megabytes
    Info: Processing ended: Tue Dec 17 21:18:15 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


