#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Mar  7 04:41:53 2021
# Process ID: 15760
# Current directory: G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5628 G:\Documents\Tomas-Skurla\Digital-electronics-1\Labs\04-segment\display\display.xpr
# Log file: G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/vivado.log
# Journal file: G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.xpr
update_compile_order -fileset sources_1
launch_simulation
source tb_hex_7seg.tcl
set_property -name {xsim.simulate.runtime} -value {1500ns} -objects [get_filesets sim_1]
close_sim
launch_simulation
source tb_hex_7seg.tcl
close_sim
close [ open G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.srcs/sources_1/new/top.vhd w ]
add_files G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.srcs/sources_1/new/top.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.srcs/constrs_1
file mkdir G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.srcs/constrs_1/new
close [ open G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.srcs/constrs_1/new/nexys-a7-50t.xdc w ]
add_files -fileset constrs_1 G:/Documents/Tomas-Skurla/Digital-electronics-1/Labs/04-segment/display/display.srcs/constrs_1/new/nexys-a7-50t.xdc
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
launch_simulation
source tb_hex_7seg.tcl
set_property -name {xsim.simulate.runtime} -value {2000ns} -objects [get_filesets sim_1]
close_sim
launch_simulation
source tb_hex_7seg.tcl
set_property -name {xsim.simulate.runtime} -value {1600ns} -objects [get_filesets sim_1]
close_sim
launch_simulation
source tb_hex_7seg.tcl
close_sim
